Version 3.2 HI-TECH Software Intermediate Code
[p mainexit ]
"6069 /Applications/microchip/xc8/v1.41/include/pic18f8722.h
[v _TRISD `Vuc ~T0 @X0 0 e@3989 ]
"5406
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"139 Current_Monitor.c
[v _Initialize_UART `(v ~T0 @X0 0 ef ]
"194 /Applications/microchip/xc8/v1.41/include/stdio.h
[v _sprintf `(i ~T0 @X0 0 e1v`*uc`*Cuc ]
"142 Current_Monitor.c
[v _Send_Sampling `(v ~T0 @X0 0 ef ]
"136
[v _Initialize_Analog `(v ~T0 @X0 0 ef ]
"140
[v _Read_UART_Input `(v ~T0 @X0 0 ef ]
"137
[v _Analog_Capture_ON `(v ~T0 @X0 0 ef ]
"144
[v _EEPROM_Write `(v ~T0 @X0 0 ef2`uc`*uc ]
"138
[v _Analog_Capture_OFF `(v ~T0 @X0 0 ef ]
"145
[v _EEPROM_Read `(v ~T0 @X0 0 ef1`uc ]
"8592 /Applications/microchip/xc8/v1.41/include/pic18f8722.h
[s S314 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S314 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"8602
[s S315 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S315 . TXD8 . TX8_9 ]
"8607
[s S316 :6 `uc 1 :1 `uc 1 ]
[n S316 . . NOT_TX8 ]
"8611
[s S317 :6 `uc 1 :1 `uc 1 ]
[n S317 . . nTX8 ]
"8615
[s S318 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S318 . TX9D1 TRMT1 BRGH1 SENDB1 SYNC1 TXEN1 TX91 CSRC1 ]
"8591
[u S313 `S314 1 `S315 1 `S316 1 `S317 1 `S318 1 ]
[n S313 . . . . . . ]
"8626
[v _TXSTA1bits `VS313 ~T0 @X0 0 e@4012 ]
"5859
[s S219 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S219 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"5869
[s S220 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S220 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"5858
[u S218 `S219 1 `S220 1 ]
[n S218 . . . ]
"5880
[v _TRISCbits `VS218 ~T0 @X0 0 e@3988 ]
"2189
[s S89 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S89 . ABDEN WUE . BRG16 SCKP . RCIDL ABDOVF ]
"2199
[s S90 :6 `uc 1 :1 `uc 1 ]
[n S90 . . RCMT ]
"2203
[s S91 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S91 . ABDEN1 WUE1 . BRG161 SCKP1 . RCIDL1 ABDOVF1 ]
"2213
[s S92 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S92 . . CKTXP . RCMT1 ]
"2219
[s S93 :4 `uc 1 :1 `uc 1 ]
[n S93 . . TXCKP ]
"2223
[s S94 :4 `uc 1 :1 `uc 1 ]
[n S94 . . TXCKP1 ]
"2227
[s S95 :1 `uc 1 :1 `uc 1 ]
[n S95 . . W4E ]
"2188
[u S88 `S89 1 `S90 1 `S91 1 `S92 1 `S93 1 `S94 1 `S95 1 ]
[n S88 . . . . . . . . ]
"2232
[v _BAUDCON1bits `VS88 ~T0 @X0 0 e@3966 ]
"8890
[v _SPBRG1 `Vuc ~T0 @X0 0 e@4015 ]
"8269
[s S298 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S298 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"8279
[s S299 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S299 . RCD8 . RC9 ]
"8284
[s S300 :6 `uc 1 :1 `uc 1 ]
[n S300 . . NOT_RC8 ]
"8288
[s S301 :6 `uc 1 :1 `uc 1 ]
[n S301 . . nRC8 ]
"8292
[s S302 :6 `uc 1 :1 `uc 1 ]
[n S302 . . RC8_9 ]
"8296
[s S303 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S303 . RX9D1 OERR1 FERR1 ADDEN1 CREN1 SREN1 RX91 SPEN1 ]
"8306
[s S304 :5 `uc 1 :1 `uc 1 ]
[n S304 . . SRENA ]
"8268
[u S297 `S298 1 `S299 1 `S300 1 `S301 1 `S302 1 `S303 1 `S304 1 ]
[n S297 . . . . . . . . ]
"8311
[v _RCSTA1bits `VS297 ~T0 @X0 0 e@4011 ]
"7535
[s S270 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S270 . TMR1IF TMR2IF CCP1IF SSP1IF TX1IF RC1IF ADIF PSPIF ]
"7545
[s S271 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S271 . . SSPIF TXIF RCIF ]
"7534
[u S269 `S270 1 `S271 1 ]
[n S269 . . . ]
"7552
[v _PIR1bits `VS269 ~T0 @X0 0 e@3998 ]
"8879
[v _RCREG1 `Vuc ~T0 @X0 0 e@4014 ]
"8868
[v _TXREG1 `Vuc ~T0 @X0 0 e@4013 ]
[v F5468 `(v ~T0 @X0 1 tf1`ul ]
"161 /Applications/microchip/xc8/v1.41/include/pic18.h
[v __delay `JF5468 ~T0 @X0 0 e ]
[p i __delay ]
"3159 /Applications/microchip/xc8/v1.41/include/pic18f8722.h
[v _PORTD `Vuc ~T0 @X0 0 e@3971 ]
"2610
[v _PORTA `Vuc ~T0 @X0 0 e@3968 ]
"7393
[s S264 :2 `uc 1 :2 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S264 . WM . WAIT . EBDIS ]
"7400
[s S265 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S265 . WM0 WM1 . WAIT0 WAIT1 ]
"7392
[u S263 `S264 1 `S265 1 ]
[n S263 . . . ]
"7408
[v _MEMCONbits `VS263 ~T0 @X0 0 e@3996 ]
"10156
[v _ADCON0 `Vuc ~T0 @X0 0 e@4034 ]
"10072
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"10002
[v _ADCON2 `Vuc ~T0 @X0 0 e@4032 ]
"10162
[s S378 :1 `uc 1 :1 `uc 1 ]
[n S378 . . GO_NOT_DONE ]
"10166
[s S379 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S379 . ADON GO_nDONE CHS ]
"10171
[s S380 :1 `uc 1 :1 `uc 1 ]
[n S380 . . DONE ]
"10175
[s S381 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S381 . . GO_DONE CHS0 CHS1 CHS2 CHS3 ]
"10183
[s S382 :1 `uc 1 :1 `uc 1 ]
[n S382 . . GO ]
"10187
[s S383 :1 `uc 1 :1 `uc 1 ]
[n S383 . . NOT_DONE ]
"10191
[s S384 :1 `uc 1 :1 `uc 1 ]
[n S384 . . nDONE ]
"10195
[s S385 :1 `uc 1 :1 `uc 1 ]
[n S385 . . GODONE ]
"10161
[u S377 `S378 1 `S379 1 `S380 1 `S381 1 `S382 1 `S383 1 `S384 1 `S385 1 ]
[n S377 . . . . . . . . . ]
"10200
[v _ADCON0bits `VS377 ~T0 @X0 0 e@4034 ]
"10286
[v _ADRESH `Vuc ~T0 @X0 0 e@4036 ]
"8175
[s S295 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S295 . RD WR WREN WRERR FREE . CFGS EEPGD ]
"8185
[s S296 :6 `uc 1 :1 `uc 1 ]
[n S296 . . EEFS ]
"8174
[u S294 `S295 1 `S296 1 ]
[n S294 . . . ]
"8190
[v _EECON1bits `VS294 ~T0 @X0 0 e@4006 ]
"8246
[v _EEADR `Vuc ~T0 @X0 0 e@4009 ]
"8240
[v _EEDATA `Vuc ~T0 @X0 0 e@4008 ]
"12962
[s S489 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S489 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"12972
[s S490 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S490 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"12982
[s S491 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S491 . . GIEL GIEH ]
"12961
[u S488 `S489 1 `S490 1 `S491 1 ]
[n S488 . . . . ]
"12988
[v _INTCONbits `VS488 ~T0 @X0 0 e@4082 ]
"8234
[v _EECON2 `Vuc ~T0 @X0 0 e@4007 ]
"148 Current_Monitor.c
[v _Average_Function `(v ~T0 @X0 0 ef ]
"15 Current_Monitor.c
[p x OSC=HS ]
"16
[p x FCMEN=OFF ]
"17
[p x IESO=OFF ]
"20
[p x PWRT=OFF ]
"21
[p x BOREN=SBORDIS ]
"22
[p x BORV=3 ]
"25
[p x WDT=ON ]
"26
[p x WDTPS=32768 ]
"29
[p x MODE=MC ]
"30
[p x ADDRBW=ADDR20BIT ]
"31
[p x DATABW=DATA16BIT ]
"32
[p x WAIT=OFF ]
"35
[p x CCP2MX=PORTC ]
"36
[p x ECCPMX=PORTE ]
"37
[p x LPT1OSC=OFF ]
"38
[p x MCLRE=ON ]
"41
[p x STVREN=ON ]
"42
[p x LVP=ON ]
"43
[p x BBSIZ=BB2K ]
"44
[p x XINST=OFF ]
"47
[p x CP0=OFF ]
"48
[p x CP1=OFF ]
"49
[p x CP2=OFF ]
"50
[p x CP3=OFF ]
"51
[p x CP4=OFF ]
"52
[p x CP5=OFF ]
"53
[p x CP6=OFF ]
"54
[p x CP7=OFF ]
"57
[p x CPB=OFF ]
"58
[p x CPD=OFF ]
"61
[p x WRT0=OFF ]
"62
[p x WRT1=OFF ]
"63
[p x WRT2=OFF ]
"64
[p x WRT3=OFF ]
"65
[p x WRT4=OFF ]
"66
[p x WRT5=OFF ]
"67
[p x WRT6=OFF ]
"68
[p x WRT7=OFF ]
"71
[p x WRTC=OFF ]
"72
[p x WRTB=OFF ]
"73
[p x WRTD=OFF ]
"76
[p x EBTR0=OFF ]
"77
[p x EBTR1=OFF ]
"78
[p x EBTR2=OFF ]
"79
[p x EBTR3=OFF ]
"80
[p x EBTR4=OFF ]
"81
[p x EBTR5=OFF ]
"82
[p x EBTR6=OFF ]
"83
[p x EBTR7=OFF ]
"86
[p x EBTRB=OFF ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f8722.h: 49: extern volatile unsigned char SSP2CON2 @ 0xF62;
"51 /Applications/microchip/xc8/v1.41/include/pic18f8722.h
[; ;pic18f8722.h: 51: asm("SSP2CON2 equ 0F62h");
[; <" SSP2CON2 equ 0F62h ;# ">
[; ;pic18f8722.h: 54: typedef union {
[; ;pic18f8722.h: 55: struct {
[; ;pic18f8722.h: 56: unsigned SEN :1;
[; ;pic18f8722.h: 57: unsigned RSEN :1;
[; ;pic18f8722.h: 58: unsigned PEN :1;
[; ;pic18f8722.h: 59: unsigned RCEN :1;
[; ;pic18f8722.h: 60: unsigned ACKEN :1;
[; ;pic18f8722.h: 61: unsigned ACKDT :1;
[; ;pic18f8722.h: 62: unsigned ACKSTAT :1;
[; ;pic18f8722.h: 63: unsigned GCEN :1;
[; ;pic18f8722.h: 64: };
[; ;pic18f8722.h: 65: struct {
[; ;pic18f8722.h: 66: unsigned SEN2 :1;
[; ;pic18f8722.h: 67: unsigned RSEN2 :1;
[; ;pic18f8722.h: 68: unsigned PEN2 :1;
[; ;pic18f8722.h: 69: unsigned RCEN2 :1;
[; ;pic18f8722.h: 70: unsigned ACKEN2 :1;
[; ;pic18f8722.h: 71: unsigned ACKDT2 :1;
[; ;pic18f8722.h: 72: unsigned ACKSTAT2 :1;
[; ;pic18f8722.h: 73: unsigned GCEN2 :1;
[; ;pic18f8722.h: 74: };
[; ;pic18f8722.h: 75: struct {
[; ;pic18f8722.h: 76: unsigned :1;
[; ;pic18f8722.h: 77: unsigned ADMSK12 :1;
[; ;pic18f8722.h: 78: unsigned ADMSK22 :1;
[; ;pic18f8722.h: 79: unsigned ADMSK32 :1;
[; ;pic18f8722.h: 80: unsigned ADMSK42 :1;
[; ;pic18f8722.h: 81: unsigned ADMSK52 :1;
[; ;pic18f8722.h: 82: };
[; ;pic18f8722.h: 83: } SSP2CON2bits_t;
[; ;pic18f8722.h: 84: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF62;
[; ;pic18f8722.h: 193: extern volatile unsigned char SSP2CON1 @ 0xF63;
"195
[; ;pic18f8722.h: 195: asm("SSP2CON1 equ 0F63h");
[; <" SSP2CON1 equ 0F63h ;# ">
[; ;pic18f8722.h: 198: typedef union {
[; ;pic18f8722.h: 199: struct {
[; ;pic18f8722.h: 200: unsigned SSPM :4;
[; ;pic18f8722.h: 201: unsigned CKP :1;
[; ;pic18f8722.h: 202: unsigned SSPEN :1;
[; ;pic18f8722.h: 203: unsigned SSPOV :1;
[; ;pic18f8722.h: 204: unsigned WCOL :1;
[; ;pic18f8722.h: 205: };
[; ;pic18f8722.h: 206: struct {
[; ;pic18f8722.h: 207: unsigned SSPM0 :1;
[; ;pic18f8722.h: 208: unsigned SSPM1 :1;
[; ;pic18f8722.h: 209: unsigned SSPM2 :1;
[; ;pic18f8722.h: 210: unsigned SSPM3 :1;
[; ;pic18f8722.h: 211: };
[; ;pic18f8722.h: 212: struct {
[; ;pic18f8722.h: 213: unsigned SSPM02 :1;
[; ;pic18f8722.h: 214: unsigned SSPM12 :1;
[; ;pic18f8722.h: 215: unsigned SSPM22 :1;
[; ;pic18f8722.h: 216: unsigned SSPM32 :1;
[; ;pic18f8722.h: 217: unsigned CKP2 :1;
[; ;pic18f8722.h: 218: unsigned SSPEN2 :1;
[; ;pic18f8722.h: 219: unsigned SSPOV2 :1;
[; ;pic18f8722.h: 220: unsigned WCOL2 :1;
[; ;pic18f8722.h: 221: };
[; ;pic18f8722.h: 222: } SSP2CON1bits_t;
[; ;pic18f8722.h: 223: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF63;
[; ;pic18f8722.h: 312: extern volatile unsigned char SSP2STAT @ 0xF64;
"314
[; ;pic18f8722.h: 314: asm("SSP2STAT equ 0F64h");
[; <" SSP2STAT equ 0F64h ;# ">
[; ;pic18f8722.h: 317: typedef union {
[; ;pic18f8722.h: 318: struct {
[; ;pic18f8722.h: 319: unsigned :2;
[; ;pic18f8722.h: 320: unsigned R_NOT_W :1;
[; ;pic18f8722.h: 321: };
[; ;pic18f8722.h: 322: struct {
[; ;pic18f8722.h: 323: unsigned :5;
[; ;pic18f8722.h: 324: unsigned D_NOT_A :1;
[; ;pic18f8722.h: 325: };
[; ;pic18f8722.h: 326: struct {
[; ;pic18f8722.h: 327: unsigned BF :1;
[; ;pic18f8722.h: 328: unsigned UA :1;
[; ;pic18f8722.h: 329: unsigned R_nW :1;
[; ;pic18f8722.h: 330: unsigned S :1;
[; ;pic18f8722.h: 331: unsigned P :1;
[; ;pic18f8722.h: 332: unsigned D_nA :1;
[; ;pic18f8722.h: 333: unsigned CKE :1;
[; ;pic18f8722.h: 334: unsigned SMP :1;
[; ;pic18f8722.h: 335: };
[; ;pic18f8722.h: 336: struct {
[; ;pic18f8722.h: 337: unsigned :2;
[; ;pic18f8722.h: 338: unsigned R_W :1;
[; ;pic18f8722.h: 339: unsigned :2;
[; ;pic18f8722.h: 340: unsigned D_A :1;
[; ;pic18f8722.h: 341: };
[; ;pic18f8722.h: 342: struct {
[; ;pic18f8722.h: 343: unsigned :2;
[; ;pic18f8722.h: 344: unsigned I2C_READ :1;
[; ;pic18f8722.h: 345: unsigned I2C_START :1;
[; ;pic18f8722.h: 346: unsigned I2C_STOP :1;
[; ;pic18f8722.h: 347: unsigned I2C_DAT :1;
[; ;pic18f8722.h: 348: };
[; ;pic18f8722.h: 349: struct {
[; ;pic18f8722.h: 350: unsigned :2;
[; ;pic18f8722.h: 351: unsigned nW :1;
[; ;pic18f8722.h: 352: unsigned :2;
[; ;pic18f8722.h: 353: unsigned nA :1;
[; ;pic18f8722.h: 354: };
[; ;pic18f8722.h: 355: struct {
[; ;pic18f8722.h: 356: unsigned :2;
[; ;pic18f8722.h: 357: unsigned NOT_WRITE :1;
[; ;pic18f8722.h: 358: };
[; ;pic18f8722.h: 359: struct {
[; ;pic18f8722.h: 360: unsigned :5;
[; ;pic18f8722.h: 361: unsigned NOT_ADDRESS :1;
[; ;pic18f8722.h: 362: };
[; ;pic18f8722.h: 363: struct {
[; ;pic18f8722.h: 364: unsigned :2;
[; ;pic18f8722.h: 365: unsigned nWRITE :1;
[; ;pic18f8722.h: 366: unsigned :2;
[; ;pic18f8722.h: 367: unsigned nADDRESS :1;
[; ;pic18f8722.h: 368: };
[; ;pic18f8722.h: 369: struct {
[; ;pic18f8722.h: 370: unsigned :2;
[; ;pic18f8722.h: 371: unsigned READ_WRITE :1;
[; ;pic18f8722.h: 372: unsigned :2;
[; ;pic18f8722.h: 373: unsigned DATA_ADDRESS :1;
[; ;pic18f8722.h: 374: };
[; ;pic18f8722.h: 375: struct {
[; ;pic18f8722.h: 376: unsigned :2;
[; ;pic18f8722.h: 377: unsigned R :1;
[; ;pic18f8722.h: 378: unsigned :2;
[; ;pic18f8722.h: 379: unsigned D :1;
[; ;pic18f8722.h: 380: };
[; ;pic18f8722.h: 381: struct {
[; ;pic18f8722.h: 382: unsigned BF2 :1;
[; ;pic18f8722.h: 383: unsigned UA2 :1;
[; ;pic18f8722.h: 384: unsigned RW2 :1;
[; ;pic18f8722.h: 385: unsigned START2 :1;
[; ;pic18f8722.h: 386: unsigned STOP2 :1;
[; ;pic18f8722.h: 387: unsigned DA2 :1;
[; ;pic18f8722.h: 388: unsigned CKE2 :1;
[; ;pic18f8722.h: 389: unsigned SMP2 :1;
[; ;pic18f8722.h: 390: };
[; ;pic18f8722.h: 391: struct {
[; ;pic18f8722.h: 392: unsigned :2;
[; ;pic18f8722.h: 393: unsigned I2C_READ2 :1;
[; ;pic18f8722.h: 394: unsigned I2C_START2 :1;
[; ;pic18f8722.h: 395: unsigned I2C_STOP2 :1;
[; ;pic18f8722.h: 396: unsigned DATA_ADDRESS2 :1;
[; ;pic18f8722.h: 397: };
[; ;pic18f8722.h: 398: struct {
[; ;pic18f8722.h: 399: unsigned :2;
[; ;pic18f8722.h: 400: unsigned READ_WRITE2 :1;
[; ;pic18f8722.h: 401: unsigned S2 :1;
[; ;pic18f8722.h: 402: unsigned P2 :1;
[; ;pic18f8722.h: 403: unsigned D_A2 :1;
[; ;pic18f8722.h: 404: };
[; ;pic18f8722.h: 405: struct {
[; ;pic18f8722.h: 406: unsigned :5;
[; ;pic18f8722.h: 407: unsigned D_NOT_A2 :1;
[; ;pic18f8722.h: 408: };
[; ;pic18f8722.h: 409: struct {
[; ;pic18f8722.h: 410: unsigned :2;
[; ;pic18f8722.h: 411: unsigned R_W2 :1;
[; ;pic18f8722.h: 412: unsigned :2;
[; ;pic18f8722.h: 413: unsigned D_nA2 :1;
[; ;pic18f8722.h: 414: };
[; ;pic18f8722.h: 415: struct {
[; ;pic18f8722.h: 416: unsigned :2;
[; ;pic18f8722.h: 417: unsigned R_NOT_W2 :1;
[; ;pic18f8722.h: 418: };
[; ;pic18f8722.h: 419: struct {
[; ;pic18f8722.h: 420: unsigned :2;
[; ;pic18f8722.h: 421: unsigned R_nW2 :1;
[; ;pic18f8722.h: 422: unsigned :2;
[; ;pic18f8722.h: 423: unsigned I2C_DAT2 :1;
[; ;pic18f8722.h: 424: };
[; ;pic18f8722.h: 425: struct {
[; ;pic18f8722.h: 426: unsigned :2;
[; ;pic18f8722.h: 427: unsigned NOT_W2 :1;
[; ;pic18f8722.h: 428: };
[; ;pic18f8722.h: 429: struct {
[; ;pic18f8722.h: 430: unsigned :5;
[; ;pic18f8722.h: 431: unsigned NOT_A2 :1;
[; ;pic18f8722.h: 432: };
[; ;pic18f8722.h: 433: struct {
[; ;pic18f8722.h: 434: unsigned :2;
[; ;pic18f8722.h: 435: unsigned nW2 :1;
[; ;pic18f8722.h: 436: unsigned :2;
[; ;pic18f8722.h: 437: unsigned nA2 :1;
[; ;pic18f8722.h: 438: };
[; ;pic18f8722.h: 439: struct {
[; ;pic18f8722.h: 440: unsigned :2;
[; ;pic18f8722.h: 441: unsigned NOT_WRITE2 :1;
[; ;pic18f8722.h: 442: };
[; ;pic18f8722.h: 443: struct {
[; ;pic18f8722.h: 444: unsigned :5;
[; ;pic18f8722.h: 445: unsigned NOT_ADDRESS2 :1;
[; ;pic18f8722.h: 446: };
[; ;pic18f8722.h: 447: struct {
[; ;pic18f8722.h: 448: unsigned :2;
[; ;pic18f8722.h: 449: unsigned nWRITE2 :1;
[; ;pic18f8722.h: 450: unsigned :2;
[; ;pic18f8722.h: 451: unsigned nADDRESS2 :1;
[; ;pic18f8722.h: 452: };
[; ;pic18f8722.h: 453: } SSP2STATbits_t;
[; ;pic18f8722.h: 454: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF64;
[; ;pic18f8722.h: 738: extern volatile unsigned char SSP2ADD @ 0xF65;
"740
[; ;pic18f8722.h: 740: asm("SSP2ADD equ 0F65h");
[; <" SSP2ADD equ 0F65h ;# ">
[; ;pic18f8722.h: 743: typedef union {
[; ;pic18f8722.h: 744: struct {
[; ;pic18f8722.h: 745: unsigned MSK02 :1;
[; ;pic18f8722.h: 746: unsigned MSK12 :1;
[; ;pic18f8722.h: 747: unsigned MSK22 :1;
[; ;pic18f8722.h: 748: unsigned MSK32 :1;
[; ;pic18f8722.h: 749: unsigned MSK42 :1;
[; ;pic18f8722.h: 750: unsigned MSK52 :1;
[; ;pic18f8722.h: 751: unsigned MSK62 :1;
[; ;pic18f8722.h: 752: unsigned MSK72 :1;
[; ;pic18f8722.h: 753: };
[; ;pic18f8722.h: 754: } SSP2ADDbits_t;
[; ;pic18f8722.h: 755: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF65;
[; ;pic18f8722.h: 799: extern volatile unsigned char SSP2BUF @ 0xF66;
"801
[; ;pic18f8722.h: 801: asm("SSP2BUF equ 0F66h");
[; <" SSP2BUF equ 0F66h ;# ">
[; ;pic18f8722.h: 805: extern volatile unsigned char ECCP2DEL @ 0xF67;
"807
[; ;pic18f8722.h: 807: asm("ECCP2DEL equ 0F67h");
[; <" ECCP2DEL equ 0F67h ;# ">
[; ;pic18f8722.h: 810: typedef union {
[; ;pic18f8722.h: 811: struct {
[; ;pic18f8722.h: 812: unsigned P2DC :7;
[; ;pic18f8722.h: 813: unsigned P2RSEN :1;
[; ;pic18f8722.h: 814: };
[; ;pic18f8722.h: 815: struct {
[; ;pic18f8722.h: 816: unsigned P2DC0 :1;
[; ;pic18f8722.h: 817: unsigned P2DC1 :1;
[; ;pic18f8722.h: 818: unsigned P2DC2 :1;
[; ;pic18f8722.h: 819: unsigned P2DC3 :1;
[; ;pic18f8722.h: 820: unsigned P2DC4 :1;
[; ;pic18f8722.h: 821: unsigned P2DC5 :1;
[; ;pic18f8722.h: 822: unsigned P2DC6 :1;
[; ;pic18f8722.h: 823: };
[; ;pic18f8722.h: 824: struct {
[; ;pic18f8722.h: 825: unsigned PDC0 :1;
[; ;pic18f8722.h: 826: unsigned PDC1 :1;
[; ;pic18f8722.h: 827: unsigned PDC2 :1;
[; ;pic18f8722.h: 828: unsigned PDC3 :1;
[; ;pic18f8722.h: 829: unsigned PDC4 :1;
[; ;pic18f8722.h: 830: unsigned PDC5 :1;
[; ;pic18f8722.h: 831: unsigned PDC6 :1;
[; ;pic18f8722.h: 832: unsigned PRSEN :1;
[; ;pic18f8722.h: 833: };
[; ;pic18f8722.h: 834: } ECCP2DELbits_t;
[; ;pic18f8722.h: 835: extern volatile ECCP2DELbits_t ECCP2DELbits @ 0xF67;
[; ;pic18f8722.h: 924: extern volatile unsigned char ECCP2AS @ 0xF68;
"926
[; ;pic18f8722.h: 926: asm("ECCP2AS equ 0F68h");
[; <" ECCP2AS equ 0F68h ;# ">
[; ;pic18f8722.h: 929: typedef union {
[; ;pic18f8722.h: 930: struct {
[; ;pic18f8722.h: 931: unsigned PSS2BD :2;
[; ;pic18f8722.h: 932: unsigned PSS2AC :2;
[; ;pic18f8722.h: 933: unsigned ECCP2AS :3;
[; ;pic18f8722.h: 934: unsigned ECCP2ASE :1;
[; ;pic18f8722.h: 935: };
[; ;pic18f8722.h: 936: struct {
[; ;pic18f8722.h: 937: unsigned PSS2BD0 :1;
[; ;pic18f8722.h: 938: unsigned PSS2BD1 :1;
[; ;pic18f8722.h: 939: unsigned PSS2AC0 :1;
[; ;pic18f8722.h: 940: unsigned PSS2AC1 :1;
[; ;pic18f8722.h: 941: unsigned ECCP2AS0 :1;
[; ;pic18f8722.h: 942: unsigned ECCP2AS1 :1;
[; ;pic18f8722.h: 943: unsigned ECCP2AS2 :1;
[; ;pic18f8722.h: 944: };
[; ;pic18f8722.h: 945: struct {
[; ;pic18f8722.h: 946: unsigned PSSBD0 :1;
[; ;pic18f8722.h: 947: unsigned PSSBD1 :1;
[; ;pic18f8722.h: 948: unsigned PSSAC0 :1;
[; ;pic18f8722.h: 949: unsigned PSSAC1 :1;
[; ;pic18f8722.h: 950: unsigned ECCPAS0 :1;
[; ;pic18f8722.h: 951: unsigned ECCPAS1 :1;
[; ;pic18f8722.h: 952: unsigned ECCPAS2 :1;
[; ;pic18f8722.h: 953: unsigned ECCPASE :1;
[; ;pic18f8722.h: 954: };
[; ;pic18f8722.h: 955: } ECCP2ASbits_t;
[; ;pic18f8722.h: 956: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xF68;
[; ;pic18f8722.h: 1055: extern volatile unsigned char ECCP3DEL @ 0xF69;
"1057
[; ;pic18f8722.h: 1057: asm("ECCP3DEL equ 0F69h");
[; <" ECCP3DEL equ 0F69h ;# ">
[; ;pic18f8722.h: 1060: typedef union {
[; ;pic18f8722.h: 1061: struct {
[; ;pic18f8722.h: 1062: unsigned P3DC :7;
[; ;pic18f8722.h: 1063: unsigned P3RSEN :1;
[; ;pic18f8722.h: 1064: };
[; ;pic18f8722.h: 1065: struct {
[; ;pic18f8722.h: 1066: unsigned P3DC0 :1;
[; ;pic18f8722.h: 1067: unsigned P3DC1 :1;
[; ;pic18f8722.h: 1068: unsigned P3DC2 :1;
[; ;pic18f8722.h: 1069: unsigned P3DC3 :1;
[; ;pic18f8722.h: 1070: unsigned P3DC4 :1;
[; ;pic18f8722.h: 1071: unsigned P3DC5 :1;
[; ;pic18f8722.h: 1072: unsigned P3DC6 :1;
[; ;pic18f8722.h: 1073: };
[; ;pic18f8722.h: 1074: struct {
[; ;pic18f8722.h: 1075: unsigned PDC0 :1;
[; ;pic18f8722.h: 1076: unsigned PDC1 :1;
[; ;pic18f8722.h: 1077: unsigned PDC2 :1;
[; ;pic18f8722.h: 1078: unsigned PDC3 :1;
[; ;pic18f8722.h: 1079: unsigned PDC4 :1;
[; ;pic18f8722.h: 1080: unsigned PDC5 :1;
[; ;pic18f8722.h: 1081: unsigned PDC6 :1;
[; ;pic18f8722.h: 1082: unsigned PRSEN :1;
[; ;pic18f8722.h: 1083: };
[; ;pic18f8722.h: 1084: } ECCP3DELbits_t;
[; ;pic18f8722.h: 1085: extern volatile ECCP3DELbits_t ECCP3DELbits @ 0xF69;
[; ;pic18f8722.h: 1174: extern volatile unsigned char ECCP3AS @ 0xF6A;
"1176
[; ;pic18f8722.h: 1176: asm("ECCP3AS equ 0F6Ah");
[; <" ECCP3AS equ 0F6Ah ;# ">
[; ;pic18f8722.h: 1179: typedef union {
[; ;pic18f8722.h: 1180: struct {
[; ;pic18f8722.h: 1181: unsigned PSS3BD :2;
[; ;pic18f8722.h: 1182: unsigned PSS3AC :2;
[; ;pic18f8722.h: 1183: unsigned ECCP3AS :3;
[; ;pic18f8722.h: 1184: unsigned ECCP3ASE :1;
[; ;pic18f8722.h: 1185: };
[; ;pic18f8722.h: 1186: struct {
[; ;pic18f8722.h: 1187: unsigned PSS3BD0 :1;
[; ;pic18f8722.h: 1188: unsigned PSS3BD1 :1;
[; ;pic18f8722.h: 1189: unsigned PSS3AC0 :1;
[; ;pic18f8722.h: 1190: unsigned PSS3AC1 :1;
[; ;pic18f8722.h: 1191: unsigned ECCP3AS0 :1;
[; ;pic18f8722.h: 1192: unsigned ECCP3AS1 :1;
[; ;pic18f8722.h: 1193: unsigned ECCP3AS2 :1;
[; ;pic18f8722.h: 1194: };
[; ;pic18f8722.h: 1195: struct {
[; ;pic18f8722.h: 1196: unsigned PSSBD0 :1;
[; ;pic18f8722.h: 1197: unsigned PSSBD1 :1;
[; ;pic18f8722.h: 1198: unsigned PSSAC0 :1;
[; ;pic18f8722.h: 1199: unsigned PSSAC1 :1;
[; ;pic18f8722.h: 1200: unsigned ECCPAS0 :1;
[; ;pic18f8722.h: 1201: unsigned ECCPAS1 :1;
[; ;pic18f8722.h: 1202: unsigned ECCPAS2 :1;
[; ;pic18f8722.h: 1203: unsigned ECCPASE :1;
[; ;pic18f8722.h: 1204: };
[; ;pic18f8722.h: 1205: } ECCP3ASbits_t;
[; ;pic18f8722.h: 1206: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xF6A;
[; ;pic18f8722.h: 1305: extern volatile unsigned char RCSTA2 @ 0xF6B;
"1307
[; ;pic18f8722.h: 1307: asm("RCSTA2 equ 0F6Bh");
[; <" RCSTA2 equ 0F6Bh ;# ">
[; ;pic18f8722.h: 1310: typedef union {
[; ;pic18f8722.h: 1311: struct {
[; ;pic18f8722.h: 1312: unsigned RX9D :1;
[; ;pic18f8722.h: 1313: unsigned OERR :1;
[; ;pic18f8722.h: 1314: unsigned FERR :1;
[; ;pic18f8722.h: 1315: unsigned ADDEN :1;
[; ;pic18f8722.h: 1316: unsigned CREN :1;
[; ;pic18f8722.h: 1317: unsigned SREN :1;
[; ;pic18f8722.h: 1318: unsigned RX9 :1;
[; ;pic18f8722.h: 1319: unsigned SPEN :1;
[; ;pic18f8722.h: 1320: };
[; ;pic18f8722.h: 1321: struct {
[; ;pic18f8722.h: 1322: unsigned RCD8 :1;
[; ;pic18f8722.h: 1323: unsigned :5;
[; ;pic18f8722.h: 1324: unsigned RC9 :1;
[; ;pic18f8722.h: 1325: };
[; ;pic18f8722.h: 1326: struct {
[; ;pic18f8722.h: 1327: unsigned :6;
[; ;pic18f8722.h: 1328: unsigned NOT_RC8 :1;
[; ;pic18f8722.h: 1329: };
[; ;pic18f8722.h: 1330: struct {
[; ;pic18f8722.h: 1331: unsigned :6;
[; ;pic18f8722.h: 1332: unsigned nRC8 :1;
[; ;pic18f8722.h: 1333: };
[; ;pic18f8722.h: 1334: struct {
[; ;pic18f8722.h: 1335: unsigned :6;
[; ;pic18f8722.h: 1336: unsigned RC8_9 :1;
[; ;pic18f8722.h: 1337: };
[; ;pic18f8722.h: 1338: struct {
[; ;pic18f8722.h: 1339: unsigned RX9D2 :1;
[; ;pic18f8722.h: 1340: unsigned OERR2 :1;
[; ;pic18f8722.h: 1341: unsigned FERR2 :1;
[; ;pic18f8722.h: 1342: unsigned ADDEN2 :1;
[; ;pic18f8722.h: 1343: unsigned CREN2 :1;
[; ;pic18f8722.h: 1344: unsigned SREN2 :1;
[; ;pic18f8722.h: 1345: unsigned RX92 :1;
[; ;pic18f8722.h: 1346: unsigned SPEN2 :1;
[; ;pic18f8722.h: 1347: };
[; ;pic18f8722.h: 1348: struct {
[; ;pic18f8722.h: 1349: unsigned RCD82 :1;
[; ;pic18f8722.h: 1350: unsigned :5;
[; ;pic18f8722.h: 1351: unsigned RC8_92 :1;
[; ;pic18f8722.h: 1352: };
[; ;pic18f8722.h: 1353: struct {
[; ;pic18f8722.h: 1354: unsigned :6;
[; ;pic18f8722.h: 1355: unsigned RC92 :1;
[; ;pic18f8722.h: 1356: };
[; ;pic18f8722.h: 1357: } RCSTA2bits_t;
[; ;pic18f8722.h: 1358: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF6B;
[; ;pic18f8722.h: 1482: extern volatile unsigned char TXSTA2 @ 0xF6C;
"1484
[; ;pic18f8722.h: 1484: asm("TXSTA2 equ 0F6Ch");
[; <" TXSTA2 equ 0F6Ch ;# ">
[; ;pic18f8722.h: 1487: typedef union {
[; ;pic18f8722.h: 1488: struct {
[; ;pic18f8722.h: 1489: unsigned TX9D :1;
[; ;pic18f8722.h: 1490: unsigned TRMT :1;
[; ;pic18f8722.h: 1491: unsigned BRGH :1;
[; ;pic18f8722.h: 1492: unsigned SENDB :1;
[; ;pic18f8722.h: 1493: unsigned SYNC :1;
[; ;pic18f8722.h: 1494: unsigned TXEN :1;
[; ;pic18f8722.h: 1495: unsigned TX9 :1;
[; ;pic18f8722.h: 1496: unsigned CSRC :1;
[; ;pic18f8722.h: 1497: };
[; ;pic18f8722.h: 1498: struct {
[; ;pic18f8722.h: 1499: unsigned TXD8 :1;
[; ;pic18f8722.h: 1500: unsigned :5;
[; ;pic18f8722.h: 1501: unsigned TX8_9 :1;
[; ;pic18f8722.h: 1502: };
[; ;pic18f8722.h: 1503: struct {
[; ;pic18f8722.h: 1504: unsigned :6;
[; ;pic18f8722.h: 1505: unsigned NOT_TX8 :1;
[; ;pic18f8722.h: 1506: };
[; ;pic18f8722.h: 1507: struct {
[; ;pic18f8722.h: 1508: unsigned :6;
[; ;pic18f8722.h: 1509: unsigned nTX8 :1;
[; ;pic18f8722.h: 1510: };
[; ;pic18f8722.h: 1511: struct {
[; ;pic18f8722.h: 1512: unsigned TX9D2 :1;
[; ;pic18f8722.h: 1513: unsigned TRMT2 :1;
[; ;pic18f8722.h: 1514: unsigned BRGH2 :1;
[; ;pic18f8722.h: 1515: unsigned SENDB2 :1;
[; ;pic18f8722.h: 1516: unsigned SYNC2 :1;
[; ;pic18f8722.h: 1517: unsigned TXEN2 :1;
[; ;pic18f8722.h: 1518: unsigned TX92 :1;
[; ;pic18f8722.h: 1519: unsigned CSRC2 :1;
[; ;pic18f8722.h: 1520: };
[; ;pic18f8722.h: 1521: struct {
[; ;pic18f8722.h: 1522: unsigned TXD82 :1;
[; ;pic18f8722.h: 1523: unsigned :5;
[; ;pic18f8722.h: 1524: unsigned TX8_92 :1;
[; ;pic18f8722.h: 1525: };
[; ;pic18f8722.h: 1526: } TXSTA2bits_t;
[; ;pic18f8722.h: 1527: extern volatile TXSTA2bits_t TXSTA2bits @ 0xF6C;
[; ;pic18f8722.h: 1641: extern volatile unsigned char TXREG2 @ 0xF6D;
"1643
[; ;pic18f8722.h: 1643: asm("TXREG2 equ 0F6Dh");
[; <" TXREG2 equ 0F6Dh ;# ">
[; ;pic18f8722.h: 1647: extern volatile unsigned char RCREG2 @ 0xF6E;
"1649
[; ;pic18f8722.h: 1649: asm("RCREG2 equ 0F6Eh");
[; <" RCREG2 equ 0F6Eh ;# ">
[; ;pic18f8722.h: 1653: extern volatile unsigned char SPBRG2 @ 0xF6F;
"1655
[; ;pic18f8722.h: 1655: asm("SPBRG2 equ 0F6Fh");
[; <" SPBRG2 equ 0F6Fh ;# ">
[; ;pic18f8722.h: 1659: extern volatile unsigned char CCP5CON @ 0xF70;
"1661
[; ;pic18f8722.h: 1661: asm("CCP5CON equ 0F70h");
[; <" CCP5CON equ 0F70h ;# ">
[; ;pic18f8722.h: 1664: typedef union {
[; ;pic18f8722.h: 1665: struct {
[; ;pic18f8722.h: 1666: unsigned CCP5M :4;
[; ;pic18f8722.h: 1667: unsigned DC5B :2;
[; ;pic18f8722.h: 1668: };
[; ;pic18f8722.h: 1669: struct {
[; ;pic18f8722.h: 1670: unsigned CCP5M0 :1;
[; ;pic18f8722.h: 1671: unsigned CCP5M1 :1;
[; ;pic18f8722.h: 1672: unsigned CCP5M2 :1;
[; ;pic18f8722.h: 1673: unsigned CCP5M3 :1;
[; ;pic18f8722.h: 1674: unsigned DCCP5Y :1;
[; ;pic18f8722.h: 1675: unsigned DCCP5X :1;
[; ;pic18f8722.h: 1676: };
[; ;pic18f8722.h: 1677: struct {
[; ;pic18f8722.h: 1678: unsigned :4;
[; ;pic18f8722.h: 1679: unsigned DC5B0 :1;
[; ;pic18f8722.h: 1680: unsigned DC5B1 :1;
[; ;pic18f8722.h: 1681: };
[; ;pic18f8722.h: 1682: } CCP5CONbits_t;
[; ;pic18f8722.h: 1683: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF70;
[; ;pic18f8722.h: 1737: extern volatile unsigned short CCPR5 @ 0xF71;
"1739
[; ;pic18f8722.h: 1739: asm("CCPR5 equ 0F71h");
[; <" CCPR5 equ 0F71h ;# ">
[; ;pic18f8722.h: 1743: extern volatile unsigned char CCPR5L @ 0xF71;
"1745
[; ;pic18f8722.h: 1745: asm("CCPR5L equ 0F71h");
[; <" CCPR5L equ 0F71h ;# ">
[; ;pic18f8722.h: 1749: extern volatile unsigned char CCPR5H @ 0xF72;
"1751
[; ;pic18f8722.h: 1751: asm("CCPR5H equ 0F72h");
[; <" CCPR5H equ 0F72h ;# ">
[; ;pic18f8722.h: 1755: extern volatile unsigned char CCP4CON @ 0xF73;
"1757
[; ;pic18f8722.h: 1757: asm("CCP4CON equ 0F73h");
[; <" CCP4CON equ 0F73h ;# ">
[; ;pic18f8722.h: 1760: typedef union {
[; ;pic18f8722.h: 1761: struct {
[; ;pic18f8722.h: 1762: unsigned CCP4M :4;
[; ;pic18f8722.h: 1763: unsigned DC4B :2;
[; ;pic18f8722.h: 1764: };
[; ;pic18f8722.h: 1765: struct {
[; ;pic18f8722.h: 1766: unsigned CCP4M0 :1;
[; ;pic18f8722.h: 1767: unsigned CCP4M1 :1;
[; ;pic18f8722.h: 1768: unsigned CCP4M2 :1;
[; ;pic18f8722.h: 1769: unsigned CCP4M3 :1;
[; ;pic18f8722.h: 1770: unsigned DCCP4Y :1;
[; ;pic18f8722.h: 1771: unsigned DCCP4X :1;
[; ;pic18f8722.h: 1772: };
[; ;pic18f8722.h: 1773: struct {
[; ;pic18f8722.h: 1774: unsigned :4;
[; ;pic18f8722.h: 1775: unsigned DC4B0 :1;
[; ;pic18f8722.h: 1776: unsigned DC4B1 :1;
[; ;pic18f8722.h: 1777: };
[; ;pic18f8722.h: 1778: } CCP4CONbits_t;
[; ;pic18f8722.h: 1779: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF73;
[; ;pic18f8722.h: 1833: extern volatile unsigned short CCPR4 @ 0xF74;
"1835
[; ;pic18f8722.h: 1835: asm("CCPR4 equ 0F74h");
[; <" CCPR4 equ 0F74h ;# ">
[; ;pic18f8722.h: 1839: extern volatile unsigned char CCPR4L @ 0xF74;
"1841
[; ;pic18f8722.h: 1841: asm("CCPR4L equ 0F74h");
[; <" CCPR4L equ 0F74h ;# ">
[; ;pic18f8722.h: 1845: extern volatile unsigned char CCPR4H @ 0xF75;
"1847
[; ;pic18f8722.h: 1847: asm("CCPR4H equ 0F75h");
[; <" CCPR4H equ 0F75h ;# ">
[; ;pic18f8722.h: 1851: extern volatile unsigned char T4CON @ 0xF76;
"1853
[; ;pic18f8722.h: 1853: asm("T4CON equ 0F76h");
[; <" T4CON equ 0F76h ;# ">
[; ;pic18f8722.h: 1856: typedef union {
[; ;pic18f8722.h: 1857: struct {
[; ;pic18f8722.h: 1858: unsigned T4CKPS :2;
[; ;pic18f8722.h: 1859: unsigned TMR4ON :1;
[; ;pic18f8722.h: 1860: unsigned TOUTPS :4;
[; ;pic18f8722.h: 1861: };
[; ;pic18f8722.h: 1862: struct {
[; ;pic18f8722.h: 1863: unsigned T4CKPS0 :1;
[; ;pic18f8722.h: 1864: unsigned T4CKPS1 :1;
[; ;pic18f8722.h: 1865: unsigned :1;
[; ;pic18f8722.h: 1866: unsigned T4OUTPS0 :1;
[; ;pic18f8722.h: 1867: unsigned T4OUTPS1 :1;
[; ;pic18f8722.h: 1868: unsigned T4OUTPS2 :1;
[; ;pic18f8722.h: 1869: unsigned T4OUTPS3 :1;
[; ;pic18f8722.h: 1870: };
[; ;pic18f8722.h: 1871: } T4CONbits_t;
[; ;pic18f8722.h: 1872: extern volatile T4CONbits_t T4CONbits @ 0xF76;
[; ;pic18f8722.h: 1921: extern volatile unsigned char PR4 @ 0xF77;
"1923
[; ;pic18f8722.h: 1923: asm("PR4 equ 0F77h");
[; <" PR4 equ 0F77h ;# ">
[; ;pic18f8722.h: 1927: extern volatile unsigned char TMR4 @ 0xF78;
"1929
[; ;pic18f8722.h: 1929: asm("TMR4 equ 0F78h");
[; <" TMR4 equ 0F78h ;# ">
[; ;pic18f8722.h: 1933: extern volatile unsigned char ECCP1DEL @ 0xF79;
"1935
[; ;pic18f8722.h: 1935: asm("ECCP1DEL equ 0F79h");
[; <" ECCP1DEL equ 0F79h ;# ">
[; ;pic18f8722.h: 1938: typedef union {
[; ;pic18f8722.h: 1939: struct {
[; ;pic18f8722.h: 1940: unsigned P1DC :7;
[; ;pic18f8722.h: 1941: unsigned P1RSEN :1;
[; ;pic18f8722.h: 1942: };
[; ;pic18f8722.h: 1943: struct {
[; ;pic18f8722.h: 1944: unsigned P1DC0 :1;
[; ;pic18f8722.h: 1945: unsigned P1DC1 :1;
[; ;pic18f8722.h: 1946: unsigned P1DC2 :1;
[; ;pic18f8722.h: 1947: unsigned P1DC3 :1;
[; ;pic18f8722.h: 1948: unsigned P1DC4 :1;
[; ;pic18f8722.h: 1949: unsigned P1DC5 :1;
[; ;pic18f8722.h: 1950: unsigned P1DC6 :1;
[; ;pic18f8722.h: 1951: };
[; ;pic18f8722.h: 1952: struct {
[; ;pic18f8722.h: 1953: unsigned PDC0 :1;
[; ;pic18f8722.h: 1954: unsigned PDC1 :1;
[; ;pic18f8722.h: 1955: unsigned PDC2 :1;
[; ;pic18f8722.h: 1956: unsigned PDC3 :1;
[; ;pic18f8722.h: 1957: unsigned PDC4 :1;
[; ;pic18f8722.h: 1958: unsigned PDC5 :1;
[; ;pic18f8722.h: 1959: unsigned PDC6 :1;
[; ;pic18f8722.h: 1960: unsigned PRSEN :1;
[; ;pic18f8722.h: 1961: };
[; ;pic18f8722.h: 1962: } ECCP1DELbits_t;
[; ;pic18f8722.h: 1963: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xF79;
[; ;pic18f8722.h: 2052: extern volatile unsigned char BAUDCON2 @ 0xF7C;
"2054
[; ;pic18f8722.h: 2054: asm("BAUDCON2 equ 0F7Ch");
[; <" BAUDCON2 equ 0F7Ch ;# ">
[; ;pic18f8722.h: 2057: typedef union {
[; ;pic18f8722.h: 2058: struct {
[; ;pic18f8722.h: 2059: unsigned ABDEN :1;
[; ;pic18f8722.h: 2060: unsigned WUE :1;
[; ;pic18f8722.h: 2061: unsigned :1;
[; ;pic18f8722.h: 2062: unsigned BRG16 :1;
[; ;pic18f8722.h: 2063: unsigned SCKP :1;
[; ;pic18f8722.h: 2064: unsigned :1;
[; ;pic18f8722.h: 2065: unsigned RCIDL :1;
[; ;pic18f8722.h: 2066: unsigned ABDOVF :1;
[; ;pic18f8722.h: 2067: };
[; ;pic18f8722.h: 2068: struct {
[; ;pic18f8722.h: 2069: unsigned :6;
[; ;pic18f8722.h: 2070: unsigned RCMT :1;
[; ;pic18f8722.h: 2071: };
[; ;pic18f8722.h: 2072: struct {
[; ;pic18f8722.h: 2073: unsigned ABDEN2 :1;
[; ;pic18f8722.h: 2074: unsigned WUE2 :1;
[; ;pic18f8722.h: 2075: unsigned :1;
[; ;pic18f8722.h: 2076: unsigned BRG162 :1;
[; ;pic18f8722.h: 2077: unsigned SCKP2 :1;
[; ;pic18f8722.h: 2078: unsigned :1;
[; ;pic18f8722.h: 2079: unsigned RCIDL2 :1;
[; ;pic18f8722.h: 2080: unsigned ABDOVF2 :1;
[; ;pic18f8722.h: 2081: };
[; ;pic18f8722.h: 2082: struct {
[; ;pic18f8722.h: 2083: unsigned :4;
[; ;pic18f8722.h: 2084: unsigned TXCKP2 :1;
[; ;pic18f8722.h: 2085: unsigned :1;
[; ;pic18f8722.h: 2086: unsigned RCMT2 :1;
[; ;pic18f8722.h: 2087: };
[; ;pic18f8722.h: 2088: } BAUDCON2bits_t;
[; ;pic18f8722.h: 2089: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF7C;
[; ;pic18f8722.h: 2168: extern volatile unsigned char SPBRGH2 @ 0xF7D;
"2170
[; ;pic18f8722.h: 2170: asm("SPBRGH2 equ 0F7Dh");
[; <" SPBRGH2 equ 0F7Dh ;# ">
[; ;pic18f8722.h: 2174: extern volatile unsigned char BAUDCON1 @ 0xF7E;
"2176
[; ;pic18f8722.h: 2176: asm("BAUDCON1 equ 0F7Eh");
[; <" BAUDCON1 equ 0F7Eh ;# ">
[; ;pic18f8722.h: 2179: extern volatile unsigned char BAUDCON @ 0xF7E;
"2181
[; ;pic18f8722.h: 2181: asm("BAUDCON equ 0F7Eh");
[; <" BAUDCON equ 0F7Eh ;# ">
[; ;pic18f8722.h: 2183: extern volatile unsigned char BAUDCTL @ 0xF7E;
"2185
[; ;pic18f8722.h: 2185: asm("BAUDCTL equ 0F7Eh");
[; <" BAUDCTL equ 0F7Eh ;# ">
[; ;pic18f8722.h: 2188: typedef union {
[; ;pic18f8722.h: 2189: struct {
[; ;pic18f8722.h: 2190: unsigned ABDEN :1;
[; ;pic18f8722.h: 2191: unsigned WUE :1;
[; ;pic18f8722.h: 2192: unsigned :1;
[; ;pic18f8722.h: 2193: unsigned BRG16 :1;
[; ;pic18f8722.h: 2194: unsigned SCKP :1;
[; ;pic18f8722.h: 2195: unsigned :1;
[; ;pic18f8722.h: 2196: unsigned RCIDL :1;
[; ;pic18f8722.h: 2197: unsigned ABDOVF :1;
[; ;pic18f8722.h: 2198: };
[; ;pic18f8722.h: 2199: struct {
[; ;pic18f8722.h: 2200: unsigned :6;
[; ;pic18f8722.h: 2201: unsigned RCMT :1;
[; ;pic18f8722.h: 2202: };
[; ;pic18f8722.h: 2203: struct {
[; ;pic18f8722.h: 2204: unsigned ABDEN1 :1;
[; ;pic18f8722.h: 2205: unsigned WUE1 :1;
[; ;pic18f8722.h: 2206: unsigned :1;
[; ;pic18f8722.h: 2207: unsigned BRG161 :1;
[; ;pic18f8722.h: 2208: unsigned SCKP1 :1;
[; ;pic18f8722.h: 2209: unsigned :1;
[; ;pic18f8722.h: 2210: unsigned RCIDL1 :1;
[; ;pic18f8722.h: 2211: unsigned ABDOVF1 :1;
[; ;pic18f8722.h: 2212: };
[; ;pic18f8722.h: 2213: struct {
[; ;pic18f8722.h: 2214: unsigned :4;
[; ;pic18f8722.h: 2215: unsigned CKTXP :1;
[; ;pic18f8722.h: 2216: unsigned :1;
[; ;pic18f8722.h: 2217: unsigned RCMT1 :1;
[; ;pic18f8722.h: 2218: };
[; ;pic18f8722.h: 2219: struct {
[; ;pic18f8722.h: 2220: unsigned :4;
[; ;pic18f8722.h: 2221: unsigned TXCKP :1;
[; ;pic18f8722.h: 2222: };
[; ;pic18f8722.h: 2223: struct {
[; ;pic18f8722.h: 2224: unsigned :4;
[; ;pic18f8722.h: 2225: unsigned TXCKP1 :1;
[; ;pic18f8722.h: 2226: };
[; ;pic18f8722.h: 2227: struct {
[; ;pic18f8722.h: 2228: unsigned :1;
[; ;pic18f8722.h: 2229: unsigned W4E :1;
[; ;pic18f8722.h: 2230: };
[; ;pic18f8722.h: 2231: } BAUDCON1bits_t;
[; ;pic18f8722.h: 2232: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xF7E;
[; ;pic18f8722.h: 2325: typedef union {
[; ;pic18f8722.h: 2326: struct {
[; ;pic18f8722.h: 2327: unsigned ABDEN :1;
[; ;pic18f8722.h: 2328: unsigned WUE :1;
[; ;pic18f8722.h: 2329: unsigned :1;
[; ;pic18f8722.h: 2330: unsigned BRG16 :1;
[; ;pic18f8722.h: 2331: unsigned SCKP :1;
[; ;pic18f8722.h: 2332: unsigned :1;
[; ;pic18f8722.h: 2333: unsigned RCIDL :1;
[; ;pic18f8722.h: 2334: unsigned ABDOVF :1;
[; ;pic18f8722.h: 2335: };
[; ;pic18f8722.h: 2336: struct {
[; ;pic18f8722.h: 2337: unsigned :6;
[; ;pic18f8722.h: 2338: unsigned RCMT :1;
[; ;pic18f8722.h: 2339: };
[; ;pic18f8722.h: 2340: struct {
[; ;pic18f8722.h: 2341: unsigned ABDEN1 :1;
[; ;pic18f8722.h: 2342: unsigned WUE1 :1;
[; ;pic18f8722.h: 2343: unsigned :1;
[; ;pic18f8722.h: 2344: unsigned BRG161 :1;
[; ;pic18f8722.h: 2345: unsigned SCKP1 :1;
[; ;pic18f8722.h: 2346: unsigned :1;
[; ;pic18f8722.h: 2347: unsigned RCIDL1 :1;
[; ;pic18f8722.h: 2348: unsigned ABDOVF1 :1;
[; ;pic18f8722.h: 2349: };
[; ;pic18f8722.h: 2350: struct {
[; ;pic18f8722.h: 2351: unsigned :4;
[; ;pic18f8722.h: 2352: unsigned CKTXP :1;
[; ;pic18f8722.h: 2353: unsigned :1;
[; ;pic18f8722.h: 2354: unsigned RCMT1 :1;
[; ;pic18f8722.h: 2355: };
[; ;pic18f8722.h: 2356: struct {
[; ;pic18f8722.h: 2357: unsigned :4;
[; ;pic18f8722.h: 2358: unsigned TXCKP :1;
[; ;pic18f8722.h: 2359: };
[; ;pic18f8722.h: 2360: struct {
[; ;pic18f8722.h: 2361: unsigned :4;
[; ;pic18f8722.h: 2362: unsigned TXCKP1 :1;
[; ;pic18f8722.h: 2363: };
[; ;pic18f8722.h: 2364: struct {
[; ;pic18f8722.h: 2365: unsigned :1;
[; ;pic18f8722.h: 2366: unsigned W4E :1;
[; ;pic18f8722.h: 2367: };
[; ;pic18f8722.h: 2368: } BAUDCONbits_t;
[; ;pic18f8722.h: 2369: extern volatile BAUDCONbits_t BAUDCONbits @ 0xF7E;
[; ;pic18f8722.h: 2461: typedef union {
[; ;pic18f8722.h: 2462: struct {
[; ;pic18f8722.h: 2463: unsigned ABDEN :1;
[; ;pic18f8722.h: 2464: unsigned WUE :1;
[; ;pic18f8722.h: 2465: unsigned :1;
[; ;pic18f8722.h: 2466: unsigned BRG16 :1;
[; ;pic18f8722.h: 2467: unsigned SCKP :1;
[; ;pic18f8722.h: 2468: unsigned :1;
[; ;pic18f8722.h: 2469: unsigned RCIDL :1;
[; ;pic18f8722.h: 2470: unsigned ABDOVF :1;
[; ;pic18f8722.h: 2471: };
[; ;pic18f8722.h: 2472: struct {
[; ;pic18f8722.h: 2473: unsigned :6;
[; ;pic18f8722.h: 2474: unsigned RCMT :1;
[; ;pic18f8722.h: 2475: };
[; ;pic18f8722.h: 2476: struct {
[; ;pic18f8722.h: 2477: unsigned ABDEN1 :1;
[; ;pic18f8722.h: 2478: unsigned WUE1 :1;
[; ;pic18f8722.h: 2479: unsigned :1;
[; ;pic18f8722.h: 2480: unsigned BRG161 :1;
[; ;pic18f8722.h: 2481: unsigned SCKP1 :1;
[; ;pic18f8722.h: 2482: unsigned :1;
[; ;pic18f8722.h: 2483: unsigned RCIDL1 :1;
[; ;pic18f8722.h: 2484: unsigned ABDOVF1 :1;
[; ;pic18f8722.h: 2485: };
[; ;pic18f8722.h: 2486: struct {
[; ;pic18f8722.h: 2487: unsigned :4;
[; ;pic18f8722.h: 2488: unsigned CKTXP :1;
[; ;pic18f8722.h: 2489: unsigned :1;
[; ;pic18f8722.h: 2490: unsigned RCMT1 :1;
[; ;pic18f8722.h: 2491: };
[; ;pic18f8722.h: 2492: struct {
[; ;pic18f8722.h: 2493: unsigned :4;
[; ;pic18f8722.h: 2494: unsigned TXCKP :1;
[; ;pic18f8722.h: 2495: };
[; ;pic18f8722.h: 2496: struct {
[; ;pic18f8722.h: 2497: unsigned :4;
[; ;pic18f8722.h: 2498: unsigned TXCKP1 :1;
[; ;pic18f8722.h: 2499: };
[; ;pic18f8722.h: 2500: struct {
[; ;pic18f8722.h: 2501: unsigned :1;
[; ;pic18f8722.h: 2502: unsigned W4E :1;
[; ;pic18f8722.h: 2503: };
[; ;pic18f8722.h: 2504: } BAUDCTLbits_t;
[; ;pic18f8722.h: 2505: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xF7E;
[; ;pic18f8722.h: 2599: extern volatile unsigned char SPBRGH1 @ 0xF7F;
"2601
[; ;pic18f8722.h: 2601: asm("SPBRGH1 equ 0F7Fh");
[; <" SPBRGH1 equ 0F7Fh ;# ">
[; ;pic18f8722.h: 2604: extern volatile unsigned char SPBRGH @ 0xF7F;
"2606
[; ;pic18f8722.h: 2606: asm("SPBRGH equ 0F7Fh");
[; <" SPBRGH equ 0F7Fh ;# ">
[; ;pic18f8722.h: 2610: extern volatile unsigned char PORTA @ 0xF80;
"2612
[; ;pic18f8722.h: 2612: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f8722.h: 2615: typedef union {
[; ;pic18f8722.h: 2616: struct {
[; ;pic18f8722.h: 2617: unsigned RA0 :1;
[; ;pic18f8722.h: 2618: unsigned RA1 :1;
[; ;pic18f8722.h: 2619: unsigned RA2 :1;
[; ;pic18f8722.h: 2620: unsigned RA3 :1;
[; ;pic18f8722.h: 2621: unsigned RA4 :1;
[; ;pic18f8722.h: 2622: unsigned RA5 :1;
[; ;pic18f8722.h: 2623: unsigned RA6 :1;
[; ;pic18f8722.h: 2624: unsigned RA7 :1;
[; ;pic18f8722.h: 2625: };
[; ;pic18f8722.h: 2626: struct {
[; ;pic18f8722.h: 2627: unsigned :2;
[; ;pic18f8722.h: 2628: unsigned VREFM :1;
[; ;pic18f8722.h: 2629: unsigned VREFP :1;
[; ;pic18f8722.h: 2630: unsigned T0CKI :1;
[; ;pic18f8722.h: 2631: unsigned LVDIN :1;
[; ;pic18f8722.h: 2632: };
[; ;pic18f8722.h: 2633: struct {
[; ;pic18f8722.h: 2634: unsigned AN0 :1;
[; ;pic18f8722.h: 2635: unsigned AN1 :1;
[; ;pic18f8722.h: 2636: unsigned AN2 :1;
[; ;pic18f8722.h: 2637: unsigned AN3 :1;
[; ;pic18f8722.h: 2638: unsigned :1;
[; ;pic18f8722.h: 2639: unsigned AN4 :1;
[; ;pic18f8722.h: 2640: };
[; ;pic18f8722.h: 2641: struct {
[; ;pic18f8722.h: 2642: unsigned :5;
[; ;pic18f8722.h: 2643: unsigned HLVDIN :1;
[; ;pic18f8722.h: 2644: };
[; ;pic18f8722.h: 2645: struct {
[; ;pic18f8722.h: 2646: unsigned ULPWUIN :1;
[; ;pic18f8722.h: 2647: unsigned :6;
[; ;pic18f8722.h: 2648: unsigned RJPU :1;
[; ;pic18f8722.h: 2649: };
[; ;pic18f8722.h: 2650: } PORTAbits_t;
[; ;pic18f8722.h: 2651: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f8722.h: 2755: extern volatile unsigned char PORTB @ 0xF81;
"2757
[; ;pic18f8722.h: 2757: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f8722.h: 2760: typedef union {
[; ;pic18f8722.h: 2761: struct {
[; ;pic18f8722.h: 2762: unsigned RB0 :1;
[; ;pic18f8722.h: 2763: unsigned RB1 :1;
[; ;pic18f8722.h: 2764: unsigned RB2 :1;
[; ;pic18f8722.h: 2765: unsigned RB3 :1;
[; ;pic18f8722.h: 2766: unsigned RB4 :1;
[; ;pic18f8722.h: 2767: unsigned RB5 :1;
[; ;pic18f8722.h: 2768: unsigned RB6 :1;
[; ;pic18f8722.h: 2769: unsigned RB7 :1;
[; ;pic18f8722.h: 2770: };
[; ;pic18f8722.h: 2771: struct {
[; ;pic18f8722.h: 2772: unsigned INT0 :1;
[; ;pic18f8722.h: 2773: unsigned INT1 :1;
[; ;pic18f8722.h: 2774: unsigned INT2 :1;
[; ;pic18f8722.h: 2775: unsigned INT3 :1;
[; ;pic18f8722.h: 2776: unsigned KBI0 :1;
[; ;pic18f8722.h: 2777: unsigned KBI1 :1;
[; ;pic18f8722.h: 2778: unsigned KBI2 :1;
[; ;pic18f8722.h: 2779: unsigned KBI3 :1;
[; ;pic18f8722.h: 2780: };
[; ;pic18f8722.h: 2781: struct {
[; ;pic18f8722.h: 2782: unsigned FLT0 :1;
[; ;pic18f8722.h: 2783: unsigned :2;
[; ;pic18f8722.h: 2784: unsigned ECCP2 :1;
[; ;pic18f8722.h: 2785: };
[; ;pic18f8722.h: 2786: struct {
[; ;pic18f8722.h: 2787: unsigned :3;
[; ;pic18f8722.h: 2788: unsigned CCP2 :1;
[; ;pic18f8722.h: 2789: };
[; ;pic18f8722.h: 2790: struct {
[; ;pic18f8722.h: 2791: unsigned :3;
[; ;pic18f8722.h: 2792: unsigned P2A :1;
[; ;pic18f8722.h: 2793: };
[; ;pic18f8722.h: 2794: struct {
[; ;pic18f8722.h: 2795: unsigned :3;
[; ;pic18f8722.h: 2796: unsigned CCP2_PA2 :1;
[; ;pic18f8722.h: 2797: };
[; ;pic18f8722.h: 2798: } PORTBbits_t;
[; ;pic18f8722.h: 2799: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f8722.h: 2908: extern volatile unsigned char PORTC @ 0xF82;
"2910
[; ;pic18f8722.h: 2910: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f8722.h: 2913: typedef union {
[; ;pic18f8722.h: 2914: struct {
[; ;pic18f8722.h: 2915: unsigned RC0 :1;
[; ;pic18f8722.h: 2916: unsigned RC1 :1;
[; ;pic18f8722.h: 2917: unsigned RC2 :1;
[; ;pic18f8722.h: 2918: unsigned RC3 :1;
[; ;pic18f8722.h: 2919: unsigned RC4 :1;
[; ;pic18f8722.h: 2920: unsigned RC5 :1;
[; ;pic18f8722.h: 2921: unsigned RC6 :1;
[; ;pic18f8722.h: 2922: unsigned RC7 :1;
[; ;pic18f8722.h: 2923: };
[; ;pic18f8722.h: 2924: struct {
[; ;pic18f8722.h: 2925: unsigned T1OSO :1;
[; ;pic18f8722.h: 2926: unsigned T1OSI :1;
[; ;pic18f8722.h: 2927: unsigned ECCP1 :1;
[; ;pic18f8722.h: 2928: unsigned SCK :1;
[; ;pic18f8722.h: 2929: unsigned SDI :1;
[; ;pic18f8722.h: 2930: unsigned SDO :1;
[; ;pic18f8722.h: 2931: unsigned TX :1;
[; ;pic18f8722.h: 2932: unsigned RX :1;
[; ;pic18f8722.h: 2933: };
[; ;pic18f8722.h: 2934: struct {
[; ;pic18f8722.h: 2935: unsigned T13CKI :1;
[; ;pic18f8722.h: 2936: unsigned ECCP2 :1;
[; ;pic18f8722.h: 2937: unsigned :1;
[; ;pic18f8722.h: 2938: unsigned SCL :1;
[; ;pic18f8722.h: 2939: unsigned SDA :1;
[; ;pic18f8722.h: 2940: unsigned :1;
[; ;pic18f8722.h: 2941: unsigned CK :1;
[; ;pic18f8722.h: 2942: unsigned DT :1;
[; ;pic18f8722.h: 2943: };
[; ;pic18f8722.h: 2944: struct {
[; ;pic18f8722.h: 2945: unsigned :1;
[; ;pic18f8722.h: 2946: unsigned CCP2 :1;
[; ;pic18f8722.h: 2947: unsigned CCP1 :1;
[; ;pic18f8722.h: 2948: unsigned SCL1 :1;
[; ;pic18f8722.h: 2949: unsigned SDA1 :1;
[; ;pic18f8722.h: 2950: unsigned :1;
[; ;pic18f8722.h: 2951: unsigned CK1 :1;
[; ;pic18f8722.h: 2952: unsigned DT1 :1;
[; ;pic18f8722.h: 2953: };
[; ;pic18f8722.h: 2954: struct {
[; ;pic18f8722.h: 2955: unsigned :1;
[; ;pic18f8722.h: 2956: unsigned P2A :1;
[; ;pic18f8722.h: 2957: unsigned P1A :1;
[; ;pic18f8722.h: 2958: unsigned SCK1 :1;
[; ;pic18f8722.h: 2959: unsigned SDI1 :1;
[; ;pic18f8722.h: 2960: unsigned SDO1 :1;
[; ;pic18f8722.h: 2961: unsigned TX1 :1;
[; ;pic18f8722.h: 2962: unsigned RX1 :1;
[; ;pic18f8722.h: 2963: };
[; ;pic18f8722.h: 2964: struct {
[; ;pic18f8722.h: 2965: unsigned :1;
[; ;pic18f8722.h: 2966: unsigned PA2 :1;
[; ;pic18f8722.h: 2967: unsigned PA1 :1;
[; ;pic18f8722.h: 2968: };
[; ;pic18f8722.h: 2969: } PORTCbits_t;
[; ;pic18f8722.h: 2970: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f8722.h: 3159: extern volatile unsigned char PORTD @ 0xF83;
"3161
[; ;pic18f8722.h: 3161: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f8722.h: 3164: typedef union {
[; ;pic18f8722.h: 3165: struct {
[; ;pic18f8722.h: 3166: unsigned RD0 :1;
[; ;pic18f8722.h: 3167: unsigned RD1 :1;
[; ;pic18f8722.h: 3168: unsigned RD2 :1;
[; ;pic18f8722.h: 3169: unsigned RD3 :1;
[; ;pic18f8722.h: 3170: unsigned RD4 :1;
[; ;pic18f8722.h: 3171: unsigned RD5 :1;
[; ;pic18f8722.h: 3172: unsigned RD6 :1;
[; ;pic18f8722.h: 3173: unsigned RD7 :1;
[; ;pic18f8722.h: 3174: };
[; ;pic18f8722.h: 3175: struct {
[; ;pic18f8722.h: 3176: unsigned PSP0 :1;
[; ;pic18f8722.h: 3177: unsigned PSP1 :1;
[; ;pic18f8722.h: 3178: unsigned PSP2 :1;
[; ;pic18f8722.h: 3179: unsigned PSP3 :1;
[; ;pic18f8722.h: 3180: unsigned PSP4 :1;
[; ;pic18f8722.h: 3181: unsigned PSP5 :1;
[; ;pic18f8722.h: 3182: unsigned PSP6 :1;
[; ;pic18f8722.h: 3183: unsigned PSP7 :1;
[; ;pic18f8722.h: 3184: };
[; ;pic18f8722.h: 3185: struct {
[; ;pic18f8722.h: 3186: unsigned AD0 :1;
[; ;pic18f8722.h: 3187: unsigned AD1 :1;
[; ;pic18f8722.h: 3188: unsigned AD2 :1;
[; ;pic18f8722.h: 3189: unsigned AD3 :1;
[; ;pic18f8722.h: 3190: unsigned AD4 :1;
[; ;pic18f8722.h: 3191: unsigned AD5 :1;
[; ;pic18f8722.h: 3192: unsigned AD6 :1;
[; ;pic18f8722.h: 3193: unsigned AD7 :1;
[; ;pic18f8722.h: 3194: };
[; ;pic18f8722.h: 3195: struct {
[; ;pic18f8722.h: 3196: unsigned :5;
[; ;pic18f8722.h: 3197: unsigned SDA2 :1;
[; ;pic18f8722.h: 3198: unsigned SCL2 :1;
[; ;pic18f8722.h: 3199: unsigned SS2 :1;
[; ;pic18f8722.h: 3200: };
[; ;pic18f8722.h: 3201: struct {
[; ;pic18f8722.h: 3202: unsigned :7;
[; ;pic18f8722.h: 3203: unsigned NOT_SS2 :1;
[; ;pic18f8722.h: 3204: };
[; ;pic18f8722.h: 3205: struct {
[; ;pic18f8722.h: 3206: unsigned :4;
[; ;pic18f8722.h: 3207: unsigned SDO2 :1;
[; ;pic18f8722.h: 3208: unsigned SDI2 :1;
[; ;pic18f8722.h: 3209: unsigned SCK2 :1;
[; ;pic18f8722.h: 3210: unsigned nSS2 :1;
[; ;pic18f8722.h: 3211: };
[; ;pic18f8722.h: 3212: } PORTDbits_t;
[; ;pic18f8722.h: 3213: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f8722.h: 3377: extern volatile unsigned char PORTE @ 0xF84;
"3379
[; ;pic18f8722.h: 3379: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f8722.h: 3382: typedef union {
[; ;pic18f8722.h: 3383: struct {
[; ;pic18f8722.h: 3384: unsigned RE0 :1;
[; ;pic18f8722.h: 3385: unsigned RE1 :1;
[; ;pic18f8722.h: 3386: unsigned RE2 :1;
[; ;pic18f8722.h: 3387: unsigned RE3 :1;
[; ;pic18f8722.h: 3388: unsigned RE4 :1;
[; ;pic18f8722.h: 3389: unsigned RE5 :1;
[; ;pic18f8722.h: 3390: unsigned RE6 :1;
[; ;pic18f8722.h: 3391: unsigned RE7 :1;
[; ;pic18f8722.h: 3392: };
[; ;pic18f8722.h: 3393: struct {
[; ;pic18f8722.h: 3394: unsigned RD :1;
[; ;pic18f8722.h: 3395: unsigned WR :1;
[; ;pic18f8722.h: 3396: unsigned CS :1;
[; ;pic18f8722.h: 3397: unsigned :4;
[; ;pic18f8722.h: 3398: unsigned ECCP2 :1;
[; ;pic18f8722.h: 3399: };
[; ;pic18f8722.h: 3400: struct {
[; ;pic18f8722.h: 3401: unsigned NOT_RD :1;
[; ;pic18f8722.h: 3402: };
[; ;pic18f8722.h: 3403: struct {
[; ;pic18f8722.h: 3404: unsigned :1;
[; ;pic18f8722.h: 3405: unsigned NOT_WR :1;
[; ;pic18f8722.h: 3406: };
[; ;pic18f8722.h: 3407: struct {
[; ;pic18f8722.h: 3408: unsigned :2;
[; ;pic18f8722.h: 3409: unsigned NOT_CS :1;
[; ;pic18f8722.h: 3410: };
[; ;pic18f8722.h: 3411: struct {
[; ;pic18f8722.h: 3412: unsigned nRD :1;
[; ;pic18f8722.h: 3413: unsigned nWR :1;
[; ;pic18f8722.h: 3414: unsigned nCS :1;
[; ;pic18f8722.h: 3415: unsigned :4;
[; ;pic18f8722.h: 3416: unsigned CCP2 :1;
[; ;pic18f8722.h: 3417: };
[; ;pic18f8722.h: 3418: struct {
[; ;pic18f8722.h: 3419: unsigned AD8 :1;
[; ;pic18f8722.h: 3420: unsigned AD9 :1;
[; ;pic18f8722.h: 3421: unsigned AD10 :1;
[; ;pic18f8722.h: 3422: unsigned AD11 :1;
[; ;pic18f8722.h: 3423: unsigned AD12 :1;
[; ;pic18f8722.h: 3424: unsigned AD13 :1;
[; ;pic18f8722.h: 3425: unsigned AD14 :1;
[; ;pic18f8722.h: 3426: unsigned AD15 :1;
[; ;pic18f8722.h: 3427: };
[; ;pic18f8722.h: 3428: struct {
[; ;pic18f8722.h: 3429: unsigned P2D :1;
[; ;pic18f8722.h: 3430: unsigned P2C :1;
[; ;pic18f8722.h: 3431: unsigned P2B :1;
[; ;pic18f8722.h: 3432: unsigned P3C :1;
[; ;pic18f8722.h: 3433: unsigned P3B :1;
[; ;pic18f8722.h: 3434: unsigned P1C :1;
[; ;pic18f8722.h: 3435: unsigned P1B :1;
[; ;pic18f8722.h: 3436: unsigned P2A :1;
[; ;pic18f8722.h: 3437: };
[; ;pic18f8722.h: 3438: struct {
[; ;pic18f8722.h: 3439: unsigned PD2 :1;
[; ;pic18f8722.h: 3440: unsigned PC2 :1;
[; ;pic18f8722.h: 3441: unsigned CCP10 :1;
[; ;pic18f8722.h: 3442: unsigned CCP9E :1;
[; ;pic18f8722.h: 3443: unsigned CCP8E :1;
[; ;pic18f8722.h: 3444: unsigned CCP7E :1;
[; ;pic18f8722.h: 3445: unsigned CCP6E :1;
[; ;pic18f8722.h: 3446: unsigned CCP2E :1;
[; ;pic18f8722.h: 3447: };
[; ;pic18f8722.h: 3448: struct {
[; ;pic18f8722.h: 3449: unsigned RDE :1;
[; ;pic18f8722.h: 3450: unsigned WRE :1;
[; ;pic18f8722.h: 3451: unsigned PB2 :1;
[; ;pic18f8722.h: 3452: unsigned PC3E :1;
[; ;pic18f8722.h: 3453: unsigned PB3E :1;
[; ;pic18f8722.h: 3454: unsigned PC1E :1;
[; ;pic18f8722.h: 3455: unsigned PB1E :1;
[; ;pic18f8722.h: 3456: unsigned PA2E :1;
[; ;pic18f8722.h: 3457: };
[; ;pic18f8722.h: 3458: } PORTEbits_t;
[; ;pic18f8722.h: 3459: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f8722.h: 3718: extern volatile unsigned char PORTF @ 0xF85;
"3720
[; ;pic18f8722.h: 3720: asm("PORTF equ 0F85h");
[; <" PORTF equ 0F85h ;# ">
[; ;pic18f8722.h: 3723: typedef union {
[; ;pic18f8722.h: 3724: struct {
[; ;pic18f8722.h: 3725: unsigned RF0 :1;
[; ;pic18f8722.h: 3726: unsigned RF1 :1;
[; ;pic18f8722.h: 3727: unsigned RF2 :1;
[; ;pic18f8722.h: 3728: unsigned RF3 :1;
[; ;pic18f8722.h: 3729: unsigned RF4 :1;
[; ;pic18f8722.h: 3730: unsigned RF5 :1;
[; ;pic18f8722.h: 3731: unsigned RF6 :1;
[; ;pic18f8722.h: 3732: unsigned RF7 :1;
[; ;pic18f8722.h: 3733: };
[; ;pic18f8722.h: 3734: struct {
[; ;pic18f8722.h: 3735: unsigned AN5 :1;
[; ;pic18f8722.h: 3736: unsigned AN6 :1;
[; ;pic18f8722.h: 3737: unsigned AN7 :1;
[; ;pic18f8722.h: 3738: unsigned AN8 :1;
[; ;pic18f8722.h: 3739: unsigned AN9 :1;
[; ;pic18f8722.h: 3740: unsigned AN10 :1;
[; ;pic18f8722.h: 3741: unsigned AN11 :1;
[; ;pic18f8722.h: 3742: unsigned SS1 :1;
[; ;pic18f8722.h: 3743: };
[; ;pic18f8722.h: 3744: struct {
[; ;pic18f8722.h: 3745: unsigned :7;
[; ;pic18f8722.h: 3746: unsigned NOT_SS1 :1;
[; ;pic18f8722.h: 3747: };
[; ;pic18f8722.h: 3748: struct {
[; ;pic18f8722.h: 3749: unsigned :1;
[; ;pic18f8722.h: 3750: unsigned C2OUT :1;
[; ;pic18f8722.h: 3751: unsigned C1OUT :1;
[; ;pic18f8722.h: 3752: unsigned :2;
[; ;pic18f8722.h: 3753: unsigned CVREF :1;
[; ;pic18f8722.h: 3754: unsigned :1;
[; ;pic18f8722.h: 3755: unsigned nSS1 :1;
[; ;pic18f8722.h: 3756: };
[; ;pic18f8722.h: 3757: struct {
[; ;pic18f8722.h: 3758: unsigned :1;
[; ;pic18f8722.h: 3759: unsigned C2OUTF :1;
[; ;pic18f8722.h: 3760: unsigned C1OUTF :1;
[; ;pic18f8722.h: 3761: };
[; ;pic18f8722.h: 3762: } PORTFbits_t;
[; ;pic18f8722.h: 3763: extern volatile PORTFbits_t PORTFbits @ 0xF85;
[; ;pic18f8722.h: 3882: extern volatile unsigned char PORTG @ 0xF86;
"3884
[; ;pic18f8722.h: 3884: asm("PORTG equ 0F86h");
[; <" PORTG equ 0F86h ;# ">
[; ;pic18f8722.h: 3887: typedef union {
[; ;pic18f8722.h: 3888: struct {
[; ;pic18f8722.h: 3889: unsigned RG0 :1;
[; ;pic18f8722.h: 3890: unsigned RG1 :1;
[; ;pic18f8722.h: 3891: unsigned RG2 :1;
[; ;pic18f8722.h: 3892: unsigned RG3 :1;
[; ;pic18f8722.h: 3893: unsigned RG4 :1;
[; ;pic18f8722.h: 3894: unsigned RG5 :1;
[; ;pic18f8722.h: 3895: };
[; ;pic18f8722.h: 3896: struct {
[; ;pic18f8722.h: 3897: unsigned ECCP3 :1;
[; ;pic18f8722.h: 3898: unsigned TX2 :1;
[; ;pic18f8722.h: 3899: unsigned RX2 :1;
[; ;pic18f8722.h: 3900: unsigned CCP4 :1;
[; ;pic18f8722.h: 3901: unsigned CCP5 :1;
[; ;pic18f8722.h: 3902: unsigned MCLR :1;
[; ;pic18f8722.h: 3903: };
[; ;pic18f8722.h: 3904: struct {
[; ;pic18f8722.h: 3905: unsigned :5;
[; ;pic18f8722.h: 3906: unsigned NOT_MCLR :1;
[; ;pic18f8722.h: 3907: };
[; ;pic18f8722.h: 3908: struct {
[; ;pic18f8722.h: 3909: unsigned P3A :1;
[; ;pic18f8722.h: 3910: unsigned CK2 :1;
[; ;pic18f8722.h: 3911: unsigned DT2 :1;
[; ;pic18f8722.h: 3912: unsigned P3D :1;
[; ;pic18f8722.h: 3913: unsigned P1D :1;
[; ;pic18f8722.h: 3914: unsigned nMCLR :1;
[; ;pic18f8722.h: 3915: };
[; ;pic18f8722.h: 3916: struct {
[; ;pic18f8722.h: 3917: unsigned CCP3 :1;
[; ;pic18f8722.h: 3918: };
[; ;pic18f8722.h: 3919: struct {
[; ;pic18f8722.h: 3920: unsigned :1;
[; ;pic18f8722.h: 3921: unsigned C3OUTG :1;
[; ;pic18f8722.h: 3922: unsigned :3;
[; ;pic18f8722.h: 3923: unsigned RJPU :1;
[; ;pic18f8722.h: 3924: };
[; ;pic18f8722.h: 3925: } PORTGbits_t;
[; ;pic18f8722.h: 3926: extern volatile PORTGbits_t PORTGbits @ 0xF86;
[; ;pic18f8722.h: 4040: extern volatile unsigned char PORTH @ 0xF87;
"4042
[; ;pic18f8722.h: 4042: asm("PORTH equ 0F87h");
[; <" PORTH equ 0F87h ;# ">
[; ;pic18f8722.h: 4045: typedef union {
[; ;pic18f8722.h: 4046: struct {
[; ;pic18f8722.h: 4047: unsigned RH0 :1;
[; ;pic18f8722.h: 4048: unsigned RH1 :1;
[; ;pic18f8722.h: 4049: unsigned RH2 :1;
[; ;pic18f8722.h: 4050: unsigned RH3 :1;
[; ;pic18f8722.h: 4051: unsigned RH4 :1;
[; ;pic18f8722.h: 4052: unsigned RH5 :1;
[; ;pic18f8722.h: 4053: unsigned RH6 :1;
[; ;pic18f8722.h: 4054: unsigned RH7 :1;
[; ;pic18f8722.h: 4055: };
[; ;pic18f8722.h: 4056: struct {
[; ;pic18f8722.h: 4057: unsigned A16 :1;
[; ;pic18f8722.h: 4058: unsigned A17 :1;
[; ;pic18f8722.h: 4059: unsigned A18 :1;
[; ;pic18f8722.h: 4060: unsigned A19 :1;
[; ;pic18f8722.h: 4061: unsigned AN12 :1;
[; ;pic18f8722.h: 4062: unsigned AN13 :1;
[; ;pic18f8722.h: 4063: unsigned AN14 :1;
[; ;pic18f8722.h: 4064: unsigned AN15 :1;
[; ;pic18f8722.h: 4065: };
[; ;pic18f8722.h: 4066: struct {
[; ;pic18f8722.h: 4067: unsigned :4;
[; ;pic18f8722.h: 4068: unsigned P3C :1;
[; ;pic18f8722.h: 4069: unsigned P3B :1;
[; ;pic18f8722.h: 4070: unsigned P1C :1;
[; ;pic18f8722.h: 4071: unsigned P1B :1;
[; ;pic18f8722.h: 4072: };
[; ;pic18f8722.h: 4073: struct {
[; ;pic18f8722.h: 4074: unsigned :4;
[; ;pic18f8722.h: 4075: unsigned CCP9 :1;
[; ;pic18f8722.h: 4076: unsigned CCP8 :1;
[; ;pic18f8722.h: 4077: unsigned CCP7 :1;
[; ;pic18f8722.h: 4078: unsigned CCP6 :1;
[; ;pic18f8722.h: 4079: };
[; ;pic18f8722.h: 4080: struct {
[; ;pic18f8722.h: 4081: unsigned :4;
[; ;pic18f8722.h: 4082: unsigned PC3 :1;
[; ;pic18f8722.h: 4083: unsigned PB3 :1;
[; ;pic18f8722.h: 4084: unsigned PC1 :1;
[; ;pic18f8722.h: 4085: unsigned PB1 :1;
[; ;pic18f8722.h: 4086: };
[; ;pic18f8722.h: 4087: } PORTHbits_t;
[; ;pic18f8722.h: 4088: extern volatile PORTHbits_t PORTHbits @ 0xF87;
[; ;pic18f8722.h: 4232: extern volatile unsigned char PORTJ @ 0xF88;
"4234
[; ;pic18f8722.h: 4234: asm("PORTJ equ 0F88h");
[; <" PORTJ equ 0F88h ;# ">
[; ;pic18f8722.h: 4237: typedef union {
[; ;pic18f8722.h: 4238: struct {
[; ;pic18f8722.h: 4239: unsigned RJ0 :1;
[; ;pic18f8722.h: 4240: unsigned RJ1 :1;
[; ;pic18f8722.h: 4241: unsigned RJ2 :1;
[; ;pic18f8722.h: 4242: unsigned RJ3 :1;
[; ;pic18f8722.h: 4243: unsigned RJ4 :1;
[; ;pic18f8722.h: 4244: unsigned RJ5 :1;
[; ;pic18f8722.h: 4245: unsigned RJ6 :1;
[; ;pic18f8722.h: 4246: unsigned RJ7 :1;
[; ;pic18f8722.h: 4247: };
[; ;pic18f8722.h: 4248: struct {
[; ;pic18f8722.h: 4249: unsigned ALE :1;
[; ;pic18f8722.h: 4250: unsigned OE :1;
[; ;pic18f8722.h: 4251: unsigned WRL :1;
[; ;pic18f8722.h: 4252: unsigned WRH :1;
[; ;pic18f8722.h: 4253: unsigned BA0 :1;
[; ;pic18f8722.h: 4254: unsigned CE :1;
[; ;pic18f8722.h: 4255: unsigned LB :1;
[; ;pic18f8722.h: 4256: unsigned UB :1;
[; ;pic18f8722.h: 4257: };
[; ;pic18f8722.h: 4258: struct {
[; ;pic18f8722.h: 4259: unsigned :1;
[; ;pic18f8722.h: 4260: unsigned NOT_OE :1;
[; ;pic18f8722.h: 4261: };
[; ;pic18f8722.h: 4262: struct {
[; ;pic18f8722.h: 4263: unsigned :2;
[; ;pic18f8722.h: 4264: unsigned NOT_WRL :1;
[; ;pic18f8722.h: 4265: };
[; ;pic18f8722.h: 4266: struct {
[; ;pic18f8722.h: 4267: unsigned :3;
[; ;pic18f8722.h: 4268: unsigned NOT_WRH :1;
[; ;pic18f8722.h: 4269: };
[; ;pic18f8722.h: 4270: struct {
[; ;pic18f8722.h: 4271: unsigned :5;
[; ;pic18f8722.h: 4272: unsigned NOT_CE :1;
[; ;pic18f8722.h: 4273: };
[; ;pic18f8722.h: 4274: struct {
[; ;pic18f8722.h: 4275: unsigned :6;
[; ;pic18f8722.h: 4276: unsigned NOT_LB :1;
[; ;pic18f8722.h: 4277: };
[; ;pic18f8722.h: 4278: struct {
[; ;pic18f8722.h: 4279: unsigned :7;
[; ;pic18f8722.h: 4280: unsigned NOT_UB :1;
[; ;pic18f8722.h: 4281: };
[; ;pic18f8722.h: 4282: struct {
[; ;pic18f8722.h: 4283: unsigned :1;
[; ;pic18f8722.h: 4284: unsigned nOE :1;
[; ;pic18f8722.h: 4285: unsigned nWRL :1;
[; ;pic18f8722.h: 4286: unsigned nWRH :1;
[; ;pic18f8722.h: 4287: unsigned :1;
[; ;pic18f8722.h: 4288: unsigned nCE :1;
[; ;pic18f8722.h: 4289: unsigned nLB :1;
[; ;pic18f8722.h: 4290: unsigned nUB :1;
[; ;pic18f8722.h: 4291: };
[; ;pic18f8722.h: 4292: } PORTJbits_t;
[; ;pic18f8722.h: 4293: extern volatile PORTJbits_t PORTJbits @ 0xF88;
[; ;pic18f8722.h: 4437: extern volatile unsigned char LATA @ 0xF89;
"4439
[; ;pic18f8722.h: 4439: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f8722.h: 4442: typedef union {
[; ;pic18f8722.h: 4443: struct {
[; ;pic18f8722.h: 4444: unsigned LATA0 :1;
[; ;pic18f8722.h: 4445: unsigned LATA1 :1;
[; ;pic18f8722.h: 4446: unsigned LATA2 :1;
[; ;pic18f8722.h: 4447: unsigned LATA3 :1;
[; ;pic18f8722.h: 4448: unsigned LATA4 :1;
[; ;pic18f8722.h: 4449: unsigned LATA5 :1;
[; ;pic18f8722.h: 4450: unsigned LATA6 :1;
[; ;pic18f8722.h: 4451: unsigned LATA7 :1;
[; ;pic18f8722.h: 4452: };
[; ;pic18f8722.h: 4453: struct {
[; ;pic18f8722.h: 4454: unsigned LA0 :1;
[; ;pic18f8722.h: 4455: unsigned LA1 :1;
[; ;pic18f8722.h: 4456: unsigned LA2 :1;
[; ;pic18f8722.h: 4457: unsigned LA3 :1;
[; ;pic18f8722.h: 4458: unsigned LA4 :1;
[; ;pic18f8722.h: 4459: unsigned LA5 :1;
[; ;pic18f8722.h: 4460: unsigned LA6 :1;
[; ;pic18f8722.h: 4461: unsigned LA7 :1;
[; ;pic18f8722.h: 4462: };
[; ;pic18f8722.h: 4463: } LATAbits_t;
[; ;pic18f8722.h: 4464: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f8722.h: 4548: extern volatile unsigned char LATB @ 0xF8A;
"4550
[; ;pic18f8722.h: 4550: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f8722.h: 4553: typedef union {
[; ;pic18f8722.h: 4554: struct {
[; ;pic18f8722.h: 4555: unsigned LATB0 :1;
[; ;pic18f8722.h: 4556: unsigned LATB1 :1;
[; ;pic18f8722.h: 4557: unsigned LATB2 :1;
[; ;pic18f8722.h: 4558: unsigned LATB3 :1;
[; ;pic18f8722.h: 4559: unsigned LATB4 :1;
[; ;pic18f8722.h: 4560: unsigned LATB5 :1;
[; ;pic18f8722.h: 4561: unsigned LATB6 :1;
[; ;pic18f8722.h: 4562: unsigned LATB7 :1;
[; ;pic18f8722.h: 4563: };
[; ;pic18f8722.h: 4564: struct {
[; ;pic18f8722.h: 4565: unsigned LB0 :1;
[; ;pic18f8722.h: 4566: unsigned LB1 :1;
[; ;pic18f8722.h: 4567: unsigned LB2 :1;
[; ;pic18f8722.h: 4568: unsigned LB3 :1;
[; ;pic18f8722.h: 4569: unsigned LB4 :1;
[; ;pic18f8722.h: 4570: unsigned LB5 :1;
[; ;pic18f8722.h: 4571: unsigned LB6 :1;
[; ;pic18f8722.h: 4572: unsigned LB7 :1;
[; ;pic18f8722.h: 4573: };
[; ;pic18f8722.h: 4574: } LATBbits_t;
[; ;pic18f8722.h: 4575: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f8722.h: 4659: extern volatile unsigned char LATC @ 0xF8B;
"4661
[; ;pic18f8722.h: 4661: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f8722.h: 4664: typedef union {
[; ;pic18f8722.h: 4665: struct {
[; ;pic18f8722.h: 4666: unsigned LATC0 :1;
[; ;pic18f8722.h: 4667: unsigned LATC1 :1;
[; ;pic18f8722.h: 4668: unsigned LATC2 :1;
[; ;pic18f8722.h: 4669: unsigned LATC3 :1;
[; ;pic18f8722.h: 4670: unsigned LATC4 :1;
[; ;pic18f8722.h: 4671: unsigned LATC5 :1;
[; ;pic18f8722.h: 4672: unsigned LATC6 :1;
[; ;pic18f8722.h: 4673: unsigned LATC7 :1;
[; ;pic18f8722.h: 4674: };
[; ;pic18f8722.h: 4675: struct {
[; ;pic18f8722.h: 4676: unsigned LC0 :1;
[; ;pic18f8722.h: 4677: unsigned LC1 :1;
[; ;pic18f8722.h: 4678: unsigned LC2 :1;
[; ;pic18f8722.h: 4679: unsigned LC3 :1;
[; ;pic18f8722.h: 4680: unsigned LC4 :1;
[; ;pic18f8722.h: 4681: unsigned LC5 :1;
[; ;pic18f8722.h: 4682: unsigned LC6 :1;
[; ;pic18f8722.h: 4683: unsigned LC7 :1;
[; ;pic18f8722.h: 4684: };
[; ;pic18f8722.h: 4685: } LATCbits_t;
[; ;pic18f8722.h: 4686: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f8722.h: 4770: extern volatile unsigned char LATD @ 0xF8C;
"4772
[; ;pic18f8722.h: 4772: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f8722.h: 4775: typedef union {
[; ;pic18f8722.h: 4776: struct {
[; ;pic18f8722.h: 4777: unsigned LATD0 :1;
[; ;pic18f8722.h: 4778: unsigned LATD1 :1;
[; ;pic18f8722.h: 4779: unsigned LATD2 :1;
[; ;pic18f8722.h: 4780: unsigned LATD3 :1;
[; ;pic18f8722.h: 4781: unsigned LATD4 :1;
[; ;pic18f8722.h: 4782: unsigned LATD5 :1;
[; ;pic18f8722.h: 4783: unsigned LATD6 :1;
[; ;pic18f8722.h: 4784: unsigned LATD7 :1;
[; ;pic18f8722.h: 4785: };
[; ;pic18f8722.h: 4786: struct {
[; ;pic18f8722.h: 4787: unsigned LD0 :1;
[; ;pic18f8722.h: 4788: unsigned LD1 :1;
[; ;pic18f8722.h: 4789: unsigned LD2 :1;
[; ;pic18f8722.h: 4790: unsigned LD3 :1;
[; ;pic18f8722.h: 4791: unsigned LD4 :1;
[; ;pic18f8722.h: 4792: unsigned LD5 :1;
[; ;pic18f8722.h: 4793: unsigned LD6 :1;
[; ;pic18f8722.h: 4794: unsigned LD7 :1;
[; ;pic18f8722.h: 4795: };
[; ;pic18f8722.h: 4796: } LATDbits_t;
[; ;pic18f8722.h: 4797: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f8722.h: 4881: extern volatile unsigned char LATE @ 0xF8D;
"4883
[; ;pic18f8722.h: 4883: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f8722.h: 4886: typedef union {
[; ;pic18f8722.h: 4887: struct {
[; ;pic18f8722.h: 4888: unsigned LATE0 :1;
[; ;pic18f8722.h: 4889: unsigned LATE1 :1;
[; ;pic18f8722.h: 4890: unsigned LATE2 :1;
[; ;pic18f8722.h: 4891: unsigned LATE3 :1;
[; ;pic18f8722.h: 4892: unsigned LATE4 :1;
[; ;pic18f8722.h: 4893: unsigned LATE5 :1;
[; ;pic18f8722.h: 4894: unsigned LATE6 :1;
[; ;pic18f8722.h: 4895: unsigned LATE7 :1;
[; ;pic18f8722.h: 4896: };
[; ;pic18f8722.h: 4897: struct {
[; ;pic18f8722.h: 4898: unsigned LE0 :1;
[; ;pic18f8722.h: 4899: unsigned LE1 :1;
[; ;pic18f8722.h: 4900: unsigned LE2 :1;
[; ;pic18f8722.h: 4901: unsigned LE3 :1;
[; ;pic18f8722.h: 4902: unsigned LE4 :1;
[; ;pic18f8722.h: 4903: unsigned LE5 :1;
[; ;pic18f8722.h: 4904: unsigned LE6 :1;
[; ;pic18f8722.h: 4905: unsigned LE7 :1;
[; ;pic18f8722.h: 4906: };
[; ;pic18f8722.h: 4907: } LATEbits_t;
[; ;pic18f8722.h: 4908: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f8722.h: 4992: extern volatile unsigned char LATF @ 0xF8E;
"4994
[; ;pic18f8722.h: 4994: asm("LATF equ 0F8Eh");
[; <" LATF equ 0F8Eh ;# ">
[; ;pic18f8722.h: 4997: typedef union {
[; ;pic18f8722.h: 4998: struct {
[; ;pic18f8722.h: 4999: unsigned LATF0 :1;
[; ;pic18f8722.h: 5000: unsigned LATF1 :1;
[; ;pic18f8722.h: 5001: unsigned LATF2 :1;
[; ;pic18f8722.h: 5002: unsigned LATF3 :1;
[; ;pic18f8722.h: 5003: unsigned LATF4 :1;
[; ;pic18f8722.h: 5004: unsigned LATF5 :1;
[; ;pic18f8722.h: 5005: unsigned LATF6 :1;
[; ;pic18f8722.h: 5006: unsigned LATF7 :1;
[; ;pic18f8722.h: 5007: };
[; ;pic18f8722.h: 5008: struct {
[; ;pic18f8722.h: 5009: unsigned LF0 :1;
[; ;pic18f8722.h: 5010: unsigned LF1 :1;
[; ;pic18f8722.h: 5011: unsigned LF2 :1;
[; ;pic18f8722.h: 5012: unsigned LF3 :1;
[; ;pic18f8722.h: 5013: unsigned LF4 :1;
[; ;pic18f8722.h: 5014: unsigned LF5 :1;
[; ;pic18f8722.h: 5015: unsigned LF6 :1;
[; ;pic18f8722.h: 5016: unsigned LF7 :1;
[; ;pic18f8722.h: 5017: };
[; ;pic18f8722.h: 5018: } LATFbits_t;
[; ;pic18f8722.h: 5019: extern volatile LATFbits_t LATFbits @ 0xF8E;
[; ;pic18f8722.h: 5103: extern volatile unsigned char LATG @ 0xF8F;
"5105
[; ;pic18f8722.h: 5105: asm("LATG equ 0F8Fh");
[; <" LATG equ 0F8Fh ;# ">
[; ;pic18f8722.h: 5108: typedef union {
[; ;pic18f8722.h: 5109: struct {
[; ;pic18f8722.h: 5110: unsigned LATG0 :1;
[; ;pic18f8722.h: 5111: unsigned LATG1 :1;
[; ;pic18f8722.h: 5112: unsigned LATG2 :1;
[; ;pic18f8722.h: 5113: unsigned LATG3 :1;
[; ;pic18f8722.h: 5114: unsigned LATG4 :1;
[; ;pic18f8722.h: 5115: unsigned LATG5 :1;
[; ;pic18f8722.h: 5116: };
[; ;pic18f8722.h: 5117: struct {
[; ;pic18f8722.h: 5118: unsigned LG0 :1;
[; ;pic18f8722.h: 5119: unsigned LG1 :1;
[; ;pic18f8722.h: 5120: unsigned LG2 :1;
[; ;pic18f8722.h: 5121: unsigned LG3 :1;
[; ;pic18f8722.h: 5122: unsigned LG4 :1;
[; ;pic18f8722.h: 5123: };
[; ;pic18f8722.h: 5124: } LATGbits_t;
[; ;pic18f8722.h: 5125: extern volatile LATGbits_t LATGbits @ 0xF8F;
[; ;pic18f8722.h: 5184: extern volatile unsigned char LATH @ 0xF90;
"5186
[; ;pic18f8722.h: 5186: asm("LATH equ 0F90h");
[; <" LATH equ 0F90h ;# ">
[; ;pic18f8722.h: 5189: typedef union {
[; ;pic18f8722.h: 5190: struct {
[; ;pic18f8722.h: 5191: unsigned LATH0 :1;
[; ;pic18f8722.h: 5192: unsigned LATH1 :1;
[; ;pic18f8722.h: 5193: unsigned LATH2 :1;
[; ;pic18f8722.h: 5194: unsigned LATH3 :1;
[; ;pic18f8722.h: 5195: unsigned LATH4 :1;
[; ;pic18f8722.h: 5196: unsigned LATH5 :1;
[; ;pic18f8722.h: 5197: unsigned LATH6 :1;
[; ;pic18f8722.h: 5198: unsigned LATH7 :1;
[; ;pic18f8722.h: 5199: };
[; ;pic18f8722.h: 5200: struct {
[; ;pic18f8722.h: 5201: unsigned LH0 :1;
[; ;pic18f8722.h: 5202: unsigned LH1 :1;
[; ;pic18f8722.h: 5203: unsigned LH2 :1;
[; ;pic18f8722.h: 5204: unsigned LH3 :1;
[; ;pic18f8722.h: 5205: unsigned LH4 :1;
[; ;pic18f8722.h: 5206: unsigned LH5 :1;
[; ;pic18f8722.h: 5207: unsigned LH6 :1;
[; ;pic18f8722.h: 5208: unsigned LH7 :1;
[; ;pic18f8722.h: 5209: };
[; ;pic18f8722.h: 5210: } LATHbits_t;
[; ;pic18f8722.h: 5211: extern volatile LATHbits_t LATHbits @ 0xF90;
[; ;pic18f8722.h: 5295: extern volatile unsigned char LATJ @ 0xF91;
"5297
[; ;pic18f8722.h: 5297: asm("LATJ equ 0F91h");
[; <" LATJ equ 0F91h ;# ">
[; ;pic18f8722.h: 5300: typedef union {
[; ;pic18f8722.h: 5301: struct {
[; ;pic18f8722.h: 5302: unsigned LATJ0 :1;
[; ;pic18f8722.h: 5303: unsigned LATJ1 :1;
[; ;pic18f8722.h: 5304: unsigned LATJ2 :1;
[; ;pic18f8722.h: 5305: unsigned LATJ3 :1;
[; ;pic18f8722.h: 5306: unsigned LATJ4 :1;
[; ;pic18f8722.h: 5307: unsigned LATJ5 :1;
[; ;pic18f8722.h: 5308: unsigned LATJ6 :1;
[; ;pic18f8722.h: 5309: unsigned LATJ7 :1;
[; ;pic18f8722.h: 5310: };
[; ;pic18f8722.h: 5311: struct {
[; ;pic18f8722.h: 5312: unsigned LJ0 :1;
[; ;pic18f8722.h: 5313: unsigned LJ1 :1;
[; ;pic18f8722.h: 5314: unsigned LJ2 :1;
[; ;pic18f8722.h: 5315: unsigned LJ3 :1;
[; ;pic18f8722.h: 5316: unsigned LJ4 :1;
[; ;pic18f8722.h: 5317: unsigned LJ5 :1;
[; ;pic18f8722.h: 5318: unsigned LJ6 :1;
[; ;pic18f8722.h: 5319: unsigned LJ7 :1;
[; ;pic18f8722.h: 5320: };
[; ;pic18f8722.h: 5321: } LATJbits_t;
[; ;pic18f8722.h: 5322: extern volatile LATJbits_t LATJbits @ 0xF91;
[; ;pic18f8722.h: 5406: extern volatile unsigned char TRISA @ 0xF92;
"5408
[; ;pic18f8722.h: 5408: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f8722.h: 5411: extern volatile unsigned char DDRA @ 0xF92;
"5413
[; ;pic18f8722.h: 5413: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f8722.h: 5416: typedef union {
[; ;pic18f8722.h: 5417: struct {
[; ;pic18f8722.h: 5418: unsigned TRISA0 :1;
[; ;pic18f8722.h: 5419: unsigned TRISA1 :1;
[; ;pic18f8722.h: 5420: unsigned TRISA2 :1;
[; ;pic18f8722.h: 5421: unsigned TRISA3 :1;
[; ;pic18f8722.h: 5422: unsigned TRISA4 :1;
[; ;pic18f8722.h: 5423: unsigned TRISA5 :1;
[; ;pic18f8722.h: 5424: unsigned TRISA6 :1;
[; ;pic18f8722.h: 5425: unsigned TRISA7 :1;
[; ;pic18f8722.h: 5426: };
[; ;pic18f8722.h: 5427: struct {
[; ;pic18f8722.h: 5428: unsigned RA0 :1;
[; ;pic18f8722.h: 5429: unsigned RA1 :1;
[; ;pic18f8722.h: 5430: unsigned RA2 :1;
[; ;pic18f8722.h: 5431: unsigned RA3 :1;
[; ;pic18f8722.h: 5432: unsigned RA4 :1;
[; ;pic18f8722.h: 5433: unsigned RA5 :1;
[; ;pic18f8722.h: 5434: unsigned RA6 :1;
[; ;pic18f8722.h: 5435: unsigned RA7 :1;
[; ;pic18f8722.h: 5436: };
[; ;pic18f8722.h: 5437: } TRISAbits_t;
[; ;pic18f8722.h: 5438: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f8722.h: 5521: typedef union {
[; ;pic18f8722.h: 5522: struct {
[; ;pic18f8722.h: 5523: unsigned TRISA0 :1;
[; ;pic18f8722.h: 5524: unsigned TRISA1 :1;
[; ;pic18f8722.h: 5525: unsigned TRISA2 :1;
[; ;pic18f8722.h: 5526: unsigned TRISA3 :1;
[; ;pic18f8722.h: 5527: unsigned TRISA4 :1;
[; ;pic18f8722.h: 5528: unsigned TRISA5 :1;
[; ;pic18f8722.h: 5529: unsigned TRISA6 :1;
[; ;pic18f8722.h: 5530: unsigned TRISA7 :1;
[; ;pic18f8722.h: 5531: };
[; ;pic18f8722.h: 5532: struct {
[; ;pic18f8722.h: 5533: unsigned RA0 :1;
[; ;pic18f8722.h: 5534: unsigned RA1 :1;
[; ;pic18f8722.h: 5535: unsigned RA2 :1;
[; ;pic18f8722.h: 5536: unsigned RA3 :1;
[; ;pic18f8722.h: 5537: unsigned RA4 :1;
[; ;pic18f8722.h: 5538: unsigned RA5 :1;
[; ;pic18f8722.h: 5539: unsigned RA6 :1;
[; ;pic18f8722.h: 5540: unsigned RA7 :1;
[; ;pic18f8722.h: 5541: };
[; ;pic18f8722.h: 5542: } DDRAbits_t;
[; ;pic18f8722.h: 5543: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f8722.h: 5627: extern volatile unsigned char TRISB @ 0xF93;
"5629
[; ;pic18f8722.h: 5629: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f8722.h: 5632: extern volatile unsigned char DDRB @ 0xF93;
"5634
[; ;pic18f8722.h: 5634: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f8722.h: 5637: typedef union {
[; ;pic18f8722.h: 5638: struct {
[; ;pic18f8722.h: 5639: unsigned TRISB0 :1;
[; ;pic18f8722.h: 5640: unsigned TRISB1 :1;
[; ;pic18f8722.h: 5641: unsigned TRISB2 :1;
[; ;pic18f8722.h: 5642: unsigned TRISB3 :1;
[; ;pic18f8722.h: 5643: unsigned TRISB4 :1;
[; ;pic18f8722.h: 5644: unsigned TRISB5 :1;
[; ;pic18f8722.h: 5645: unsigned TRISB6 :1;
[; ;pic18f8722.h: 5646: unsigned TRISB7 :1;
[; ;pic18f8722.h: 5647: };
[; ;pic18f8722.h: 5648: struct {
[; ;pic18f8722.h: 5649: unsigned RB0 :1;
[; ;pic18f8722.h: 5650: unsigned RB1 :1;
[; ;pic18f8722.h: 5651: unsigned RB2 :1;
[; ;pic18f8722.h: 5652: unsigned RB3 :1;
[; ;pic18f8722.h: 5653: unsigned RB4 :1;
[; ;pic18f8722.h: 5654: unsigned RB5 :1;
[; ;pic18f8722.h: 5655: unsigned RB6 :1;
[; ;pic18f8722.h: 5656: unsigned RB7 :1;
[; ;pic18f8722.h: 5657: };
[; ;pic18f8722.h: 5658: } TRISBbits_t;
[; ;pic18f8722.h: 5659: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f8722.h: 5742: typedef union {
[; ;pic18f8722.h: 5743: struct {
[; ;pic18f8722.h: 5744: unsigned TRISB0 :1;
[; ;pic18f8722.h: 5745: unsigned TRISB1 :1;
[; ;pic18f8722.h: 5746: unsigned TRISB2 :1;
[; ;pic18f8722.h: 5747: unsigned TRISB3 :1;
[; ;pic18f8722.h: 5748: unsigned TRISB4 :1;
[; ;pic18f8722.h: 5749: unsigned TRISB5 :1;
[; ;pic18f8722.h: 5750: unsigned TRISB6 :1;
[; ;pic18f8722.h: 5751: unsigned TRISB7 :1;
[; ;pic18f8722.h: 5752: };
[; ;pic18f8722.h: 5753: struct {
[; ;pic18f8722.h: 5754: unsigned RB0 :1;
[; ;pic18f8722.h: 5755: unsigned RB1 :1;
[; ;pic18f8722.h: 5756: unsigned RB2 :1;
[; ;pic18f8722.h: 5757: unsigned RB3 :1;
[; ;pic18f8722.h: 5758: unsigned RB4 :1;
[; ;pic18f8722.h: 5759: unsigned RB5 :1;
[; ;pic18f8722.h: 5760: unsigned RB6 :1;
[; ;pic18f8722.h: 5761: unsigned RB7 :1;
[; ;pic18f8722.h: 5762: };
[; ;pic18f8722.h: 5763: } DDRBbits_t;
[; ;pic18f8722.h: 5764: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f8722.h: 5848: extern volatile unsigned char TRISC @ 0xF94;
"5850
[; ;pic18f8722.h: 5850: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f8722.h: 5853: extern volatile unsigned char DDRC @ 0xF94;
"5855
[; ;pic18f8722.h: 5855: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f8722.h: 5858: typedef union {
[; ;pic18f8722.h: 5859: struct {
[; ;pic18f8722.h: 5860: unsigned TRISC0 :1;
[; ;pic18f8722.h: 5861: unsigned TRISC1 :1;
[; ;pic18f8722.h: 5862: unsigned TRISC2 :1;
[; ;pic18f8722.h: 5863: unsigned TRISC3 :1;
[; ;pic18f8722.h: 5864: unsigned TRISC4 :1;
[; ;pic18f8722.h: 5865: unsigned TRISC5 :1;
[; ;pic18f8722.h: 5866: unsigned TRISC6 :1;
[; ;pic18f8722.h: 5867: unsigned TRISC7 :1;
[; ;pic18f8722.h: 5868: };
[; ;pic18f8722.h: 5869: struct {
[; ;pic18f8722.h: 5870: unsigned RC0 :1;
[; ;pic18f8722.h: 5871: unsigned RC1 :1;
[; ;pic18f8722.h: 5872: unsigned RC2 :1;
[; ;pic18f8722.h: 5873: unsigned RC3 :1;
[; ;pic18f8722.h: 5874: unsigned RC4 :1;
[; ;pic18f8722.h: 5875: unsigned RC5 :1;
[; ;pic18f8722.h: 5876: unsigned RC6 :1;
[; ;pic18f8722.h: 5877: unsigned RC7 :1;
[; ;pic18f8722.h: 5878: };
[; ;pic18f8722.h: 5879: } TRISCbits_t;
[; ;pic18f8722.h: 5880: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f8722.h: 5963: typedef union {
[; ;pic18f8722.h: 5964: struct {
[; ;pic18f8722.h: 5965: unsigned TRISC0 :1;
[; ;pic18f8722.h: 5966: unsigned TRISC1 :1;
[; ;pic18f8722.h: 5967: unsigned TRISC2 :1;
[; ;pic18f8722.h: 5968: unsigned TRISC3 :1;
[; ;pic18f8722.h: 5969: unsigned TRISC4 :1;
[; ;pic18f8722.h: 5970: unsigned TRISC5 :1;
[; ;pic18f8722.h: 5971: unsigned TRISC6 :1;
[; ;pic18f8722.h: 5972: unsigned TRISC7 :1;
[; ;pic18f8722.h: 5973: };
[; ;pic18f8722.h: 5974: struct {
[; ;pic18f8722.h: 5975: unsigned RC0 :1;
[; ;pic18f8722.h: 5976: unsigned RC1 :1;
[; ;pic18f8722.h: 5977: unsigned RC2 :1;
[; ;pic18f8722.h: 5978: unsigned RC3 :1;
[; ;pic18f8722.h: 5979: unsigned RC4 :1;
[; ;pic18f8722.h: 5980: unsigned RC5 :1;
[; ;pic18f8722.h: 5981: unsigned RC6 :1;
[; ;pic18f8722.h: 5982: unsigned RC7 :1;
[; ;pic18f8722.h: 5983: };
[; ;pic18f8722.h: 5984: } DDRCbits_t;
[; ;pic18f8722.h: 5985: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f8722.h: 6069: extern volatile unsigned char TRISD @ 0xF95;
"6071
[; ;pic18f8722.h: 6071: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f8722.h: 6074: extern volatile unsigned char DDRD @ 0xF95;
"6076
[; ;pic18f8722.h: 6076: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f8722.h: 6079: typedef union {
[; ;pic18f8722.h: 6080: struct {
[; ;pic18f8722.h: 6081: unsigned TRISD0 :1;
[; ;pic18f8722.h: 6082: unsigned TRISD1 :1;
[; ;pic18f8722.h: 6083: unsigned TRISD2 :1;
[; ;pic18f8722.h: 6084: unsigned TRISD3 :1;
[; ;pic18f8722.h: 6085: unsigned TRISD4 :1;
[; ;pic18f8722.h: 6086: unsigned TRISD5 :1;
[; ;pic18f8722.h: 6087: unsigned TRISD6 :1;
[; ;pic18f8722.h: 6088: unsigned TRISD7 :1;
[; ;pic18f8722.h: 6089: };
[; ;pic18f8722.h: 6090: struct {
[; ;pic18f8722.h: 6091: unsigned RD0 :1;
[; ;pic18f8722.h: 6092: unsigned RD1 :1;
[; ;pic18f8722.h: 6093: unsigned RD2 :1;
[; ;pic18f8722.h: 6094: unsigned RD3 :1;
[; ;pic18f8722.h: 6095: unsigned RD4 :1;
[; ;pic18f8722.h: 6096: unsigned RD5 :1;
[; ;pic18f8722.h: 6097: unsigned RD6 :1;
[; ;pic18f8722.h: 6098: unsigned RD7 :1;
[; ;pic18f8722.h: 6099: };
[; ;pic18f8722.h: 6100: } TRISDbits_t;
[; ;pic18f8722.h: 6101: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f8722.h: 6184: typedef union {
[; ;pic18f8722.h: 6185: struct {
[; ;pic18f8722.h: 6186: unsigned TRISD0 :1;
[; ;pic18f8722.h: 6187: unsigned TRISD1 :1;
[; ;pic18f8722.h: 6188: unsigned TRISD2 :1;
[; ;pic18f8722.h: 6189: unsigned TRISD3 :1;
[; ;pic18f8722.h: 6190: unsigned TRISD4 :1;
[; ;pic18f8722.h: 6191: unsigned TRISD5 :1;
[; ;pic18f8722.h: 6192: unsigned TRISD6 :1;
[; ;pic18f8722.h: 6193: unsigned TRISD7 :1;
[; ;pic18f8722.h: 6194: };
[; ;pic18f8722.h: 6195: struct {
[; ;pic18f8722.h: 6196: unsigned RD0 :1;
[; ;pic18f8722.h: 6197: unsigned RD1 :1;
[; ;pic18f8722.h: 6198: unsigned RD2 :1;
[; ;pic18f8722.h: 6199: unsigned RD3 :1;
[; ;pic18f8722.h: 6200: unsigned RD4 :1;
[; ;pic18f8722.h: 6201: unsigned RD5 :1;
[; ;pic18f8722.h: 6202: unsigned RD6 :1;
[; ;pic18f8722.h: 6203: unsigned RD7 :1;
[; ;pic18f8722.h: 6204: };
[; ;pic18f8722.h: 6205: } DDRDbits_t;
[; ;pic18f8722.h: 6206: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f8722.h: 6290: extern volatile unsigned char TRISE @ 0xF96;
"6292
[; ;pic18f8722.h: 6292: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f8722.h: 6295: extern volatile unsigned char DDRE @ 0xF96;
"6297
[; ;pic18f8722.h: 6297: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f8722.h: 6300: typedef union {
[; ;pic18f8722.h: 6301: struct {
[; ;pic18f8722.h: 6302: unsigned TRISE0 :1;
[; ;pic18f8722.h: 6303: unsigned TRISE1 :1;
[; ;pic18f8722.h: 6304: unsigned TRISE2 :1;
[; ;pic18f8722.h: 6305: unsigned TRISE3 :1;
[; ;pic18f8722.h: 6306: unsigned TRISE4 :1;
[; ;pic18f8722.h: 6307: unsigned TRISE5 :1;
[; ;pic18f8722.h: 6308: unsigned TRISE6 :1;
[; ;pic18f8722.h: 6309: unsigned TRISE7 :1;
[; ;pic18f8722.h: 6310: };
[; ;pic18f8722.h: 6311: struct {
[; ;pic18f8722.h: 6312: unsigned RE0 :1;
[; ;pic18f8722.h: 6313: unsigned RE1 :1;
[; ;pic18f8722.h: 6314: unsigned RE2 :1;
[; ;pic18f8722.h: 6315: unsigned RE3 :1;
[; ;pic18f8722.h: 6316: unsigned RE4 :1;
[; ;pic18f8722.h: 6317: unsigned RE5 :1;
[; ;pic18f8722.h: 6318: unsigned RE6 :1;
[; ;pic18f8722.h: 6319: unsigned RE7 :1;
[; ;pic18f8722.h: 6320: };
[; ;pic18f8722.h: 6321: } TRISEbits_t;
[; ;pic18f8722.h: 6322: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f8722.h: 6405: typedef union {
[; ;pic18f8722.h: 6406: struct {
[; ;pic18f8722.h: 6407: unsigned TRISE0 :1;
[; ;pic18f8722.h: 6408: unsigned TRISE1 :1;
[; ;pic18f8722.h: 6409: unsigned TRISE2 :1;
[; ;pic18f8722.h: 6410: unsigned TRISE3 :1;
[; ;pic18f8722.h: 6411: unsigned TRISE4 :1;
[; ;pic18f8722.h: 6412: unsigned TRISE5 :1;
[; ;pic18f8722.h: 6413: unsigned TRISE6 :1;
[; ;pic18f8722.h: 6414: unsigned TRISE7 :1;
[; ;pic18f8722.h: 6415: };
[; ;pic18f8722.h: 6416: struct {
[; ;pic18f8722.h: 6417: unsigned RE0 :1;
[; ;pic18f8722.h: 6418: unsigned RE1 :1;
[; ;pic18f8722.h: 6419: unsigned RE2 :1;
[; ;pic18f8722.h: 6420: unsigned RE3 :1;
[; ;pic18f8722.h: 6421: unsigned RE4 :1;
[; ;pic18f8722.h: 6422: unsigned RE5 :1;
[; ;pic18f8722.h: 6423: unsigned RE6 :1;
[; ;pic18f8722.h: 6424: unsigned RE7 :1;
[; ;pic18f8722.h: 6425: };
[; ;pic18f8722.h: 6426: } DDREbits_t;
[; ;pic18f8722.h: 6427: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f8722.h: 6511: extern volatile unsigned char TRISF @ 0xF97;
"6513
[; ;pic18f8722.h: 6513: asm("TRISF equ 0F97h");
[; <" TRISF equ 0F97h ;# ">
[; ;pic18f8722.h: 6516: extern volatile unsigned char DDRF @ 0xF97;
"6518
[; ;pic18f8722.h: 6518: asm("DDRF equ 0F97h");
[; <" DDRF equ 0F97h ;# ">
[; ;pic18f8722.h: 6521: typedef union {
[; ;pic18f8722.h: 6522: struct {
[; ;pic18f8722.h: 6523: unsigned TRISF0 :1;
[; ;pic18f8722.h: 6524: unsigned TRISF1 :1;
[; ;pic18f8722.h: 6525: unsigned TRISF2 :1;
[; ;pic18f8722.h: 6526: unsigned TRISF3 :1;
[; ;pic18f8722.h: 6527: unsigned TRISF4 :1;
[; ;pic18f8722.h: 6528: unsigned TRISF5 :1;
[; ;pic18f8722.h: 6529: unsigned TRISF6 :1;
[; ;pic18f8722.h: 6530: unsigned TRISF7 :1;
[; ;pic18f8722.h: 6531: };
[; ;pic18f8722.h: 6532: struct {
[; ;pic18f8722.h: 6533: unsigned RF0 :1;
[; ;pic18f8722.h: 6534: unsigned RF1 :1;
[; ;pic18f8722.h: 6535: unsigned RF2 :1;
[; ;pic18f8722.h: 6536: unsigned RF3 :1;
[; ;pic18f8722.h: 6537: unsigned RF4 :1;
[; ;pic18f8722.h: 6538: unsigned RF5 :1;
[; ;pic18f8722.h: 6539: unsigned RF6 :1;
[; ;pic18f8722.h: 6540: unsigned RF7 :1;
[; ;pic18f8722.h: 6541: };
[; ;pic18f8722.h: 6542: } TRISFbits_t;
[; ;pic18f8722.h: 6543: extern volatile TRISFbits_t TRISFbits @ 0xF97;
[; ;pic18f8722.h: 6626: typedef union {
[; ;pic18f8722.h: 6627: struct {
[; ;pic18f8722.h: 6628: unsigned TRISF0 :1;
[; ;pic18f8722.h: 6629: unsigned TRISF1 :1;
[; ;pic18f8722.h: 6630: unsigned TRISF2 :1;
[; ;pic18f8722.h: 6631: unsigned TRISF3 :1;
[; ;pic18f8722.h: 6632: unsigned TRISF4 :1;
[; ;pic18f8722.h: 6633: unsigned TRISF5 :1;
[; ;pic18f8722.h: 6634: unsigned TRISF6 :1;
[; ;pic18f8722.h: 6635: unsigned TRISF7 :1;
[; ;pic18f8722.h: 6636: };
[; ;pic18f8722.h: 6637: struct {
[; ;pic18f8722.h: 6638: unsigned RF0 :1;
[; ;pic18f8722.h: 6639: unsigned RF1 :1;
[; ;pic18f8722.h: 6640: unsigned RF2 :1;
[; ;pic18f8722.h: 6641: unsigned RF3 :1;
[; ;pic18f8722.h: 6642: unsigned RF4 :1;
[; ;pic18f8722.h: 6643: unsigned RF5 :1;
[; ;pic18f8722.h: 6644: unsigned RF6 :1;
[; ;pic18f8722.h: 6645: unsigned RF7 :1;
[; ;pic18f8722.h: 6646: };
[; ;pic18f8722.h: 6647: } DDRFbits_t;
[; ;pic18f8722.h: 6648: extern volatile DDRFbits_t DDRFbits @ 0xF97;
[; ;pic18f8722.h: 6732: extern volatile unsigned char TRISG @ 0xF98;
"6734
[; ;pic18f8722.h: 6734: asm("TRISG equ 0F98h");
[; <" TRISG equ 0F98h ;# ">
[; ;pic18f8722.h: 6737: extern volatile unsigned char DDRG @ 0xF98;
"6739
[; ;pic18f8722.h: 6739: asm("DDRG equ 0F98h");
[; <" DDRG equ 0F98h ;# ">
[; ;pic18f8722.h: 6742: typedef union {
[; ;pic18f8722.h: 6743: struct {
[; ;pic18f8722.h: 6744: unsigned TRISG0 :1;
[; ;pic18f8722.h: 6745: unsigned TRISG1 :1;
[; ;pic18f8722.h: 6746: unsigned TRISG2 :1;
[; ;pic18f8722.h: 6747: unsigned TRISG3 :1;
[; ;pic18f8722.h: 6748: unsigned TRISG4 :1;
[; ;pic18f8722.h: 6749: };
[; ;pic18f8722.h: 6750: struct {
[; ;pic18f8722.h: 6751: unsigned RG0 :1;
[; ;pic18f8722.h: 6752: unsigned RG1 :1;
[; ;pic18f8722.h: 6753: unsigned RG2 :1;
[; ;pic18f8722.h: 6754: unsigned RG3 :1;
[; ;pic18f8722.h: 6755: unsigned RG4 :1;
[; ;pic18f8722.h: 6756: };
[; ;pic18f8722.h: 6757: } TRISGbits_t;
[; ;pic18f8722.h: 6758: extern volatile TRISGbits_t TRISGbits @ 0xF98;
[; ;pic18f8722.h: 6811: typedef union {
[; ;pic18f8722.h: 6812: struct {
[; ;pic18f8722.h: 6813: unsigned TRISG0 :1;
[; ;pic18f8722.h: 6814: unsigned TRISG1 :1;
[; ;pic18f8722.h: 6815: unsigned TRISG2 :1;
[; ;pic18f8722.h: 6816: unsigned TRISG3 :1;
[; ;pic18f8722.h: 6817: unsigned TRISG4 :1;
[; ;pic18f8722.h: 6818: };
[; ;pic18f8722.h: 6819: struct {
[; ;pic18f8722.h: 6820: unsigned RG0 :1;
[; ;pic18f8722.h: 6821: unsigned RG1 :1;
[; ;pic18f8722.h: 6822: unsigned RG2 :1;
[; ;pic18f8722.h: 6823: unsigned RG3 :1;
[; ;pic18f8722.h: 6824: unsigned RG4 :1;
[; ;pic18f8722.h: 6825: };
[; ;pic18f8722.h: 6826: } DDRGbits_t;
[; ;pic18f8722.h: 6827: extern volatile DDRGbits_t DDRGbits @ 0xF98;
[; ;pic18f8722.h: 6881: extern volatile unsigned char TRISH @ 0xF99;
"6883
[; ;pic18f8722.h: 6883: asm("TRISH equ 0F99h");
[; <" TRISH equ 0F99h ;# ">
[; ;pic18f8722.h: 6886: extern volatile unsigned char DDRH @ 0xF99;
"6888
[; ;pic18f8722.h: 6888: asm("DDRH equ 0F99h");
[; <" DDRH equ 0F99h ;# ">
[; ;pic18f8722.h: 6891: typedef union {
[; ;pic18f8722.h: 6892: struct {
[; ;pic18f8722.h: 6893: unsigned TRISH0 :1;
[; ;pic18f8722.h: 6894: unsigned TRISH1 :1;
[; ;pic18f8722.h: 6895: unsigned TRISH2 :1;
[; ;pic18f8722.h: 6896: unsigned TRISH3 :1;
[; ;pic18f8722.h: 6897: unsigned TRISH4 :1;
[; ;pic18f8722.h: 6898: unsigned TRISH5 :1;
[; ;pic18f8722.h: 6899: unsigned TRISH6 :1;
[; ;pic18f8722.h: 6900: unsigned TRISH7 :1;
[; ;pic18f8722.h: 6901: };
[; ;pic18f8722.h: 6902: struct {
[; ;pic18f8722.h: 6903: unsigned RH0 :1;
[; ;pic18f8722.h: 6904: unsigned RH1 :1;
[; ;pic18f8722.h: 6905: unsigned RH2 :1;
[; ;pic18f8722.h: 6906: unsigned RH3 :1;
[; ;pic18f8722.h: 6907: unsigned RH4 :1;
[; ;pic18f8722.h: 6908: unsigned RH5 :1;
[; ;pic18f8722.h: 6909: unsigned RH6 :1;
[; ;pic18f8722.h: 6910: unsigned RH7 :1;
[; ;pic18f8722.h: 6911: };
[; ;pic18f8722.h: 6912: } TRISHbits_t;
[; ;pic18f8722.h: 6913: extern volatile TRISHbits_t TRISHbits @ 0xF99;
[; ;pic18f8722.h: 6996: typedef union {
[; ;pic18f8722.h: 6997: struct {
[; ;pic18f8722.h: 6998: unsigned TRISH0 :1;
[; ;pic18f8722.h: 6999: unsigned TRISH1 :1;
[; ;pic18f8722.h: 7000: unsigned TRISH2 :1;
[; ;pic18f8722.h: 7001: unsigned TRISH3 :1;
[; ;pic18f8722.h: 7002: unsigned TRISH4 :1;
[; ;pic18f8722.h: 7003: unsigned TRISH5 :1;
[; ;pic18f8722.h: 7004: unsigned TRISH6 :1;
[; ;pic18f8722.h: 7005: unsigned TRISH7 :1;
[; ;pic18f8722.h: 7006: };
[; ;pic18f8722.h: 7007: struct {
[; ;pic18f8722.h: 7008: unsigned RH0 :1;
[; ;pic18f8722.h: 7009: unsigned RH1 :1;
[; ;pic18f8722.h: 7010: unsigned RH2 :1;
[; ;pic18f8722.h: 7011: unsigned RH3 :1;
[; ;pic18f8722.h: 7012: unsigned RH4 :1;
[; ;pic18f8722.h: 7013: unsigned RH5 :1;
[; ;pic18f8722.h: 7014: unsigned RH6 :1;
[; ;pic18f8722.h: 7015: unsigned RH7 :1;
[; ;pic18f8722.h: 7016: };
[; ;pic18f8722.h: 7017: } DDRHbits_t;
[; ;pic18f8722.h: 7018: extern volatile DDRHbits_t DDRHbits @ 0xF99;
[; ;pic18f8722.h: 7102: extern volatile unsigned char TRISJ @ 0xF9A;
"7104
[; ;pic18f8722.h: 7104: asm("TRISJ equ 0F9Ah");
[; <" TRISJ equ 0F9Ah ;# ">
[; ;pic18f8722.h: 7107: extern volatile unsigned char DDRJ @ 0xF9A;
"7109
[; ;pic18f8722.h: 7109: asm("DDRJ equ 0F9Ah");
[; <" DDRJ equ 0F9Ah ;# ">
[; ;pic18f8722.h: 7112: typedef union {
[; ;pic18f8722.h: 7113: struct {
[; ;pic18f8722.h: 7114: unsigned TRISJ0 :1;
[; ;pic18f8722.h: 7115: unsigned TRISJ1 :1;
[; ;pic18f8722.h: 7116: unsigned TRISJ2 :1;
[; ;pic18f8722.h: 7117: unsigned TRISJ3 :1;
[; ;pic18f8722.h: 7118: unsigned TRISJ4 :1;
[; ;pic18f8722.h: 7119: unsigned TRISJ5 :1;
[; ;pic18f8722.h: 7120: unsigned TRISJ6 :1;
[; ;pic18f8722.h: 7121: unsigned TRISJ7 :1;
[; ;pic18f8722.h: 7122: };
[; ;pic18f8722.h: 7123: struct {
[; ;pic18f8722.h: 7124: unsigned RJ0 :1;
[; ;pic18f8722.h: 7125: unsigned RJ1 :1;
[; ;pic18f8722.h: 7126: unsigned RJ2 :1;
[; ;pic18f8722.h: 7127: unsigned RJ3 :1;
[; ;pic18f8722.h: 7128: unsigned RJ4 :1;
[; ;pic18f8722.h: 7129: unsigned RJ5 :1;
[; ;pic18f8722.h: 7130: unsigned RJ6 :1;
[; ;pic18f8722.h: 7131: unsigned RJ7 :1;
[; ;pic18f8722.h: 7132: };
[; ;pic18f8722.h: 7133: } TRISJbits_t;
[; ;pic18f8722.h: 7134: extern volatile TRISJbits_t TRISJbits @ 0xF9A;
[; ;pic18f8722.h: 7217: typedef union {
[; ;pic18f8722.h: 7218: struct {
[; ;pic18f8722.h: 7219: unsigned TRISJ0 :1;
[; ;pic18f8722.h: 7220: unsigned TRISJ1 :1;
[; ;pic18f8722.h: 7221: unsigned TRISJ2 :1;
[; ;pic18f8722.h: 7222: unsigned TRISJ3 :1;
[; ;pic18f8722.h: 7223: unsigned TRISJ4 :1;
[; ;pic18f8722.h: 7224: unsigned TRISJ5 :1;
[; ;pic18f8722.h: 7225: unsigned TRISJ6 :1;
[; ;pic18f8722.h: 7226: unsigned TRISJ7 :1;
[; ;pic18f8722.h: 7227: };
[; ;pic18f8722.h: 7228: struct {
[; ;pic18f8722.h: 7229: unsigned RJ0 :1;
[; ;pic18f8722.h: 7230: unsigned RJ1 :1;
[; ;pic18f8722.h: 7231: unsigned RJ2 :1;
[; ;pic18f8722.h: 7232: unsigned RJ3 :1;
[; ;pic18f8722.h: 7233: unsigned RJ4 :1;
[; ;pic18f8722.h: 7234: unsigned RJ5 :1;
[; ;pic18f8722.h: 7235: unsigned RJ6 :1;
[; ;pic18f8722.h: 7236: unsigned RJ7 :1;
[; ;pic18f8722.h: 7237: };
[; ;pic18f8722.h: 7238: } DDRJbits_t;
[; ;pic18f8722.h: 7239: extern volatile DDRJbits_t DDRJbits @ 0xF9A;
[; ;pic18f8722.h: 7323: extern volatile unsigned char OSCTUNE @ 0xF9B;
"7325
[; ;pic18f8722.h: 7325: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f8722.h: 7328: typedef union {
[; ;pic18f8722.h: 7329: struct {
[; ;pic18f8722.h: 7330: unsigned TUN :5;
[; ;pic18f8722.h: 7331: unsigned :1;
[; ;pic18f8722.h: 7332: unsigned PLLEN :1;
[; ;pic18f8722.h: 7333: unsigned INTSRC :1;
[; ;pic18f8722.h: 7334: };
[; ;pic18f8722.h: 7335: struct {
[; ;pic18f8722.h: 7336: unsigned TUN0 :1;
[; ;pic18f8722.h: 7337: unsigned TUN1 :1;
[; ;pic18f8722.h: 7338: unsigned TUN2 :1;
[; ;pic18f8722.h: 7339: unsigned TUN3 :1;
[; ;pic18f8722.h: 7340: unsigned TUN4 :1;
[; ;pic18f8722.h: 7341: };
[; ;pic18f8722.h: 7342: } OSCTUNEbits_t;
[; ;pic18f8722.h: 7343: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f8722.h: 7387: extern volatile unsigned char MEMCON @ 0xF9C;
"7389
[; ;pic18f8722.h: 7389: asm("MEMCON equ 0F9Ch");
[; <" MEMCON equ 0F9Ch ;# ">
[; ;pic18f8722.h: 7392: typedef union {
[; ;pic18f8722.h: 7393: struct {
[; ;pic18f8722.h: 7394: unsigned WM :2;
[; ;pic18f8722.h: 7395: unsigned :2;
[; ;pic18f8722.h: 7396: unsigned WAIT :2;
[; ;pic18f8722.h: 7397: unsigned :1;
[; ;pic18f8722.h: 7398: unsigned EBDIS :1;
[; ;pic18f8722.h: 7399: };
[; ;pic18f8722.h: 7400: struct {
[; ;pic18f8722.h: 7401: unsigned WM0 :1;
[; ;pic18f8722.h: 7402: unsigned WM1 :1;
[; ;pic18f8722.h: 7403: unsigned :2;
[; ;pic18f8722.h: 7404: unsigned WAIT0 :1;
[; ;pic18f8722.h: 7405: unsigned WAIT1 :1;
[; ;pic18f8722.h: 7406: };
[; ;pic18f8722.h: 7407: } MEMCONbits_t;
[; ;pic18f8722.h: 7408: extern volatile MEMCONbits_t MEMCONbits @ 0xF9C;
[; ;pic18f8722.h: 7447: extern volatile unsigned char PIE1 @ 0xF9D;
"7449
[; ;pic18f8722.h: 7449: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f8722.h: 7452: typedef union {
[; ;pic18f8722.h: 7453: struct {
[; ;pic18f8722.h: 7454: unsigned TMR1IE :1;
[; ;pic18f8722.h: 7455: unsigned TMR2IE :1;
[; ;pic18f8722.h: 7456: unsigned CCP1IE :1;
[; ;pic18f8722.h: 7457: unsigned SSP1IE :1;
[; ;pic18f8722.h: 7458: unsigned TX1IE :1;
[; ;pic18f8722.h: 7459: unsigned RC1IE :1;
[; ;pic18f8722.h: 7460: unsigned ADIE :1;
[; ;pic18f8722.h: 7461: unsigned PSPIE :1;
[; ;pic18f8722.h: 7462: };
[; ;pic18f8722.h: 7463: struct {
[; ;pic18f8722.h: 7464: unsigned :3;
[; ;pic18f8722.h: 7465: unsigned SSPIE :1;
[; ;pic18f8722.h: 7466: unsigned TXIE :1;
[; ;pic18f8722.h: 7467: unsigned RCIE :1;
[; ;pic18f8722.h: 7468: };
[; ;pic18f8722.h: 7469: } PIE1bits_t;
[; ;pic18f8722.h: 7470: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f8722.h: 7529: extern volatile unsigned char PIR1 @ 0xF9E;
"7531
[; ;pic18f8722.h: 7531: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f8722.h: 7534: typedef union {
[; ;pic18f8722.h: 7535: struct {
[; ;pic18f8722.h: 7536: unsigned TMR1IF :1;
[; ;pic18f8722.h: 7537: unsigned TMR2IF :1;
[; ;pic18f8722.h: 7538: unsigned CCP1IF :1;
[; ;pic18f8722.h: 7539: unsigned SSP1IF :1;
[; ;pic18f8722.h: 7540: unsigned TX1IF :1;
[; ;pic18f8722.h: 7541: unsigned RC1IF :1;
[; ;pic18f8722.h: 7542: unsigned ADIF :1;
[; ;pic18f8722.h: 7543: unsigned PSPIF :1;
[; ;pic18f8722.h: 7544: };
[; ;pic18f8722.h: 7545: struct {
[; ;pic18f8722.h: 7546: unsigned :3;
[; ;pic18f8722.h: 7547: unsigned SSPIF :1;
[; ;pic18f8722.h: 7548: unsigned TXIF :1;
[; ;pic18f8722.h: 7549: unsigned RCIF :1;
[; ;pic18f8722.h: 7550: };
[; ;pic18f8722.h: 7551: } PIR1bits_t;
[; ;pic18f8722.h: 7552: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f8722.h: 7611: extern volatile unsigned char IPR1 @ 0xF9F;
"7613
[; ;pic18f8722.h: 7613: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f8722.h: 7616: typedef union {
[; ;pic18f8722.h: 7617: struct {
[; ;pic18f8722.h: 7618: unsigned TMR1IP :1;
[; ;pic18f8722.h: 7619: unsigned TMR2IP :1;
[; ;pic18f8722.h: 7620: unsigned CCP1IP :1;
[; ;pic18f8722.h: 7621: unsigned SSP1IP :1;
[; ;pic18f8722.h: 7622: unsigned TX1IP :1;
[; ;pic18f8722.h: 7623: unsigned RC1IP :1;
[; ;pic18f8722.h: 7624: unsigned ADIP :1;
[; ;pic18f8722.h: 7625: unsigned PSPIP :1;
[; ;pic18f8722.h: 7626: };
[; ;pic18f8722.h: 7627: struct {
[; ;pic18f8722.h: 7628: unsigned :3;
[; ;pic18f8722.h: 7629: unsigned SSPIP :1;
[; ;pic18f8722.h: 7630: unsigned TXIP :1;
[; ;pic18f8722.h: 7631: unsigned RCIP :1;
[; ;pic18f8722.h: 7632: };
[; ;pic18f8722.h: 7633: } IPR1bits_t;
[; ;pic18f8722.h: 7634: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f8722.h: 7693: extern volatile unsigned char PIE2 @ 0xFA0;
"7695
[; ;pic18f8722.h: 7695: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f8722.h: 7698: typedef union {
[; ;pic18f8722.h: 7699: struct {
[; ;pic18f8722.h: 7700: unsigned CCP2IE :1;
[; ;pic18f8722.h: 7701: unsigned TMR3IE :1;
[; ;pic18f8722.h: 7702: unsigned HLVDIE :1;
[; ;pic18f8722.h: 7703: unsigned BCL1IE :1;
[; ;pic18f8722.h: 7704: unsigned EEIE :1;
[; ;pic18f8722.h: 7705: unsigned :1;
[; ;pic18f8722.h: 7706: unsigned CMIE :1;
[; ;pic18f8722.h: 7707: unsigned OSCFIE :1;
[; ;pic18f8722.h: 7708: };
[; ;pic18f8722.h: 7709: struct {
[; ;pic18f8722.h: 7710: unsigned :2;
[; ;pic18f8722.h: 7711: unsigned LVDIE :1;
[; ;pic18f8722.h: 7712: unsigned BCLIE :1;
[; ;pic18f8722.h: 7713: };
[; ;pic18f8722.h: 7714: } PIE2bits_t;
[; ;pic18f8722.h: 7715: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f8722.h: 7764: extern volatile unsigned char PIR2 @ 0xFA1;
"7766
[; ;pic18f8722.h: 7766: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f8722.h: 7769: typedef union {
[; ;pic18f8722.h: 7770: struct {
[; ;pic18f8722.h: 7771: unsigned CCP2IF :1;
[; ;pic18f8722.h: 7772: unsigned TMR3IF :1;
[; ;pic18f8722.h: 7773: unsigned HLVDIF :1;
[; ;pic18f8722.h: 7774: unsigned BCL1IF :1;
[; ;pic18f8722.h: 7775: unsigned EEIF :1;
[; ;pic18f8722.h: 7776: unsigned :1;
[; ;pic18f8722.h: 7777: unsigned CMIF :1;
[; ;pic18f8722.h: 7778: unsigned OSCFIF :1;
[; ;pic18f8722.h: 7779: };
[; ;pic18f8722.h: 7780: struct {
[; ;pic18f8722.h: 7781: unsigned :2;
[; ;pic18f8722.h: 7782: unsigned LVDIF :1;
[; ;pic18f8722.h: 7783: unsigned BCLIF :1;
[; ;pic18f8722.h: 7784: };
[; ;pic18f8722.h: 7785: } PIR2bits_t;
[; ;pic18f8722.h: 7786: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f8722.h: 7835: extern volatile unsigned char IPR2 @ 0xFA2;
"7837
[; ;pic18f8722.h: 7837: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f8722.h: 7840: typedef union {
[; ;pic18f8722.h: 7841: struct {
[; ;pic18f8722.h: 7842: unsigned CCP2IP :1;
[; ;pic18f8722.h: 7843: unsigned TMR3IP :1;
[; ;pic18f8722.h: 7844: unsigned HLVDIP :1;
[; ;pic18f8722.h: 7845: unsigned BCL1IP :1;
[; ;pic18f8722.h: 7846: unsigned EEIP :1;
[; ;pic18f8722.h: 7847: unsigned :1;
[; ;pic18f8722.h: 7848: unsigned CMIP :1;
[; ;pic18f8722.h: 7849: unsigned OSCFIP :1;
[; ;pic18f8722.h: 7850: };
[; ;pic18f8722.h: 7851: struct {
[; ;pic18f8722.h: 7852: unsigned :2;
[; ;pic18f8722.h: 7853: unsigned LVDIP :1;
[; ;pic18f8722.h: 7854: unsigned BCLIP :1;
[; ;pic18f8722.h: 7855: };
[; ;pic18f8722.h: 7856: } IPR2bits_t;
[; ;pic18f8722.h: 7857: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f8722.h: 7906: extern volatile unsigned char PIE3 @ 0xFA3;
"7908
[; ;pic18f8722.h: 7908: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f8722.h: 7911: typedef union {
[; ;pic18f8722.h: 7912: struct {
[; ;pic18f8722.h: 7913: unsigned CCP3IE :1;
[; ;pic18f8722.h: 7914: unsigned CCP4IE :1;
[; ;pic18f8722.h: 7915: unsigned CCP5IE :1;
[; ;pic18f8722.h: 7916: unsigned TMR4IE :1;
[; ;pic18f8722.h: 7917: unsigned TX2IE :1;
[; ;pic18f8722.h: 7918: unsigned RC2IE :1;
[; ;pic18f8722.h: 7919: unsigned BCL2IE :1;
[; ;pic18f8722.h: 7920: unsigned SSP2IE :1;
[; ;pic18f8722.h: 7921: };
[; ;pic18f8722.h: 7922: struct {
[; ;pic18f8722.h: 7923: unsigned RXB0IE :1;
[; ;pic18f8722.h: 7924: unsigned RXB1IE :1;
[; ;pic18f8722.h: 7925: unsigned TXB0IE :1;
[; ;pic18f8722.h: 7926: unsigned TXB1IE :1;
[; ;pic18f8722.h: 7927: unsigned TXB2IE :1;
[; ;pic18f8722.h: 7928: };
[; ;pic18f8722.h: 7929: struct {
[; ;pic18f8722.h: 7930: unsigned :1;
[; ;pic18f8722.h: 7931: unsigned RXBNIE :1;
[; ;pic18f8722.h: 7932: unsigned :2;
[; ;pic18f8722.h: 7933: unsigned TXBNIE :1;
[; ;pic18f8722.h: 7934: };
[; ;pic18f8722.h: 7935: } PIE3bits_t;
[; ;pic18f8722.h: 7936: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f8722.h: 8015: extern volatile unsigned char PIR3 @ 0xFA4;
"8017
[; ;pic18f8722.h: 8017: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f8722.h: 8020: typedef union {
[; ;pic18f8722.h: 8021: struct {
[; ;pic18f8722.h: 8022: unsigned CCP3IF :1;
[; ;pic18f8722.h: 8023: unsigned CCP4IF :1;
[; ;pic18f8722.h: 8024: unsigned CCP5IF :1;
[; ;pic18f8722.h: 8025: unsigned TMR4IF :1;
[; ;pic18f8722.h: 8026: unsigned TX2IF :1;
[; ;pic18f8722.h: 8027: unsigned RC2IF :1;
[; ;pic18f8722.h: 8028: unsigned BCL2IF :1;
[; ;pic18f8722.h: 8029: unsigned SSP2IF :1;
[; ;pic18f8722.h: 8030: };
[; ;pic18f8722.h: 8031: struct {
[; ;pic18f8722.h: 8032: unsigned :1;
[; ;pic18f8722.h: 8033: unsigned RXBNIF :1;
[; ;pic18f8722.h: 8034: unsigned :2;
[; ;pic18f8722.h: 8035: unsigned TXBNIF :1;
[; ;pic18f8722.h: 8036: };
[; ;pic18f8722.h: 8037: } PIR3bits_t;
[; ;pic18f8722.h: 8038: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f8722.h: 8092: extern volatile unsigned char IPR3 @ 0xFA5;
"8094
[; ;pic18f8722.h: 8094: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f8722.h: 8097: typedef union {
[; ;pic18f8722.h: 8098: struct {
[; ;pic18f8722.h: 8099: unsigned CCP3IP :1;
[; ;pic18f8722.h: 8100: unsigned CCP4IP :1;
[; ;pic18f8722.h: 8101: unsigned CCP5IP :1;
[; ;pic18f8722.h: 8102: unsigned TMR4IP :1;
[; ;pic18f8722.h: 8103: unsigned TX2IP :1;
[; ;pic18f8722.h: 8104: unsigned RC2IP :1;
[; ;pic18f8722.h: 8105: unsigned BCL2IP :1;
[; ;pic18f8722.h: 8106: unsigned SSP2IP :1;
[; ;pic18f8722.h: 8107: };
[; ;pic18f8722.h: 8108: struct {
[; ;pic18f8722.h: 8109: unsigned :1;
[; ;pic18f8722.h: 8110: unsigned RXBNIP :1;
[; ;pic18f8722.h: 8111: unsigned :2;
[; ;pic18f8722.h: 8112: unsigned TXBNIP :1;
[; ;pic18f8722.h: 8113: };
[; ;pic18f8722.h: 8114: } IPR3bits_t;
[; ;pic18f8722.h: 8115: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f8722.h: 8169: extern volatile unsigned char EECON1 @ 0xFA6;
"8171
[; ;pic18f8722.h: 8171: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f8722.h: 8174: typedef union {
[; ;pic18f8722.h: 8175: struct {
[; ;pic18f8722.h: 8176: unsigned RD :1;
[; ;pic18f8722.h: 8177: unsigned WR :1;
[; ;pic18f8722.h: 8178: unsigned WREN :1;
[; ;pic18f8722.h: 8179: unsigned WRERR :1;
[; ;pic18f8722.h: 8180: unsigned FREE :1;
[; ;pic18f8722.h: 8181: unsigned :1;
[; ;pic18f8722.h: 8182: unsigned CFGS :1;
[; ;pic18f8722.h: 8183: unsigned EEPGD :1;
[; ;pic18f8722.h: 8184: };
[; ;pic18f8722.h: 8185: struct {
[; ;pic18f8722.h: 8186: unsigned :6;
[; ;pic18f8722.h: 8187: unsigned EEFS :1;
[; ;pic18f8722.h: 8188: };
[; ;pic18f8722.h: 8189: } EECON1bits_t;
[; ;pic18f8722.h: 8190: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f8722.h: 8234: extern volatile unsigned char EECON2 @ 0xFA7;
"8236
[; ;pic18f8722.h: 8236: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f8722.h: 8240: extern volatile unsigned char EEDATA @ 0xFA8;
"8242
[; ;pic18f8722.h: 8242: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f8722.h: 8246: extern volatile unsigned char EEADR @ 0xFA9;
"8248
[; ;pic18f8722.h: 8248: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f8722.h: 8252: extern volatile unsigned char EEADRH @ 0xFAA;
"8254
[; ;pic18f8722.h: 8254: asm("EEADRH equ 0FAAh");
[; <" EEADRH equ 0FAAh ;# ">
[; ;pic18f8722.h: 8258: extern volatile unsigned char RCSTA1 @ 0xFAB;
"8260
[; ;pic18f8722.h: 8260: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f8722.h: 8263: extern volatile unsigned char RCSTA @ 0xFAB;
"8265
[; ;pic18f8722.h: 8265: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f8722.h: 8268: typedef union {
[; ;pic18f8722.h: 8269: struct {
[; ;pic18f8722.h: 8270: unsigned RX9D :1;
[; ;pic18f8722.h: 8271: unsigned OERR :1;
[; ;pic18f8722.h: 8272: unsigned FERR :1;
[; ;pic18f8722.h: 8273: unsigned ADDEN :1;
[; ;pic18f8722.h: 8274: unsigned CREN :1;
[; ;pic18f8722.h: 8275: unsigned SREN :1;
[; ;pic18f8722.h: 8276: unsigned RX9 :1;
[; ;pic18f8722.h: 8277: unsigned SPEN :1;
[; ;pic18f8722.h: 8278: };
[; ;pic18f8722.h: 8279: struct {
[; ;pic18f8722.h: 8280: unsigned RCD8 :1;
[; ;pic18f8722.h: 8281: unsigned :5;
[; ;pic18f8722.h: 8282: unsigned RC9 :1;
[; ;pic18f8722.h: 8283: };
[; ;pic18f8722.h: 8284: struct {
[; ;pic18f8722.h: 8285: unsigned :6;
[; ;pic18f8722.h: 8286: unsigned NOT_RC8 :1;
[; ;pic18f8722.h: 8287: };
[; ;pic18f8722.h: 8288: struct {
[; ;pic18f8722.h: 8289: unsigned :6;
[; ;pic18f8722.h: 8290: unsigned nRC8 :1;
[; ;pic18f8722.h: 8291: };
[; ;pic18f8722.h: 8292: struct {
[; ;pic18f8722.h: 8293: unsigned :6;
[; ;pic18f8722.h: 8294: unsigned RC8_9 :1;
[; ;pic18f8722.h: 8295: };
[; ;pic18f8722.h: 8296: struct {
[; ;pic18f8722.h: 8297: unsigned RX9D1 :1;
[; ;pic18f8722.h: 8298: unsigned OERR1 :1;
[; ;pic18f8722.h: 8299: unsigned FERR1 :1;
[; ;pic18f8722.h: 8300: unsigned ADDEN1 :1;
[; ;pic18f8722.h: 8301: unsigned CREN1 :1;
[; ;pic18f8722.h: 8302: unsigned SREN1 :1;
[; ;pic18f8722.h: 8303: unsigned RX91 :1;
[; ;pic18f8722.h: 8304: unsigned SPEN1 :1;
[; ;pic18f8722.h: 8305: };
[; ;pic18f8722.h: 8306: struct {
[; ;pic18f8722.h: 8307: unsigned :5;
[; ;pic18f8722.h: 8308: unsigned SRENA :1;
[; ;pic18f8722.h: 8309: };
[; ;pic18f8722.h: 8310: } RCSTA1bits_t;
[; ;pic18f8722.h: 8311: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f8722.h: 8424: typedef union {
[; ;pic18f8722.h: 8425: struct {
[; ;pic18f8722.h: 8426: unsigned RX9D :1;
[; ;pic18f8722.h: 8427: unsigned OERR :1;
[; ;pic18f8722.h: 8428: unsigned FERR :1;
[; ;pic18f8722.h: 8429: unsigned ADDEN :1;
[; ;pic18f8722.h: 8430: unsigned CREN :1;
[; ;pic18f8722.h: 8431: unsigned SREN :1;
[; ;pic18f8722.h: 8432: unsigned RX9 :1;
[; ;pic18f8722.h: 8433: unsigned SPEN :1;
[; ;pic18f8722.h: 8434: };
[; ;pic18f8722.h: 8435: struct {
[; ;pic18f8722.h: 8436: unsigned RCD8 :1;
[; ;pic18f8722.h: 8437: unsigned :5;
[; ;pic18f8722.h: 8438: unsigned RC9 :1;
[; ;pic18f8722.h: 8439: };
[; ;pic18f8722.h: 8440: struct {
[; ;pic18f8722.h: 8441: unsigned :6;
[; ;pic18f8722.h: 8442: unsigned NOT_RC8 :1;
[; ;pic18f8722.h: 8443: };
[; ;pic18f8722.h: 8444: struct {
[; ;pic18f8722.h: 8445: unsigned :6;
[; ;pic18f8722.h: 8446: unsigned nRC8 :1;
[; ;pic18f8722.h: 8447: };
[; ;pic18f8722.h: 8448: struct {
[; ;pic18f8722.h: 8449: unsigned :6;
[; ;pic18f8722.h: 8450: unsigned RC8_9 :1;
[; ;pic18f8722.h: 8451: };
[; ;pic18f8722.h: 8452: struct {
[; ;pic18f8722.h: 8453: unsigned RX9D1 :1;
[; ;pic18f8722.h: 8454: unsigned OERR1 :1;
[; ;pic18f8722.h: 8455: unsigned FERR1 :1;
[; ;pic18f8722.h: 8456: unsigned ADDEN1 :1;
[; ;pic18f8722.h: 8457: unsigned CREN1 :1;
[; ;pic18f8722.h: 8458: unsigned SREN1 :1;
[; ;pic18f8722.h: 8459: unsigned RX91 :1;
[; ;pic18f8722.h: 8460: unsigned SPEN1 :1;
[; ;pic18f8722.h: 8461: };
[; ;pic18f8722.h: 8462: struct {
[; ;pic18f8722.h: 8463: unsigned :5;
[; ;pic18f8722.h: 8464: unsigned SRENA :1;
[; ;pic18f8722.h: 8465: };
[; ;pic18f8722.h: 8466: } RCSTAbits_t;
[; ;pic18f8722.h: 8467: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f8722.h: 8581: extern volatile unsigned char TXSTA1 @ 0xFAC;
"8583
[; ;pic18f8722.h: 8583: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f8722.h: 8586: extern volatile unsigned char TXSTA @ 0xFAC;
"8588
[; ;pic18f8722.h: 8588: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f8722.h: 8591: typedef union {
[; ;pic18f8722.h: 8592: struct {
[; ;pic18f8722.h: 8593: unsigned TX9D :1;
[; ;pic18f8722.h: 8594: unsigned TRMT :1;
[; ;pic18f8722.h: 8595: unsigned BRGH :1;
[; ;pic18f8722.h: 8596: unsigned SENDB :1;
[; ;pic18f8722.h: 8597: unsigned SYNC :1;
[; ;pic18f8722.h: 8598: unsigned TXEN :1;
[; ;pic18f8722.h: 8599: unsigned TX9 :1;
[; ;pic18f8722.h: 8600: unsigned CSRC :1;
[; ;pic18f8722.h: 8601: };
[; ;pic18f8722.h: 8602: struct {
[; ;pic18f8722.h: 8603: unsigned TXD8 :1;
[; ;pic18f8722.h: 8604: unsigned :5;
[; ;pic18f8722.h: 8605: unsigned TX8_9 :1;
[; ;pic18f8722.h: 8606: };
[; ;pic18f8722.h: 8607: struct {
[; ;pic18f8722.h: 8608: unsigned :6;
[; ;pic18f8722.h: 8609: unsigned NOT_TX8 :1;
[; ;pic18f8722.h: 8610: };
[; ;pic18f8722.h: 8611: struct {
[; ;pic18f8722.h: 8612: unsigned :6;
[; ;pic18f8722.h: 8613: unsigned nTX8 :1;
[; ;pic18f8722.h: 8614: };
[; ;pic18f8722.h: 8615: struct {
[; ;pic18f8722.h: 8616: unsigned TX9D1 :1;
[; ;pic18f8722.h: 8617: unsigned TRMT1 :1;
[; ;pic18f8722.h: 8618: unsigned BRGH1 :1;
[; ;pic18f8722.h: 8619: unsigned SENDB1 :1;
[; ;pic18f8722.h: 8620: unsigned SYNC1 :1;
[; ;pic18f8722.h: 8621: unsigned TXEN1 :1;
[; ;pic18f8722.h: 8622: unsigned TX91 :1;
[; ;pic18f8722.h: 8623: unsigned CSRC1 :1;
[; ;pic18f8722.h: 8624: };
[; ;pic18f8722.h: 8625: } TXSTA1bits_t;
[; ;pic18f8722.h: 8626: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f8722.h: 8729: typedef union {
[; ;pic18f8722.h: 8730: struct {
[; ;pic18f8722.h: 8731: unsigned TX9D :1;
[; ;pic18f8722.h: 8732: unsigned TRMT :1;
[; ;pic18f8722.h: 8733: unsigned BRGH :1;
[; ;pic18f8722.h: 8734: unsigned SENDB :1;
[; ;pic18f8722.h: 8735: unsigned SYNC :1;
[; ;pic18f8722.h: 8736: unsigned TXEN :1;
[; ;pic18f8722.h: 8737: unsigned TX9 :1;
[; ;pic18f8722.h: 8738: unsigned CSRC :1;
[; ;pic18f8722.h: 8739: };
[; ;pic18f8722.h: 8740: struct {
[; ;pic18f8722.h: 8741: unsigned TXD8 :1;
[; ;pic18f8722.h: 8742: unsigned :5;
[; ;pic18f8722.h: 8743: unsigned TX8_9 :1;
[; ;pic18f8722.h: 8744: };
[; ;pic18f8722.h: 8745: struct {
[; ;pic18f8722.h: 8746: unsigned :6;
[; ;pic18f8722.h: 8747: unsigned NOT_TX8 :1;
[; ;pic18f8722.h: 8748: };
[; ;pic18f8722.h: 8749: struct {
[; ;pic18f8722.h: 8750: unsigned :6;
[; ;pic18f8722.h: 8751: unsigned nTX8 :1;
[; ;pic18f8722.h: 8752: };
[; ;pic18f8722.h: 8753: struct {
[; ;pic18f8722.h: 8754: unsigned TX9D1 :1;
[; ;pic18f8722.h: 8755: unsigned TRMT1 :1;
[; ;pic18f8722.h: 8756: unsigned BRGH1 :1;
[; ;pic18f8722.h: 8757: unsigned SENDB1 :1;
[; ;pic18f8722.h: 8758: unsigned SYNC1 :1;
[; ;pic18f8722.h: 8759: unsigned TXEN1 :1;
[; ;pic18f8722.h: 8760: unsigned TX91 :1;
[; ;pic18f8722.h: 8761: unsigned CSRC1 :1;
[; ;pic18f8722.h: 8762: };
[; ;pic18f8722.h: 8763: } TXSTAbits_t;
[; ;pic18f8722.h: 8764: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f8722.h: 8868: extern volatile unsigned char TXREG1 @ 0xFAD;
"8870
[; ;pic18f8722.h: 8870: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f8722.h: 8873: extern volatile unsigned char TXREG @ 0xFAD;
"8875
[; ;pic18f8722.h: 8875: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f8722.h: 8879: extern volatile unsigned char RCREG1 @ 0xFAE;
"8881
[; ;pic18f8722.h: 8881: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f8722.h: 8884: extern volatile unsigned char RCREG @ 0xFAE;
"8886
[; ;pic18f8722.h: 8886: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f8722.h: 8890: extern volatile unsigned char SPBRG1 @ 0xFAF;
"8892
[; ;pic18f8722.h: 8892: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f8722.h: 8895: extern volatile unsigned char SPBRG @ 0xFAF;
"8897
[; ;pic18f8722.h: 8897: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f8722.h: 8901: extern volatile unsigned char PSPCON @ 0xFB0;
"8903
[; ;pic18f8722.h: 8903: asm("PSPCON equ 0FB0h");
[; <" PSPCON equ 0FB0h ;# ">
[; ;pic18f8722.h: 8906: typedef union {
[; ;pic18f8722.h: 8907: struct {
[; ;pic18f8722.h: 8908: unsigned :4;
[; ;pic18f8722.h: 8909: unsigned PSPMODE :1;
[; ;pic18f8722.h: 8910: unsigned IBOV :1;
[; ;pic18f8722.h: 8911: unsigned OBF :1;
[; ;pic18f8722.h: 8912: unsigned IBF :1;
[; ;pic18f8722.h: 8913: };
[; ;pic18f8722.h: 8914: } PSPCONbits_t;
[; ;pic18f8722.h: 8915: extern volatile PSPCONbits_t PSPCONbits @ 0xFB0;
[; ;pic18f8722.h: 8939: extern volatile unsigned char T3CON @ 0xFB1;
"8941
[; ;pic18f8722.h: 8941: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f8722.h: 8944: typedef union {
[; ;pic18f8722.h: 8945: struct {
[; ;pic18f8722.h: 8946: unsigned :2;
[; ;pic18f8722.h: 8947: unsigned NOT_T3SYNC :1;
[; ;pic18f8722.h: 8948: };
[; ;pic18f8722.h: 8949: struct {
[; ;pic18f8722.h: 8950: unsigned TMR3ON :1;
[; ;pic18f8722.h: 8951: unsigned TMR3CS :1;
[; ;pic18f8722.h: 8952: unsigned nT3SYNC :1;
[; ;pic18f8722.h: 8953: unsigned T3CCP1 :1;
[; ;pic18f8722.h: 8954: unsigned T3CKPS :2;
[; ;pic18f8722.h: 8955: unsigned T3CCP2 :1;
[; ;pic18f8722.h: 8956: unsigned RD16 :1;
[; ;pic18f8722.h: 8957: };
[; ;pic18f8722.h: 8958: struct {
[; ;pic18f8722.h: 8959: unsigned :2;
[; ;pic18f8722.h: 8960: unsigned T3SYNC :1;
[; ;pic18f8722.h: 8961: unsigned :1;
[; ;pic18f8722.h: 8962: unsigned T3CKPS0 :1;
[; ;pic18f8722.h: 8963: unsigned T3CKPS1 :1;
[; ;pic18f8722.h: 8964: };
[; ;pic18f8722.h: 8965: struct {
[; ;pic18f8722.h: 8966: unsigned :2;
[; ;pic18f8722.h: 8967: unsigned T3INSYNC :1;
[; ;pic18f8722.h: 8968: };
[; ;pic18f8722.h: 8969: struct {
[; ;pic18f8722.h: 8970: unsigned :3;
[; ;pic18f8722.h: 8971: unsigned SOSCEN3 :1;
[; ;pic18f8722.h: 8972: unsigned :3;
[; ;pic18f8722.h: 8973: unsigned RD163 :1;
[; ;pic18f8722.h: 8974: };
[; ;pic18f8722.h: 8975: struct {
[; ;pic18f8722.h: 8976: unsigned :7;
[; ;pic18f8722.h: 8977: unsigned T3RD16 :1;
[; ;pic18f8722.h: 8978: };
[; ;pic18f8722.h: 8979: } T3CONbits_t;
[; ;pic18f8722.h: 8980: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f8722.h: 9059: extern volatile unsigned short TMR3 @ 0xFB2;
"9061
[; ;pic18f8722.h: 9061: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f8722.h: 9065: extern volatile unsigned char TMR3L @ 0xFB2;
"9067
[; ;pic18f8722.h: 9067: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f8722.h: 9071: extern volatile unsigned char TMR3H @ 0xFB3;
"9073
[; ;pic18f8722.h: 9073: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f8722.h: 9077: extern volatile unsigned char CMCON @ 0xFB4;
"9079
[; ;pic18f8722.h: 9079: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f8722.h: 9082: typedef union {
[; ;pic18f8722.h: 9083: struct {
[; ;pic18f8722.h: 9084: unsigned CM :3;
[; ;pic18f8722.h: 9085: unsigned CIS :1;
[; ;pic18f8722.h: 9086: unsigned C1INV :1;
[; ;pic18f8722.h: 9087: unsigned C2INV :1;
[; ;pic18f8722.h: 9088: unsigned C1OUT :1;
[; ;pic18f8722.h: 9089: unsigned C2OUT :1;
[; ;pic18f8722.h: 9090: };
[; ;pic18f8722.h: 9091: struct {
[; ;pic18f8722.h: 9092: unsigned CM0 :1;
[; ;pic18f8722.h: 9093: unsigned CM1 :1;
[; ;pic18f8722.h: 9094: unsigned CM2 :1;
[; ;pic18f8722.h: 9095: };
[; ;pic18f8722.h: 9096: struct {
[; ;pic18f8722.h: 9097: unsigned CMEN0 :1;
[; ;pic18f8722.h: 9098: unsigned CMEN1 :1;
[; ;pic18f8722.h: 9099: unsigned CMEN2 :1;
[; ;pic18f8722.h: 9100: };
[; ;pic18f8722.h: 9101: } CMCONbits_t;
[; ;pic18f8722.h: 9102: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f8722.h: 9166: extern volatile unsigned char CVRCON @ 0xFB5;
"9168
[; ;pic18f8722.h: 9168: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f8722.h: 9171: typedef union {
[; ;pic18f8722.h: 9172: struct {
[; ;pic18f8722.h: 9173: unsigned CVR :4;
[; ;pic18f8722.h: 9174: unsigned CVRSS :1;
[; ;pic18f8722.h: 9175: unsigned CVRR :1;
[; ;pic18f8722.h: 9176: unsigned CVROE :1;
[; ;pic18f8722.h: 9177: unsigned CVREN :1;
[; ;pic18f8722.h: 9178: };
[; ;pic18f8722.h: 9179: struct {
[; ;pic18f8722.h: 9180: unsigned CVR0 :1;
[; ;pic18f8722.h: 9181: unsigned CVR1 :1;
[; ;pic18f8722.h: 9182: unsigned CVR2 :1;
[; ;pic18f8722.h: 9183: unsigned CVR3 :1;
[; ;pic18f8722.h: 9184: };
[; ;pic18f8722.h: 9185: struct {
[; ;pic18f8722.h: 9186: unsigned :6;
[; ;pic18f8722.h: 9187: unsigned CVROEN :1;
[; ;pic18f8722.h: 9188: };
[; ;pic18f8722.h: 9189: } CVRCONbits_t;
[; ;pic18f8722.h: 9190: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f8722.h: 9244: extern volatile unsigned char ECCP1AS @ 0xFB6;
"9246
[; ;pic18f8722.h: 9246: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f8722.h: 9249: typedef union {
[; ;pic18f8722.h: 9250: struct {
[; ;pic18f8722.h: 9251: unsigned PSS1BD :2;
[; ;pic18f8722.h: 9252: unsigned PSS1AC :2;
[; ;pic18f8722.h: 9253: unsigned ECCP1AS :3;
[; ;pic18f8722.h: 9254: unsigned ECCP1ASE :1;
[; ;pic18f8722.h: 9255: };
[; ;pic18f8722.h: 9256: struct {
[; ;pic18f8722.h: 9257: unsigned PSS1BD0 :1;
[; ;pic18f8722.h: 9258: unsigned PSS1BD1 :1;
[; ;pic18f8722.h: 9259: unsigned PSS1AC0 :1;
[; ;pic18f8722.h: 9260: unsigned PSS1AC1 :1;
[; ;pic18f8722.h: 9261: unsigned ECCP1AS0 :1;
[; ;pic18f8722.h: 9262: unsigned ECCP1AS1 :1;
[; ;pic18f8722.h: 9263: unsigned ECCP1AS2 :1;
[; ;pic18f8722.h: 9264: };
[; ;pic18f8722.h: 9265: struct {
[; ;pic18f8722.h: 9266: unsigned PSSBD0 :1;
[; ;pic18f8722.h: 9267: unsigned PSSBD1 :1;
[; ;pic18f8722.h: 9268: unsigned PSSAC0 :1;
[; ;pic18f8722.h: 9269: unsigned PSSAC1 :1;
[; ;pic18f8722.h: 9270: unsigned ECCPAS0 :1;
[; ;pic18f8722.h: 9271: unsigned ECCPAS1 :1;
[; ;pic18f8722.h: 9272: unsigned ECCPAS2 :1;
[; ;pic18f8722.h: 9273: unsigned ECCPASE :1;
[; ;pic18f8722.h: 9274: };
[; ;pic18f8722.h: 9275: } ECCP1ASbits_t;
[; ;pic18f8722.h: 9276: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f8722.h: 9375: extern volatile unsigned char CCP3CON @ 0xFB7;
"9377
[; ;pic18f8722.h: 9377: asm("CCP3CON equ 0FB7h");
[; <" CCP3CON equ 0FB7h ;# ">
[; ;pic18f8722.h: 9380: extern volatile unsigned char ECCP3CON @ 0xFB7;
"9382
[; ;pic18f8722.h: 9382: asm("ECCP3CON equ 0FB7h");
[; <" ECCP3CON equ 0FB7h ;# ">
[; ;pic18f8722.h: 9385: typedef union {
[; ;pic18f8722.h: 9386: struct {
[; ;pic18f8722.h: 9387: unsigned CCP3M :4;
[; ;pic18f8722.h: 9388: unsigned DC3B :2;
[; ;pic18f8722.h: 9389: unsigned P3M :2;
[; ;pic18f8722.h: 9390: };
[; ;pic18f8722.h: 9391: struct {
[; ;pic18f8722.h: 9392: unsigned CCP3M0 :1;
[; ;pic18f8722.h: 9393: unsigned CCP3M1 :1;
[; ;pic18f8722.h: 9394: unsigned CCP3M2 :1;
[; ;pic18f8722.h: 9395: unsigned CCP3M3 :1;
[; ;pic18f8722.h: 9396: unsigned DC3B0 :1;
[; ;pic18f8722.h: 9397: unsigned DC3B1 :1;
[; ;pic18f8722.h: 9398: unsigned P3M0 :1;
[; ;pic18f8722.h: 9399: unsigned P3M1 :1;
[; ;pic18f8722.h: 9400: };
[; ;pic18f8722.h: 9401: struct {
[; ;pic18f8722.h: 9402: unsigned :4;
[; ;pic18f8722.h: 9403: unsigned CCP3Y :1;
[; ;pic18f8722.h: 9404: unsigned CCP3X :1;
[; ;pic18f8722.h: 9405: };
[; ;pic18f8722.h: 9406: } CCP3CONbits_t;
[; ;pic18f8722.h: 9407: extern volatile CCP3CONbits_t CCP3CONbits @ 0xFB7;
[; ;pic18f8722.h: 9475: typedef union {
[; ;pic18f8722.h: 9476: struct {
[; ;pic18f8722.h: 9477: unsigned CCP3M :4;
[; ;pic18f8722.h: 9478: unsigned DC3B :2;
[; ;pic18f8722.h: 9479: unsigned P3M :2;
[; ;pic18f8722.h: 9480: };
[; ;pic18f8722.h: 9481: struct {
[; ;pic18f8722.h: 9482: unsigned CCP3M0 :1;
[; ;pic18f8722.h: 9483: unsigned CCP3M1 :1;
[; ;pic18f8722.h: 9484: unsigned CCP3M2 :1;
[; ;pic18f8722.h: 9485: unsigned CCP3M3 :1;
[; ;pic18f8722.h: 9486: unsigned DC3B0 :1;
[; ;pic18f8722.h: 9487: unsigned DC3B1 :1;
[; ;pic18f8722.h: 9488: unsigned P3M0 :1;
[; ;pic18f8722.h: 9489: unsigned P3M1 :1;
[; ;pic18f8722.h: 9490: };
[; ;pic18f8722.h: 9491: struct {
[; ;pic18f8722.h: 9492: unsigned :4;
[; ;pic18f8722.h: 9493: unsigned CCP3Y :1;
[; ;pic18f8722.h: 9494: unsigned CCP3X :1;
[; ;pic18f8722.h: 9495: };
[; ;pic18f8722.h: 9496: } ECCP3CONbits_t;
[; ;pic18f8722.h: 9497: extern volatile ECCP3CONbits_t ECCP3CONbits @ 0xFB7;
[; ;pic18f8722.h: 9566: extern volatile unsigned short CCPR3 @ 0xFB8;
"9568
[; ;pic18f8722.h: 9568: asm("CCPR3 equ 0FB8h");
[; <" CCPR3 equ 0FB8h ;# ">
[; ;pic18f8722.h: 9572: extern volatile unsigned char CCPR3L @ 0xFB8;
"9574
[; ;pic18f8722.h: 9574: asm("CCPR3L equ 0FB8h");
[; <" CCPR3L equ 0FB8h ;# ">
[; ;pic18f8722.h: 9578: extern volatile unsigned char CCPR3H @ 0xFB9;
"9580
[; ;pic18f8722.h: 9580: asm("CCPR3H equ 0FB9h");
[; <" CCPR3H equ 0FB9h ;# ">
[; ;pic18f8722.h: 9584: extern volatile unsigned char CCP2CON @ 0xFBA;
"9586
[; ;pic18f8722.h: 9586: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f8722.h: 9589: extern volatile unsigned char ECCP2CON @ 0xFBA;
"9591
[; ;pic18f8722.h: 9591: asm("ECCP2CON equ 0FBAh");
[; <" ECCP2CON equ 0FBAh ;# ">
[; ;pic18f8722.h: 9594: typedef union {
[; ;pic18f8722.h: 9595: struct {
[; ;pic18f8722.h: 9596: unsigned CCP2M :4;
[; ;pic18f8722.h: 9597: unsigned DC2B :2;
[; ;pic18f8722.h: 9598: unsigned P2M :2;
[; ;pic18f8722.h: 9599: };
[; ;pic18f8722.h: 9600: struct {
[; ;pic18f8722.h: 9601: unsigned CCP2M0 :1;
[; ;pic18f8722.h: 9602: unsigned CCP2M1 :1;
[; ;pic18f8722.h: 9603: unsigned CCP2M2 :1;
[; ;pic18f8722.h: 9604: unsigned CCP2M3 :1;
[; ;pic18f8722.h: 9605: unsigned DC2B0 :1;
[; ;pic18f8722.h: 9606: unsigned DC2B1 :1;
[; ;pic18f8722.h: 9607: unsigned P2M0 :1;
[; ;pic18f8722.h: 9608: unsigned P2M1 :1;
[; ;pic18f8722.h: 9609: };
[; ;pic18f8722.h: 9610: struct {
[; ;pic18f8722.h: 9611: unsigned :4;
[; ;pic18f8722.h: 9612: unsigned CCP2Y :1;
[; ;pic18f8722.h: 9613: unsigned CCP2X :1;
[; ;pic18f8722.h: 9614: };
[; ;pic18f8722.h: 9615: } CCP2CONbits_t;
[; ;pic18f8722.h: 9616: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f8722.h: 9684: typedef union {
[; ;pic18f8722.h: 9685: struct {
[; ;pic18f8722.h: 9686: unsigned CCP2M :4;
[; ;pic18f8722.h: 9687: unsigned DC2B :2;
[; ;pic18f8722.h: 9688: unsigned P2M :2;
[; ;pic18f8722.h: 9689: };
[; ;pic18f8722.h: 9690: struct {
[; ;pic18f8722.h: 9691: unsigned CCP2M0 :1;
[; ;pic18f8722.h: 9692: unsigned CCP2M1 :1;
[; ;pic18f8722.h: 9693: unsigned CCP2M2 :1;
[; ;pic18f8722.h: 9694: unsigned CCP2M3 :1;
[; ;pic18f8722.h: 9695: unsigned DC2B0 :1;
[; ;pic18f8722.h: 9696: unsigned DC2B1 :1;
[; ;pic18f8722.h: 9697: unsigned P2M0 :1;
[; ;pic18f8722.h: 9698: unsigned P2M1 :1;
[; ;pic18f8722.h: 9699: };
[; ;pic18f8722.h: 9700: struct {
[; ;pic18f8722.h: 9701: unsigned :4;
[; ;pic18f8722.h: 9702: unsigned CCP2Y :1;
[; ;pic18f8722.h: 9703: unsigned CCP2X :1;
[; ;pic18f8722.h: 9704: };
[; ;pic18f8722.h: 9705: } ECCP2CONbits_t;
[; ;pic18f8722.h: 9706: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0xFBA;
[; ;pic18f8722.h: 9775: extern volatile unsigned short CCPR2 @ 0xFBB;
"9777
[; ;pic18f8722.h: 9777: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f8722.h: 9781: extern volatile unsigned char CCPR2L @ 0xFBB;
"9783
[; ;pic18f8722.h: 9783: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f8722.h: 9787: extern volatile unsigned char CCPR2H @ 0xFBC;
"9789
[; ;pic18f8722.h: 9789: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f8722.h: 9793: extern volatile unsigned char CCP1CON @ 0xFBD;
"9795
[; ;pic18f8722.h: 9795: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f8722.h: 9798: extern volatile unsigned char ECCP1CON @ 0xFBD;
"9800
[; ;pic18f8722.h: 9800: asm("ECCP1CON equ 0FBDh");
[; <" ECCP1CON equ 0FBDh ;# ">
[; ;pic18f8722.h: 9803: typedef union {
[; ;pic18f8722.h: 9804: struct {
[; ;pic18f8722.h: 9805: unsigned CCP1M :4;
[; ;pic18f8722.h: 9806: unsigned DC1B :2;
[; ;pic18f8722.h: 9807: unsigned P1M :2;
[; ;pic18f8722.h: 9808: };
[; ;pic18f8722.h: 9809: struct {
[; ;pic18f8722.h: 9810: unsigned CCP1M0 :1;
[; ;pic18f8722.h: 9811: unsigned CCP1M1 :1;
[; ;pic18f8722.h: 9812: unsigned CCP1M2 :1;
[; ;pic18f8722.h: 9813: unsigned CCP1M3 :1;
[; ;pic18f8722.h: 9814: unsigned DC1B0 :1;
[; ;pic18f8722.h: 9815: unsigned DC1B1 :1;
[; ;pic18f8722.h: 9816: unsigned P1M0 :1;
[; ;pic18f8722.h: 9817: unsigned P1M1 :1;
[; ;pic18f8722.h: 9818: };
[; ;pic18f8722.h: 9819: struct {
[; ;pic18f8722.h: 9820: unsigned :4;
[; ;pic18f8722.h: 9821: unsigned CCP1Y :1;
[; ;pic18f8722.h: 9822: unsigned CCP1X :1;
[; ;pic18f8722.h: 9823: };
[; ;pic18f8722.h: 9824: } CCP1CONbits_t;
[; ;pic18f8722.h: 9825: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f8722.h: 9893: typedef union {
[; ;pic18f8722.h: 9894: struct {
[; ;pic18f8722.h: 9895: unsigned CCP1M :4;
[; ;pic18f8722.h: 9896: unsigned DC1B :2;
[; ;pic18f8722.h: 9897: unsigned P1M :2;
[; ;pic18f8722.h: 9898: };
[; ;pic18f8722.h: 9899: struct {
[; ;pic18f8722.h: 9900: unsigned CCP1M0 :1;
[; ;pic18f8722.h: 9901: unsigned CCP1M1 :1;
[; ;pic18f8722.h: 9902: unsigned CCP1M2 :1;
[; ;pic18f8722.h: 9903: unsigned CCP1M3 :1;
[; ;pic18f8722.h: 9904: unsigned DC1B0 :1;
[; ;pic18f8722.h: 9905: unsigned DC1B1 :1;
[; ;pic18f8722.h: 9906: unsigned P1M0 :1;
[; ;pic18f8722.h: 9907: unsigned P1M1 :1;
[; ;pic18f8722.h: 9908: };
[; ;pic18f8722.h: 9909: struct {
[; ;pic18f8722.h: 9910: unsigned :4;
[; ;pic18f8722.h: 9911: unsigned CCP1Y :1;
[; ;pic18f8722.h: 9912: unsigned CCP1X :1;
[; ;pic18f8722.h: 9913: };
[; ;pic18f8722.h: 9914: } ECCP1CONbits_t;
[; ;pic18f8722.h: 9915: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBD;
[; ;pic18f8722.h: 9984: extern volatile unsigned short CCPR1 @ 0xFBE;
"9986
[; ;pic18f8722.h: 9986: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f8722.h: 9990: extern volatile unsigned char CCPR1L @ 0xFBE;
"9992
[; ;pic18f8722.h: 9992: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f8722.h: 9996: extern volatile unsigned char CCPR1H @ 0xFBF;
"9998
[; ;pic18f8722.h: 9998: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f8722.h: 10002: extern volatile unsigned char ADCON2 @ 0xFC0;
"10004
[; ;pic18f8722.h: 10004: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f8722.h: 10007: typedef union {
[; ;pic18f8722.h: 10008: struct {
[; ;pic18f8722.h: 10009: unsigned ADCS :3;
[; ;pic18f8722.h: 10010: unsigned ACQT :3;
[; ;pic18f8722.h: 10011: unsigned :1;
[; ;pic18f8722.h: 10012: unsigned ADFM :1;
[; ;pic18f8722.h: 10013: };
[; ;pic18f8722.h: 10014: struct {
[; ;pic18f8722.h: 10015: unsigned ADCS0 :1;
[; ;pic18f8722.h: 10016: unsigned ADCS1 :1;
[; ;pic18f8722.h: 10017: unsigned ADCS2 :1;
[; ;pic18f8722.h: 10018: unsigned ACQT0 :1;
[; ;pic18f8722.h: 10019: unsigned ACQT1 :1;
[; ;pic18f8722.h: 10020: unsigned ACQT2 :1;
[; ;pic18f8722.h: 10021: };
[; ;pic18f8722.h: 10022: } ADCON2bits_t;
[; ;pic18f8722.h: 10023: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f8722.h: 10072: extern volatile unsigned char ADCON1 @ 0xFC1;
"10074
[; ;pic18f8722.h: 10074: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f8722.h: 10077: typedef union {
[; ;pic18f8722.h: 10078: struct {
[; ;pic18f8722.h: 10079: unsigned PCFG :4;
[; ;pic18f8722.h: 10080: unsigned VCFG :2;
[; ;pic18f8722.h: 10081: };
[; ;pic18f8722.h: 10082: struct {
[; ;pic18f8722.h: 10083: unsigned PCFG0 :1;
[; ;pic18f8722.h: 10084: unsigned PCFG1 :1;
[; ;pic18f8722.h: 10085: unsigned PCFG2 :1;
[; ;pic18f8722.h: 10086: unsigned PCFG3 :1;
[; ;pic18f8722.h: 10087: unsigned VCFG0 :1;
[; ;pic18f8722.h: 10088: unsigned VCFG1 :1;
[; ;pic18f8722.h: 10089: };
[; ;pic18f8722.h: 10090: struct {
[; ;pic18f8722.h: 10091: unsigned :3;
[; ;pic18f8722.h: 10092: unsigned CHSN3 :1;
[; ;pic18f8722.h: 10093: unsigned VCFG01 :1;
[; ;pic18f8722.h: 10094: unsigned VCFG11 :1;
[; ;pic18f8722.h: 10095: };
[; ;pic18f8722.h: 10096: } ADCON1bits_t;
[; ;pic18f8722.h: 10097: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f8722.h: 10156: extern volatile unsigned char ADCON0 @ 0xFC2;
"10158
[; ;pic18f8722.h: 10158: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f8722.h: 10161: typedef union {
[; ;pic18f8722.h: 10162: struct {
[; ;pic18f8722.h: 10163: unsigned :1;
[; ;pic18f8722.h: 10164: unsigned GO_NOT_DONE :1;
[; ;pic18f8722.h: 10165: };
[; ;pic18f8722.h: 10166: struct {
[; ;pic18f8722.h: 10167: unsigned ADON :1;
[; ;pic18f8722.h: 10168: unsigned GO_nDONE :1;
[; ;pic18f8722.h: 10169: unsigned CHS :4;
[; ;pic18f8722.h: 10170: };
[; ;pic18f8722.h: 10171: struct {
[; ;pic18f8722.h: 10172: unsigned :1;
[; ;pic18f8722.h: 10173: unsigned DONE :1;
[; ;pic18f8722.h: 10174: };
[; ;pic18f8722.h: 10175: struct {
[; ;pic18f8722.h: 10176: unsigned :1;
[; ;pic18f8722.h: 10177: unsigned GO_DONE :1;
[; ;pic18f8722.h: 10178: unsigned CHS0 :1;
[; ;pic18f8722.h: 10179: unsigned CHS1 :1;
[; ;pic18f8722.h: 10180: unsigned CHS2 :1;
[; ;pic18f8722.h: 10181: unsigned CHS3 :1;
[; ;pic18f8722.h: 10182: };
[; ;pic18f8722.h: 10183: struct {
[; ;pic18f8722.h: 10184: unsigned :1;
[; ;pic18f8722.h: 10185: unsigned GO :1;
[; ;pic18f8722.h: 10186: };
[; ;pic18f8722.h: 10187: struct {
[; ;pic18f8722.h: 10188: unsigned :1;
[; ;pic18f8722.h: 10189: unsigned NOT_DONE :1;
[; ;pic18f8722.h: 10190: };
[; ;pic18f8722.h: 10191: struct {
[; ;pic18f8722.h: 10192: unsigned :1;
[; ;pic18f8722.h: 10193: unsigned nDONE :1;
[; ;pic18f8722.h: 10194: };
[; ;pic18f8722.h: 10195: struct {
[; ;pic18f8722.h: 10196: unsigned :1;
[; ;pic18f8722.h: 10197: unsigned GODONE :1;
[; ;pic18f8722.h: 10198: };
[; ;pic18f8722.h: 10199: } ADCON0bits_t;
[; ;pic18f8722.h: 10200: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f8722.h: 10274: extern volatile unsigned short ADRES @ 0xFC3;
"10276
[; ;pic18f8722.h: 10276: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f8722.h: 10280: extern volatile unsigned char ADRESL @ 0xFC3;
"10282
[; ;pic18f8722.h: 10282: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f8722.h: 10286: extern volatile unsigned char ADRESH @ 0xFC4;
"10288
[; ;pic18f8722.h: 10288: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f8722.h: 10292: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"10294
[; ;pic18f8722.h: 10294: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f8722.h: 10297: extern volatile unsigned char SSPCON2 @ 0xFC5;
"10299
[; ;pic18f8722.h: 10299: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f8722.h: 10302: typedef union {
[; ;pic18f8722.h: 10303: struct {
[; ;pic18f8722.h: 10304: unsigned SEN :1;
[; ;pic18f8722.h: 10305: unsigned RSEN :1;
[; ;pic18f8722.h: 10306: unsigned PEN :1;
[; ;pic18f8722.h: 10307: unsigned RCEN :1;
[; ;pic18f8722.h: 10308: unsigned ACKEN :1;
[; ;pic18f8722.h: 10309: unsigned ACKDT :1;
[; ;pic18f8722.h: 10310: unsigned ACKSTAT :1;
[; ;pic18f8722.h: 10311: unsigned GCEN :1;
[; ;pic18f8722.h: 10312: };
[; ;pic18f8722.h: 10313: struct {
[; ;pic18f8722.h: 10314: unsigned SEN1 :1;
[; ;pic18f8722.h: 10315: unsigned ADMSK1 :1;
[; ;pic18f8722.h: 10316: unsigned ADMSK2 :1;
[; ;pic18f8722.h: 10317: unsigned ADMSK3 :1;
[; ;pic18f8722.h: 10318: unsigned ACKEN1 :1;
[; ;pic18f8722.h: 10319: unsigned ACKDT1 :1;
[; ;pic18f8722.h: 10320: unsigned ACKSTAT1 :1;
[; ;pic18f8722.h: 10321: unsigned GCEN1 :1;
[; ;pic18f8722.h: 10322: };
[; ;pic18f8722.h: 10323: struct {
[; ;pic18f8722.h: 10324: unsigned :1;
[; ;pic18f8722.h: 10325: unsigned ADMSK11 :1;
[; ;pic18f8722.h: 10326: unsigned ADMSK21 :1;
[; ;pic18f8722.h: 10327: unsigned ADMSK31 :1;
[; ;pic18f8722.h: 10328: unsigned ADMSK4 :1;
[; ;pic18f8722.h: 10329: unsigned ADMSK5 :1;
[; ;pic18f8722.h: 10330: };
[; ;pic18f8722.h: 10331: struct {
[; ;pic18f8722.h: 10332: unsigned :1;
[; ;pic18f8722.h: 10333: unsigned RSEN1 :1;
[; ;pic18f8722.h: 10334: unsigned PEN1 :1;
[; ;pic18f8722.h: 10335: unsigned RCEN1 :1;
[; ;pic18f8722.h: 10336: unsigned ADMSK41 :1;
[; ;pic18f8722.h: 10337: unsigned ADMSK51 :1;
[; ;pic18f8722.h: 10338: };
[; ;pic18f8722.h: 10339: } SSP1CON2bits_t;
[; ;pic18f8722.h: 10340: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f8722.h: 10473: typedef union {
[; ;pic18f8722.h: 10474: struct {
[; ;pic18f8722.h: 10475: unsigned SEN :1;
[; ;pic18f8722.h: 10476: unsigned RSEN :1;
[; ;pic18f8722.h: 10477: unsigned PEN :1;
[; ;pic18f8722.h: 10478: unsigned RCEN :1;
[; ;pic18f8722.h: 10479: unsigned ACKEN :1;
[; ;pic18f8722.h: 10480: unsigned ACKDT :1;
[; ;pic18f8722.h: 10481: unsigned ACKSTAT :1;
[; ;pic18f8722.h: 10482: unsigned GCEN :1;
[; ;pic18f8722.h: 10483: };
[; ;pic18f8722.h: 10484: struct {
[; ;pic18f8722.h: 10485: unsigned SEN1 :1;
[; ;pic18f8722.h: 10486: unsigned ADMSK1 :1;
[; ;pic18f8722.h: 10487: unsigned ADMSK2 :1;
[; ;pic18f8722.h: 10488: unsigned ADMSK3 :1;
[; ;pic18f8722.h: 10489: unsigned ACKEN1 :1;
[; ;pic18f8722.h: 10490: unsigned ACKDT1 :1;
[; ;pic18f8722.h: 10491: unsigned ACKSTAT1 :1;
[; ;pic18f8722.h: 10492: unsigned GCEN1 :1;
[; ;pic18f8722.h: 10493: };
[; ;pic18f8722.h: 10494: struct {
[; ;pic18f8722.h: 10495: unsigned :1;
[; ;pic18f8722.h: 10496: unsigned ADMSK11 :1;
[; ;pic18f8722.h: 10497: unsigned ADMSK21 :1;
[; ;pic18f8722.h: 10498: unsigned ADMSK31 :1;
[; ;pic18f8722.h: 10499: unsigned ADMSK4 :1;
[; ;pic18f8722.h: 10500: unsigned ADMSK5 :1;
[; ;pic18f8722.h: 10501: };
[; ;pic18f8722.h: 10502: struct {
[; ;pic18f8722.h: 10503: unsigned :1;
[; ;pic18f8722.h: 10504: unsigned RSEN1 :1;
[; ;pic18f8722.h: 10505: unsigned PEN1 :1;
[; ;pic18f8722.h: 10506: unsigned RCEN1 :1;
[; ;pic18f8722.h: 10507: unsigned ADMSK41 :1;
[; ;pic18f8722.h: 10508: unsigned ADMSK51 :1;
[; ;pic18f8722.h: 10509: };
[; ;pic18f8722.h: 10510: } SSPCON2bits_t;
[; ;pic18f8722.h: 10511: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f8722.h: 10645: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"10647
[; ;pic18f8722.h: 10647: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f8722.h: 10650: extern volatile unsigned char SSPCON1 @ 0xFC6;
"10652
[; ;pic18f8722.h: 10652: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f8722.h: 10655: typedef union {
[; ;pic18f8722.h: 10656: struct {
[; ;pic18f8722.h: 10657: unsigned SSPM :4;
[; ;pic18f8722.h: 10658: unsigned CKP :1;
[; ;pic18f8722.h: 10659: unsigned SSPEN :1;
[; ;pic18f8722.h: 10660: unsigned SSPOV :1;
[; ;pic18f8722.h: 10661: unsigned WCOL :1;
[; ;pic18f8722.h: 10662: };
[; ;pic18f8722.h: 10663: struct {
[; ;pic18f8722.h: 10664: unsigned SSPM0 :1;
[; ;pic18f8722.h: 10665: unsigned SSPM1 :1;
[; ;pic18f8722.h: 10666: unsigned SSPM2 :1;
[; ;pic18f8722.h: 10667: unsigned SSPM3 :1;
[; ;pic18f8722.h: 10668: };
[; ;pic18f8722.h: 10669: struct {
[; ;pic18f8722.h: 10670: unsigned SSPM01 :1;
[; ;pic18f8722.h: 10671: unsigned SSPM11 :1;
[; ;pic18f8722.h: 10672: unsigned SSPM21 :1;
[; ;pic18f8722.h: 10673: unsigned SSPM31 :1;
[; ;pic18f8722.h: 10674: unsigned CKP1 :1;
[; ;pic18f8722.h: 10675: unsigned SSPEN1 :1;
[; ;pic18f8722.h: 10676: unsigned SSPOV1 :1;
[; ;pic18f8722.h: 10677: unsigned WCOL1 :1;
[; ;pic18f8722.h: 10678: };
[; ;pic18f8722.h: 10679: } SSP1CON1bits_t;
[; ;pic18f8722.h: 10680: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f8722.h: 10768: typedef union {
[; ;pic18f8722.h: 10769: struct {
[; ;pic18f8722.h: 10770: unsigned SSPM :4;
[; ;pic18f8722.h: 10771: unsigned CKP :1;
[; ;pic18f8722.h: 10772: unsigned SSPEN :1;
[; ;pic18f8722.h: 10773: unsigned SSPOV :1;
[; ;pic18f8722.h: 10774: unsigned WCOL :1;
[; ;pic18f8722.h: 10775: };
[; ;pic18f8722.h: 10776: struct {
[; ;pic18f8722.h: 10777: unsigned SSPM0 :1;
[; ;pic18f8722.h: 10778: unsigned SSPM1 :1;
[; ;pic18f8722.h: 10779: unsigned SSPM2 :1;
[; ;pic18f8722.h: 10780: unsigned SSPM3 :1;
[; ;pic18f8722.h: 10781: };
[; ;pic18f8722.h: 10782: struct {
[; ;pic18f8722.h: 10783: unsigned SSPM01 :1;
[; ;pic18f8722.h: 10784: unsigned SSPM11 :1;
[; ;pic18f8722.h: 10785: unsigned SSPM21 :1;
[; ;pic18f8722.h: 10786: unsigned SSPM31 :1;
[; ;pic18f8722.h: 10787: unsigned CKP1 :1;
[; ;pic18f8722.h: 10788: unsigned SSPEN1 :1;
[; ;pic18f8722.h: 10789: unsigned SSPOV1 :1;
[; ;pic18f8722.h: 10790: unsigned WCOL1 :1;
[; ;pic18f8722.h: 10791: };
[; ;pic18f8722.h: 10792: } SSPCON1bits_t;
[; ;pic18f8722.h: 10793: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f8722.h: 10882: extern volatile unsigned char SSP1STAT @ 0xFC7;
"10884
[; ;pic18f8722.h: 10884: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f8722.h: 10887: extern volatile unsigned char SSPSTAT @ 0xFC7;
"10889
[; ;pic18f8722.h: 10889: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f8722.h: 10892: typedef union {
[; ;pic18f8722.h: 10893: struct {
[; ;pic18f8722.h: 10894: unsigned :2;
[; ;pic18f8722.h: 10895: unsigned R_NOT_W :1;
[; ;pic18f8722.h: 10896: };
[; ;pic18f8722.h: 10897: struct {
[; ;pic18f8722.h: 10898: unsigned :5;
[; ;pic18f8722.h: 10899: unsigned D_NOT_A :1;
[; ;pic18f8722.h: 10900: };
[; ;pic18f8722.h: 10901: struct {
[; ;pic18f8722.h: 10902: unsigned BF :1;
[; ;pic18f8722.h: 10903: unsigned UA :1;
[; ;pic18f8722.h: 10904: unsigned R_nW :1;
[; ;pic18f8722.h: 10905: unsigned S :1;
[; ;pic18f8722.h: 10906: unsigned P :1;
[; ;pic18f8722.h: 10907: unsigned D_nA :1;
[; ;pic18f8722.h: 10908: unsigned CKE :1;
[; ;pic18f8722.h: 10909: unsigned SMP :1;
[; ;pic18f8722.h: 10910: };
[; ;pic18f8722.h: 10911: struct {
[; ;pic18f8722.h: 10912: unsigned :2;
[; ;pic18f8722.h: 10913: unsigned R_W :1;
[; ;pic18f8722.h: 10914: unsigned :2;
[; ;pic18f8722.h: 10915: unsigned D_A :1;
[; ;pic18f8722.h: 10916: };
[; ;pic18f8722.h: 10917: struct {
[; ;pic18f8722.h: 10918: unsigned :2;
[; ;pic18f8722.h: 10919: unsigned I2C_READ :1;
[; ;pic18f8722.h: 10920: unsigned I2C_START :1;
[; ;pic18f8722.h: 10921: unsigned I2C_STOP :1;
[; ;pic18f8722.h: 10922: unsigned I2C_DAT :1;
[; ;pic18f8722.h: 10923: };
[; ;pic18f8722.h: 10924: struct {
[; ;pic18f8722.h: 10925: unsigned :2;
[; ;pic18f8722.h: 10926: unsigned nW :1;
[; ;pic18f8722.h: 10927: unsigned :2;
[; ;pic18f8722.h: 10928: unsigned nA :1;
[; ;pic18f8722.h: 10929: };
[; ;pic18f8722.h: 10930: struct {
[; ;pic18f8722.h: 10931: unsigned :2;
[; ;pic18f8722.h: 10932: unsigned NOT_WRITE :1;
[; ;pic18f8722.h: 10933: };
[; ;pic18f8722.h: 10934: struct {
[; ;pic18f8722.h: 10935: unsigned :5;
[; ;pic18f8722.h: 10936: unsigned NOT_ADDRESS :1;
[; ;pic18f8722.h: 10937: };
[; ;pic18f8722.h: 10938: struct {
[; ;pic18f8722.h: 10939: unsigned :2;
[; ;pic18f8722.h: 10940: unsigned nWRITE :1;
[; ;pic18f8722.h: 10941: unsigned :2;
[; ;pic18f8722.h: 10942: unsigned nADDRESS :1;
[; ;pic18f8722.h: 10943: };
[; ;pic18f8722.h: 10944: struct {
[; ;pic18f8722.h: 10945: unsigned :2;
[; ;pic18f8722.h: 10946: unsigned READ_WRITE :1;
[; ;pic18f8722.h: 10947: unsigned :2;
[; ;pic18f8722.h: 10948: unsigned DATA_ADDRESS :1;
[; ;pic18f8722.h: 10949: };
[; ;pic18f8722.h: 10950: struct {
[; ;pic18f8722.h: 10951: unsigned :2;
[; ;pic18f8722.h: 10952: unsigned R :1;
[; ;pic18f8722.h: 10953: unsigned :2;
[; ;pic18f8722.h: 10954: unsigned D :1;
[; ;pic18f8722.h: 10955: };
[; ;pic18f8722.h: 10956: struct {
[; ;pic18f8722.h: 10957: unsigned BF1 :1;
[; ;pic18f8722.h: 10958: unsigned UA1 :1;
[; ;pic18f8722.h: 10959: unsigned RW :1;
[; ;pic18f8722.h: 10960: unsigned START :1;
[; ;pic18f8722.h: 10961: unsigned STOP :1;
[; ;pic18f8722.h: 10962: unsigned DA :1;
[; ;pic18f8722.h: 10963: unsigned CKE1 :1;
[; ;pic18f8722.h: 10964: unsigned SMP1 :1;
[; ;pic18f8722.h: 10965: };
[; ;pic18f8722.h: 10966: struct {
[; ;pic18f8722.h: 10967: unsigned :2;
[; ;pic18f8722.h: 10968: unsigned RW1 :1;
[; ;pic18f8722.h: 10969: unsigned START1 :1;
[; ;pic18f8722.h: 10970: unsigned STOP1 :1;
[; ;pic18f8722.h: 10971: unsigned DA1 :1;
[; ;pic18f8722.h: 10972: };
[; ;pic18f8722.h: 10973: struct {
[; ;pic18f8722.h: 10974: unsigned :2;
[; ;pic18f8722.h: 10975: unsigned NOT_W :1;
[; ;pic18f8722.h: 10976: };
[; ;pic18f8722.h: 10977: struct {
[; ;pic18f8722.h: 10978: unsigned :5;
[; ;pic18f8722.h: 10979: unsigned NOT_A :1;
[; ;pic18f8722.h: 10980: };
[; ;pic18f8722.h: 10981: } SSP1STATbits_t;
[; ;pic18f8722.h: 10982: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f8722.h: 11185: typedef union {
[; ;pic18f8722.h: 11186: struct {
[; ;pic18f8722.h: 11187: unsigned :2;
[; ;pic18f8722.h: 11188: unsigned R_NOT_W :1;
[; ;pic18f8722.h: 11189: };
[; ;pic18f8722.h: 11190: struct {
[; ;pic18f8722.h: 11191: unsigned :5;
[; ;pic18f8722.h: 11192: unsigned D_NOT_A :1;
[; ;pic18f8722.h: 11193: };
[; ;pic18f8722.h: 11194: struct {
[; ;pic18f8722.h: 11195: unsigned BF :1;
[; ;pic18f8722.h: 11196: unsigned UA :1;
[; ;pic18f8722.h: 11197: unsigned R_nW :1;
[; ;pic18f8722.h: 11198: unsigned S :1;
[; ;pic18f8722.h: 11199: unsigned P :1;
[; ;pic18f8722.h: 11200: unsigned D_nA :1;
[; ;pic18f8722.h: 11201: unsigned CKE :1;
[; ;pic18f8722.h: 11202: unsigned SMP :1;
[; ;pic18f8722.h: 11203: };
[; ;pic18f8722.h: 11204: struct {
[; ;pic18f8722.h: 11205: unsigned :2;
[; ;pic18f8722.h: 11206: unsigned R_W :1;
[; ;pic18f8722.h: 11207: unsigned :2;
[; ;pic18f8722.h: 11208: unsigned D_A :1;
[; ;pic18f8722.h: 11209: };
[; ;pic18f8722.h: 11210: struct {
[; ;pic18f8722.h: 11211: unsigned :2;
[; ;pic18f8722.h: 11212: unsigned I2C_READ :1;
[; ;pic18f8722.h: 11213: unsigned I2C_START :1;
[; ;pic18f8722.h: 11214: unsigned I2C_STOP :1;
[; ;pic18f8722.h: 11215: unsigned I2C_DAT :1;
[; ;pic18f8722.h: 11216: };
[; ;pic18f8722.h: 11217: struct {
[; ;pic18f8722.h: 11218: unsigned :2;
[; ;pic18f8722.h: 11219: unsigned nW :1;
[; ;pic18f8722.h: 11220: unsigned :2;
[; ;pic18f8722.h: 11221: unsigned nA :1;
[; ;pic18f8722.h: 11222: };
[; ;pic18f8722.h: 11223: struct {
[; ;pic18f8722.h: 11224: unsigned :2;
[; ;pic18f8722.h: 11225: unsigned NOT_WRITE :1;
[; ;pic18f8722.h: 11226: };
[; ;pic18f8722.h: 11227: struct {
[; ;pic18f8722.h: 11228: unsigned :5;
[; ;pic18f8722.h: 11229: unsigned NOT_ADDRESS :1;
[; ;pic18f8722.h: 11230: };
[; ;pic18f8722.h: 11231: struct {
[; ;pic18f8722.h: 11232: unsigned :2;
[; ;pic18f8722.h: 11233: unsigned nWRITE :1;
[; ;pic18f8722.h: 11234: unsigned :2;
[; ;pic18f8722.h: 11235: unsigned nADDRESS :1;
[; ;pic18f8722.h: 11236: };
[; ;pic18f8722.h: 11237: struct {
[; ;pic18f8722.h: 11238: unsigned :2;
[; ;pic18f8722.h: 11239: unsigned READ_WRITE :1;
[; ;pic18f8722.h: 11240: unsigned :2;
[; ;pic18f8722.h: 11241: unsigned DATA_ADDRESS :1;
[; ;pic18f8722.h: 11242: };
[; ;pic18f8722.h: 11243: struct {
[; ;pic18f8722.h: 11244: unsigned :2;
[; ;pic18f8722.h: 11245: unsigned R :1;
[; ;pic18f8722.h: 11246: unsigned :2;
[; ;pic18f8722.h: 11247: unsigned D :1;
[; ;pic18f8722.h: 11248: };
[; ;pic18f8722.h: 11249: struct {
[; ;pic18f8722.h: 11250: unsigned BF1 :1;
[; ;pic18f8722.h: 11251: unsigned UA1 :1;
[; ;pic18f8722.h: 11252: unsigned RW :1;
[; ;pic18f8722.h: 11253: unsigned START :1;
[; ;pic18f8722.h: 11254: unsigned STOP :1;
[; ;pic18f8722.h: 11255: unsigned DA :1;
[; ;pic18f8722.h: 11256: unsigned CKE1 :1;
[; ;pic18f8722.h: 11257: unsigned SMP1 :1;
[; ;pic18f8722.h: 11258: };
[; ;pic18f8722.h: 11259: struct {
[; ;pic18f8722.h: 11260: unsigned :2;
[; ;pic18f8722.h: 11261: unsigned RW1 :1;
[; ;pic18f8722.h: 11262: unsigned START1 :1;
[; ;pic18f8722.h: 11263: unsigned STOP1 :1;
[; ;pic18f8722.h: 11264: unsigned DA1 :1;
[; ;pic18f8722.h: 11265: };
[; ;pic18f8722.h: 11266: struct {
[; ;pic18f8722.h: 11267: unsigned :2;
[; ;pic18f8722.h: 11268: unsigned NOT_W :1;
[; ;pic18f8722.h: 11269: };
[; ;pic18f8722.h: 11270: struct {
[; ;pic18f8722.h: 11271: unsigned :5;
[; ;pic18f8722.h: 11272: unsigned NOT_A :1;
[; ;pic18f8722.h: 11273: };
[; ;pic18f8722.h: 11274: } SSPSTATbits_t;
[; ;pic18f8722.h: 11275: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f8722.h: 11479: extern volatile unsigned char SSP1ADD @ 0xFC8;
"11481
[; ;pic18f8722.h: 11481: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f8722.h: 11484: extern volatile unsigned char SSPADD @ 0xFC8;
"11486
[; ;pic18f8722.h: 11486: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f8722.h: 11489: typedef union {
[; ;pic18f8722.h: 11490: struct {
[; ;pic18f8722.h: 11491: unsigned MSK0 :1;
[; ;pic18f8722.h: 11492: unsigned MSK1 :1;
[; ;pic18f8722.h: 11493: unsigned MSK2 :1;
[; ;pic18f8722.h: 11494: unsigned MSK3 :1;
[; ;pic18f8722.h: 11495: unsigned MSK4 :1;
[; ;pic18f8722.h: 11496: unsigned MSK5 :1;
[; ;pic18f8722.h: 11497: unsigned MSK6 :1;
[; ;pic18f8722.h: 11498: unsigned MSK7 :1;
[; ;pic18f8722.h: 11499: };
[; ;pic18f8722.h: 11500: struct {
[; ;pic18f8722.h: 11501: unsigned MSK01 :1;
[; ;pic18f8722.h: 11502: unsigned MSK11 :1;
[; ;pic18f8722.h: 11503: unsigned MSK21 :1;
[; ;pic18f8722.h: 11504: unsigned MSK31 :1;
[; ;pic18f8722.h: 11505: unsigned MSK41 :1;
[; ;pic18f8722.h: 11506: unsigned MSK51 :1;
[; ;pic18f8722.h: 11507: unsigned MSK61 :1;
[; ;pic18f8722.h: 11508: unsigned MSK71 :1;
[; ;pic18f8722.h: 11509: };
[; ;pic18f8722.h: 11510: } SSP1ADDbits_t;
[; ;pic18f8722.h: 11511: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f8722.h: 11594: typedef union {
[; ;pic18f8722.h: 11595: struct {
[; ;pic18f8722.h: 11596: unsigned MSK0 :1;
[; ;pic18f8722.h: 11597: unsigned MSK1 :1;
[; ;pic18f8722.h: 11598: unsigned MSK2 :1;
[; ;pic18f8722.h: 11599: unsigned MSK3 :1;
[; ;pic18f8722.h: 11600: unsigned MSK4 :1;
[; ;pic18f8722.h: 11601: unsigned MSK5 :1;
[; ;pic18f8722.h: 11602: unsigned MSK6 :1;
[; ;pic18f8722.h: 11603: unsigned MSK7 :1;
[; ;pic18f8722.h: 11604: };
[; ;pic18f8722.h: 11605: struct {
[; ;pic18f8722.h: 11606: unsigned MSK01 :1;
[; ;pic18f8722.h: 11607: unsigned MSK11 :1;
[; ;pic18f8722.h: 11608: unsigned MSK21 :1;
[; ;pic18f8722.h: 11609: unsigned MSK31 :1;
[; ;pic18f8722.h: 11610: unsigned MSK41 :1;
[; ;pic18f8722.h: 11611: unsigned MSK51 :1;
[; ;pic18f8722.h: 11612: unsigned MSK61 :1;
[; ;pic18f8722.h: 11613: unsigned MSK71 :1;
[; ;pic18f8722.h: 11614: };
[; ;pic18f8722.h: 11615: } SSPADDbits_t;
[; ;pic18f8722.h: 11616: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f8722.h: 11700: extern volatile unsigned char SSP1BUF @ 0xFC9;
"11702
[; ;pic18f8722.h: 11702: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f8722.h: 11705: extern volatile unsigned char SSPBUF @ 0xFC9;
"11707
[; ;pic18f8722.h: 11707: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f8722.h: 11711: extern volatile unsigned char T2CON @ 0xFCA;
"11713
[; ;pic18f8722.h: 11713: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f8722.h: 11716: typedef union {
[; ;pic18f8722.h: 11717: struct {
[; ;pic18f8722.h: 11718: unsigned T2CKPS :2;
[; ;pic18f8722.h: 11719: unsigned TMR2ON :1;
[; ;pic18f8722.h: 11720: unsigned TOUTPS :4;
[; ;pic18f8722.h: 11721: };
[; ;pic18f8722.h: 11722: struct {
[; ;pic18f8722.h: 11723: unsigned T2CKPS0 :1;
[; ;pic18f8722.h: 11724: unsigned T2CKPS1 :1;
[; ;pic18f8722.h: 11725: unsigned :1;
[; ;pic18f8722.h: 11726: unsigned T2OUTPS0 :1;
[; ;pic18f8722.h: 11727: unsigned T2OUTPS1 :1;
[; ;pic18f8722.h: 11728: unsigned T2OUTPS2 :1;
[; ;pic18f8722.h: 11729: unsigned T2OUTPS3 :1;
[; ;pic18f8722.h: 11730: };
[; ;pic18f8722.h: 11731: } T2CONbits_t;
[; ;pic18f8722.h: 11732: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f8722.h: 11781: extern volatile unsigned char PR2 @ 0xFCB;
"11783
[; ;pic18f8722.h: 11783: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f8722.h: 11787: extern volatile unsigned char TMR2 @ 0xFCC;
"11789
[; ;pic18f8722.h: 11789: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f8722.h: 11793: extern volatile unsigned char T1CON @ 0xFCD;
"11795
[; ;pic18f8722.h: 11795: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f8722.h: 11798: typedef union {
[; ;pic18f8722.h: 11799: struct {
[; ;pic18f8722.h: 11800: unsigned :2;
[; ;pic18f8722.h: 11801: unsigned NOT_T1SYNC :1;
[; ;pic18f8722.h: 11802: };
[; ;pic18f8722.h: 11803: struct {
[; ;pic18f8722.h: 11804: unsigned TMR1ON :1;
[; ;pic18f8722.h: 11805: unsigned TMR1CS :1;
[; ;pic18f8722.h: 11806: unsigned nT1SYNC :1;
[; ;pic18f8722.h: 11807: unsigned T1OSCEN :1;
[; ;pic18f8722.h: 11808: unsigned T1CKPS :2;
[; ;pic18f8722.h: 11809: unsigned T1RUN :1;
[; ;pic18f8722.h: 11810: unsigned RD16 :1;
[; ;pic18f8722.h: 11811: };
[; ;pic18f8722.h: 11812: struct {
[; ;pic18f8722.h: 11813: unsigned :2;
[; ;pic18f8722.h: 11814: unsigned T1SYNC :1;
[; ;pic18f8722.h: 11815: unsigned :1;
[; ;pic18f8722.h: 11816: unsigned T1CKPS0 :1;
[; ;pic18f8722.h: 11817: unsigned T1CKPS1 :1;
[; ;pic18f8722.h: 11818: };
[; ;pic18f8722.h: 11819: struct {
[; ;pic18f8722.h: 11820: unsigned :2;
[; ;pic18f8722.h: 11821: unsigned T1INSYNC :1;
[; ;pic18f8722.h: 11822: };
[; ;pic18f8722.h: 11823: struct {
[; ;pic18f8722.h: 11824: unsigned :3;
[; ;pic18f8722.h: 11825: unsigned SOSCEN :1;
[; ;pic18f8722.h: 11826: unsigned :3;
[; ;pic18f8722.h: 11827: unsigned T1RD16 :1;
[; ;pic18f8722.h: 11828: };
[; ;pic18f8722.h: 11829: } T1CONbits_t;
[; ;pic18f8722.h: 11830: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f8722.h: 11904: extern volatile unsigned short TMR1 @ 0xFCE;
"11906
[; ;pic18f8722.h: 11906: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f8722.h: 11910: extern volatile unsigned char TMR1L @ 0xFCE;
"11912
[; ;pic18f8722.h: 11912: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f8722.h: 11916: extern volatile unsigned char TMR1H @ 0xFCF;
"11918
[; ;pic18f8722.h: 11918: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f8722.h: 11922: extern volatile unsigned char RCON @ 0xFD0;
"11924
[; ;pic18f8722.h: 11924: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f8722.h: 11927: typedef union {
[; ;pic18f8722.h: 11928: struct {
[; ;pic18f8722.h: 11929: unsigned NOT_BOR :1;
[; ;pic18f8722.h: 11930: };
[; ;pic18f8722.h: 11931: struct {
[; ;pic18f8722.h: 11932: unsigned :1;
[; ;pic18f8722.h: 11933: unsigned NOT_POR :1;
[; ;pic18f8722.h: 11934: };
[; ;pic18f8722.h: 11935: struct {
[; ;pic18f8722.h: 11936: unsigned :2;
[; ;pic18f8722.h: 11937: unsigned NOT_PD :1;
[; ;pic18f8722.h: 11938: };
[; ;pic18f8722.h: 11939: struct {
[; ;pic18f8722.h: 11940: unsigned :3;
[; ;pic18f8722.h: 11941: unsigned NOT_TO :1;
[; ;pic18f8722.h: 11942: };
[; ;pic18f8722.h: 11943: struct {
[; ;pic18f8722.h: 11944: unsigned :4;
[; ;pic18f8722.h: 11945: unsigned NOT_RI :1;
[; ;pic18f8722.h: 11946: };
[; ;pic18f8722.h: 11947: struct {
[; ;pic18f8722.h: 11948: unsigned nBOR :1;
[; ;pic18f8722.h: 11949: unsigned nPOR :1;
[; ;pic18f8722.h: 11950: unsigned nPD :1;
[; ;pic18f8722.h: 11951: unsigned nTO :1;
[; ;pic18f8722.h: 11952: unsigned nRI :1;
[; ;pic18f8722.h: 11953: unsigned :1;
[; ;pic18f8722.h: 11954: unsigned SBOREN :1;
[; ;pic18f8722.h: 11955: unsigned IPEN :1;
[; ;pic18f8722.h: 11956: };
[; ;pic18f8722.h: 11957: struct {
[; ;pic18f8722.h: 11958: unsigned BOR :1;
[; ;pic18f8722.h: 11959: unsigned POR :1;
[; ;pic18f8722.h: 11960: unsigned PD :1;
[; ;pic18f8722.h: 11961: unsigned TO :1;
[; ;pic18f8722.h: 11962: unsigned RI :1;
[; ;pic18f8722.h: 11963: };
[; ;pic18f8722.h: 11964: } RCONbits_t;
[; ;pic18f8722.h: 11965: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f8722.h: 12054: extern volatile unsigned char WDTCON @ 0xFD1;
"12056
[; ;pic18f8722.h: 12056: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f8722.h: 12059: typedef union {
[; ;pic18f8722.h: 12060: struct {
[; ;pic18f8722.h: 12061: unsigned SWDTEN :1;
[; ;pic18f8722.h: 12062: };
[; ;pic18f8722.h: 12063: struct {
[; ;pic18f8722.h: 12064: unsigned SWDTE :1;
[; ;pic18f8722.h: 12065: };
[; ;pic18f8722.h: 12066: } WDTCONbits_t;
[; ;pic18f8722.h: 12067: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f8722.h: 12081: extern volatile unsigned char HLVDCON @ 0xFD2;
"12083
[; ;pic18f8722.h: 12083: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f8722.h: 12086: extern volatile unsigned char LVDCON @ 0xFD2;
"12088
[; ;pic18f8722.h: 12088: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f8722.h: 12091: typedef union {
[; ;pic18f8722.h: 12092: struct {
[; ;pic18f8722.h: 12093: unsigned HLVDL :4;
[; ;pic18f8722.h: 12094: unsigned HLVDEN :1;
[; ;pic18f8722.h: 12095: unsigned IRVST :1;
[; ;pic18f8722.h: 12096: unsigned :1;
[; ;pic18f8722.h: 12097: unsigned VDIRMAG :1;
[; ;pic18f8722.h: 12098: };
[; ;pic18f8722.h: 12099: struct {
[; ;pic18f8722.h: 12100: unsigned HLVDL0 :1;
[; ;pic18f8722.h: 12101: unsigned HLVDL1 :1;
[; ;pic18f8722.h: 12102: unsigned HLVDL2 :1;
[; ;pic18f8722.h: 12103: unsigned HLVDL3 :1;
[; ;pic18f8722.h: 12104: unsigned :1;
[; ;pic18f8722.h: 12105: unsigned IVRST :1;
[; ;pic18f8722.h: 12106: };
[; ;pic18f8722.h: 12107: struct {
[; ;pic18f8722.h: 12108: unsigned LVV0 :1;
[; ;pic18f8722.h: 12109: unsigned LVV1 :1;
[; ;pic18f8722.h: 12110: unsigned LVV2 :1;
[; ;pic18f8722.h: 12111: unsigned LVV3 :1;
[; ;pic18f8722.h: 12112: unsigned :1;
[; ;pic18f8722.h: 12113: unsigned BGST :1;
[; ;pic18f8722.h: 12114: };
[; ;pic18f8722.h: 12115: struct {
[; ;pic18f8722.h: 12116: unsigned LVDL0 :1;
[; ;pic18f8722.h: 12117: unsigned LVDL1 :1;
[; ;pic18f8722.h: 12118: unsigned LVDL2 :1;
[; ;pic18f8722.h: 12119: unsigned LVDL3 :1;
[; ;pic18f8722.h: 12120: unsigned LVDEN :1;
[; ;pic18f8722.h: 12121: };
[; ;pic18f8722.h: 12122: } HLVDCONbits_t;
[; ;pic18f8722.h: 12123: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f8722.h: 12221: typedef union {
[; ;pic18f8722.h: 12222: struct {
[; ;pic18f8722.h: 12223: unsigned HLVDL :4;
[; ;pic18f8722.h: 12224: unsigned HLVDEN :1;
[; ;pic18f8722.h: 12225: unsigned IRVST :1;
[; ;pic18f8722.h: 12226: unsigned :1;
[; ;pic18f8722.h: 12227: unsigned VDIRMAG :1;
[; ;pic18f8722.h: 12228: };
[; ;pic18f8722.h: 12229: struct {
[; ;pic18f8722.h: 12230: unsigned HLVDL0 :1;
[; ;pic18f8722.h: 12231: unsigned HLVDL1 :1;
[; ;pic18f8722.h: 12232: unsigned HLVDL2 :1;
[; ;pic18f8722.h: 12233: unsigned HLVDL3 :1;
[; ;pic18f8722.h: 12234: unsigned :1;
[; ;pic18f8722.h: 12235: unsigned IVRST :1;
[; ;pic18f8722.h: 12236: };
[; ;pic18f8722.h: 12237: struct {
[; ;pic18f8722.h: 12238: unsigned LVV0 :1;
[; ;pic18f8722.h: 12239: unsigned LVV1 :1;
[; ;pic18f8722.h: 12240: unsigned LVV2 :1;
[; ;pic18f8722.h: 12241: unsigned LVV3 :1;
[; ;pic18f8722.h: 12242: unsigned :1;
[; ;pic18f8722.h: 12243: unsigned BGST :1;
[; ;pic18f8722.h: 12244: };
[; ;pic18f8722.h: 12245: struct {
[; ;pic18f8722.h: 12246: unsigned LVDL0 :1;
[; ;pic18f8722.h: 12247: unsigned LVDL1 :1;
[; ;pic18f8722.h: 12248: unsigned LVDL2 :1;
[; ;pic18f8722.h: 12249: unsigned LVDL3 :1;
[; ;pic18f8722.h: 12250: unsigned LVDEN :1;
[; ;pic18f8722.h: 12251: };
[; ;pic18f8722.h: 12252: } LVDCONbits_t;
[; ;pic18f8722.h: 12253: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f8722.h: 12352: extern volatile unsigned char OSCCON @ 0xFD3;
"12354
[; ;pic18f8722.h: 12354: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f8722.h: 12357: typedef union {
[; ;pic18f8722.h: 12358: struct {
[; ;pic18f8722.h: 12359: unsigned SCS :2;
[; ;pic18f8722.h: 12360: unsigned IOFS :1;
[; ;pic18f8722.h: 12361: unsigned OSTS :1;
[; ;pic18f8722.h: 12362: unsigned IRCF :3;
[; ;pic18f8722.h: 12363: unsigned IDLEN :1;
[; ;pic18f8722.h: 12364: };
[; ;pic18f8722.h: 12365: struct {
[; ;pic18f8722.h: 12366: unsigned SCS0 :1;
[; ;pic18f8722.h: 12367: unsigned SCS1 :1;
[; ;pic18f8722.h: 12368: unsigned FLTS :1;
[; ;pic18f8722.h: 12369: unsigned :1;
[; ;pic18f8722.h: 12370: unsigned IRCF0 :1;
[; ;pic18f8722.h: 12371: unsigned IRCF1 :1;
[; ;pic18f8722.h: 12372: unsigned IRCF2 :1;
[; ;pic18f8722.h: 12373: };
[; ;pic18f8722.h: 12374: } OSCCONbits_t;
[; ;pic18f8722.h: 12375: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f8722.h: 12434: extern volatile unsigned char T0CON @ 0xFD5;
"12436
[; ;pic18f8722.h: 12436: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f8722.h: 12439: typedef union {
[; ;pic18f8722.h: 12440: struct {
[; ;pic18f8722.h: 12441: unsigned T0PS :3;
[; ;pic18f8722.h: 12442: unsigned PSA :1;
[; ;pic18f8722.h: 12443: unsigned T0SE :1;
[; ;pic18f8722.h: 12444: unsigned T0CS :1;
[; ;pic18f8722.h: 12445: unsigned T08BIT :1;
[; ;pic18f8722.h: 12446: unsigned TMR0ON :1;
[; ;pic18f8722.h: 12447: };
[; ;pic18f8722.h: 12448: struct {
[; ;pic18f8722.h: 12449: unsigned T0PS0 :1;
[; ;pic18f8722.h: 12450: unsigned T0PS1 :1;
[; ;pic18f8722.h: 12451: unsigned T0PS2 :1;
[; ;pic18f8722.h: 12452: unsigned T0PS3 :1;
[; ;pic18f8722.h: 12453: };
[; ;pic18f8722.h: 12454: } T0CONbits_t;
[; ;pic18f8722.h: 12455: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f8722.h: 12509: extern volatile unsigned short TMR0 @ 0xFD6;
"12511
[; ;pic18f8722.h: 12511: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f8722.h: 12515: extern volatile unsigned char TMR0L @ 0xFD6;
"12517
[; ;pic18f8722.h: 12517: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f8722.h: 12521: extern volatile unsigned char TMR0H @ 0xFD7;
"12523
[; ;pic18f8722.h: 12523: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f8722.h: 12527: extern volatile unsigned char STATUS @ 0xFD8;
"12529
[; ;pic18f8722.h: 12529: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f8722.h: 12532: typedef union {
[; ;pic18f8722.h: 12533: struct {
[; ;pic18f8722.h: 12534: unsigned C :1;
[; ;pic18f8722.h: 12535: unsigned DC :1;
[; ;pic18f8722.h: 12536: unsigned Z :1;
[; ;pic18f8722.h: 12537: unsigned OV :1;
[; ;pic18f8722.h: 12538: unsigned N :1;
[; ;pic18f8722.h: 12539: };
[; ;pic18f8722.h: 12540: struct {
[; ;pic18f8722.h: 12541: unsigned CARRY :1;
[; ;pic18f8722.h: 12542: unsigned :1;
[; ;pic18f8722.h: 12543: unsigned ZERO :1;
[; ;pic18f8722.h: 12544: unsigned OVERFLOW :1;
[; ;pic18f8722.h: 12545: unsigned NEGATIVE :1;
[; ;pic18f8722.h: 12546: };
[; ;pic18f8722.h: 12547: } STATUSbits_t;
[; ;pic18f8722.h: 12548: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f8722.h: 12597: extern volatile unsigned short FSR2 @ 0xFD9;
"12599
[; ;pic18f8722.h: 12599: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f8722.h: 12603: extern volatile unsigned char FSR2L @ 0xFD9;
"12605
[; ;pic18f8722.h: 12605: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f8722.h: 12609: extern volatile unsigned char FSR2H @ 0xFDA;
"12611
[; ;pic18f8722.h: 12611: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f8722.h: 12615: extern volatile unsigned char PLUSW2 @ 0xFDB;
"12617
[; ;pic18f8722.h: 12617: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f8722.h: 12621: extern volatile unsigned char PREINC2 @ 0xFDC;
"12623
[; ;pic18f8722.h: 12623: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f8722.h: 12627: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"12629
[; ;pic18f8722.h: 12629: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f8722.h: 12633: extern volatile unsigned char POSTINC2 @ 0xFDE;
"12635
[; ;pic18f8722.h: 12635: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f8722.h: 12639: extern volatile unsigned char INDF2 @ 0xFDF;
"12641
[; ;pic18f8722.h: 12641: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f8722.h: 12645: extern volatile unsigned char BSR @ 0xFE0;
"12647
[; ;pic18f8722.h: 12647: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f8722.h: 12651: extern volatile unsigned short FSR1 @ 0xFE1;
"12653
[; ;pic18f8722.h: 12653: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f8722.h: 12657: extern volatile unsigned char FSR1L @ 0xFE1;
"12659
[; ;pic18f8722.h: 12659: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f8722.h: 12663: extern volatile unsigned char FSR1H @ 0xFE2;
"12665
[; ;pic18f8722.h: 12665: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f8722.h: 12669: extern volatile unsigned char PLUSW1 @ 0xFE3;
"12671
[; ;pic18f8722.h: 12671: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f8722.h: 12675: extern volatile unsigned char PREINC1 @ 0xFE4;
"12677
[; ;pic18f8722.h: 12677: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f8722.h: 12681: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"12683
[; ;pic18f8722.h: 12683: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f8722.h: 12687: extern volatile unsigned char POSTINC1 @ 0xFE6;
"12689
[; ;pic18f8722.h: 12689: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f8722.h: 12693: extern volatile unsigned char INDF1 @ 0xFE7;
"12695
[; ;pic18f8722.h: 12695: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f8722.h: 12699: extern volatile unsigned char WREG @ 0xFE8;
"12701
[; ;pic18f8722.h: 12701: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f8722.h: 12705: extern volatile unsigned short FSR0 @ 0xFE9;
"12707
[; ;pic18f8722.h: 12707: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f8722.h: 12711: extern volatile unsigned char FSR0L @ 0xFE9;
"12713
[; ;pic18f8722.h: 12713: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f8722.h: 12717: extern volatile unsigned char FSR0H @ 0xFEA;
"12719
[; ;pic18f8722.h: 12719: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f8722.h: 12723: extern volatile unsigned char PLUSW0 @ 0xFEB;
"12725
[; ;pic18f8722.h: 12725: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f8722.h: 12729: extern volatile unsigned char PREINC0 @ 0xFEC;
"12731
[; ;pic18f8722.h: 12731: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f8722.h: 12735: extern volatile unsigned char POSTDEC0 @ 0xFED;
"12737
[; ;pic18f8722.h: 12737: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f8722.h: 12741: extern volatile unsigned char POSTINC0 @ 0xFEE;
"12743
[; ;pic18f8722.h: 12743: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f8722.h: 12747: extern volatile unsigned char INDF0 @ 0xFEF;
"12749
[; ;pic18f8722.h: 12749: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f8722.h: 12753: extern volatile unsigned char INTCON3 @ 0xFF0;
"12755
[; ;pic18f8722.h: 12755: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f8722.h: 12758: typedef union {
[; ;pic18f8722.h: 12759: struct {
[; ;pic18f8722.h: 12760: unsigned INT1IF :1;
[; ;pic18f8722.h: 12761: unsigned INT2IF :1;
[; ;pic18f8722.h: 12762: unsigned INT3IF :1;
[; ;pic18f8722.h: 12763: unsigned INT1IE :1;
[; ;pic18f8722.h: 12764: unsigned INT2IE :1;
[; ;pic18f8722.h: 12765: unsigned INT3IE :1;
[; ;pic18f8722.h: 12766: unsigned INT1IP :1;
[; ;pic18f8722.h: 12767: unsigned INT2IP :1;
[; ;pic18f8722.h: 12768: };
[; ;pic18f8722.h: 12769: struct {
[; ;pic18f8722.h: 12770: unsigned INT1F :1;
[; ;pic18f8722.h: 12771: unsigned INT2F :1;
[; ;pic18f8722.h: 12772: unsigned INT3F :1;
[; ;pic18f8722.h: 12773: unsigned INT1E :1;
[; ;pic18f8722.h: 12774: unsigned INT2E :1;
[; ;pic18f8722.h: 12775: unsigned INT3E :1;
[; ;pic18f8722.h: 12776: unsigned INT1P :1;
[; ;pic18f8722.h: 12777: unsigned INT2P :1;
[; ;pic18f8722.h: 12778: };
[; ;pic18f8722.h: 12779: } INTCON3bits_t;
[; ;pic18f8722.h: 12780: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f8722.h: 12864: extern volatile unsigned char INTCON2 @ 0xFF1;
"12866
[; ;pic18f8722.h: 12866: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f8722.h: 12869: typedef union {
[; ;pic18f8722.h: 12870: struct {
[; ;pic18f8722.h: 12871: unsigned :7;
[; ;pic18f8722.h: 12872: unsigned NOT_RBPU :1;
[; ;pic18f8722.h: 12873: };
[; ;pic18f8722.h: 12874: struct {
[; ;pic18f8722.h: 12875: unsigned RBIP :1;
[; ;pic18f8722.h: 12876: unsigned INT3IP :1;
[; ;pic18f8722.h: 12877: unsigned TMR0IP :1;
[; ;pic18f8722.h: 12878: unsigned INTEDG3 :1;
[; ;pic18f8722.h: 12879: unsigned INTEDG2 :1;
[; ;pic18f8722.h: 12880: unsigned INTEDG1 :1;
[; ;pic18f8722.h: 12881: unsigned INTEDG0 :1;
[; ;pic18f8722.h: 12882: unsigned nRBPU :1;
[; ;pic18f8722.h: 12883: };
[; ;pic18f8722.h: 12884: struct {
[; ;pic18f8722.h: 12885: unsigned :1;
[; ;pic18f8722.h: 12886: unsigned INT3P :1;
[; ;pic18f8722.h: 12887: unsigned T0IP :1;
[; ;pic18f8722.h: 12888: unsigned :4;
[; ;pic18f8722.h: 12889: unsigned RBPU :1;
[; ;pic18f8722.h: 12890: };
[; ;pic18f8722.h: 12891: } INTCON2bits_t;
[; ;pic18f8722.h: 12892: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f8722.h: 12956: extern volatile unsigned char INTCON @ 0xFF2;
"12958
[; ;pic18f8722.h: 12958: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f8722.h: 12961: typedef union {
[; ;pic18f8722.h: 12962: struct {
[; ;pic18f8722.h: 12963: unsigned RBIF :1;
[; ;pic18f8722.h: 12964: unsigned INT0IF :1;
[; ;pic18f8722.h: 12965: unsigned TMR0IF :1;
[; ;pic18f8722.h: 12966: unsigned RBIE :1;
[; ;pic18f8722.h: 12967: unsigned INT0IE :1;
[; ;pic18f8722.h: 12968: unsigned TMR0IE :1;
[; ;pic18f8722.h: 12969: unsigned PEIE_GIEL :1;
[; ;pic18f8722.h: 12970: unsigned GIE_GIEH :1;
[; ;pic18f8722.h: 12971: };
[; ;pic18f8722.h: 12972: struct {
[; ;pic18f8722.h: 12973: unsigned :1;
[; ;pic18f8722.h: 12974: unsigned INT0F :1;
[; ;pic18f8722.h: 12975: unsigned T0IF :1;
[; ;pic18f8722.h: 12976: unsigned :1;
[; ;pic18f8722.h: 12977: unsigned INT0E :1;
[; ;pic18f8722.h: 12978: unsigned T0IE :1;
[; ;pic18f8722.h: 12979: unsigned PEIE :1;
[; ;pic18f8722.h: 12980: unsigned GIE :1;
[; ;pic18f8722.h: 12981: };
[; ;pic18f8722.h: 12982: struct {
[; ;pic18f8722.h: 12983: unsigned :6;
[; ;pic18f8722.h: 12984: unsigned GIEL :1;
[; ;pic18f8722.h: 12985: unsigned GIEH :1;
[; ;pic18f8722.h: 12986: };
[; ;pic18f8722.h: 12987: } INTCONbits_t;
[; ;pic18f8722.h: 12988: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f8722.h: 13072: extern volatile unsigned short PROD @ 0xFF3;
"13074
[; ;pic18f8722.h: 13074: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f8722.h: 13078: extern volatile unsigned char PRODL @ 0xFF3;
"13080
[; ;pic18f8722.h: 13080: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f8722.h: 13084: extern volatile unsigned char PRODH @ 0xFF4;
"13086
[; ;pic18f8722.h: 13086: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f8722.h: 13090: extern volatile unsigned char TABLAT @ 0xFF5;
"13092
[; ;pic18f8722.h: 13092: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f8722.h: 13097: extern volatile unsigned short long TBLPTR @ 0xFF6;
"13100
[; ;pic18f8722.h: 13100: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f8722.h: 13104: extern volatile unsigned char TBLPTRL @ 0xFF6;
"13106
[; ;pic18f8722.h: 13106: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f8722.h: 13110: extern volatile unsigned char TBLPTRH @ 0xFF7;
"13112
[; ;pic18f8722.h: 13112: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f8722.h: 13116: extern volatile unsigned char TBLPTRU @ 0xFF8;
"13118
[; ;pic18f8722.h: 13118: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f8722.h: 13123: extern volatile unsigned short long PCLAT @ 0xFF9;
"13126
[; ;pic18f8722.h: 13126: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f8722.h: 13130: extern volatile unsigned short long PC @ 0xFF9;
"13133
[; ;pic18f8722.h: 13133: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f8722.h: 13137: extern volatile unsigned char PCL @ 0xFF9;
"13139
[; ;pic18f8722.h: 13139: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f8722.h: 13143: extern volatile unsigned char PCLATH @ 0xFFA;
"13145
[; ;pic18f8722.h: 13145: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f8722.h: 13149: extern volatile unsigned char PCLATU @ 0xFFB;
"13151
[; ;pic18f8722.h: 13151: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f8722.h: 13155: extern volatile unsigned char STKPTR @ 0xFFC;
"13157
[; ;pic18f8722.h: 13157: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f8722.h: 13160: typedef union {
[; ;pic18f8722.h: 13161: struct {
[; ;pic18f8722.h: 13162: unsigned STKPTR :5;
[; ;pic18f8722.h: 13163: unsigned :1;
[; ;pic18f8722.h: 13164: unsigned STKUNF :1;
[; ;pic18f8722.h: 13165: unsigned STKFUL :1;
[; ;pic18f8722.h: 13166: };
[; ;pic18f8722.h: 13167: struct {
[; ;pic18f8722.h: 13168: unsigned STKPTR0 :1;
[; ;pic18f8722.h: 13169: unsigned STKPTR1 :1;
[; ;pic18f8722.h: 13170: unsigned STKPTR2 :1;
[; ;pic18f8722.h: 13171: unsigned STKPTR3 :1;
[; ;pic18f8722.h: 13172: unsigned STKPTR4 :1;
[; ;pic18f8722.h: 13173: unsigned :2;
[; ;pic18f8722.h: 13174: unsigned STKOVF :1;
[; ;pic18f8722.h: 13175: };
[; ;pic18f8722.h: 13176: struct {
[; ;pic18f8722.h: 13177: unsigned SP0 :1;
[; ;pic18f8722.h: 13178: unsigned SP1 :1;
[; ;pic18f8722.h: 13179: unsigned SP2 :1;
[; ;pic18f8722.h: 13180: unsigned SP3 :1;
[; ;pic18f8722.h: 13181: unsigned SP4 :1;
[; ;pic18f8722.h: 13182: };
[; ;pic18f8722.h: 13183: } STKPTRbits_t;
[; ;pic18f8722.h: 13184: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f8722.h: 13259: extern volatile unsigned short long TOS @ 0xFFD;
"13262
[; ;pic18f8722.h: 13262: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f8722.h: 13266: extern volatile unsigned char TOSL @ 0xFFD;
"13268
[; ;pic18f8722.h: 13268: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f8722.h: 13272: extern volatile unsigned char TOSH @ 0xFFE;
"13274
[; ;pic18f8722.h: 13274: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f8722.h: 13278: extern volatile unsigned char TOSU @ 0xFFF;
"13280
[; ;pic18f8722.h: 13280: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f8722.h: 13290: extern volatile __bit A16 @ (((unsigned) &PORTH)*8) + 0;
[; ;pic18f8722.h: 13292: extern volatile __bit A17 @ (((unsigned) &PORTH)*8) + 1;
[; ;pic18f8722.h: 13294: extern volatile __bit A18 @ (((unsigned) &PORTH)*8) + 2;
[; ;pic18f8722.h: 13296: extern volatile __bit A19 @ (((unsigned) &PORTH)*8) + 3;
[; ;pic18f8722.h: 13298: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f8722.h: 13300: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f8722.h: 13302: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f8722.h: 13304: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f8722.h: 13306: extern volatile __bit __attribute__((__deprecated__)) ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f8722.h: 13308: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f8722.h: 13310: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f8722.h: 13312: extern volatile __bit __attribute__((__deprecated__)) ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f8722.h: 13314: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f8722.h: 13316: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f8722.h: 13318: extern volatile __bit __attribute__((__deprecated__)) ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f8722.h: 13320: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f8722.h: 13322: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f8722.h: 13324: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f8722.h: 13326: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f8722.h: 13328: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f8722.h: 13330: extern volatile __bit AD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f8722.h: 13332: extern volatile __bit AD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f8722.h: 13334: extern volatile __bit AD10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f8722.h: 13336: extern volatile __bit AD11 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f8722.h: 13338: extern volatile __bit AD12 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f8722.h: 13340: extern volatile __bit AD13 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f8722.h: 13342: extern volatile __bit AD14 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f8722.h: 13344: extern volatile __bit AD15 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f8722.h: 13346: extern volatile __bit AD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f8722.h: 13348: extern volatile __bit AD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f8722.h: 13350: extern volatile __bit AD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f8722.h: 13352: extern volatile __bit AD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f8722.h: 13354: extern volatile __bit AD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f8722.h: 13356: extern volatile __bit AD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f8722.h: 13358: extern volatile __bit AD8 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f8722.h: 13360: extern volatile __bit AD9 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f8722.h: 13362: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f8722.h: 13364: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f8722.h: 13366: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f8722.h: 13368: extern volatile __bit __attribute__((__deprecated__)) ADDEN @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f8722.h: 13370: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f8722.h: 13372: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f8722.h: 13374: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f8722.h: 13376: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f8722.h: 13378: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f8722.h: 13380: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f8722.h: 13382: extern volatile __bit ADMSK1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f8722.h: 13384: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f8722.h: 13386: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f8722.h: 13388: extern volatile __bit ADMSK2 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f8722.h: 13390: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f8722.h: 13392: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f8722.h: 13394: extern volatile __bit ADMSK3 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f8722.h: 13396: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f8722.h: 13398: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f8722.h: 13400: extern volatile __bit ADMSK4 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f8722.h: 13402: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f8722.h: 13404: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f8722.h: 13406: extern volatile __bit ADMSK5 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f8722.h: 13408: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f8722.h: 13410: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f8722.h: 13412: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f8722.h: 13414: extern volatile __bit ALE @ (((unsigned) &PORTJ)*8) + 0;
[; ;pic18f8722.h: 13416: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f8722.h: 13418: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f8722.h: 13420: extern volatile __bit AN10 @ (((unsigned) &PORTF)*8) + 5;
[; ;pic18f8722.h: 13422: extern volatile __bit AN11 @ (((unsigned) &PORTF)*8) + 6;
[; ;pic18f8722.h: 13424: extern volatile __bit AN12 @ (((unsigned) &PORTH)*8) + 4;
[; ;pic18f8722.h: 13426: extern volatile __bit AN13 @ (((unsigned) &PORTH)*8) + 5;
[; ;pic18f8722.h: 13428: extern volatile __bit AN14 @ (((unsigned) &PORTH)*8) + 6;
[; ;pic18f8722.h: 13430: extern volatile __bit AN15 @ (((unsigned) &PORTH)*8) + 7;
[; ;pic18f8722.h: 13432: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f8722.h: 13434: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f8722.h: 13436: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f8722.h: 13438: extern volatile __bit AN5 @ (((unsigned) &PORTF)*8) + 0;
[; ;pic18f8722.h: 13440: extern volatile __bit AN6 @ (((unsigned) &PORTF)*8) + 1;
[; ;pic18f8722.h: 13442: extern volatile __bit AN7 @ (((unsigned) &PORTF)*8) + 2;
[; ;pic18f8722.h: 13444: extern volatile __bit AN8 @ (((unsigned) &PORTF)*8) + 3;
[; ;pic18f8722.h: 13446: extern volatile __bit AN9 @ (((unsigned) &PORTF)*8) + 4;
[; ;pic18f8722.h: 13448: extern volatile __bit BA0 @ (((unsigned) &PORTJ)*8) + 4;
[; ;pic18f8722.h: 13450: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f8722.h: 13452: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f8722.h: 13454: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f8722.h: 13456: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f8722.h: 13458: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f8722.h: 13460: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f8722.h: 13462: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f8722.h: 13464: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f8722.h: 13466: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f8722.h: 13468: extern volatile __bit __attribute__((__deprecated__)) BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f8722.h: 13470: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f8722.h: 13472: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f8722.h: 13474: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f8722.h: 13476: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f8722.h: 13478: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f8722.h: 13480: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f8722.h: 13482: extern volatile __bit __attribute__((__deprecated__)) BRGH @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f8722.h: 13484: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f8722.h: 13486: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f8722.h: 13488: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f8722.h: 13490: extern volatile __bit __attribute__((__deprecated__)) C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f8722.h: 13492: extern volatile __bit C1OUTF @ (((unsigned) &PORTF)*8) + 2;
[; ;pic18f8722.h: 13494: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f8722.h: 13496: extern volatile __bit __attribute__((__deprecated__)) C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f8722.h: 13498: extern volatile __bit C2OUTF @ (((unsigned) &PORTF)*8) + 1;
[; ;pic18f8722.h: 13500: extern volatile __bit C3OUTG @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f8722.h: 13502: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f8722.h: 13504: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f8722.h: 13506: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f8722.h: 13508: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f8722.h: 13510: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f8722.h: 13512: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f8722.h: 13514: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f8722.h: 13516: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f8722.h: 13518: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f8722.h: 13520: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f8722.h: 13522: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f8722.h: 13524: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f8722.h: 13526: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f8722.h: 13528: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f8722.h: 13530: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f8722.h: 13532: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f8722.h: 13534: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f8722.h: 13536: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f8722.h: 13538: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f8722.h: 13540: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f8722.h: 13542: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f8722.h: 13544: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f8722.h: 13546: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f8722.h: 13548: extern volatile __bit CCP3 @ (((unsigned) &PORTG)*8) + 0;
[; ;pic18f8722.h: 13550: extern volatile __bit CCP3IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f8722.h: 13552: extern volatile __bit CCP3IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f8722.h: 13554: extern volatile __bit CCP3IP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f8722.h: 13556: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic18f8722.h: 13558: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic18f8722.h: 13560: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic18f8722.h: 13562: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic18f8722.h: 13564: extern volatile __bit CCP3X @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f8722.h: 13566: extern volatile __bit CCP3Y @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f8722.h: 13568: extern volatile __bit CCP4 @ (((unsigned) &PORTG)*8) + 3;
[; ;pic18f8722.h: 13570: extern volatile __bit CCP4IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f8722.h: 13572: extern volatile __bit CCP4IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f8722.h: 13574: extern volatile __bit CCP4IP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f8722.h: 13576: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f8722.h: 13578: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f8722.h: 13580: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f8722.h: 13582: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f8722.h: 13584: extern volatile __bit CCP5 @ (((unsigned) &PORTG)*8) + 4;
[; ;pic18f8722.h: 13586: extern volatile __bit CCP5IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f8722.h: 13588: extern volatile __bit CCP5IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f8722.h: 13590: extern volatile __bit CCP5IP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f8722.h: 13592: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f8722.h: 13594: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f8722.h: 13596: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f8722.h: 13598: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f8722.h: 13600: extern volatile __bit CCP6 @ (((unsigned) &PORTH)*8) + 7;
[; ;pic18f8722.h: 13602: extern volatile __bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f8722.h: 13604: extern volatile __bit CCP7 @ (((unsigned) &PORTH)*8) + 6;
[; ;pic18f8722.h: 13606: extern volatile __bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f8722.h: 13608: extern volatile __bit CCP8 @ (((unsigned) &PORTH)*8) + 5;
[; ;pic18f8722.h: 13610: extern volatile __bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f8722.h: 13612: extern volatile __bit CCP9 @ (((unsigned) &PORTH)*8) + 4;
[; ;pic18f8722.h: 13614: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f8722.h: 13616: extern volatile __bit CE @ (((unsigned) &PORTJ)*8) + 5;
[; ;pic18f8722.h: 13618: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f8722.h: 13620: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f8722.h: 13622: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f8722.h: 13624: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f8722.h: 13626: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f8722.h: 13628: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f8722.h: 13630: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f8722.h: 13632: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f8722.h: 13634: extern volatile __bit CK1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f8722.h: 13636: extern volatile __bit CK2 @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f8722.h: 13638: extern volatile __bit __attribute__((__deprecated__)) CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f8722.h: 13640: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f8722.h: 13642: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f8722.h: 13644: extern volatile __bit __attribute__((__deprecated__)) CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f8722.h: 13646: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f8722.h: 13648: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f8722.h: 13650: extern volatile __bit CKTXP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f8722.h: 13652: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f8722.h: 13654: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f8722.h: 13656: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f8722.h: 13658: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f8722.h: 13660: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f8722.h: 13662: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f8722.h: 13664: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f8722.h: 13666: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f8722.h: 13668: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f8722.h: 13670: extern volatile __bit __attribute__((__deprecated__)) CREN @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f8722.h: 13672: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f8722.h: 13674: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f8722.h: 13676: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f8722.h: 13678: extern volatile __bit __attribute__((__deprecated__)) CSRC @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f8722.h: 13680: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f8722.h: 13682: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f8722.h: 13684: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f8722.h: 13686: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f8722.h: 13688: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f8722.h: 13690: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f8722.h: 13692: extern volatile __bit CVREF @ (((unsigned) &PORTF)*8) + 5;
[; ;pic18f8722.h: 13694: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f8722.h: 13696: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f8722.h: 13698: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f8722.h: 13700: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f8722.h: 13702: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f8722.h: 13704: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f8722.h: 13706: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f8722.h: 13708: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 13710: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 13712: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f8722.h: 13714: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f8722.h: 13716: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f8722.h: 13718: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f8722.h: 13720: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f8722.h: 13722: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f8722.h: 13724: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f8722.h: 13726: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f8722.h: 13728: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f8722.h: 13730: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f8722.h: 13732: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f8722.h: 13734: extern volatile __bit DCCP4X @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f8722.h: 13736: extern volatile __bit DCCP4Y @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f8722.h: 13738: extern volatile __bit DCCP5X @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f8722.h: 13740: extern volatile __bit DCCP5Y @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f8722.h: 13742: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f8722.h: 13744: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f8722.h: 13746: extern volatile __bit DT1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f8722.h: 13748: extern volatile __bit DT2 @ (((unsigned) &PORTG)*8) + 2;
[; ;pic18f8722.h: 13750: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 13752: extern volatile __bit D_NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 13754: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 13756: extern volatile __bit EBDIS @ (((unsigned) &MEMCON)*8) + 7;
[; ;pic18f8722.h: 13758: extern volatile __bit ECCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f8722.h: 13760: extern volatile __bit ECCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f8722.h: 13762: extern volatile __bit ECCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f8722.h: 13764: extern volatile __bit ECCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f8722.h: 13766: extern volatile __bit ECCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f8722.h: 13768: extern volatile __bit ECCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f8722.h: 13770: extern volatile __bit ECCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f8722.h: 13772: extern volatile __bit ECCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f8722.h: 13774: extern volatile __bit ECCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f8722.h: 13776: extern volatile __bit ECCP3 @ (((unsigned) &PORTG)*8) + 0;
[; ;pic18f8722.h: 13778: extern volatile __bit ECCP3AS0 @ (((unsigned) &ECCP3AS)*8) + 4;
[; ;pic18f8722.h: 13780: extern volatile __bit ECCP3AS1 @ (((unsigned) &ECCP3AS)*8) + 5;
[; ;pic18f8722.h: 13782: extern volatile __bit ECCP3AS2 @ (((unsigned) &ECCP3AS)*8) + 6;
[; ;pic18f8722.h: 13784: extern volatile __bit ECCP3ASE @ (((unsigned) &ECCP3AS)*8) + 7;
[; ;pic18f8722.h: 13786: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f8722.h: 13788: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f8722.h: 13790: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f8722.h: 13792: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f8722.h: 13794: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f8722.h: 13796: extern volatile __bit __attribute__((__deprecated__)) FERR @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f8722.h: 13798: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f8722.h: 13800: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f8722.h: 13802: extern volatile __bit FLT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f8722.h: 13804: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f8722.h: 13806: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f8722.h: 13808: extern volatile __bit __attribute__((__deprecated__)) GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f8722.h: 13810: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f8722.h: 13812: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f8722.h: 13814: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f8722.h: 13816: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f8722.h: 13818: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f8722.h: 13820: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f8722.h: 13822: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f8722.h: 13824: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f8722.h: 13826: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f8722.h: 13828: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f8722.h: 13830: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f8722.h: 13832: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f8722.h: 13834: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f8722.h: 13836: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f8722.h: 13838: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f8722.h: 13840: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f8722.h: 13842: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f8722.h: 13844: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f8722.h: 13846: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f8722.h: 13848: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f8722.h: 13850: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 13852: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 13854: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f8722.h: 13856: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f8722.h: 13858: extern volatile __bit IBF @ (((unsigned) &PSPCON)*8) + 7;
[; ;pic18f8722.h: 13860: extern volatile __bit IBOV @ (((unsigned) &PSPCON)*8) + 5;
[; ;pic18f8722.h: 13862: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f8722.h: 13864: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f8722.h: 13866: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f8722.h: 13868: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f8722.h: 13870: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f8722.h: 13872: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f8722.h: 13874: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f8722.h: 13876: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f8722.h: 13878: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f8722.h: 13880: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f8722.h: 13882: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f8722.h: 13884: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f8722.h: 13886: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f8722.h: 13888: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f8722.h: 13890: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f8722.h: 13892: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f8722.h: 13894: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f8722.h: 13896: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f8722.h: 13898: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f8722.h: 13900: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f8722.h: 13902: extern volatile __bit INT3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f8722.h: 13904: extern volatile __bit INT3E @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f8722.h: 13906: extern volatile __bit INT3F @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f8722.h: 13908: extern volatile __bit INT3IE @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f8722.h: 13910: extern volatile __bit INT3IF @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f8722.h: 13912: extern volatile __bit INT3IP @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f8722.h: 13914: extern volatile __bit INT3P @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f8722.h: 13916: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f8722.h: 13918: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f8722.h: 13920: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f8722.h: 13922: extern volatile __bit INTEDG3 @ (((unsigned) &INTCON2)*8) + 3;
[; ;pic18f8722.h: 13924: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f8722.h: 13926: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f8722.h: 13928: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f8722.h: 13930: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f8722.h: 13932: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f8722.h: 13934: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f8722.h: 13936: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f8722.h: 13938: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f8722.h: 13940: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f8722.h: 13942: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f8722.h: 13944: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f8722.h: 13946: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f8722.h: 13948: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f8722.h: 13950: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f8722.h: 13952: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f8722.h: 13954: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f8722.h: 13956: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f8722.h: 13958: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f8722.h: 13960: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f8722.h: 13962: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f8722.h: 13964: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f8722.h: 13966: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f8722.h: 13968: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f8722.h: 13970: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f8722.h: 13972: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f8722.h: 13974: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f8722.h: 13976: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f8722.h: 13978: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f8722.h: 13980: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f8722.h: 13982: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f8722.h: 13984: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f8722.h: 13986: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f8722.h: 13988: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f8722.h: 13990: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f8722.h: 13992: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f8722.h: 13994: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f8722.h: 13996: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f8722.h: 13998: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f8722.h: 14000: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f8722.h: 14002: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f8722.h: 14004: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f8722.h: 14006: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f8722.h: 14008: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f8722.h: 14010: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f8722.h: 14012: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f8722.h: 14014: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f8722.h: 14016: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f8722.h: 14018: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f8722.h: 14020: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f8722.h: 14022: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f8722.h: 14024: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f8722.h: 14026: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f8722.h: 14028: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f8722.h: 14030: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f8722.h: 14032: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f8722.h: 14034: extern volatile __bit LATE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f8722.h: 14036: extern volatile __bit LATE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f8722.h: 14038: extern volatile __bit LATE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f8722.h: 14040: extern volatile __bit LATE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f8722.h: 14042: extern volatile __bit LATE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f8722.h: 14044: extern volatile __bit LATF0 @ (((unsigned) &LATF)*8) + 0;
[; ;pic18f8722.h: 14046: extern volatile __bit LATF1 @ (((unsigned) &LATF)*8) + 1;
[; ;pic18f8722.h: 14048: extern volatile __bit LATF2 @ (((unsigned) &LATF)*8) + 2;
[; ;pic18f8722.h: 14050: extern volatile __bit LATF3 @ (((unsigned) &LATF)*8) + 3;
[; ;pic18f8722.h: 14052: extern volatile __bit LATF4 @ (((unsigned) &LATF)*8) + 4;
[; ;pic18f8722.h: 14054: extern volatile __bit LATF5 @ (((unsigned) &LATF)*8) + 5;
[; ;pic18f8722.h: 14056: extern volatile __bit LATF6 @ (((unsigned) &LATF)*8) + 6;
[; ;pic18f8722.h: 14058: extern volatile __bit LATF7 @ (((unsigned) &LATF)*8) + 7;
[; ;pic18f8722.h: 14060: extern volatile __bit LATG0 @ (((unsigned) &LATG)*8) + 0;
[; ;pic18f8722.h: 14062: extern volatile __bit LATG1 @ (((unsigned) &LATG)*8) + 1;
[; ;pic18f8722.h: 14064: extern volatile __bit LATG2 @ (((unsigned) &LATG)*8) + 2;
[; ;pic18f8722.h: 14066: extern volatile __bit LATG3 @ (((unsigned) &LATG)*8) + 3;
[; ;pic18f8722.h: 14068: extern volatile __bit LATG4 @ (((unsigned) &LATG)*8) + 4;
[; ;pic18f8722.h: 14070: extern volatile __bit LATG5 @ (((unsigned) &LATG)*8) + 5;
[; ;pic18f8722.h: 14072: extern volatile __bit LATH0 @ (((unsigned) &LATH)*8) + 0;
[; ;pic18f8722.h: 14074: extern volatile __bit LATH1 @ (((unsigned) &LATH)*8) + 1;
[; ;pic18f8722.h: 14076: extern volatile __bit LATH2 @ (((unsigned) &LATH)*8) + 2;
[; ;pic18f8722.h: 14078: extern volatile __bit LATH3 @ (((unsigned) &LATH)*8) + 3;
[; ;pic18f8722.h: 14080: extern volatile __bit LATH4 @ (((unsigned) &LATH)*8) + 4;
[; ;pic18f8722.h: 14082: extern volatile __bit LATH5 @ (((unsigned) &LATH)*8) + 5;
[; ;pic18f8722.h: 14084: extern volatile __bit LATH6 @ (((unsigned) &LATH)*8) + 6;
[; ;pic18f8722.h: 14086: extern volatile __bit LATH7 @ (((unsigned) &LATH)*8) + 7;
[; ;pic18f8722.h: 14088: extern volatile __bit LATJ0 @ (((unsigned) &LATJ)*8) + 0;
[; ;pic18f8722.h: 14090: extern volatile __bit LATJ1 @ (((unsigned) &LATJ)*8) + 1;
[; ;pic18f8722.h: 14092: extern volatile __bit LATJ2 @ (((unsigned) &LATJ)*8) + 2;
[; ;pic18f8722.h: 14094: extern volatile __bit LATJ3 @ (((unsigned) &LATJ)*8) + 3;
[; ;pic18f8722.h: 14096: extern volatile __bit LATJ4 @ (((unsigned) &LATJ)*8) + 4;
[; ;pic18f8722.h: 14098: extern volatile __bit LATJ5 @ (((unsigned) &LATJ)*8) + 5;
[; ;pic18f8722.h: 14100: extern volatile __bit LATJ6 @ (((unsigned) &LATJ)*8) + 6;
[; ;pic18f8722.h: 14102: extern volatile __bit LATJ7 @ (((unsigned) &LATJ)*8) + 7;
[; ;pic18f8722.h: 14104: extern volatile __bit LB @ (((unsigned) &PORTJ)*8) + 6;
[; ;pic18f8722.h: 14106: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f8722.h: 14108: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f8722.h: 14110: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f8722.h: 14112: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f8722.h: 14114: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f8722.h: 14116: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f8722.h: 14118: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f8722.h: 14120: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f8722.h: 14122: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f8722.h: 14124: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f8722.h: 14126: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f8722.h: 14128: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f8722.h: 14130: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f8722.h: 14132: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f8722.h: 14134: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f8722.h: 14136: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f8722.h: 14138: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f8722.h: 14140: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f8722.h: 14142: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f8722.h: 14144: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f8722.h: 14146: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f8722.h: 14148: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f8722.h: 14150: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f8722.h: 14152: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f8722.h: 14154: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f8722.h: 14156: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f8722.h: 14158: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f8722.h: 14160: extern volatile __bit LE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f8722.h: 14162: extern volatile __bit LE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f8722.h: 14164: extern volatile __bit LE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f8722.h: 14166: extern volatile __bit LE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f8722.h: 14168: extern volatile __bit LE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f8722.h: 14170: extern volatile __bit LF0 @ (((unsigned) &LATF)*8) + 0;
[; ;pic18f8722.h: 14172: extern volatile __bit LF1 @ (((unsigned) &LATF)*8) + 1;
[; ;pic18f8722.h: 14174: extern volatile __bit LF2 @ (((unsigned) &LATF)*8) + 2;
[; ;pic18f8722.h: 14176: extern volatile __bit LF3 @ (((unsigned) &LATF)*8) + 3;
[; ;pic18f8722.h: 14178: extern volatile __bit LF4 @ (((unsigned) &LATF)*8) + 4;
[; ;pic18f8722.h: 14180: extern volatile __bit LF5 @ (((unsigned) &LATF)*8) + 5;
[; ;pic18f8722.h: 14182: extern volatile __bit LF6 @ (((unsigned) &LATF)*8) + 6;
[; ;pic18f8722.h: 14184: extern volatile __bit LF7 @ (((unsigned) &LATF)*8) + 7;
[; ;pic18f8722.h: 14186: extern volatile __bit LG0 @ (((unsigned) &LATG)*8) + 0;
[; ;pic18f8722.h: 14188: extern volatile __bit LG1 @ (((unsigned) &LATG)*8) + 1;
[; ;pic18f8722.h: 14190: extern volatile __bit LG2 @ (((unsigned) &LATG)*8) + 2;
[; ;pic18f8722.h: 14192: extern volatile __bit LG3 @ (((unsigned) &LATG)*8) + 3;
[; ;pic18f8722.h: 14194: extern volatile __bit LG4 @ (((unsigned) &LATG)*8) + 4;
[; ;pic18f8722.h: 14196: extern volatile __bit LH0 @ (((unsigned) &LATH)*8) + 0;
[; ;pic18f8722.h: 14198: extern volatile __bit LH1 @ (((unsigned) &LATH)*8) + 1;
[; ;pic18f8722.h: 14200: extern volatile __bit LH2 @ (((unsigned) &LATH)*8) + 2;
[; ;pic18f8722.h: 14202: extern volatile __bit LH3 @ (((unsigned) &LATH)*8) + 3;
[; ;pic18f8722.h: 14204: extern volatile __bit LH4 @ (((unsigned) &LATH)*8) + 4;
[; ;pic18f8722.h: 14206: extern volatile __bit LH5 @ (((unsigned) &LATH)*8) + 5;
[; ;pic18f8722.h: 14208: extern volatile __bit LH6 @ (((unsigned) &LATH)*8) + 6;
[; ;pic18f8722.h: 14210: extern volatile __bit LH7 @ (((unsigned) &LATH)*8) + 7;
[; ;pic18f8722.h: 14212: extern volatile __bit LJ0 @ (((unsigned) &LATJ)*8) + 0;
[; ;pic18f8722.h: 14214: extern volatile __bit LJ1 @ (((unsigned) &LATJ)*8) + 1;
[; ;pic18f8722.h: 14216: extern volatile __bit LJ2 @ (((unsigned) &LATJ)*8) + 2;
[; ;pic18f8722.h: 14218: extern volatile __bit LJ3 @ (((unsigned) &LATJ)*8) + 3;
[; ;pic18f8722.h: 14220: extern volatile __bit LJ4 @ (((unsigned) &LATJ)*8) + 4;
[; ;pic18f8722.h: 14222: extern volatile __bit LJ5 @ (((unsigned) &LATJ)*8) + 5;
[; ;pic18f8722.h: 14224: extern volatile __bit LJ6 @ (((unsigned) &LATJ)*8) + 6;
[; ;pic18f8722.h: 14226: extern volatile __bit LJ7 @ (((unsigned) &LATJ)*8) + 7;
[; ;pic18f8722.h: 14228: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f8722.h: 14230: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f8722.h: 14232: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f8722.h: 14234: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f8722.h: 14236: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f8722.h: 14238: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f8722.h: 14240: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f8722.h: 14242: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f8722.h: 14244: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f8722.h: 14246: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f8722.h: 14248: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f8722.h: 14250: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f8722.h: 14252: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f8722.h: 14254: extern volatile __bit MCLR @ (((unsigned) &PORTG)*8) + 5;
[; ;pic18f8722.h: 14256: extern volatile __bit MSK0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f8722.h: 14258: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f8722.h: 14260: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f8722.h: 14262: extern volatile __bit MSK1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f8722.h: 14264: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f8722.h: 14266: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f8722.h: 14268: extern volatile __bit MSK2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f8722.h: 14270: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f8722.h: 14272: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f8722.h: 14274: extern volatile __bit MSK3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f8722.h: 14276: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f8722.h: 14278: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f8722.h: 14280: extern volatile __bit MSK4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f8722.h: 14282: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f8722.h: 14284: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f8722.h: 14286: extern volatile __bit MSK5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f8722.h: 14288: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f8722.h: 14290: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f8722.h: 14292: extern volatile __bit MSK6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f8722.h: 14294: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f8722.h: 14296: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f8722.h: 14298: extern volatile __bit MSK7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f8722.h: 14300: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f8722.h: 14302: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f8722.h: 14304: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f8722.h: 14306: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f8722.h: 14308: extern volatile __bit NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 14310: extern volatile __bit NOT_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 14312: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f8722.h: 14314: extern volatile __bit NOT_CE @ (((unsigned) &PORTJ)*8) + 5;
[; ;pic18f8722.h: 14316: extern volatile __bit NOT_CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f8722.h: 14318: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f8722.h: 14320: extern volatile __bit NOT_LB @ (((unsigned) &PORTJ)*8) + 6;
[; ;pic18f8722.h: 14322: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTG)*8) + 5;
[; ;pic18f8722.h: 14324: extern volatile __bit NOT_OE @ (((unsigned) &PORTJ)*8) + 1;
[; ;pic18f8722.h: 14326: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f8722.h: 14328: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f8722.h: 14330: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f8722.h: 14332: extern volatile __bit NOT_RD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f8722.h: 14334: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f8722.h: 14336: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTF)*8) + 7;
[; ;pic18f8722.h: 14338: extern volatile __bit NOT_SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f8722.h: 14340: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f8722.h: 14342: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f8722.h: 14344: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f8722.h: 14346: extern volatile __bit NOT_UB @ (((unsigned) &PORTJ)*8) + 7;
[; ;pic18f8722.h: 14348: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f8722.h: 14350: extern volatile __bit NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 14352: extern volatile __bit NOT_WR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f8722.h: 14354: extern volatile __bit NOT_WRH @ (((unsigned) &PORTJ)*8) + 3;
[; ;pic18f8722.h: 14356: extern volatile __bit NOT_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 14358: extern volatile __bit NOT_WRL @ (((unsigned) &PORTJ)*8) + 2;
[; ;pic18f8722.h: 14360: extern volatile __bit OBF @ (((unsigned) &PSPCON)*8) + 6;
[; ;pic18f8722.h: 14362: extern volatile __bit OE @ (((unsigned) &PORTJ)*8) + 1;
[; ;pic18f8722.h: 14364: extern volatile __bit __attribute__((__deprecated__)) OERR @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f8722.h: 14366: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f8722.h: 14368: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f8722.h: 14370: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f8722.h: 14372: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f8722.h: 14374: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f8722.h: 14376: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f8722.h: 14378: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f8722.h: 14380: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f8722.h: 14382: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f8722.h: 14384: extern volatile __bit P1D @ (((unsigned) &PORTG)*8) + 4;
[; ;pic18f8722.h: 14386: extern volatile __bit P1DC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f8722.h: 14388: extern volatile __bit P1DC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f8722.h: 14390: extern volatile __bit P1DC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f8722.h: 14392: extern volatile __bit P1DC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f8722.h: 14394: extern volatile __bit P1DC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f8722.h: 14396: extern volatile __bit P1DC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f8722.h: 14398: extern volatile __bit P1DC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f8722.h: 14400: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f8722.h: 14402: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f8722.h: 14404: extern volatile __bit P1RSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f8722.h: 14406: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f8722.h: 14408: extern volatile __bit P2B @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f8722.h: 14410: extern volatile __bit P2C @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f8722.h: 14412: extern volatile __bit P2D @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f8722.h: 14414: extern volatile __bit P2DC0 @ (((unsigned) &ECCP2DEL)*8) + 0;
[; ;pic18f8722.h: 14416: extern volatile __bit P2DC1 @ (((unsigned) &ECCP2DEL)*8) + 1;
[; ;pic18f8722.h: 14418: extern volatile __bit P2DC2 @ (((unsigned) &ECCP2DEL)*8) + 2;
[; ;pic18f8722.h: 14420: extern volatile __bit P2DC3 @ (((unsigned) &ECCP2DEL)*8) + 3;
[; ;pic18f8722.h: 14422: extern volatile __bit P2DC4 @ (((unsigned) &ECCP2DEL)*8) + 4;
[; ;pic18f8722.h: 14424: extern volatile __bit P2DC5 @ (((unsigned) &ECCP2DEL)*8) + 5;
[; ;pic18f8722.h: 14426: extern volatile __bit P2DC6 @ (((unsigned) &ECCP2DEL)*8) + 6;
[; ;pic18f8722.h: 14428: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic18f8722.h: 14430: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f8722.h: 14432: extern volatile __bit P2RSEN @ (((unsigned) &ECCP2DEL)*8) + 7;
[; ;pic18f8722.h: 14434: extern volatile __bit P3A @ (((unsigned) &PORTG)*8) + 0;
[; ;pic18f8722.h: 14436: extern volatile __bit P3D @ (((unsigned) &PORTG)*8) + 3;
[; ;pic18f8722.h: 14438: extern volatile __bit P3DC0 @ (((unsigned) &ECCP3DEL)*8) + 0;
[; ;pic18f8722.h: 14440: extern volatile __bit P3DC1 @ (((unsigned) &ECCP3DEL)*8) + 1;
[; ;pic18f8722.h: 14442: extern volatile __bit P3DC2 @ (((unsigned) &ECCP3DEL)*8) + 2;
[; ;pic18f8722.h: 14444: extern volatile __bit P3DC3 @ (((unsigned) &ECCP3DEL)*8) + 3;
[; ;pic18f8722.h: 14446: extern volatile __bit P3DC4 @ (((unsigned) &ECCP3DEL)*8) + 4;
[; ;pic18f8722.h: 14448: extern volatile __bit P3DC5 @ (((unsigned) &ECCP3DEL)*8) + 5;
[; ;pic18f8722.h: 14450: extern volatile __bit P3DC6 @ (((unsigned) &ECCP3DEL)*8) + 6;
[; ;pic18f8722.h: 14452: extern volatile __bit P3M0 @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic18f8722.h: 14454: extern volatile __bit P3M1 @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic18f8722.h: 14456: extern volatile __bit P3RSEN @ (((unsigned) &ECCP3DEL)*8) + 7;
[; ;pic18f8722.h: 14458: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f8722.h: 14460: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f8722.h: 14462: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f8722.h: 14464: extern volatile __bit PB1 @ (((unsigned) &PORTH)*8) + 7;
[; ;pic18f8722.h: 14466: extern volatile __bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f8722.h: 14468: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f8722.h: 14470: extern volatile __bit PB3 @ (((unsigned) &PORTH)*8) + 5;
[; ;pic18f8722.h: 14472: extern volatile __bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f8722.h: 14474: extern volatile __bit PC1 @ (((unsigned) &PORTH)*8) + 6;
[; ;pic18f8722.h: 14476: extern volatile __bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f8722.h: 14478: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f8722.h: 14480: extern volatile __bit PC3 @ (((unsigned) &PORTH)*8) + 4;
[; ;pic18f8722.h: 14482: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f8722.h: 14484: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f8722.h: 14486: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f8722.h: 14488: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f8722.h: 14490: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f8722.h: 14492: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f8722.h: 14494: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f8722.h: 14496: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f8722.h: 14498: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f8722.h: 14500: extern volatile __bit __attribute__((__deprecated__)) PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f8722.h: 14502: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f8722.h: 14504: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f8722.h: 14506: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f8722.h: 14508: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f8722.h: 14510: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f8722.h: 14512: extern volatile __bit PSP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f8722.h: 14514: extern volatile __bit PSP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f8722.h: 14516: extern volatile __bit PSP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f8722.h: 14518: extern volatile __bit PSP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f8722.h: 14520: extern volatile __bit PSP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f8722.h: 14522: extern volatile __bit PSP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f8722.h: 14524: extern volatile __bit PSP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f8722.h: 14526: extern volatile __bit PSP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f8722.h: 14528: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f8722.h: 14530: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f8722.h: 14532: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f8722.h: 14534: extern volatile __bit PSPMODE @ (((unsigned) &PSPCON)*8) + 4;
[; ;pic18f8722.h: 14536: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f8722.h: 14538: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f8722.h: 14540: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f8722.h: 14542: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f8722.h: 14544: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f8722.h: 14546: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f8722.h: 14548: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f8722.h: 14550: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f8722.h: 14552: extern volatile __bit PSS3AC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f8722.h: 14554: extern volatile __bit PSS3AC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f8722.h: 14556: extern volatile __bit PSS3BD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f8722.h: 14558: extern volatile __bit PSS3BD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f8722.h: 14560: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f8722.h: 14562: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f8722.h: 14564: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f8722.h: 14566: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f8722.h: 14568: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f8722.h: 14570: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f8722.h: 14572: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f8722.h: 14574: extern volatile __bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f8722.h: 14576: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f8722.h: 14578: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f8722.h: 14580: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f8722.h: 14582: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f8722.h: 14584: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f8722.h: 14586: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f8722.h: 14588: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f8722.h: 14590: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f8722.h: 14592: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f8722.h: 14594: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f8722.h: 14596: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f8722.h: 14598: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f8722.h: 14600: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f8722.h: 14602: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f8722.h: 14604: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f8722.h: 14606: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f8722.h: 14608: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f8722.h: 14610: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f8722.h: 14612: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f8722.h: 14614: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f8722.h: 14616: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f8722.h: 14618: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f8722.h: 14620: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f8722.h: 14622: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f8722.h: 14624: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f8722.h: 14626: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f8722.h: 14628: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f8722.h: 14630: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f8722.h: 14632: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f8722.h: 14634: extern volatile __bit __attribute__((__deprecated__)) RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f8722.h: 14636: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f8722.h: 14638: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f8722.h: 14640: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f8722.h: 14642: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f8722.h: 14644: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f8722.h: 14646: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f8722.h: 14648: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f8722.h: 14650: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f8722.h: 14652: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f8722.h: 14654: extern volatile __bit __attribute__((__deprecated__)) RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f8722.h: 14656: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f8722.h: 14658: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f8722.h: 14660: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f8722.h: 14662: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f8722.h: 14664: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f8722.h: 14666: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f8722.h: 14668: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f8722.h: 14670: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f8722.h: 14672: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f8722.h: 14674: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f8722.h: 14676: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f8722.h: 14678: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f8722.h: 14680: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f8722.h: 14682: extern volatile __bit __attribute__((__deprecated__)) RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f8722.h: 14684: extern volatile __bit __attribute__((__deprecated__)) RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f8722.h: 14686: extern volatile __bit __attribute__((__deprecated__)) RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f8722.h: 14688: extern volatile __bit __attribute__((__deprecated__)) RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f8722.h: 14690: extern volatile __bit __attribute__((__deprecated__)) RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f8722.h: 14692: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 14694: extern volatile __bit __attribute__((__deprecated__)) RF0 @ (((unsigned) &PORTF)*8) + 0;
[; ;pic18f8722.h: 14696: extern volatile __bit __attribute__((__deprecated__)) RF1 @ (((unsigned) &PORTF)*8) + 1;
[; ;pic18f8722.h: 14698: extern volatile __bit __attribute__((__deprecated__)) RF2 @ (((unsigned) &PORTF)*8) + 2;
[; ;pic18f8722.h: 14700: extern volatile __bit __attribute__((__deprecated__)) RF3 @ (((unsigned) &PORTF)*8) + 3;
[; ;pic18f8722.h: 14702: extern volatile __bit __attribute__((__deprecated__)) RF4 @ (((unsigned) &PORTF)*8) + 4;
[; ;pic18f8722.h: 14704: extern volatile __bit __attribute__((__deprecated__)) RF5 @ (((unsigned) &PORTF)*8) + 5;
[; ;pic18f8722.h: 14706: extern volatile __bit __attribute__((__deprecated__)) RF6 @ (((unsigned) &PORTF)*8) + 6;
[; ;pic18f8722.h: 14708: extern volatile __bit __attribute__((__deprecated__)) RF7 @ (((unsigned) &PORTF)*8) + 7;
[; ;pic18f8722.h: 14710: extern volatile __bit __attribute__((__deprecated__)) RG0 @ (((unsigned) &PORTG)*8) + 0;
[; ;pic18f8722.h: 14712: extern volatile __bit __attribute__((__deprecated__)) RG1 @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f8722.h: 14714: extern volatile __bit __attribute__((__deprecated__)) RG2 @ (((unsigned) &PORTG)*8) + 2;
[; ;pic18f8722.h: 14716: extern volatile __bit __attribute__((__deprecated__)) RG3 @ (((unsigned) &PORTG)*8) + 3;
[; ;pic18f8722.h: 14718: extern volatile __bit __attribute__((__deprecated__)) RG4 @ (((unsigned) &PORTG)*8) + 4;
[; ;pic18f8722.h: 14720: extern volatile __bit RG5 @ (((unsigned) &PORTG)*8) + 5;
[; ;pic18f8722.h: 14722: extern volatile __bit __attribute__((__deprecated__)) RH0 @ (((unsigned) &PORTH)*8) + 0;
[; ;pic18f8722.h: 14724: extern volatile __bit __attribute__((__deprecated__)) RH1 @ (((unsigned) &PORTH)*8) + 1;
[; ;pic18f8722.h: 14726: extern volatile __bit __attribute__((__deprecated__)) RH2 @ (((unsigned) &PORTH)*8) + 2;
[; ;pic18f8722.h: 14728: extern volatile __bit __attribute__((__deprecated__)) RH3 @ (((unsigned) &PORTH)*8) + 3;
[; ;pic18f8722.h: 14730: extern volatile __bit __attribute__((__deprecated__)) RH4 @ (((unsigned) &PORTH)*8) + 4;
[; ;pic18f8722.h: 14732: extern volatile __bit __attribute__((__deprecated__)) RH5 @ (((unsigned) &PORTH)*8) + 5;
[; ;pic18f8722.h: 14734: extern volatile __bit __attribute__((__deprecated__)) RH6 @ (((unsigned) &PORTH)*8) + 6;
[; ;pic18f8722.h: 14736: extern volatile __bit __attribute__((__deprecated__)) RH7 @ (((unsigned) &PORTH)*8) + 7;
[; ;pic18f8722.h: 14738: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f8722.h: 14740: extern volatile __bit __attribute__((__deprecated__)) RJ0 @ (((unsigned) &PORTJ)*8) + 0;
[; ;pic18f8722.h: 14742: extern volatile __bit __attribute__((__deprecated__)) RJ1 @ (((unsigned) &PORTJ)*8) + 1;
[; ;pic18f8722.h: 14744: extern volatile __bit __attribute__((__deprecated__)) RJ2 @ (((unsigned) &PORTJ)*8) + 2;
[; ;pic18f8722.h: 14746: extern volatile __bit __attribute__((__deprecated__)) RJ3 @ (((unsigned) &PORTJ)*8) + 3;
[; ;pic18f8722.h: 14748: extern volatile __bit __attribute__((__deprecated__)) RJ4 @ (((unsigned) &PORTJ)*8) + 4;
[; ;pic18f8722.h: 14750: extern volatile __bit __attribute__((__deprecated__)) RJ5 @ (((unsigned) &PORTJ)*8) + 5;
[; ;pic18f8722.h: 14752: extern volatile __bit __attribute__((__deprecated__)) RJ6 @ (((unsigned) &PORTJ)*8) + 6;
[; ;pic18f8722.h: 14754: extern volatile __bit __attribute__((__deprecated__)) RJ7 @ (((unsigned) &PORTJ)*8) + 7;
[; ;pic18f8722.h: 14756: extern volatile __bit __attribute__((__deprecated__)) RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f8722.h: 14758: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f8722.h: 14760: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f8722.h: 14762: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f8722.h: 14764: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f8722.h: 14766: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 14768: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f8722.h: 14770: extern volatile __bit RX1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f8722.h: 14772: extern volatile __bit RX2 @ (((unsigned) &PORTG)*8) + 2;
[; ;pic18f8722.h: 14774: extern volatile __bit __attribute__((__deprecated__)) RX9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f8722.h: 14776: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f8722.h: 14778: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f8722.h: 14780: extern volatile __bit __attribute__((__deprecated__)) RX9D @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f8722.h: 14782: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f8722.h: 14784: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f8722.h: 14786: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f8722.h: 14788: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f8722.h: 14790: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f8722.h: 14792: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f8722.h: 14794: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f8722.h: 14796: extern volatile __bit R_NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 14798: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 14800: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 14802: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f8722.h: 14804: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f8722.h: 14806: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f8722.h: 14808: extern volatile __bit SCK1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f8722.h: 14810: extern volatile __bit SCK2 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f8722.h: 14812: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f8722.h: 14814: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f8722.h: 14816: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f8722.h: 14818: extern volatile __bit SCL1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f8722.h: 14820: extern volatile __bit SCL2 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f8722.h: 14822: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f8722.h: 14824: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f8722.h: 14826: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f8722.h: 14828: extern volatile __bit SDA1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f8722.h: 14830: extern volatile __bit SDA2 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f8722.h: 14832: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f8722.h: 14834: extern volatile __bit SDI1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f8722.h: 14836: extern volatile __bit SDI2 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f8722.h: 14838: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f8722.h: 14840: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f8722.h: 14842: extern volatile __bit SDO2 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f8722.h: 14844: extern volatile __bit __attribute__((__deprecated__)) SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f8722.h: 14846: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f8722.h: 14848: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f8722.h: 14850: extern volatile __bit __attribute__((__deprecated__)) SENDB @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f8722.h: 14852: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f8722.h: 14854: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f8722.h: 14856: extern volatile __bit __attribute__((__deprecated__)) SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f8722.h: 14858: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f8722.h: 14860: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f8722.h: 14862: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f8722.h: 14864: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f8722.h: 14866: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f8722.h: 14868: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f8722.h: 14870: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f8722.h: 14872: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f8722.h: 14874: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f8722.h: 14876: extern volatile __bit __attribute__((__deprecated__)) SPEN @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f8722.h: 14878: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f8722.h: 14880: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f8722.h: 14882: extern volatile __bit __attribute__((__deprecated__)) SREN @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f8722.h: 14884: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f8722.h: 14886: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f8722.h: 14888: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f8722.h: 14890: extern volatile __bit SS1 @ (((unsigned) &PORTF)*8) + 7;
[; ;pic18f8722.h: 14892: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f8722.h: 14894: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f8722.h: 14896: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f8722.h: 14898: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f8722.h: 14900: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f8722.h: 14902: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f8722.h: 14904: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f8722.h: 14906: extern volatile __bit __attribute__((__deprecated__)) SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f8722.h: 14908: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f8722.h: 14910: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f8722.h: 14912: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f8722.h: 14914: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f8722.h: 14916: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f8722.h: 14918: extern volatile __bit __attribute__((__deprecated__)) SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f8722.h: 14920: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f8722.h: 14922: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f8722.h: 14924: extern volatile __bit __attribute__((__deprecated__)) SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f8722.h: 14926: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f8722.h: 14928: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f8722.h: 14930: extern volatile __bit __attribute__((__deprecated__)) SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f8722.h: 14932: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f8722.h: 14934: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f8722.h: 14936: extern volatile __bit __attribute__((__deprecated__)) SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f8722.h: 14938: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f8722.h: 14940: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f8722.h: 14942: extern volatile __bit __attribute__((__deprecated__)) SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f8722.h: 14944: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f8722.h: 14946: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f8722.h: 14948: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f8722.h: 14950: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f8722.h: 14952: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f8722.h: 14954: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f8722.h: 14956: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f8722.h: 14958: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f8722.h: 14960: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f8722.h: 14962: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f8722.h: 14964: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f8722.h: 14966: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f8722.h: 14968: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f8722.h: 14970: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f8722.h: 14972: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f8722.h: 14974: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f8722.h: 14976: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f8722.h: 14978: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f8722.h: 14980: extern volatile __bit __attribute__((__deprecated__)) SYNC @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f8722.h: 14982: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f8722.h: 14984: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f8722.h: 14986: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f8722.h: 14988: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f8722.h: 14990: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f8722.h: 14992: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f8722.h: 14994: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f8722.h: 14996: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f8722.h: 14998: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f8722.h: 15000: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f8722.h: 15002: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f8722.h: 15004: extern volatile __bit T0PS3 @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f8722.h: 15006: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f8722.h: 15008: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f8722.h: 15010: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f8722.h: 15012: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f8722.h: 15014: extern volatile __bit T1INSYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f8722.h: 15016: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f8722.h: 15018: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f8722.h: 15020: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f8722.h: 15022: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f8722.h: 15024: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f8722.h: 15026: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f8722.h: 15028: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f8722.h: 15030: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f8722.h: 15032: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f8722.h: 15034: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f8722.h: 15036: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f8722.h: 15038: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f8722.h: 15040: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f8722.h: 15042: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f8722.h: 15044: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f8722.h: 15046: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f8722.h: 15048: extern volatile __bit T3INSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f8722.h: 15050: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f8722.h: 15052: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f8722.h: 15054: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f8722.h: 15056: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f8722.h: 15058: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f8722.h: 15060: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f8722.h: 15062: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f8722.h: 15064: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f8722.h: 15066: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f8722.h: 15068: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f8722.h: 15070: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f8722.h: 15072: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f8722.h: 15074: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f8722.h: 15076: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f8722.h: 15078: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f8722.h: 15080: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f8722.h: 15082: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f8722.h: 15084: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f8722.h: 15086: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f8722.h: 15088: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f8722.h: 15090: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f8722.h: 15092: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f8722.h: 15094: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f8722.h: 15096: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f8722.h: 15098: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f8722.h: 15100: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f8722.h: 15102: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f8722.h: 15104: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f8722.h: 15106: extern volatile __bit TMR4IP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f8722.h: 15108: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f8722.h: 15110: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f8722.h: 15112: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f8722.h: 15114: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f8722.h: 15116: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f8722.h: 15118: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f8722.h: 15120: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f8722.h: 15122: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f8722.h: 15124: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f8722.h: 15126: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f8722.h: 15128: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f8722.h: 15130: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f8722.h: 15132: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f8722.h: 15134: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f8722.h: 15136: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f8722.h: 15138: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f8722.h: 15140: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f8722.h: 15142: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f8722.h: 15144: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f8722.h: 15146: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f8722.h: 15148: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f8722.h: 15150: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f8722.h: 15152: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f8722.h: 15154: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f8722.h: 15156: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f8722.h: 15158: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f8722.h: 15160: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f8722.h: 15162: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f8722.h: 15164: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f8722.h: 15166: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f8722.h: 15168: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f8722.h: 15170: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f8722.h: 15172: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f8722.h: 15174: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f8722.h: 15176: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f8722.h: 15178: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f8722.h: 15180: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f8722.h: 15182: extern volatile __bit TRISE3 @ (((unsigned) &TRISE)*8) + 3;
[; ;pic18f8722.h: 15184: extern volatile __bit TRISE4 @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f8722.h: 15186: extern volatile __bit TRISE5 @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f8722.h: 15188: extern volatile __bit TRISE6 @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f8722.h: 15190: extern volatile __bit TRISE7 @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f8722.h: 15192: extern volatile __bit TRISF0 @ (((unsigned) &TRISF)*8) + 0;
[; ;pic18f8722.h: 15194: extern volatile __bit TRISF1 @ (((unsigned) &TRISF)*8) + 1;
[; ;pic18f8722.h: 15196: extern volatile __bit TRISF2 @ (((unsigned) &TRISF)*8) + 2;
[; ;pic18f8722.h: 15198: extern volatile __bit TRISF3 @ (((unsigned) &TRISF)*8) + 3;
[; ;pic18f8722.h: 15200: extern volatile __bit TRISF4 @ (((unsigned) &TRISF)*8) + 4;
[; ;pic18f8722.h: 15202: extern volatile __bit TRISF5 @ (((unsigned) &TRISF)*8) + 5;
[; ;pic18f8722.h: 15204: extern volatile __bit TRISF6 @ (((unsigned) &TRISF)*8) + 6;
[; ;pic18f8722.h: 15206: extern volatile __bit TRISF7 @ (((unsigned) &TRISF)*8) + 7;
[; ;pic18f8722.h: 15208: extern volatile __bit TRISG0 @ (((unsigned) &TRISG)*8) + 0;
[; ;pic18f8722.h: 15210: extern volatile __bit TRISG1 @ (((unsigned) &TRISG)*8) + 1;
[; ;pic18f8722.h: 15212: extern volatile __bit TRISG2 @ (((unsigned) &TRISG)*8) + 2;
[; ;pic18f8722.h: 15214: extern volatile __bit TRISG3 @ (((unsigned) &TRISG)*8) + 3;
[; ;pic18f8722.h: 15216: extern volatile __bit TRISG4 @ (((unsigned) &TRISG)*8) + 4;
[; ;pic18f8722.h: 15218: extern volatile __bit TRISH0 @ (((unsigned) &TRISH)*8) + 0;
[; ;pic18f8722.h: 15220: extern volatile __bit TRISH1 @ (((unsigned) &TRISH)*8) + 1;
[; ;pic18f8722.h: 15222: extern volatile __bit TRISH2 @ (((unsigned) &TRISH)*8) + 2;
[; ;pic18f8722.h: 15224: extern volatile __bit TRISH3 @ (((unsigned) &TRISH)*8) + 3;
[; ;pic18f8722.h: 15226: extern volatile __bit TRISH4 @ (((unsigned) &TRISH)*8) + 4;
[; ;pic18f8722.h: 15228: extern volatile __bit TRISH5 @ (((unsigned) &TRISH)*8) + 5;
[; ;pic18f8722.h: 15230: extern volatile __bit TRISH6 @ (((unsigned) &TRISH)*8) + 6;
[; ;pic18f8722.h: 15232: extern volatile __bit TRISH7 @ (((unsigned) &TRISH)*8) + 7;
[; ;pic18f8722.h: 15234: extern volatile __bit TRISJ0 @ (((unsigned) &TRISJ)*8) + 0;
[; ;pic18f8722.h: 15236: extern volatile __bit TRISJ1 @ (((unsigned) &TRISJ)*8) + 1;
[; ;pic18f8722.h: 15238: extern volatile __bit TRISJ2 @ (((unsigned) &TRISJ)*8) + 2;
[; ;pic18f8722.h: 15240: extern volatile __bit TRISJ3 @ (((unsigned) &TRISJ)*8) + 3;
[; ;pic18f8722.h: 15242: extern volatile __bit TRISJ4 @ (((unsigned) &TRISJ)*8) + 4;
[; ;pic18f8722.h: 15244: extern volatile __bit TRISJ5 @ (((unsigned) &TRISJ)*8) + 5;
[; ;pic18f8722.h: 15246: extern volatile __bit TRISJ6 @ (((unsigned) &TRISJ)*8) + 6;
[; ;pic18f8722.h: 15248: extern volatile __bit TRISJ7 @ (((unsigned) &TRISJ)*8) + 7;
[; ;pic18f8722.h: 15250: extern volatile __bit __attribute__((__deprecated__)) TRMT @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f8722.h: 15252: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f8722.h: 15254: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f8722.h: 15256: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f8722.h: 15258: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f8722.h: 15260: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f8722.h: 15262: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f8722.h: 15264: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f8722.h: 15266: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f8722.h: 15268: extern volatile __bit TX1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f8722.h: 15270: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f8722.h: 15272: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f8722.h: 15274: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f8722.h: 15276: extern volatile __bit TX2 @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f8722.h: 15278: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f8722.h: 15280: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f8722.h: 15282: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f8722.h: 15284: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f8722.h: 15286: extern volatile __bit __attribute__((__deprecated__)) TX9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f8722.h: 15288: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f8722.h: 15290: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f8722.h: 15292: extern volatile __bit __attribute__((__deprecated__)) TX9D @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f8722.h: 15294: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f8722.h: 15296: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f8722.h: 15298: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f8722.h: 15300: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f8722.h: 15302: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f8722.h: 15304: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f8722.h: 15306: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f8722.h: 15308: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f8722.h: 15310: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f8722.h: 15312: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f8722.h: 15314: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f8722.h: 15316: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f8722.h: 15318: extern volatile __bit __attribute__((__deprecated__)) TXEN @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f8722.h: 15320: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f8722.h: 15322: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f8722.h: 15324: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f8722.h: 15326: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f8722.h: 15328: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f8722.h: 15330: extern volatile __bit __attribute__((__deprecated__)) UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f8722.h: 15332: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f8722.h: 15334: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f8722.h: 15336: extern volatile __bit UB @ (((unsigned) &PORTJ)*8) + 7;
[; ;pic18f8722.h: 15338: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f8722.h: 15340: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f8722.h: 15342: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f8722.h: 15344: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f8722.h: 15346: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f8722.h: 15348: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f8722.h: 15350: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f8722.h: 15352: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f8722.h: 15354: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f8722.h: 15356: extern volatile __bit WAIT0 @ (((unsigned) &MEMCON)*8) + 4;
[; ;pic18f8722.h: 15358: extern volatile __bit WAIT1 @ (((unsigned) &MEMCON)*8) + 5;
[; ;pic18f8722.h: 15360: extern volatile __bit __attribute__((__deprecated__)) WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f8722.h: 15362: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f8722.h: 15364: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f8722.h: 15366: extern volatile __bit WM0 @ (((unsigned) &MEMCON)*8) + 0;
[; ;pic18f8722.h: 15368: extern volatile __bit WM1 @ (((unsigned) &MEMCON)*8) + 1;
[; ;pic18f8722.h: 15370: extern volatile __bit __attribute__((__deprecated__)) WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f8722.h: 15372: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f8722.h: 15374: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f8722.h: 15376: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f8722.h: 15378: extern volatile __bit WRH @ (((unsigned) &PORTJ)*8) + 3;
[; ;pic18f8722.h: 15380: extern volatile __bit WRL @ (((unsigned) &PORTJ)*8) + 2;
[; ;pic18f8722.h: 15382: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f8722.h: 15384: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f8722.h: 15386: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f8722.h: 15388: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 15390: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f8722.h: 15392: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f8722.h: 15394: extern volatile __bit nCE @ (((unsigned) &PORTJ)*8) + 5;
[; ;pic18f8722.h: 15396: extern volatile __bit nCS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f8722.h: 15398: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f8722.h: 15400: extern volatile __bit nLB @ (((unsigned) &PORTJ)*8) + 6;
[; ;pic18f8722.h: 15402: extern volatile __bit nMCLR @ (((unsigned) &PORTG)*8) + 5;
[; ;pic18f8722.h: 15404: extern volatile __bit nOE @ (((unsigned) &PORTJ)*8) + 1;
[; ;pic18f8722.h: 15406: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f8722.h: 15408: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f8722.h: 15410: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f8722.h: 15412: extern volatile __bit nRD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f8722.h: 15414: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f8722.h: 15416: extern volatile __bit nSS1 @ (((unsigned) &PORTF)*8) + 7;
[; ;pic18f8722.h: 15418: extern volatile __bit nSS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f8722.h: 15420: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f8722.h: 15422: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f8722.h: 15424: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f8722.h: 15426: extern volatile __bit nUB @ (((unsigned) &PORTJ)*8) + 7;
[; ;pic18f8722.h: 15428: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 15430: extern volatile __bit nWR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f8722.h: 15432: extern volatile __bit nWRH @ (((unsigned) &PORTJ)*8) + 3;
[; ;pic18f8722.h: 15434: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f8722.h: 15436: extern volatile __bit nWRL @ (((unsigned) &PORTJ)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 161: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 163: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 165: extern __nonreentrant void _delay3(unsigned char);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;string.h: 14: extern void * memcpy(void *, const void *, size_t);
[; ;string.h: 15: extern void * memmove(void *, const void *, size_t);
[; ;string.h: 16: extern void * memset(void *, int, size_t);
[; ;string.h: 34: extern char * strcat(char *, const char *);
[; ;string.h: 35: extern char * strcpy(char *, const char *);
[; ;string.h: 36: extern char * strncat(char *, const char *, size_t);
[; ;string.h: 37: extern char * strncpy(char *, const char *, size_t);
[; ;string.h: 38: extern char * strdup(const char *);
[; ;string.h: 39: extern char * strtok(char *, const char *);
[; ;string.h: 42: extern int memcmp(const void *, const void *, size_t);
[; ;string.h: 43: extern int strcmp(const char *, const char *);
[; ;string.h: 44: extern int stricmp(const char *, const char *);
[; ;string.h: 45: extern int strncmp(const char *, const char *, size_t);
[; ;string.h: 46: extern int strnicmp(const char *, const char *, size_t);
[; ;string.h: 47: extern void * memchr(const void *, int, size_t);
[; ;string.h: 48: extern size_t strcspn(const char *, const char *);
[; ;string.h: 49: extern char * strpbrk(const char *, const char *);
[; ;string.h: 50: extern size_t strspn(const char *, const char *);
[; ;string.h: 51: extern char * strstr(const char *, const char *);
[; ;string.h: 52: extern char * stristr(const char *, const char *);
[; ;string.h: 53: extern char * strerror(int);
[; ;string.h: 54: extern size_t strlen(const char *);
[; ;string.h: 55: extern char * strchr(const char *, int);
[; ;string.h: 56: extern char * strichr(const char *, int);
[; ;string.h: 57: extern char * strrchr(const char *, int);
[; ;string.h: 58: extern char * strrichr(const char *, int);
[; ;stdlib.h: 7: typedef unsigned short wchar_t;
[; ;stdlib.h: 15: typedef struct {
[; ;stdlib.h: 16: int rem;
[; ;stdlib.h: 17: int quot;
[; ;stdlib.h: 18: } div_t;
[; ;stdlib.h: 19: typedef struct {
[; ;stdlib.h: 20: unsigned rem;
[; ;stdlib.h: 21: unsigned quot;
[; ;stdlib.h: 22: } udiv_t;
[; ;stdlib.h: 23: typedef struct {
[; ;stdlib.h: 24: long quot;
[; ;stdlib.h: 25: long rem;
[; ;stdlib.h: 26: } ldiv_t;
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: unsigned long quot;
[; ;stdlib.h: 29: unsigned long rem;
[; ;stdlib.h: 30: } uldiv_t;
[; ;stdlib.h: 53: extern double atof(const char *);
[; ;stdlib.h: 54: extern double strtod(const char *, const char **);
[; ;stdlib.h: 55: extern int atoi(const char *);
[; ;stdlib.h: 56: extern unsigned xtoi(const char *);
[; ;stdlib.h: 57: extern long atol(const char *);
[; ;stdlib.h: 58: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 60: extern int rand(void);
[; ;stdlib.h: 61: extern void srand(unsigned int);
[; ;stdlib.h: 62: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 63: extern div_t div(int numer, int denom);
[; ;stdlib.h: 64: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 65: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 66: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 67: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 68: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 69: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 70: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 75: extern void * malloc(size_t);
[; ;stdlib.h: 76: extern void free(void *);
[; ;stdlib.h: 77: extern void * realloc(void *, size_t);
[; ;stdlib.h: 86: extern int atexit(void (*)(void));
[; ;stdlib.h: 87: extern char * getenv(const char *);
[; ;stdlib.h: 88: extern char ** environ;
[; ;stdlib.h: 89: extern int system(char *);
[; ;stdlib.h: 90: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 91: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 92: extern int abs(int);
[; ;stdlib.h: 93: extern long labs(long);
[; ;stdlib.h: 95: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 96: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 101: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 102: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 104: extern char * ftoa(float f, int * status);
[; ;time.h: 8: typedef long time_t;
[; ;time.h: 9: struct tm {
[; ;time.h: 10: int tm_sec;
[; ;time.h: 11: int tm_min;
[; ;time.h: 12: int tm_hour;
[; ;time.h: 13: int tm_mday;
[; ;time.h: 14: int tm_mon;
[; ;time.h: 15: int tm_year;
[; ;time.h: 16: int tm_wday;
[; ;time.h: 17: int tm_yday;
[; ;time.h: 18: int tm_isdst;
[; ;time.h: 19: };
[; ;time.h: 25: extern int time_zone;
[; ;time.h: 30: extern time_t time(time_t *);
[; ;time.h: 31: extern int stime(time_t *);
[; ;time.h: 47: extern char * asctime(const struct tm *) ;
[; ;time.h: 48: extern char * ctime(const time_t *) ;
[; ;time.h: 49: extern struct tm * gmtime(const time_t *) ;
[; ;time.h: 50: extern struct tm * localtime(const time_t *) ;
[; ;time.h: 51: extern size_t strftime(char *, size_t, const char *, const struct tm *) ;
[; ;time.h: 52: extern time_t mktime(struct tm *);
"120 Current_Monitor.c
[v _Voltage_Drop `uc ~T0 @X0 1 e ]
[i _Voltage_Drop
-> -> 0 `i `uc
]
[v _Current `uc ~T0 @X0 1 e ]
[i _Current
-> -> 0 `i `uc
]
[v _Resistor `uc ~T0 @X0 1 e ]
[i _Resistor
-> -> 0 `i `uc
]
[; ;Current_Monitor.c: 120: uint8_t Voltage_Drop =0,Current=0,Resistor=0;
"122
[v _Sample `i ~T0 @X0 -> 50 `i e ]
[; ;Current_Monitor.c: 122: int Sample [50];
"123
[v _text `uc ~T0 @X0 -> 2 `i e ]
[i _text
:U ..
-> 13 `c
-> 32 `c
..
]
[; ;Current_Monitor.c: 123: char text[2]="\r ";
"124
[v _b `uc ~T0 @X0 -> 3 `i e ]
[; ;Current_Monitor.c: 124: uint8_t b[3];
"125
[v _EEPROM_W `uc ~T0 @X0 1 e ]
[i _EEPROM_W
-> -> 0 `i `uc
]
[; ;Current_Monitor.c: 125: uint8_t EEPROM_W=0;
"126
[v _Sample_Number `uc ~T0 @X0 1 e ]
[i _Sample_Number
-> -> 0 `i `uc
]
[; ;Current_Monitor.c: 126: uint8_t Sample_Number=0;
"127
[v _EEPROM_address `uc ~T0 @X0 1 e ]
[i _EEPROM_address
-> -> 0 `i `uc
]
[; ;Current_Monitor.c: 127: uint8_t EEPROM_address =0;
"128
[v _a `i ~T0 @X0 1 e ]
[i _a
-> 0 `i
]
[; ;Current_Monitor.c: 128: int a=0;
"129
[v _x `i ~T0 @X0 1 e ]
[i _x
-> 0 `i
]
[; ;Current_Monitor.c: 129: int x=0;
"130
[v _result_EEPROM `uc ~T0 @X0 1 e ]
[i _result_EEPROM
-> -> 0 `i `uc
]
[; ;Current_Monitor.c: 130: uint8_t result_EEPROM=0;
"131
[v _EEPROM_read `uc ~T0 @X0 -> 50 `i e ]
[; ;Current_Monitor.c: 131: uint8_t EEPROM_read [50];
"132
[v _Sample_for_Average `i ~T0 @X0 -> 50 `i e ]
[; ;Current_Monitor.c: 132: int Sample_for_Average [50];
"133
[v _Average `i ~T0 @X0 1 e ]
[i _Average
-> 0 `i
]
[; ;Current_Monitor.c: 133: int Average=0;
"134
[v _Keyboard `uc ~T0 @X0 1 e ]
[i _Keyboard
-> -> 0 `i `uc
]
[; ;Current_Monitor.c: 134: char Keyboard=0;
[; ;Current_Monitor.c: 136: void Initialize_Analog(void);
[; ;Current_Monitor.c: 137: void Analog_Capture_ON(void);
[; ;Current_Monitor.c: 138: void Analog_Capture_OFF(void);
[; ;Current_Monitor.c: 139: void Initialize_UART(void);
[; ;Current_Monitor.c: 140: void Read_UART_Input ();
[; ;Current_Monitor.c: 141: void Send_Command (char );
[; ;Current_Monitor.c: 142: void Send_Sampling ();
[; ;Current_Monitor.c: 143: void Send_Unit ();
[; ;Current_Monitor.c: 144: void EEPROM_Write(uint8_t,uint8_t[]);
[; ;Current_Monitor.c: 145: void EEPROM_Read(uint8_t);
[; ;Current_Monitor.c: 146: void Half_Hour_Tick ();
[; ;Current_Monitor.c: 147: void EEPROM_test ();
[; ;Current_Monitor.c: 148: void Average_Function ();
"151
[v _main `(v ~T0 @X0 1 ef ]
"152
{
[; ;Current_Monitor.c: 151: void main( void )
[; ;Current_Monitor.c: 152: {
[e :U _main ]
[f ]
[; ;Current_Monitor.c: 153: TRISD=0x00;
"153
[e = _TRISD -> -> 0 `i `uc ]
[; ;Current_Monitor.c: 154: TRISA=0xFF;
"154
[e = _TRISA -> -> 255 `i `uc ]
[; ;Current_Monitor.c: 155: Initialize_UART();
"155
[e ( _Initialize_UART ..  ]
[; ;Current_Monitor.c: 157: sprintf(b,"Press S to Start Communication:");
"157
[e ( _sprintf (1 , &U _b :s 1C ]
[; ;Current_Monitor.c: 159: Send_Sampling();
"159
[e ( _Send_Sampling ..  ]
[; ;Current_Monitor.c: 163: while(1){
"163
[e :U 504 ]
{
[; ;Current_Monitor.c: 164: Initialize_UART();
"164
[e ( _Initialize_UART ..  ]
[; ;Current_Monitor.c: 165: Initialize_Analog();
"165
[e ( _Initialize_Analog ..  ]
[; ;Current_Monitor.c: 166: Read_UART_Input();
"166
[e ( _Read_UART_Input ..  ]
[; ;Current_Monitor.c: 168: Analog_Capture_ON ();
"168
[e ( _Analog_Capture_ON ..  ]
[; ;Current_Monitor.c: 173: for (int x=0,y=0;x<=50,y<=50;x++,y++)
"173
{
[v _x `i ~T0 @X0 1 a ]
[e = _x -> 0 `i ]
[v _y `i ~T0 @X0 1 a ]
[e = _y -> 0 `i ]
[e $U 509  ]
"174
[e :U 506 ]
[; ;Current_Monitor.c: 174: {
{
[; ;Current_Monitor.c: 175: EEPROM_Write(x,Sample[y]);
"175
[e ( _EEPROM_Write (2 , -> _x `uc -> *U + &U _Sample * -> -> _y `ui `ux -> -> # *U &U _Sample `ui `ux `*uc ]
"176
}
"173
[e ; ++ _x -> 1 `i ++ _y -> 1 `i ]
[e :U 509 ]
[e $ != ; -> <= _x -> 50 `i `i -> <= _y -> 50 `i `i -> 0 `i 506  ]
[e :U 507 ]
"176
}
[; ;Current_Monitor.c: 176: }
[; ;Current_Monitor.c: 179: if(Keyboard=='S')
"179
[e $ ! == -> _Keyboard `ui -> 83 `ui 510  ]
[; ;Current_Monitor.c: 180: {
"180
{
[; ;Current_Monitor.c: 181: Analog_Capture_OFF();
"181
[e ( _Analog_Capture_OFF ..  ]
[; ;Current_Monitor.c: 184: for(int x=0;x<=50;x++){
"184
{
[v _x `i ~T0 @X0 1 a ]
[e = _x -> 0 `i ]
[e $ <= _x -> 50 `i 511  ]
[e $U 512  ]
[e :U 511 ]
{
[; ;Current_Monitor.c: 186: EEPROM_Read(x);
"186
[e ( _EEPROM_Read (1 -> _x `uc ]
"188
[v _i `i ~T0 @X0 1 a ]
[; ;Current_Monitor.c: 188: int i =0;
[e = _i -> 0 `i ]
[; ;Current_Monitor.c: 189: i++;
"189
[e ++ _i -> 1 `i ]
[; ;Current_Monitor.c: 190: sprintf(b,"Sampling number %d: %d mA :",x,result_EEPROM);
"190
[e ( _sprintf (1 , , (. , &U _b :s 2C _x -> _result_EEPROM `i ]
[; ;Current_Monitor.c: 192: Send_Sampling();
"192
[e ( _Send_Sampling ..  ]
"193
}
"184
[e ++ _x -> 1 `i ]
[e $ <= _x -> 50 `i 511  ]
[e :U 512 ]
"193
}
[; ;Current_Monitor.c: 193: }
[; ;Current_Monitor.c: 195: if(Keyboard=='A'){
"195
[e $ ! == -> _Keyboard `ui -> 65 `ui 514  ]
{
"197
[v _i `i ~T0 @X0 1 a ]
[; ;Current_Monitor.c: 197: int i =0;
[e = _i -> 0 `i ]
[; ;Current_Monitor.c: 198: i++;
"198
[e ++ _i -> 1 `i ]
[; ;Current_Monitor.c: 199: sprintf(b,"Average of last 50 Samples: %d mA",Average);
"199
[e ( _sprintf (1 , (. , &U _b :s 3C _Average ]
[; ;Current_Monitor.c: 201: Send_Sampling();
"201
[e ( _Send_Sampling ..  ]
"205
}
[e :U 514 ]
"210
}
[; ;Current_Monitor.c: 205: }
[; ;Current_Monitor.c: 210: }
[e $U 515  ]
"211
[e :U 510 ]
[; ;Current_Monitor.c: 211: else {
{
[; ;Current_Monitor.c: 212: TXSTA1bits.TXEN=0;
"212
[e = . . _TXSTA1bits 0 5 -> -> 0 `i `uc ]
[; ;Current_Monitor.c: 213: Analog_Capture_ON();
"213
[e ( _Analog_Capture_ON ..  ]
"214
}
[e :U 515 ]
"216
}
[e :U 503 ]
"163
[e $U 504  ]
[e :U 505 ]
[; ;Current_Monitor.c: 214: }
[; ;Current_Monitor.c: 216: }
[; ;Current_Monitor.c: 220: }
"220
[e :UE 502 ]
}
"225
[v _Initialize_UART `(v ~T0 @X0 1 ef ]
{
[; ;Current_Monitor.c: 225: void Initialize_UART(){
[e :U _Initialize_UART ]
[f ]
[; ;Current_Monitor.c: 228: TRISCbits.RC7=1;
"228
[e = . . _TRISCbits 1 7 -> -> 1 `i `uc ]
[; ;Current_Monitor.c: 229: TRISCbits.RC6=0;
"229
[e = . . _TRISCbits 1 6 -> -> 0 `i `uc ]
[; ;Current_Monitor.c: 234: TXSTA1bits.SYNC=0;
"234
[e = . . _TXSTA1bits 0 4 -> -> 0 `i `uc ]
[; ;Current_Monitor.c: 235: TXSTA1bits.BRGH=0;
"235
[e = . . _TXSTA1bits 0 2 -> -> 0 `i `uc ]
[; ;Current_Monitor.c: 236: BAUDCON1bits.BRG16=0;
"236
[e = . . _BAUDCON1bits 0 3 -> -> 0 `i `uc ]
[; ;Current_Monitor.c: 237: SPBRG1=15;
"237
[e = _SPBRG1 -> -> 15 `i `uc ]
[; ;Current_Monitor.c: 238: RCSTA1bits.SPEN=1;
"238
[e = . . _RCSTA1bits 0 7 -> -> 1 `i `uc ]
[; ;Current_Monitor.c: 239: TXSTA1bits.TXEN=1;
"239
[e = . . _TXSTA1bits 0 5 -> -> 1 `i `uc ]
[; ;Current_Monitor.c: 242: }
"242
[e :UE 516 ]
}
"244
[v _Read_UART_Input `(v ~T0 @X0 1 ef ]
{
[; ;Current_Monitor.c: 244: void Read_UART_Input (){
[e :U _Read_UART_Input ]
[f ]
[; ;Current_Monitor.c: 246: RCSTA1bits.CREN=1;
"246
[e = . . _RCSTA1bits 0 4 -> -> 1 `i `uc ]
[; ;Current_Monitor.c: 247: while(PIR1bits.RC1IF==0);
"247
[e $U 518  ]
[e :U 519 ]
[e :U 518 ]
[e $ == -> . . _PIR1bits 0 5 `i -> 0 `i 519  ]
[e :U 520 ]
[; ;Current_Monitor.c: 248: Keyboard=RCREG1;
"248
[e = _Keyboard _RCREG1 ]
[; ;Current_Monitor.c: 254: }
"254
[e :UE 517 ]
}
"257
[v _Send_Command `(v ~T0 @X0 1 ef1`uc ]
{
[; ;Current_Monitor.c: 257: void Send_Command (char Command){
[e :U _Send_Command ]
[v _Command `uc ~T0 @X0 1 r1 ]
[f ]
[; ;Current_Monitor.c: 259: TXREG1=Command;
"259
[e = _TXREG1 _Command ]
[; ;Current_Monitor.c: 260: _delay((unsigned long)((50)*(10000000/4000000.0)));
"260
[e ( __delay (1 -> * -> -> 50 `i `d / -> -> 10000000 `l `d .4000000.0 `ul ]
[; ;Current_Monitor.c: 261: while(PIR1bits.TX1IF==0);
"261
[e $U 522  ]
[e :U 523 ]
[e :U 522 ]
[e $ == -> . . _PIR1bits 0 4 `i -> 0 `i 523  ]
[e :U 524 ]
[; ;Current_Monitor.c: 263: }
"263
[e :UE 521 ]
}
"266
[v _Send_Sampling `(v ~T0 @X0 1 ef ]
{
[; ;Current_Monitor.c: 266: void Send_Sampling (){
[e :U _Send_Sampling ]
[f ]
"268
[v _i `i ~T0 @X0 1 a ]
[; ;Current_Monitor.c: 268: int i=0;
[e = _i -> 0 `i ]
[; ;Current_Monitor.c: 269: while (b[i]!='\0'){
"269
[e $U 526  ]
[e :U 527 ]
{
[; ;Current_Monitor.c: 270: Send_Command(b[i++]);
"270
[e ( _Send_Command (1 *U + &U _b * -> -> ++ _i -> 1 `i `ui `ux -> -> # *U &U _b `ui `ux ]
"272
}
[e :U 526 ]
"269
[e $ != -> *U + &U _b * -> -> _i `ui `ux -> -> # *U &U _b `ui `ux `ui -> 0 `ui 527  ]
[e :U 528 ]
[; ;Current_Monitor.c: 272: }
[; ;Current_Monitor.c: 274: }
"274
[e :UE 525 ]
}
"277
[v _Initialize_Analog `(v ~T0 @X0 1 ef ]
{
[; ;Current_Monitor.c: 277: void Initialize_Analog(void){
[e :U _Initialize_Analog ]
[f ]
[; ;Current_Monitor.c: 280: TRISA=0xff;
"280
[e = _TRISA -> -> 255 `i `uc ]
[; ;Current_Monitor.c: 281: TRISD=0x00;
"281
[e = _TRISD -> -> 0 `i `uc ]
[; ;Current_Monitor.c: 282: PORTD=0x00;
"282
[e = _PORTD -> -> 0 `i `uc ]
[; ;Current_Monitor.c: 283: PORTA=0x00;
"283
[e = _PORTA -> -> 0 `i `uc ]
[; ;Current_Monitor.c: 285: MEMCONbits.EBDIS=1;
"285
[e = . . _MEMCONbits 0 4 -> -> 1 `i `uc ]
[; ;Current_Monitor.c: 286: ADCON0=0b00000001;
"286
[e = _ADCON0 -> -> 1 `i `uc ]
[; ;Current_Monitor.c: 287: ADCON1=0b00000000;
"287
[e = _ADCON1 -> -> 0 `i `uc ]
[; ;Current_Monitor.c: 288: ADCON2=0b00000000;
"288
[e = _ADCON2 -> -> 0 `i `uc ]
[; ;Current_Monitor.c: 292: }
"292
[e :UE 529 ]
}
"295
[v _Analog_Capture_ON `(v ~T0 @X0 1 ef ]
{
[; ;Current_Monitor.c: 295: void Analog_Capture_ON (){
[e :U _Analog_Capture_ON ]
[f ]
[; ;Current_Monitor.c: 297: for(int x=0;x<=50;x++){
"297
{
[v _x `i ~T0 @X0 1 a ]
[e = _x -> 0 `i ]
[e $ <= _x -> 50 `i 531  ]
[e $U 532  ]
[e :U 531 ]
{
[; ;Current_Monitor.c: 298: ADCON0bits.GO_DONE=1;
"298
[e = . . _ADCON0bits 3 1 -> -> 1 `i `uc ]
[; ;Current_Monitor.c: 299: while(ADCON0bits.GO_DONE==1);
"299
[e $U 534  ]
[e :U 535 ]
[e :U 534 ]
[e $ == -> . . _ADCON0bits 3 1 `i -> 1 `i 535  ]
[e :U 536 ]
[; ;Current_Monitor.c: 307: Sample[x]=ADRESH;
"307
[e = *U + &U _Sample * -> -> _x `ui `ux -> -> # *U &U _Sample `ui `ux -> _ADRESH `i ]
[; ;Current_Monitor.c: 308: Initialize_Analog;
"308
[e &U _Initialize_Analog ]
[; ;Current_Monitor.c: 309: _delay((unsigned long)((500)*(10000000/4000.0)));
"309
[e ( __delay (1 -> * -> -> 500 `i `d / -> -> 10000000 `l `d .4000.0 `ul ]
"310
}
"297
[e ++ _x -> 1 `i ]
[e $ <= _x -> 50 `i 531  ]
[e :U 532 ]
"310
}
[; ;Current_Monitor.c: 310: }
[; ;Current_Monitor.c: 316: }
"316
[e :UE 530 ]
}
"318
[v _Analog_Capture_OFF `(v ~T0 @X0 1 ef ]
{
[; ;Current_Monitor.c: 318: void Analog_Capture_OFF (){
[e :U _Analog_Capture_OFF ]
[f ]
[; ;Current_Monitor.c: 319: ADCON0bits.ADON=0;
"319
[e = . . _ADCON0bits 1 0 -> -> 0 `i `uc ]
[; ;Current_Monitor.c: 323: }
"323
[e :UE 537 ]
}
"326
[v _Send_Unit `(v ~T0 @X0 1 ef ]
{
[; ;Current_Monitor.c: 326: void Send_Unit (){
[e :U _Send_Unit ]
[f ]
[; ;Current_Monitor.c: 328: for (int i=0;i<=3;i++){
"328
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $ <= _i -> 3 `i 539  ]
[e $U 540  ]
[e :U 539 ]
{
[; ;Current_Monitor.c: 329: Send_Command(text[i]);
"329
[e ( _Send_Command (1 *U + &U _text * -> -> _i `ui `ux -> -> # *U &U _text `ui `ux ]
"331
}
"328
[e ++ _i -> 1 `i ]
[e $ <= _i -> 3 `i 539  ]
[e :U 540 ]
"331
}
[; ;Current_Monitor.c: 331: }
[; ;Current_Monitor.c: 333: }
"333
[e :UE 538 ]
}
"336
[v _EEPROM_Write `(v ~T0 @X0 1 ef2`uc`*uc ]
{
[; ;Current_Monitor.c: 336: void EEPROM_Write (uint8_t address,uint8_t value []){
[e :U _EEPROM_Write ]
[v _address `uc ~T0 @X0 1 r1 ]
[v _value `*uc ~T0 @X0 1 r2 ]
[f ]
[; ;Current_Monitor.c: 340: _delay((unsigned long)((50)*(10000000/4000.0)));
"340
[e ( __delay (1 -> * -> -> 50 `i `d / -> -> 10000000 `l `d .4000.0 `ul ]
[; ;Current_Monitor.c: 341: EECON1bits.WREN=1;
"341
[e = . . _EECON1bits 0 2 -> -> 1 `i `uc ]
[; ;Current_Monitor.c: 342: EEADR=address ;
"342
[e = _EEADR _address ]
[; ;Current_Monitor.c: 343: EEDATA=value;
"343
[e = _EEDATA -> _value `Vuc ]
[; ;Current_Monitor.c: 344: EECON1bits.EEPGD=0;
"344
[e = . . _EECON1bits 0 7 -> -> 0 `i `uc ]
[; ;Current_Monitor.c: 345: EECON1bits.CFGS=0;
"345
[e = . . _EECON1bits 0 6 -> -> 0 `i `uc ]
[; ;Current_Monitor.c: 346: INTCONbits.GIE=0;
"346
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;Current_Monitor.c: 349: EECON2=0x55;
"349
[e = _EECON2 -> -> 85 `i `uc ]
[; ;Current_Monitor.c: 350: EECON2=0xAA;
"350
[e = _EECON2 -> -> 170 `i `uc ]
[; ;Current_Monitor.c: 351: EECON1bits.WR=1;
"351
[e = . . _EECON1bits 0 1 -> -> 1 `i `uc ]
[; ;Current_Monitor.c: 354: INTCONbits.GIE=1;
"354
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;Current_Monitor.c: 355: while(EECON1bits.WR==1);
"355
[e $U 543  ]
[e :U 544 ]
[e :U 543 ]
[e $ == -> . . _EECON1bits 0 1 `i -> 1 `i 544  ]
[e :U 545 ]
[; ;Current_Monitor.c: 356: EECON1bits.WREN = 0;
"356
[e = . . _EECON1bits 0 2 -> -> 0 `i `uc ]
[; ;Current_Monitor.c: 358: }
"358
[e :UE 542 ]
}
"361
[v _EEPROM_Read `(v ~T0 @X0 1 ef1`uc ]
{
[; ;Current_Monitor.c: 361: void EEPROM_Read(uint8_t address){
[e :U _EEPROM_Read ]
[v _address `uc ~T0 @X0 1 r1 ]
[f ]
[; ;Current_Monitor.c: 366: _delay((unsigned long)((50)*(10000000/4000.0)));
"366
[e ( __delay (1 -> * -> -> 50 `i `d / -> -> 10000000 `l `d .4000.0 `ul ]
[; ;Current_Monitor.c: 367: EEADR=address;
"367
[e = _EEADR _address ]
[; ;Current_Monitor.c: 368: EECON1bits.EEPGD=0;
"368
[e = . . _EECON1bits 0 7 -> -> 0 `i `uc ]
[; ;Current_Monitor.c: 369: EECON1bits.CFGS=0;
"369
[e = . . _EECON1bits 0 6 -> -> 0 `i `uc ]
[; ;Current_Monitor.c: 370: EECON1bits.RD=1;
"370
[e = . . _EECON1bits 0 0 -> -> 1 `i `uc ]
[; ;Current_Monitor.c: 371: result_EEPROM=EEDATA;
"371
[e = _result_EEPROM _EEDATA ]
[; ;Current_Monitor.c: 372: Sample_for_Average[x++]=result_EEPROM;
"372
[e = *U + &U _Sample_for_Average * -> -> ++ _x -> 1 `i `ui `ux -> -> # *U &U _Sample_for_Average `ui `ux -> _result_EEPROM `i ]
[; ;Current_Monitor.c: 373: Average_Function();
"373
[e ( _Average_Function ..  ]
[; ;Current_Monitor.c: 375: }
"375
[e :UE 546 ]
}
"377
[v _Half_Hour_Tick `(v ~T0 @X0 1 ef ]
{
[; ;Current_Monitor.c: 377: void Half_Hour_Tick (){
[e :U _Half_Hour_Tick ]
[f ]
[; ;Current_Monitor.c: 380: for(int x=0;x<=5;x++)
"380
{
[v _x `i ~T0 @X0 1 a ]
[e = _x -> 0 `i ]
[e $ <= _x -> 5 `i 548  ]
[e $U 549  ]
"381
[e :U 548 ]
[; ;Current_Monitor.c: 381: {
{
[; ;Current_Monitor.c: 383: _delay((unsigned long)((1000)*(10000000/4000.0)));
"383
[e ( __delay (1 -> * -> -> 1000 `i `d / -> -> 10000000 `l `d .4000.0 `ul ]
"385
}
"380
[e ++ _x -> 1 `i ]
[e $ <= _x -> 5 `i 548  ]
[e :U 549 ]
"385
}
[; ;Current_Monitor.c: 385: }
[; ;Current_Monitor.c: 388: }
"388
[e :UE 547 ]
}
"392
[v _EEPROM_test `(v ~T0 @X0 1 ef ]
{
[; ;Current_Monitor.c: 392: void EEPROM_test(){
[e :U _EEPROM_test ]
[f ]
[; ;Current_Monitor.c: 395: for (int x=0;x<50;x++){
"395
{
[v _x `i ~T0 @X0 1 a ]
[e = _x -> 0 `i ]
[e $ < _x -> 50 `i 552  ]
[e $U 553  ]
[e :U 552 ]
{
[; ;Current_Monitor.c: 397: Sample[x]=x;
"397
[e = *U + &U _Sample * -> -> _x `ui `ux -> -> # *U &U _Sample `ui `ux _x ]
"401
}
"395
[e ++ _x -> 1 `i ]
[e $ < _x -> 50 `i 552  ]
[e :U 553 ]
"401
}
[; ;Current_Monitor.c: 401: }
[; ;Current_Monitor.c: 403: }
"403
[e :UE 551 ]
}
"406
[v _Average_Function `(v ~T0 @X0 1 ef ]
{
[; ;Current_Monitor.c: 406: void Average_Function (){
[e :U _Average_Function ]
[f ]
[; ;Current_Monitor.c: 408: for(int x=0;x<=50;x++){
"408
{
[v _x `i ~T0 @X0 1 a ]
[e = _x -> 0 `i ]
[e $ <= _x -> 50 `i 556  ]
[e $U 557  ]
[e :U 556 ]
{
[; ;Current_Monitor.c: 409: Average +=Sample_for_Average[x];
"409
[e =+ _Average *U + &U _Sample_for_Average * -> -> _x `ui `ux -> -> # *U &U _Sample_for_Average `ui `ux ]
"411
}
"408
[e ++ _x -> 1 `i ]
[e $ <= _x -> 50 `i 556  ]
[e :U 557 ]
"411
}
[; ;Current_Monitor.c: 411: }
[; ;Current_Monitor.c: 412: Average=Average/50;
"412
[e = _Average / _Average -> 50 `i ]
[; ;Current_Monitor.c: 413: }
"413
[e :UE 555 ]
}
[p f _sprintf 8388736 ]
[a 3C 65 118 101 114 97 103 101 32 111 102 32 108 97 115 116 32 53 48 32 83 97 109 112 108 101 115 58 32 37 100 32 109 65 0 ]
[a 1C 80 114 101 115 115 32 83 32 116 111 32 83 116 97 114 116 32 67 111 109 109 117 110 105 99 97 116 105 111 110 58 0 ]
[a 2C 83 97 109 112 108 105 110 103 32 110 117 109 98 101 114 32 37 100 58 32 37 100 32 109 65 32 58 0 ]
