<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2024.2.0.3.0" title="robot" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" family_int="ice40tp" device_int="itpa08" package_int="SG48" operation_int="IND" speed_int="6" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="top"/>
        <Source name="C:/Mac/Home/Documents/ECAM/2024-2025/1MEO/Q2/TD4L_SoC/FPGA_2025/Labs/lab4-8_robot/rtl/top/top.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="top"/>
        </Source>
        <Source name="C:/Mac/Home/Documents/ECAM/2024-2025/1MEO/Q2/TD4L_SoC/FPGA_2025/Labs/lab4-8_robot/open-logic/src/base/vhdl/olo_base_pkg_attribute.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="C:/Mac/Home/Documents/ECAM/2024-2025/1MEO/Q2/TD4L_SoC/FPGA_2025/Labs/lab4-8_robot/open-logic/src/base/vhdl/olo_base_pkg_logic.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="C:/Mac/Home/Documents/ECAM/2024-2025/1MEO/Q2/TD4L_SoC/FPGA_2025/Labs/lab4-8_robot/open-logic/src/base/vhdl/olo_base_pkg_math.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="C:/Mac/Home/Documents/ECAM/2024-2025/1MEO/Q2/TD4L_SoC/FPGA_2025/Labs/lab4-8_robot/open-logic/src/base/vhdl/olo_base_fifo_sync.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="C:/Mac/Home/Documents/ECAM/2024-2025/1MEO/Q2/TD4L_SoC/FPGA_2025/Labs/lab4-8_robot/open-logic/src/base/vhdl/olo_base_reset_gen.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="C:/Mac/Home/Documents/ECAM/2024-2025/1MEO/Q2/TD4L_SoC/FPGA_2025/Labs/lab4-8_robot/open-logic/src/intf/vhdl/olo_intf_uart.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="C:/Mac/Home/Documents/ECAM/2024-2025/1MEO/Q2/TD4L_SoC/FPGA_2025/Labs/lab4-8_robot/open-logic/src/intf/vhdl/olo_intf_sync.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="C:/Mac/Home/Documents/ECAM/2024-2025/1MEO/Q2/TD4L_SoC/FPGA_2025/Labs/lab4-8_robot/open-logic/src/base/vhdl/olo_base_strobe_gen.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="C:/Mac/Home/Documents/ECAM/2024-2025/1MEO/Q2/TD4L_SoC/FPGA_2025/Labs/lab4-8_robot/open-logic/src/base/vhdl/olo_base_ram_sdp.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="C:/Mac/Home/Documents/ECAM/2024-2025/1MEO/Q2/TD4L_SoC/FPGA_2025/Labs/lab4-8_robot/open-logic/src/base/vhdl/olo_base_pkg_array.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../../../../../../../../../../../mac/Home/Documents/ECAM/2024-2025/1MEO/Q2/TD4L_SoC/FPGA_2025/Labs/lab4-8_robot/rtl/uart_protocol/uart_protocol.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="C:/Mac/Home/Documents/ECAM/2024-2025/1MEO/Q2/TD4L_SoC/FPGA_2025/Labs/lab4-8_robot/project/robot/robot.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="C:/Mac/Home/Documents/ECAM/2024-2025/1MEO/Q2/TD4L_SoC/FPGA_2025/Labs/lab4-8_robot/project/robot/timing.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="C:/Mac/Home/Documents/ECAM/2024-2025/1MEO/Q2/TD4L_SoC/FPGA_2025/Labs/lab4-8_robot/project/robot/robot1.sty"/>
</RadiantProject>
