// Seed: 3723905090
module module_0 (
    output wire id_0,
    output wand id_1,
    input  wor  id_2
);
  uwire id_4;
  assign id_4 = {1, 1};
  assign id_4 = 1 < {id_2, 1};
  always_comb @(negedge 1 <= id_2 - 1'b0);
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output wand id_2,
    output supply1 id_3,
    input uwire id_4,
    input wor id_5
);
  wire id_7, id_8, id_9, id_10;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
