# Sprint 2 - Verilog Review - Building Blocks

> **General description of the problem**: Following the verilog review, implement a circuit that counts the time between 0 and 9s and
shows on a 7-segment display.
> 
> **Nota 1**: [Video](https://www.youtube.com/watch?v=rih3KcWvHJA) (Portuguese) by Prof. Rafael.
> 
> **Nota 2**: [PDF](https://github.com/NibiruFT/CPU-MIPS/blob/main/Sprint%202/images/Sprint2%20-%20Rev%20verilog%20-%20Blocos%20construtivos.pdf) (Portuguese)

# Code

1. [HEX for 7segment](https://github.com/NibiruFT/CPU-MIPS/blob/main/Sprint%202/respostas/hexto7segment.v)
2. [Frequency Divider](https://github.com/NibiruFT/CPU-MIPS/blob/main/Sprint%202/respostas/div_freq.v)
3. [Counter M10](https://github.com/NibiruFT/CPU-MIPS/blob/main/Sprint%202/respostas/cont_M10.v)
4. [Mod_Final Test](https://github.com/NibiruFT/CPU-MIPS/blob/main/Sprint%202/respostas/Montagem_Final.v)

