;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 8
Threads_CORE0 =2
Threads_CORE1 =2
Threads_CORE2 =2
Threads_CORE3 =2
Threads_CORE4 =2
Threads_CORE5 =2
Threads_CORE6 =2
Threads_CORE7 =2
FastForward = 2000000
ContextQuantum = 1024000
ThreadQuantum = 1024
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0
ProcessPrefetchHints = 1
PrefetchHistorySize = 20

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth_CORE0 =5
IssueWidth_CORE0 =8
DispatchWidth_CORE0 =8
CommitWidth_CORE0 =5
DecodeWidth_CORE1 =5
IssueWidth_CORE1 =8
DispatchWidth_CORE1 =8
CommitWidth_CORE1 =5
DecodeWidth_CORE2 =1
IssueWidth_CORE2 =6
DispatchWidth_CORE2 =6
CommitWidth_CORE2 =6
DecodeWidth_CORE3 =1
IssueWidth_CORE3 =6
DispatchWidth_CORE3 =6
CommitWidth_CORE3 =6
DecodeWidth_CORE4 =1
IssueWidth_CORE4 =6
DispatchWidth_CORE4 =6
CommitWidth_CORE4 =6
DecodeWidth_CORE5 =1
IssueWidth_CORE5 =6
DispatchWidth_CORE5 =6
CommitWidth_CORE5 =6
DecodeWidth_CORE6 =1
IssueWidth_CORE6 =6
DispatchWidth_CORE6 =6
CommitWidth_CORE6 =6
DecodeWidth_CORE7 =1
IssueWidth_CORE7 =6
DispatchWidth_CORE7 =6
CommitWidth_CORE7 =6
DispatchKind = TimeSlice
IssueKind = TimeSlice
CommitKind = TimeSlice
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize_CORE0 =128
RobSize_CORE0 =192
IqSize_CORE0 =40
LsqSize_CORE0 =114
RfIntSize_CORE0 =168
RfFPSize_CORE0 =168
FetchQueueSize_CORE1 =128
RobSize_CORE1 =192
IqSize_CORE1 =40
LsqSize_CORE1 =114
RfIntSize_CORE1 =168
RfFPSize_CORE1 =168
FetchQueueSize_CORE2 =64
RobSize_CORE2 =32
IqSize_CORE2 =32
LsqSize_CORE2 =26
RfIntSize_CORE2 =32
RfFPSize_CORE2 =32
FetchQueueSize_CORE3 =64
RobSize_CORE3 =32
IqSize_CORE3 =32
LsqSize_CORE3 =26
RfIntSize_CORE3 =32
RfFPSize_CORE3 =32
FetchQueueSize_CORE4 =64
RobSize_CORE4 =32
IqSize_CORE4 =32
LsqSize_CORE4 =26
RfIntSize_CORE4 =32
RfFPSize_CORE4 =32
FetchQueueSize_CORE5 =64
RobSize_CORE5 =32
IqSize_CORE5 =32
LsqSize_CORE5 =26
RfIntSize_CORE5 =32
RfFPSize_CORE5 =32
FetchQueueSize_CORE6 =64
RobSize_CORE6 =32
IqSize_CORE6 =32
LsqSize_CORE6 =26
RfIntSize_CORE6 =32
RfFPSize_CORE6 =32
FetchQueueSize_CORE7 =64
RobSize_CORE7 =32
IqSize_CORE7 =32
LsqSize_CORE7 =26
RfIntSize_CORE7 =32
RfFPSize_CORE7 =32
RobKind = Private
IqKind = Private
LsqKind = Private
RfKind = Private

[ Config.TraceCache ]
Present_CORE0 =True
Sets_CORE0 =256
Assoc_CORE0 =8
TraceSize_CORE0 =16
BranchMax_CORE0 =4
QueueSize_CORE0 =56
Present_CORE1 =True
Sets_CORE1 =256
Assoc_CORE1 =8
TraceSize_CORE1 =16
BranchMax_CORE1 =4
QueueSize_CORE1 =56
Present_CORE2 =False
Sets_CORE2 =64
Assoc_CORE2 =4
TraceSize_CORE2 =16
BranchMax_CORE2 =3
QueueSize_CORE2 =32
Present_CORE3 =False
Sets_CORE3 =64
Assoc_CORE3 =4
TraceSize_CORE3 =16
BranchMax_CORE3 =3
QueueSize_CORE3 =32
Present_CORE4 =False
Sets_CORE4 =64
Assoc_CORE4 =4
TraceSize_CORE4 =16
BranchMax_CORE4 =3
QueueSize_CORE4 =32
Present_CORE5 =False
Sets_CORE5 =64
Assoc_CORE5 =4
TraceSize_CORE5 =16
BranchMax_CORE5 =3
QueueSize_CORE5 =32
Present_CORE6 =False
Sets_CORE6 =64
Assoc_CORE6 =4
TraceSize_CORE6 =16
BranchMax_CORE6 =3
QueueSize_CORE6 =32
Present_CORE7 =False
Sets_CORE7 =64
Assoc_CORE7 =4
TraceSize_CORE7 =16
BranchMax_CORE7 =3
QueueSize_CORE7 =32

[ Config.FunctionalUnits ]
IntAdd.Count_CORE0 = 4
IntAdd.OpLat_CORE0 = 1
IntAdd.IssueLat_CORE0 = 1
IntAdd.Count_CORE1 = 4
IntAdd.OpLat_CORE1 = 1
IntAdd.IssueLat_CORE1 = 1
IntAdd.Count_CORE2 = 2
IntAdd.OpLat_CORE2 = 1
IntAdd.IssueLat_CORE2 = 1
IntAdd.Count_CORE3 = 2
IntAdd.OpLat_CORE3 = 1
IntAdd.IssueLat_CORE3 = 1
IntAdd.Count_CORE4 = 2
IntAdd.OpLat_CORE4 = 1
IntAdd.IssueLat_CORE4 = 1
IntAdd.Count_CORE5 = 2
IntAdd.OpLat_CORE5 = 1
IntAdd.IssueLat_CORE5 = 1
IntAdd.Count_CORE6 = 2
IntAdd.OpLat_CORE6 = 1
IntAdd.IssueLat_CORE6 = 1
IntAdd.Count_CORE7 = 2
IntAdd.OpLat_CORE7 = 1
IntAdd.IssueLat_CORE7 = 1
IntMult.Count_CORE0 = 4
IntMult.OpLat_CORE0 = 2
IntMult.IssueLat_CORE0 = 2
IntMult.Count_CORE1 = 4
IntMult.OpLat_CORE1 = 2
IntMult.IssueLat_CORE1 = 2
IntMult.Count_CORE2 = 2
IntMult.OpLat_CORE2 = 2
IntMult.IssueLat_CORE2 = 2
IntMult.Count_CORE3 = 2
IntMult.OpLat_CORE3 = 2
IntMult.IssueLat_CORE3 = 2
IntMult.Count_CORE4 = 2
IntMult.OpLat_CORE4 = 2
IntMult.IssueLat_CORE4 = 2
IntMult.Count_CORE5 = 2
IntMult.OpLat_CORE5 = 2
IntMult.IssueLat_CORE5 = 2
IntMult.Count_CORE6 = 2
IntMult.OpLat_CORE6 = 2
IntMult.IssueLat_CORE6 = 2
IntMult.Count_CORE7 = 2
IntMult.OpLat_CORE7 = 2
IntMult.IssueLat_CORE7 = 2
IntDiv.Count_CORE0 = 4
IntDiv.OpLat_CORE0 = 5
IntDiv.IssueLat_CORE0 = 5
IntDiv.Count_CORE1 = 4
IntDiv.OpLat_CORE1 = 5
IntDiv.IssueLat_CORE1 = 5
IntDiv.Count_CORE2 = 2
IntDiv.OpLat_CORE2 = 5
IntDiv.IssueLat_CORE2 = 5
IntDiv.Count_CORE3 = 2
IntDiv.OpLat_CORE3 = 5
IntDiv.IssueLat_CORE3 = 5
IntDiv.Count_CORE4 = 2
IntDiv.OpLat_CORE4 = 5
IntDiv.IssueLat_CORE4 = 5
IntDiv.Count_CORE5 = 2
IntDiv.OpLat_CORE5 = 5
IntDiv.IssueLat_CORE5 = 5
IntDiv.Count_CORE6 = 2
IntDiv.OpLat_CORE6 = 5
IntDiv.IssueLat_CORE6 = 5
IntDiv.Count_CORE7 = 2
IntDiv.OpLat_CORE7 = 5
IntDiv.IssueLat_CORE7 = 5
EffAddr.Count_CORE0 = 4
EffAddr.OpLat_CORE0 = 1
EffAddr.IssueLat_CORE0 = 1
EffAddr.Count_CORE1 = 4
EffAddr.OpLat_CORE1 = 1
EffAddr.IssueLat_CORE1 = 1
EffAddr.Count_CORE2 = 1
EffAddr.OpLat_CORE2 = 2
EffAddr.IssueLat_CORE2 = 2
EffAddr.Count_CORE3 = 1
EffAddr.OpLat_CORE3 = 2
EffAddr.IssueLat_CORE3 = 2
EffAddr.Count_CORE4 = 1
EffAddr.OpLat_CORE4 = 2
EffAddr.IssueLat_CORE4 = 2
EffAddr.Count_CORE5 = 1
EffAddr.OpLat_CORE5 = 2
EffAddr.IssueLat_CORE5 = 2
EffAddr.Count_CORE6 = 1
EffAddr.OpLat_CORE6 = 2
EffAddr.IssueLat_CORE6 = 2
EffAddr.Count_CORE7 = 1
EffAddr.OpLat_CORE7 = 2
EffAddr.IssueLat_CORE7 = 2
Logic.Count_CORE0 = 4
Logic.OpLat_CORE0 = 1
Logic.IssueLat_CORE0 = 1
Logic.Count_CORE1 = 4
Logic.OpLat_CORE1 = 1
Logic.IssueLat_CORE1 = 1
Logic.Count_CORE2 = 2
Logic.OpLat_CORE2 = 1
Logic.IssueLat_CORE2 = 1
Logic.Count_CORE3 = 2
Logic.OpLat_CORE3 = 1
Logic.IssueLat_CORE3 = 1
Logic.Count_CORE4 = 2
Logic.OpLat_CORE4 = 1
Logic.IssueLat_CORE4 = 1
Logic.Count_CORE5 = 2
Logic.OpLat_CORE5 = 1
Logic.IssueLat_CORE5 = 1
Logic.Count_CORE6 = 2
Logic.OpLat_CORE6 = 1
Logic.IssueLat_CORE6 = 1
Logic.Count_CORE7 = 2
Logic.OpLat_CORE7 = 1
Logic.IssueLat_CORE7 = 1
FloatSimple.Count_CORE0 = 3
FloatSimple.OpLat_CORE0 = 2
FloatSimple.IssueLat_CORE0 = 2
FloatSimple.Count_CORE1 = 3
FloatSimple.OpLat_CORE1 = 2
FloatSimple.IssueLat_CORE1 = 2
FloatSimple.Count_CORE2 = 1
FloatSimple.OpLat_CORE2 = 2
FloatSimple.IssueLat_CORE2 = 2
FloatSimple.Count_CORE3 = 1
FloatSimple.OpLat_CORE3 = 2
FloatSimple.IssueLat_CORE3 = 2
FloatSimple.Count_CORE4 = 1
FloatSimple.OpLat_CORE4 = 2
FloatSimple.IssueLat_CORE4 = 2
FloatSimple.Count_CORE5 = 1
FloatSimple.OpLat_CORE5 = 2
FloatSimple.IssueLat_CORE5 = 2
FloatSimple.Count_CORE6 = 1
FloatSimple.OpLat_CORE6 = 2
FloatSimple.IssueLat_CORE6 = 2
FloatSimple.Count_CORE7 = 1
FloatSimple.OpLat_CORE7 = 2
FloatSimple.IssueLat_CORE7 = 2
FloatAdd.Count_CORE0 = 3
FloatAdd.OpLat_CORE0 = 5
FloatAdd.IssueLat_CORE0 = 5
FloatAdd.Count_CORE1 = 3
FloatAdd.OpLat_CORE1 = 5
FloatAdd.IssueLat_CORE1 = 5
FloatAdd.Count_CORE2 = 1
FloatAdd.OpLat_CORE2 = 5
FloatAdd.IssueLat_CORE2 = 5
FloatAdd.Count_CORE3 = 1
FloatAdd.OpLat_CORE3 = 5
FloatAdd.IssueLat_CORE3 = 5
FloatAdd.Count_CORE4 = 1
FloatAdd.OpLat_CORE4 = 5
FloatAdd.IssueLat_CORE4 = 5
FloatAdd.Count_CORE5 = 1
FloatAdd.OpLat_CORE5 = 5
FloatAdd.IssueLat_CORE5 = 5
FloatAdd.Count_CORE6 = 1
FloatAdd.OpLat_CORE6 = 5
FloatAdd.IssueLat_CORE6 = 5
FloatAdd.Count_CORE7 = 1
FloatAdd.OpLat_CORE7 = 5
FloatAdd.IssueLat_CORE7 = 5
FloatComp.Count_CORE0 = 3
FloatComp.OpLat_CORE0 = 2
FloatComp.IssueLat_CORE0 = 2
FloatComp.Count_CORE1 = 3
FloatComp.OpLat_CORE1 = 2
FloatComp.IssueLat_CORE1 = 2
FloatComp.Count_CORE2 = 1
FloatComp.OpLat_CORE2 = 2
FloatComp.IssueLat_CORE2 = 2
FloatComp.Count_CORE3 = 1
FloatComp.OpLat_CORE3 = 2
FloatComp.IssueLat_CORE3 = 2
FloatComp.Count_CORE4 = 1
FloatComp.OpLat_CORE4 = 2
FloatComp.IssueLat_CORE4 = 2
FloatComp.Count_CORE5 = 1
FloatComp.OpLat_CORE5 = 2
FloatComp.IssueLat_CORE5 = 2
FloatComp.Count_CORE6 = 1
FloatComp.OpLat_CORE6 = 2
FloatComp.IssueLat_CORE6 = 2
FloatComp.Count_CORE7 = 1
FloatComp.OpLat_CORE7 = 2
FloatComp.IssueLat_CORE7 = 2
FloatMult.Count_CORE0 = 2
FloatMult.OpLat_CORE0 = 10
FloatMult.IssueLat_CORE0 = 10
FloatMult.Count_CORE1 = 2
FloatMult.OpLat_CORE1 = 10
FloatMult.IssueLat_CORE1 = 10
FloatMult.Count_CORE2 = 1
FloatMult.OpLat_CORE2 = 10
FloatMult.IssueLat_CORE2 = 10
FloatMult.Count_CORE3 = 1
FloatMult.OpLat_CORE3 = 10
FloatMult.IssueLat_CORE3 = 10
FloatMult.Count_CORE4 = 1
FloatMult.OpLat_CORE4 = 10
FloatMult.IssueLat_CORE4 = 10
FloatMult.Count_CORE5 = 1
FloatMult.OpLat_CORE5 = 10
FloatMult.IssueLat_CORE5 = 10
FloatMult.Count_CORE6 = 1
FloatMult.OpLat_CORE6 = 10
FloatMult.IssueLat_CORE6 = 10
FloatMult.Count_CORE7 = 1
FloatMult.OpLat_CORE7 = 10
FloatMult.IssueLat_CORE7 = 10
FloatDiv.Count_CORE0 = 1
FloatDiv.OpLat_CORE0 = 15
FloatDiv.IssueLat_CORE0 = 15
FloatDiv.Count_CORE1 = 1
FloatDiv.OpLat_CORE1 = 15
FloatDiv.IssueLat_CORE1 = 15
FloatDiv.Count_CORE2 = 1
FloatDiv.OpLat_CORE2 = 15
FloatDiv.IssueLat_CORE2 = 15
FloatDiv.Count_CORE3 = 1
FloatDiv.OpLat_CORE3 = 15
FloatDiv.IssueLat_CORE3 = 15
FloatDiv.Count_CORE4 = 1
FloatDiv.OpLat_CORE4 = 15
FloatDiv.IssueLat_CORE4 = 15
FloatDiv.Count_CORE5 = 1
FloatDiv.OpLat_CORE5 = 15
FloatDiv.IssueLat_CORE5 = 15
FloatDiv.Count_CORE6 = 1
FloatDiv.OpLat_CORE6 = 15
FloatDiv.IssueLat_CORE6 = 15
FloatDiv.Count_CORE7 = 1
FloatDiv.OpLat_CORE7 = 15
FloatDiv.IssueLat_CORE7 = 15
FloatComplex.Count_CORE0 = 1
FloatComplex.OpLat_CORE0 = 20
FloatComplex.IssueLat_CORE0 = 20
FloatComplex.Count_CORE1 = 1
FloatComplex.OpLat_CORE1 = 20
FloatComplex.IssueLat_CORE1 = 20
FloatComplex.Count_CORE2 = 1
FloatComplex.OpLat_CORE2 = 20
FloatComplex.IssueLat_CORE2 = 20
FloatComplex.Count_CORE3 = 1
FloatComplex.OpLat_CORE3 = 20
FloatComplex.IssueLat_CORE3 = 20
FloatComplex.Count_CORE4 = 1
FloatComplex.OpLat_CORE4 = 20
FloatComplex.IssueLat_CORE4 = 20
FloatComplex.Count_CORE5 = 1
FloatComplex.OpLat_CORE5 = 20
FloatComplex.IssueLat_CORE5 = 20
FloatComplex.Count_CORE6 = 1
FloatComplex.OpLat_CORE6 = 20
FloatComplex.IssueLat_CORE6 = 20
FloatComplex.Count_CORE7 = 1
FloatComplex.OpLat_CORE7 = 20
FloatComplex.IssueLat_CORE7 = 20
XMMIntAdd.Count_CORE0 = 2
XMMIntAdd.OpLat_CORE0 = 1
XMMIntAdd.IssueLat_CORE0 = 1
XMMIntAdd.Count_CORE1 = 2
XMMIntAdd.OpLat_CORE1 = 1
XMMIntAdd.IssueLat_CORE1 = 1
XMMIntAdd.Count_CORE2 = 1
XMMIntAdd.OpLat_CORE2 = 1
XMMIntAdd.IssueLat_CORE2 = 1
XMMIntAdd.Count_CORE3 = 1
XMMIntAdd.OpLat_CORE3 = 1
XMMIntAdd.IssueLat_CORE3 = 1
XMMIntAdd.Count_CORE4 = 1
XMMIntAdd.OpLat_CORE4 = 1
XMMIntAdd.IssueLat_CORE4 = 1
XMMIntAdd.Count_CORE5 = 1
XMMIntAdd.OpLat_CORE5 = 1
XMMIntAdd.IssueLat_CORE5 = 1
XMMIntAdd.Count_CORE6 = 1
XMMIntAdd.OpLat_CORE6 = 1
XMMIntAdd.IssueLat_CORE6 = 1
XMMIntAdd.Count_CORE7 = 1
XMMIntAdd.OpLat_CORE7 = 1
XMMIntAdd.IssueLat_CORE7 = 1
XMMIntMult.Count_CORE0 = 2
XMMIntMult.OpLat_CORE0 = 2
XMMIntMult.IssueLat_CORE0 = 2
XMMIntMult.Count_CORE1 = 2
XMMIntMult.OpLat_CORE1 = 2
XMMIntMult.IssueLat_CORE1 = 2
XMMIntMult.Count_CORE2 = 1
XMMIntMult.OpLat_CORE2 = 2
XMMIntMult.IssueLat_CORE2 = 2
XMMIntMult.Count_CORE3 = 1
XMMIntMult.OpLat_CORE3 = 2
XMMIntMult.IssueLat_CORE3 = 2
XMMIntMult.Count_CORE4 = 1
XMMIntMult.OpLat_CORE4 = 2
XMMIntMult.IssueLat_CORE4 = 2
XMMIntMult.Count_CORE5 = 1
XMMIntMult.OpLat_CORE5 = 2
XMMIntMult.IssueLat_CORE5 = 2
XMMIntMult.Count_CORE6 = 1
XMMIntMult.OpLat_CORE6 = 2
XMMIntMult.IssueLat_CORE6 = 2
XMMIntMult.Count_CORE7 = 1
XMMIntMult.OpLat_CORE7 = 2
XMMIntMult.IssueLat_CORE7 = 2
XMMIntDiv.Count_CORE0 = 2
XMMIntDiv.OpLat_CORE0 = 5
XMMIntDiv.IssueLat_CORE0 = 5
XMMIntDiv.Count_CORE1 = 2
XMMIntDiv.OpLat_CORE1 = 5
XMMIntDiv.IssueLat_CORE1 = 5
XMMIntDiv.Count_CORE2 = 1
XMMIntDiv.OpLat_CORE2 = 5
XMMIntDiv.IssueLat_CORE2 = 5
XMMIntDiv.Count_CORE3 = 1
XMMIntDiv.OpLat_CORE3 = 5
XMMIntDiv.IssueLat_CORE3 = 5
XMMIntDiv.Count_CORE4 = 1
XMMIntDiv.OpLat_CORE4 = 5
XMMIntDiv.IssueLat_CORE4 = 5
XMMIntDiv.Count_CORE5 = 1
XMMIntDiv.OpLat_CORE5 = 5
XMMIntDiv.IssueLat_CORE5 = 5
XMMIntDiv.Count_CORE6 = 1
XMMIntDiv.OpLat_CORE6 = 5
XMMIntDiv.IssueLat_CORE6 = 5
XMMIntDiv.Count_CORE7 = 1
XMMIntDiv.OpLat_CORE7 = 5
XMMIntDiv.IssueLat_CORE7 = 5
XMMLogic.Count_CORE0 = 2
XMMLogic.OpLat_CORE0 = 1
XMMLogic.IssueLat_CORE0 = 1
XMMLogic.Count_CORE1 = 2
XMMLogic.OpLat_CORE1 = 1
XMMLogic.IssueLat_CORE1 = 1
XMMLogic.Count_CORE2 = 1
XMMLogic.OpLat_CORE2 = 1
XMMLogic.IssueLat_CORE2 = 1
XMMLogic.Count_CORE3 = 1
XMMLogic.OpLat_CORE3 = 1
XMMLogic.IssueLat_CORE3 = 1
XMMLogic.Count_CORE4 = 1
XMMLogic.OpLat_CORE4 = 1
XMMLogic.IssueLat_CORE4 = 1
XMMLogic.Count_CORE5 = 1
XMMLogic.OpLat_CORE5 = 1
XMMLogic.IssueLat_CORE5 = 1
XMMLogic.Count_CORE6 = 1
XMMLogic.OpLat_CORE6 = 1
XMMLogic.IssueLat_CORE6 = 1
XMMLogic.Count_CORE7 = 1
XMMLogic.OpLat_CORE7 = 1
XMMLogic.IssueLat_CORE7 = 1
XMMFloatAdd.Count_CORE0 = 2
XMMFloatAdd.OpLat_CORE0 = 5
XMMFloatAdd.IssueLat_CORE0 = 5
XMMFloatAdd.Count_CORE1 = 2
XMMFloatAdd.OpLat_CORE1 = 5
XMMFloatAdd.IssueLat_CORE1 = 5
XMMFloatAdd.Count_CORE2 = 1
XMMFloatAdd.OpLat_CORE2 = 5
XMMFloatAdd.IssueLat_CORE2 = 5
XMMFloatAdd.Count_CORE3 = 1
XMMFloatAdd.OpLat_CORE3 = 5
XMMFloatAdd.IssueLat_CORE3 = 5
XMMFloatAdd.Count_CORE4 = 1
XMMFloatAdd.OpLat_CORE4 = 5
XMMFloatAdd.IssueLat_CORE4 = 5
XMMFloatAdd.Count_CORE5 = 1
XMMFloatAdd.OpLat_CORE5 = 5
XMMFloatAdd.IssueLat_CORE5 = 5
XMMFloatAdd.Count_CORE6 = 1
XMMFloatAdd.OpLat_CORE6 = 5
XMMFloatAdd.IssueLat_CORE6 = 5
XMMFloatAdd.Count_CORE7 = 1
XMMFloatAdd.OpLat_CORE7 = 5
XMMFloatAdd.IssueLat_CORE7 = 5
XMMFloatComp.Count_CORE0 = 2
XMMFloatComp.OpLat_CORE0 = 2
XMMFloatComp.IssueLat_CORE0 = 2
XMMFloatComp.Count_CORE1 = 2
XMMFloatComp.OpLat_CORE1 = 2
XMMFloatComp.IssueLat_CORE1 = 2
XMMFloatComp.Count_CORE2 = 1
XMMFloatComp.OpLat_CORE2 = 2
XMMFloatComp.IssueLat_CORE2 = 2
XMMFloatComp.Count_CORE3 = 1
XMMFloatComp.OpLat_CORE3 = 2
XMMFloatComp.IssueLat_CORE3 = 2
XMMFloatComp.Count_CORE4 = 1
XMMFloatComp.OpLat_CORE4 = 2
XMMFloatComp.IssueLat_CORE4 = 2
XMMFloatComp.Count_CORE5 = 1
XMMFloatComp.OpLat_CORE5 = 2
XMMFloatComp.IssueLat_CORE5 = 2
XMMFloatComp.Count_CORE6 = 1
XMMFloatComp.OpLat_CORE6 = 2
XMMFloatComp.IssueLat_CORE6 = 2
XMMFloatComp.Count_CORE7 = 1
XMMFloatComp.OpLat_CORE7 = 2
XMMFloatComp.IssueLat_CORE7 = 2
XMMFloatMult.Count_CORE0 = 2
XMMFloatMult.OpLat_CORE0 = 10
XMMFloatMult.IssueLat_CORE0 = 10
XMMFloatMult.Count_CORE1 = 2
XMMFloatMult.OpLat_CORE1 = 10
XMMFloatMult.IssueLat_CORE1 = 10
XMMFloatMult.Count_CORE2 = 1
XMMFloatMult.OpLat_CORE2 = 10
XMMFloatMult.IssueLat_CORE2 = 10
XMMFloatMult.Count_CORE3 = 1
XMMFloatMult.OpLat_CORE3 = 10
XMMFloatMult.IssueLat_CORE3 = 10
XMMFloatMult.Count_CORE4 = 1
XMMFloatMult.OpLat_CORE4 = 10
XMMFloatMult.IssueLat_CORE4 = 10
XMMFloatMult.Count_CORE5 = 1
XMMFloatMult.OpLat_CORE5 = 10
XMMFloatMult.IssueLat_CORE5 = 10
XMMFloatMult.Count_CORE6 = 1
XMMFloatMult.OpLat_CORE6 = 10
XMMFloatMult.IssueLat_CORE6 = 10
XMMFloatMult.Count_CORE7 = 1
XMMFloatMult.OpLat_CORE7 = 10
XMMFloatMult.IssueLat_CORE7 = 10
XMMFloatDiv.Count_CORE0 = 2
XMMFloatDiv.OpLat_CORE0 = 15
XMMFloatDiv.IssueLat_CORE0 = 15
XMMFloatDiv.Count_CORE1 = 2
XMMFloatDiv.OpLat_CORE1 = 15
XMMFloatDiv.IssueLat_CORE1 = 15
XMMFloatDiv.Count_CORE2 = 1
XMMFloatDiv.OpLat_CORE2 = 15
XMMFloatDiv.IssueLat_CORE2 = 15
XMMFloatDiv.Count_CORE3 = 1
XMMFloatDiv.OpLat_CORE3 = 15
XMMFloatDiv.IssueLat_CORE3 = 15
XMMFloatDiv.Count_CORE4 = 1
XMMFloatDiv.OpLat_CORE4 = 15
XMMFloatDiv.IssueLat_CORE4 = 15
XMMFloatDiv.Count_CORE5 = 1
XMMFloatDiv.OpLat_CORE5 = 15
XMMFloatDiv.IssueLat_CORE5 = 15
XMMFloatDiv.Count_CORE6 = 1
XMMFloatDiv.OpLat_CORE6 = 15
XMMFloatDiv.IssueLat_CORE6 = 15
XMMFloatDiv.Count_CORE7 = 1
XMMFloatDiv.OpLat_CORE7 = 15
XMMFloatDiv.IssueLat_CORE7 = 15
XMMFloatConv.Count_CORE0 = 2
XMMFloatConv.OpLat_CORE0 = 5
XMMFloatConv.IssueLat_CORE0 = 5
XMMFloatConv.Count_CORE1 = 2
XMMFloatConv.OpLat_CORE1 = 5
XMMFloatConv.IssueLat_CORE1 = 5
XMMFloatConv.Count_CORE2 = 1
XMMFloatConv.OpLat_CORE2 = 5
XMMFloatConv.IssueLat_CORE2 = 5
XMMFloatConv.Count_CORE3 = 1
XMMFloatConv.OpLat_CORE3 = 5
XMMFloatConv.IssueLat_CORE3 = 5
XMMFloatConv.Count_CORE4 = 1
XMMFloatConv.OpLat_CORE4 = 5
XMMFloatConv.IssueLat_CORE4 = 5
XMMFloatConv.Count_CORE5 = 1
XMMFloatConv.OpLat_CORE5 = 5
XMMFloatConv.IssueLat_CORE5 = 5
XMMFloatConv.Count_CORE6 = 1
XMMFloatConv.OpLat_CORE6 = 5
XMMFloatConv.IssueLat_CORE6 = 5
XMMFloatConv.Count_CORE7 = 1
XMMFloatConv.OpLat_CORE7 = 5
XMMFloatConv.IssueLat_CORE7 = 5
XMMFloatComplex.Count_CORE0 = 2
XMMFloatComplex.OpLat_CORE0 = 20
XMMFloatComplex.IssueLat_CORE0 = 20
XMMFloatComplex.Count_CORE1 = 2
XMMFloatComplex.OpLat_CORE1 = 20
XMMFloatComplex.IssueLat_CORE1 = 20
XMMFloatComplex.Count_CORE2 = 1
XMMFloatComplex.OpLat_CORE2 = 20
XMMFloatComplex.IssueLat_CORE2 = 20
XMMFloatComplex.Count_CORE3 = 1
XMMFloatComplex.OpLat_CORE3 = 20
XMMFloatComplex.IssueLat_CORE3 = 20
XMMFloatComplex.Count_CORE4 = 1
XMMFloatComplex.OpLat_CORE4 = 20
XMMFloatComplex.IssueLat_CORE4 = 20
XMMFloatComplex.Count_CORE5 = 1
XMMFloatComplex.OpLat_CORE5 = 20
XMMFloatComplex.IssueLat_CORE5 = 20
XMMFloatComplex.Count_CORE6 = 1
XMMFloatComplex.OpLat_CORE6 = 20
XMMFloatComplex.IssueLat_CORE6 = 20
XMMFloatComplex.Count_CORE7 = 1
XMMFloatComplex.OpLat_CORE7 = 20
XMMFloatComplex.IssueLat_CORE7 = 20

[ Config.BranchPredictor ]
Kind_CORE0 =TwoLevel
BTB.Sets_CORE0 =512
BTB.Assoc_CORE0 =8
RAS.Size_CORE0 =32
Bimod.Size_CORE0 =2048
Choice.Size_CORE0 =2048
TwoLevel.L1Size_CORE0 =2
TwoLevel.L2Size_CORE0 =2048
Kind_CORE1 =TwoLevel
BTB.Sets_CORE1 =512
BTB.Assoc_CORE1 =8
RAS.Size_CORE1 =32
Bimod.Size_CORE1 =2048
Choice.Size_CORE1 =2048
TwoLevel.L1Size_CORE1 =2
TwoLevel.L2Size_CORE1 =2048
Kind_CORE2 =TwoLevel
BTB.Sets_CORE2 =256
BTB.Assoc_CORE2 =4
RAS.Size_CORE2 =16
Bimod.Size_CORE2 =1024
Choice.Size_CORE2 =1024
TwoLevel.L1Size_CORE2 =1
TwoLevel.L2Size_CORE2 =1024
Kind_CORE3 =TwoLevel
BTB.Sets_CORE3 =256
BTB.Assoc_CORE3 =4
RAS.Size_CORE3 =16
Bimod.Size_CORE3 =1024
Choice.Size_CORE3 =1024
TwoLevel.L1Size_CORE3 =1
TwoLevel.L2Size_CORE3 =1024
Kind_CORE4 =TwoLevel
BTB.Sets_CORE4 =256
BTB.Assoc_CORE4 =4
RAS.Size_CORE4 =16
Bimod.Size_CORE4 =1024
Choice.Size_CORE4 =1024
TwoLevel.L1Size_CORE4 =1
TwoLevel.L2Size_CORE4 =1024
Kind_CORE5 =TwoLevel
BTB.Sets_CORE5 =256
BTB.Assoc_CORE5 =4
RAS.Size_CORE5 =16
Bimod.Size_CORE5 =1024
Choice.Size_CORE5 =1024
TwoLevel.L1Size_CORE5 =1
TwoLevel.L2Size_CORE5 =1024
Kind_CORE6 =TwoLevel
BTB.Sets_CORE6 =256
BTB.Assoc_CORE6 =4
RAS.Size_CORE6 =16
Bimod.Size_CORE6 =1024
Choice.Size_CORE6 =1024
TwoLevel.L1Size_CORE6 =1
TwoLevel.L2Size_CORE6 =1024
Kind_CORE7 =TwoLevel
BTB.Sets_CORE7 =256
BTB.Assoc_CORE7 =4
RAS.Size_CORE7 =16
Bimod.Size_CORE7 =1024
Choice.Size_CORE7 =1024
TwoLevel.L1Size_CORE7 =1
TwoLevel.L2Size_CORE7 =1024


;
; Simulation Statistics
;

; Global statistics
[ Global ]

Cycles = 6329836
Time = 89.44
CyclesPerSecond = 70774
MemoryUsed = 811606016
MemoryUsedMax = 811610112

; Dispatch stage
Dispatch.Uop.nop = 15482
Dispatch.Uop.move = 157055
Dispatch.Uop.add = 275246
Dispatch.Uop.sub = 277731
Dispatch.Uop.mult = 57644
Dispatch.Uop.div = 281
Dispatch.Uop.effaddr = 1048204
Dispatch.Uop.and = 69743
Dispatch.Uop.or = 6990
Dispatch.Uop.xor = 9516
Dispatch.Uop.not = 207
Dispatch.Uop.shift = 44033
Dispatch.Uop.sign = 1520
Dispatch.Uop.fmove = 272857
Dispatch.Uop.fsign = 11836
Dispatch.Uop.fround = 14
Dispatch.Uop.fadd = 57676
Dispatch.Uop.fsub = 28376
Dispatch.Uop.fcomp = 19285
Dispatch.Uop.fmult = 102699
Dispatch.Uop.fdiv = 5503
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 2717
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 185
Dispatch.Uop.fpush = 125746
Dispatch.Uop.fpop = 129272
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 711454
Dispatch.Uop.store = 344894
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 42136
Dispatch.Uop.ret = 39248
Dispatch.Uop.jump = 6737
Dispatch.Uop.branch = 178835
Dispatch.Uop.ibranch = 6162
Dispatch.Uop.syscall = 115
Dispatch.Integer = 1816161
Dispatch.Logic = 132009
Dispatch.FloatingPoint = 756166
Dispatch.Memory = 1056348
Dispatch.Ctrl = 273118
Dispatch.WndSwitch = 81384
Dispatch.Total = 4049399
Dispatch.IPC = 0.6397
Dispatch.DutyCycle = 0.07997

; Issue stage
Issue.Uop.nop = 15069
Issue.Uop.move = 141123
Issue.Uop.add = 244369
Issue.Uop.sub = 242911
Issue.Uop.mult = 46396
Issue.Uop.div = 212
Issue.Uop.effaddr = 978162
Issue.Uop.and = 56577
Issue.Uop.or = 5982
Issue.Uop.xor = 7685
Issue.Uop.not = 137
Issue.Uop.shift = 35890
Issue.Uop.sign = 1308
Issue.Uop.fmove = 246109
Issue.Uop.fsign = 11293
Issue.Uop.fround = 5
Issue.Uop.fadd = 56310
Issue.Uop.fsub = 26353
Issue.Uop.fcomp = 17563
Issue.Uop.fmult = 96997
Issue.Uop.fdiv = 5481
Issue.Uop.fexp = 0
Issue.Uop.flog = 2431
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 166
Issue.Uop.fpush = 124774
Issue.Uop.fpop = 127636
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 644595
Issue.Uop.store = 238226
Issue.Uop.prefetch = 0
Issue.Uop.call = 41225
Issue.Uop.ret = 33242
Issue.Uop.jump = 6397
Issue.Uop.branch = 144010
Issue.Uop.ibranch = 3465
Issue.Uop.syscall = 114
Issue.Integer = 1653173
Issue.Logic = 107579
Issue.FloatingPoint = 715118
Issue.Memory = 882821
Issue.Ctrl = 228339
Issue.WndSwitch = 74467
Issue.Total = 3602213
Issue.IPC = 0.5691
Issue.DutyCycle = 0.07114

; Commit stage
Commit.Uop.nop = 371
Commit.Uop.move = 114780
Commit.Uop.add = 194829
Commit.Uop.sub = 201185
Commit.Uop.mult = 40129
Commit.Uop.div = 188
Commit.Uop.effaddr = 785470
Commit.Uop.and = 53146
Commit.Uop.or = 5798
Commit.Uop.xor = 6049
Commit.Uop.not = 75
Commit.Uop.shift = 32195
Commit.Uop.sign = 1096
Commit.Uop.fmove = 227057
Commit.Uop.fsign = 10787
Commit.Uop.fround = 0
Commit.Uop.fadd = 56185
Commit.Uop.fsub = 26139
Commit.Uop.fcomp = 16221
Commit.Uop.fmult = 93497
Commit.Uop.fdiv = 5472
Commit.Uop.fexp = 0
Commit.Uop.flog = 2388
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 109150
Commit.Uop.fpop = 109132
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 554539
Commit.Uop.store = 238231
Commit.Uop.prefetch = 0
Commit.Uop.call = 29210
Commit.Uop.ret = 29186
Commit.Uop.jump = 2971
Commit.Uop.branch = 136407
Commit.Uop.ibranch = 3195
Commit.Uop.syscall = 90
Commit.Integer = 1336581
Commit.Logic = 98359
Commit.FloatingPoint = 656028
Commit.Memory = 792770
Commit.Ctrl = 200969
Commit.WndSwitch = 58396
Commit.Total = 3085168
Commit.IPC = 0.4874
Commit.DutyCycle = 0.09748

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 200969
Commit.Squashed = 963704
Commit.Mispred = 23587
Commit.PredAcc = 0.8826


; Statistics for core 0
[ c0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 121121
fu.IntAdd.Denied = 121121
fu.IntAdd.WaitingTime = 0.01068
fu.IntMult.Accesses = 10537
fu.IntMult.Denied = 10537
fu.IntMult.WaitingTime = 0.01034
fu.IntDiv.Accesses = 15
fu.IntDiv.Denied = 15
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 218192
fu.EffAddr.Denied = 218192
fu.EffAddr.WaitingTime = 0.04032
fu.Logic.Accesses = 26807
fu.Logic.Denied = 26807
fu.Logic.WaitingTime = 0.000858
fu.FloatSimple.Accesses = 315
fu.FloatSimple.Denied = 315
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 1637
fu.FloatAdd.Denied = 1637
fu.FloatAdd.WaitingTime = 0.003665
fu.FloatComp.Accesses = 537
fu.FloatComp.Denied = 537
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 4803
fu.FloatMult.Denied = 4803
fu.FloatMult.WaitingTime = 0.1553
fu.FloatDiv.Accesses = 158
fu.FloatDiv.Denied = 158
fu.FloatDiv.WaitingTime = 0.5886
fu.FloatComplex.Accesses = 88
fu.FloatComplex.Denied = 88
fu.FloatComplex.WaitingTime = 0.5455
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 436335
Dispatch.Stall.spec = 442250
Dispatch.Stall.uop_queue = 35383309
Dispatch.Stall.rob = 1028730
Dispatch.Stall.iq = 13189225
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 158736
Dispatch.Stall.ctx = 103

; Dispatch stage
Dispatch.Uop.nop = 6086
Dispatch.Uop.move = 40261
Dispatch.Uop.add = 71890
Dispatch.Uop.sub = 82640
Dispatch.Uop.mult = 16328
Dispatch.Uop.div = 20
Dispatch.Uop.effaddr = 250494
Dispatch.Uop.and = 17259
Dispatch.Uop.or = 725
Dispatch.Uop.xor = 5482
Dispatch.Uop.not = 70
Dispatch.Uop.shift = 14689
Dispatch.Uop.sign = 458
Dispatch.Uop.fmove = 20663
Dispatch.Uop.fsign = 399
Dispatch.Uop.fround = 2
Dispatch.Uop.fadd = 990
Dispatch.Uop.fsub = 989
Dispatch.Uop.fcomp = 768
Dispatch.Uop.fmult = 6504
Dispatch.Uop.fdiv = 162
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 110
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 30
Dispatch.Uop.fpush = 8289
Dispatch.Uop.fpop = 9685
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 144627
Dispatch.Uop.store = 106615
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 10317
Dispatch.Uop.ret = 9640
Dispatch.Uop.jump = 3072
Dispatch.Uop.branch = 45226
Dispatch.Uop.ibranch = 4060
Dispatch.Uop.syscall = 35
Dispatch.Integer = 461633
Dispatch.Logic = 38683
Dispatch.FloatingPoint = 48591
Dispatch.Memory = 251242
Dispatch.Ctrl = 72315
Dispatch.WndSwitch = 19957
Dispatch.Total = 878585
Dispatch.IPC = 0.1388
Dispatch.DutyCycle = 0.01735

; Issue stage
Issue.Uop.nop = 5935
Issue.Uop.move = 33844
Issue.Uop.add = 56627
Issue.Uop.sub = 64494
Issue.Uop.mult = 10537
Issue.Uop.div = 15
Issue.Uop.effaddr = 218192
Issue.Uop.and = 11304
Issue.Uop.or = 443
Issue.Uop.xor = 4392
Issue.Uop.not = 49
Issue.Uop.shift = 10281
Issue.Uop.sign = 338
Issue.Uop.fmove = 14512
Issue.Uop.fsign = 313
Issue.Uop.fround = 2
Issue.Uop.fadd = 879
Issue.Uop.fsub = 758
Issue.Uop.fcomp = 537
Issue.Uop.fmult = 4803
Issue.Uop.fdiv = 158
Issue.Uop.fexp = 0
Issue.Uop.flog = 59
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 29
Issue.Uop.fpush = 8163
Issue.Uop.fpop = 9426
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 113807
Issue.Uop.store = 54656
Issue.Uop.prefetch = 0
Issue.Uop.call = 10029
Issue.Uop.ret = 6867
Issue.Uop.jump = 2932
Issue.Uop.branch = 29026
Issue.Uop.ibranch = 2092
Issue.Uop.syscall = 35
Issue.Integer = 383709
Issue.Logic = 26807
Issue.FloatingPoint = 39639
Issue.Memory = 168463
Issue.Ctrl = 50946
Issue.WndSwitch = 16896
Issue.Total = 675534
Issue.IPC = 0.1067
Issue.DutyCycle = 0.01334

; Commit stage
Commit.Uop.nop = 108
Commit.Uop.move = 20699
Commit.Uop.add = 31653
Commit.Uop.sub = 44544
Commit.Uop.mult = 6644
Commit.Uop.div = 12
Commit.Uop.effaddr = 126540
Commit.Uop.and = 9766
Commit.Uop.or = 357
Commit.Uop.xor = 3452
Commit.Uop.not = 29
Commit.Uop.shift = 8044
Commit.Uop.sign = 239
Commit.Uop.fmove = 9388
Commit.Uop.fsign = 273
Commit.Uop.fround = 0
Commit.Uop.fadd = 832
Commit.Uop.fsub = 721
Commit.Uop.fcomp = 396
Commit.Uop.fmult = 3245
Commit.Uop.fdiv = 156
Commit.Uop.fexp = 0
Commit.Uop.flog = 53
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 3845
Commit.Uop.fpop = 3839
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 71482
Commit.Uop.store = 54656
Commit.Uop.prefetch = 0
Commit.Uop.call = 4803
Commit.Uop.ret = 4808
Commit.Uop.jump = 1435
Commit.Uop.branch = 24891
Commit.Uop.ibranch = 2013
Commit.Uop.syscall = 34
Commit.Integer = 230092
Commit.Logic = 21887
Commit.FloatingPoint = 22748
Commit.Memory = 126138
Commit.Ctrl = 37950
Commit.WndSwitch = 9611
Commit.Total = 438957
Commit.IPC = 0.06935
Commit.DutyCycle = 0.01387

; Committed branches
Commit.Branches = 37950
Commit.Squashed = 439517
Commit.Mispred = 7388
Commit.PredAcc = 0.8053

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ c0t0 ]

; Dispatch stage
Dispatch.Uop.nop = 5327
Dispatch.Uop.move = 25959
Dispatch.Uop.add = 43003
Dispatch.Uop.sub = 55742
Dispatch.Uop.mult = 7657
Dispatch.Uop.div = 4
Dispatch.Uop.effaddr = 162037
Dispatch.Uop.and = 11528
Dispatch.Uop.or = 565
Dispatch.Uop.xor = 4636
Dispatch.Uop.not = 65
Dispatch.Uop.shift = 9905
Dispatch.Uop.sign = 172
Dispatch.Uop.fmove = 11234
Dispatch.Uop.fsign = 312
Dispatch.Uop.fround = 1
Dispatch.Uop.fadd = 771
Dispatch.Uop.fsub = 756
Dispatch.Uop.fcomp = 617
Dispatch.Uop.fmult = 3537
Dispatch.Uop.fdiv = 120
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 89
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 28
Dispatch.Uop.fpush = 4809
Dispatch.Uop.fpop = 5473
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 91394
Dispatch.Uop.store = 73407
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 7159
Dispatch.Uop.ret = 6554
Dispatch.Uop.jump = 1773
Dispatch.Uop.branch = 27947
Dispatch.Uop.ibranch = 3901
Dispatch.Uop.syscall = 35
Dispatch.Integer = 294402
Dispatch.Logic = 26871
Dispatch.FloatingPoint = 27747
Dispatch.Memory = 164801
Dispatch.Ctrl = 47334
Dispatch.WndSwitch = 13713
Dispatch.Total = 566517
Dispatch.IPC = 0.0895
Dispatch.DutyCycle = 0.01119

; Issue stage
Issue.Uop.nop = 5191
Issue.Uop.move = 22311
Issue.Uop.add = 33460
Issue.Uop.sub = 43527
Issue.Uop.mult = 4906
Issue.Uop.div = 0
Issue.Uop.effaddr = 141781
Issue.Uop.and = 7690
Issue.Uop.or = 331
Issue.Uop.xor = 3711
Issue.Uop.not = 45
Issue.Uop.shift = 7167
Issue.Uop.sign = 120
Issue.Uop.fmove = 7552
Issue.Uop.fsign = 244
Issue.Uop.fround = 1
Issue.Uop.fadd = 675
Issue.Uop.fsub = 570
Issue.Uop.fcomp = 432
Issue.Uop.fmult = 2695
Issue.Uop.fdiv = 117
Issue.Uop.fexp = 0
Issue.Uop.flog = 49
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 27
Issue.Uop.fpush = 4737
Issue.Uop.fpop = 5355
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 71957
Issue.Uop.store = 40022
Issue.Uop.prefetch = 0
Issue.Uop.call = 6918
Issue.Uop.ret = 4734
Issue.Uop.jump = 1722
Issue.Uop.branch = 18114
Issue.Uop.ibranch = 2015
Issue.Uop.syscall = 35
Issue.Integer = 245985
Issue.Logic = 19064
Issue.FloatingPoint = 22454
Issue.Memory = 111979
Issue.Ctrl = 33503
Issue.WndSwitch = 11652
Issue.Total = 438211
Issue.IPC = 0.06923
Issue.DutyCycle = 0.008654

; Commit stage
Commit.Uop.nop = 45
Commit.Uop.move = 14346
Commit.Uop.add = 20626
Commit.Uop.sub = 32050
Commit.Uop.mult = 3118
Commit.Uop.div = 0
Commit.Uop.effaddr = 87210
Commit.Uop.and = 6719
Commit.Uop.or = 275
Commit.Uop.xor = 2920
Commit.Uop.not = 25
Commit.Uop.shift = 6032
Commit.Uop.sign = 83
Commit.Uop.fmove = 4853
Commit.Uop.fsign = 214
Commit.Uop.fround = 0
Commit.Uop.fadd = 640
Commit.Uop.fsub = 546
Commit.Uop.fcomp = 319
Commit.Uop.fmult = 1977
Commit.Uop.fdiv = 116
Commit.Uop.fexp = 0
Commit.Uop.flog = 45
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 2339
Commit.Uop.fpop = 2335
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 47540
Commit.Uop.store = 40022
Commit.Uop.prefetch = 0
Commit.Uop.call = 3615
Commit.Uop.ret = 3610
Commit.Uop.jump = 874
Commit.Uop.branch = 15964
Commit.Uop.ibranch = 1963
Commit.Uop.syscall = 34
Commit.Integer = 157350
Commit.Logic = 16054
Commit.FloatingPoint = 13384
Commit.Memory = 87562
Commit.Ctrl = 26026
Commit.WndSwitch = 7225
Commit.Total = 300455
Commit.IPC = 0.04747
Commit.DutyCycle = 0.009493

; Committed branches
Commit.Branches = 26026
Commit.Squashed = 265951
Commit.Mispred = 4533
Commit.PredAcc = 0.8258

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 300455
ROB.Writes = 566517
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 326232
IQ.Writes = 401716
IQ.WakeupAccesses = 427484
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 111979
LSQ.Writes = 164801
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 468304
RF_Int.Writes = 332289
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 11417
RF_Fp.Writes = 9500
RAT.IntReads = 643660
RAT.IntWrites = 393523
RAT.FpReads = 15824
RAT.FpWrites = 13132
BTB.Reads = 42470
BTB.Writes = 26026

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 102183
TraceCache.Hits = 28176
TraceCache.HitRatio = 0.2757
TraceCache.Fetched = 422289
TraceCache.Dispatched = 272943
TraceCache.Issued = 217159
TraceCache.Committed = 143029
TraceCache.Squashed = 129852
TraceCache.TraceLength = 15.12


; Statistics for core 0 - thread 1
[ c0t1 ]

; Dispatch stage
Dispatch.Uop.nop = 759
Dispatch.Uop.move = 14302
Dispatch.Uop.add = 28887
Dispatch.Uop.sub = 26898
Dispatch.Uop.mult = 8671
Dispatch.Uop.div = 16
Dispatch.Uop.effaddr = 88457
Dispatch.Uop.and = 5731
Dispatch.Uop.or = 160
Dispatch.Uop.xor = 846
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 4784
Dispatch.Uop.sign = 286
Dispatch.Uop.fmove = 9429
Dispatch.Uop.fsign = 87
Dispatch.Uop.fround = 1
Dispatch.Uop.fadd = 219
Dispatch.Uop.fsub = 233
Dispatch.Uop.fcomp = 151
Dispatch.Uop.fmult = 2967
Dispatch.Uop.fdiv = 42
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 21
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 2
Dispatch.Uop.fpush = 3480
Dispatch.Uop.fpop = 4212
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 53233
Dispatch.Uop.store = 33208
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 3158
Dispatch.Uop.ret = 3086
Dispatch.Uop.jump = 1299
Dispatch.Uop.branch = 17279
Dispatch.Uop.ibranch = 159
Dispatch.Uop.syscall = 0
Dispatch.Integer = 167231
Dispatch.Logic = 11812
Dispatch.FloatingPoint = 20844
Dispatch.Memory = 86441
Dispatch.Ctrl = 24981
Dispatch.WndSwitch = 6244
Dispatch.Total = 312068
Dispatch.IPC = 0.0493
Dispatch.DutyCycle = 0.006163

; Issue stage
Issue.Uop.nop = 744
Issue.Uop.move = 11533
Issue.Uop.add = 23167
Issue.Uop.sub = 20967
Issue.Uop.mult = 5631
Issue.Uop.div = 15
Issue.Uop.effaddr = 76411
Issue.Uop.and = 3614
Issue.Uop.or = 112
Issue.Uop.xor = 681
Issue.Uop.not = 4
Issue.Uop.shift = 3114
Issue.Uop.sign = 218
Issue.Uop.fmove = 6960
Issue.Uop.fsign = 69
Issue.Uop.fround = 1
Issue.Uop.fadd = 204
Issue.Uop.fsub = 188
Issue.Uop.fcomp = 105
Issue.Uop.fmult = 2108
Issue.Uop.fdiv = 41
Issue.Uop.fexp = 0
Issue.Uop.flog = 10
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 2
Issue.Uop.fpush = 3426
Issue.Uop.fpop = 4071
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 41850
Issue.Uop.store = 14634
Issue.Uop.prefetch = 0
Issue.Uop.call = 3111
Issue.Uop.ret = 2133
Issue.Uop.jump = 1210
Issue.Uop.branch = 10912
Issue.Uop.ibranch = 77
Issue.Uop.syscall = 0
Issue.Integer = 137724
Issue.Logic = 7743
Issue.FloatingPoint = 17185
Issue.Memory = 56484
Issue.Ctrl = 17443
Issue.WndSwitch = 5244
Issue.Total = 237323
Issue.IPC = 0.03749
Issue.DutyCycle = 0.004687

; Commit stage
Commit.Uop.nop = 63
Commit.Uop.move = 6353
Commit.Uop.add = 11027
Commit.Uop.sub = 12494
Commit.Uop.mult = 3526
Commit.Uop.div = 12
Commit.Uop.effaddr = 39330
Commit.Uop.and = 3047
Commit.Uop.or = 82
Commit.Uop.xor = 532
Commit.Uop.not = 4
Commit.Uop.shift = 2012
Commit.Uop.sign = 156
Commit.Uop.fmove = 4535
Commit.Uop.fsign = 59
Commit.Uop.fround = 0
Commit.Uop.fadd = 192
Commit.Uop.fsub = 175
Commit.Uop.fcomp = 77
Commit.Uop.fmult = 1268
Commit.Uop.fdiv = 40
Commit.Uop.fexp = 0
Commit.Uop.flog = 8
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 1506
Commit.Uop.fpop = 1504
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 23942
Commit.Uop.store = 14634
Commit.Uop.prefetch = 0
Commit.Uop.call = 1188
Commit.Uop.ret = 1198
Commit.Uop.jump = 561
Commit.Uop.branch = 8927
Commit.Uop.ibranch = 50
Commit.Uop.syscall = 0
Commit.Integer = 72742
Commit.Logic = 5833
Commit.FloatingPoint = 9364
Commit.Memory = 38576
Commit.Ctrl = 11924
Commit.WndSwitch = 2386
Commit.Total = 138502
Commit.IPC = 0.02188
Commit.DutyCycle = 0.004376

; Committed branches
Commit.Branches = 11924
Commit.Squashed = 173566
Commit.Mispred = 2855
Commit.PredAcc = 0.7606

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 138502
ROB.Writes = 312068
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 180839
IQ.Writes = 225627
IQ.WakeupAccesses = 231244
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 56484
LSQ.Writes = 86441
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 250618
RF_Int.Writes = 188361
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 7972
RF_Fp.Writes = 5529
RAT.IntReads = 352087
RAT.IntWrites = 225034
RAT.FpReads = 10573
RAT.FpWrites = 7739
BTB.Reads = 25592
BTB.Writes = 11924

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 44249
TraceCache.Hits = 17875
TraceCache.HitRatio = 0.404
TraceCache.Fetched = 271083
TraceCache.Dispatched = 163297
TraceCache.Issued = 124674
TraceCache.Committed = 69811
TraceCache.Squashed = 93486
TraceCache.TraceLength = 15.11


; Statistics for core 1
[ c1 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 101969
fu.IntAdd.Denied = 101969
fu.IntAdd.WaitingTime = 0.005511
fu.IntMult.Accesses = 10486
fu.IntMult.Denied = 10486
fu.IntMult.WaitingTime = 0.00267
fu.IntDiv.Accesses = 80
fu.IntDiv.Denied = 80
fu.IntDiv.WaitingTime = 0.05
fu.EffAddr.Accesses = 193479
fu.EffAddr.Denied = 193479
fu.EffAddr.WaitingTime = 0.06079
fu.Logic.Accesses = 18776
fu.Logic.Denied = 18776
fu.Logic.WaitingTime = 0.01875
fu.FloatSimple.Accesses = 1366
fu.FloatSimple.Denied = 1366
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 6877
fu.FloatAdd.Denied = 6877
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 2331
fu.FloatComp.Denied = 2331
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 10067
fu.FloatMult.Denied = 10067
fu.FloatMult.WaitingTime = 0.1715
fu.FloatDiv.Accesses = 655
fu.FloatDiv.Denied = 655
fu.FloatDiv.WaitingTime = 0.1374
fu.FloatComplex.Accesses = 407
fu.FloatComplex.Denied = 407
fu.FloatComplex.WaitingTime = 0.5381
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 414966
Dispatch.Stall.spec = 429644
Dispatch.Stall.uop_queue = 35718649
Dispatch.Stall.rob = 1154700
Dispatch.Stall.iq = 12794010
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 110571
Dispatch.Stall.ctx = 16148

; Dispatch stage
Dispatch.Uop.nop = 7784
Dispatch.Uop.move = 39084
Dispatch.Uop.add = 63815
Dispatch.Uop.sub = 63981
Dispatch.Uop.mult = 15942
Dispatch.Uop.div = 142
Dispatch.Uop.effaddr = 223245
Dispatch.Uop.and = 14558
Dispatch.Uop.or = 1780
Dispatch.Uop.xor = 2122
Dispatch.Uop.not = 108
Dispatch.Uop.shift = 10828
Dispatch.Uop.sign = 285
Dispatch.Uop.fmove = 49205
Dispatch.Uop.fsign = 1817
Dispatch.Uop.fround = 4
Dispatch.Uop.fadd = 4155
Dispatch.Uop.fsub = 4215
Dispatch.Uop.fcomp = 3438
Dispatch.Uop.fmult = 12168
Dispatch.Uop.fdiv = 673
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 505
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 155
Dispatch.Uop.fpush = 19484
Dispatch.Uop.fpop = 21767
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 134746
Dispatch.Uop.store = 87038
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 11811
Dispatch.Uop.ret = 9195
Dispatch.Uop.jump = 2257
Dispatch.Uop.branch = 37020
Dispatch.Uop.ibranch = 1230
Dispatch.Uop.syscall = 53
Dispatch.Integer = 406209
Dispatch.Logic = 29681
Dispatch.FloatingPoint = 117586
Dispatch.Memory = 221784
Dispatch.Ctrl = 61513
Dispatch.WndSwitch = 21006
Dispatch.Total = 844610
Dispatch.IPC = 0.1334
Dispatch.DutyCycle = 0.01668

; Issue stage
Issue.Uop.nop = 7581
Issue.Uop.move = 30763
Issue.Uop.add = 51475
Issue.Uop.sub = 50494
Issue.Uop.mult = 10486
Issue.Uop.div = 80
Issue.Uop.effaddr = 193479
Issue.Uop.and = 8832
Issue.Uop.or = 1064
Issue.Uop.xor = 1443
Issue.Uop.not = 60
Issue.Uop.shift = 7164
Issue.Uop.sign = 213
Issue.Uop.fmove = 34706
Issue.Uop.fsign = 1364
Issue.Uop.fround = 2
Issue.Uop.fadd = 3678
Issue.Uop.fsub = 3199
Issue.Uop.fcomp = 2331
Issue.Uop.fmult = 10067
Issue.Uop.fdiv = 655
Issue.Uop.fexp = 0
Issue.Uop.flog = 270
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 137
Issue.Uop.fpush = 19105
Issue.Uop.fpop = 21201
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 105449
Issue.Uop.store = 39075
Issue.Uop.prefetch = 0
Issue.Uop.call = 11410
Issue.Uop.ret = 6499
Issue.Uop.jump = 2141
Issue.Uop.branch = 21672
Issue.Uop.ibranch = 714
Issue.Uop.syscall = 52
Issue.Integer = 336777
Issue.Logic = 18776
Issue.FloatingPoint = 96715
Issue.Memory = 144524
Issue.Ctrl = 42436
Issue.WndSwitch = 17909
Issue.Total = 646861
Issue.IPC = 0.1022
Issue.DutyCycle = 0.01277

; Commit stage
Commit.Uop.nop = 101
Commit.Uop.move = 19033
Commit.Uop.add = 29889
Commit.Uop.sub = 29730
Commit.Uop.mult = 8118
Commit.Uop.div = 61
Commit.Uop.effaddr = 108208
Commit.Uop.and = 7274
Commit.Uop.or = 968
Commit.Uop.xor = 942
Commit.Uop.not = 20
Commit.Uop.shift = 5781
Commit.Uop.sign = 166
Commit.Uop.fmove = 26007
Commit.Uop.fsign = 1209
Commit.Uop.fround = 0
Commit.Uop.fadd = 3600
Commit.Uop.fsub = 3046
Commit.Uop.fcomp = 1788
Commit.Uop.fmult = 8825
Commit.Uop.fdiv = 648
Commit.Uop.fexp = 0
Commit.Uop.flog = 253
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 11140
Commit.Uop.fpop = 11137
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 68484
Commit.Uop.store = 39080
Commit.Uop.prefetch = 0
Commit.Uop.call = 4811
Commit.Uop.ret = 4787
Commit.Uop.jump = 524
Commit.Uop.branch = 18589
Commit.Uop.ibranch = 523
Commit.Uop.syscall = 29
Commit.Integer = 195039
Commit.Logic = 15151
Commit.FloatingPoint = 67653
Commit.Memory = 107564
Commit.Ctrl = 29234
Commit.WndSwitch = 9598
Commit.Total = 414771
Commit.IPC = 0.06553
Commit.DutyCycle = 0.01311

; Committed branches
Commit.Branches = 29234
Commit.Squashed = 429610
Commit.Mispred = 7657
Commit.PredAcc = 0.7381

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 1 - thread 0
[ c1t0 ]

; Dispatch stage
Dispatch.Uop.nop = 3171
Dispatch.Uop.move = 19725
Dispatch.Uop.add = 33534
Dispatch.Uop.sub = 33020
Dispatch.Uop.mult = 8544
Dispatch.Uop.div = 60
Dispatch.Uop.effaddr = 117597
Dispatch.Uop.and = 6489
Dispatch.Uop.or = 1054
Dispatch.Uop.xor = 1341
Dispatch.Uop.not = 66
Dispatch.Uop.shift = 5762
Dispatch.Uop.sign = 4
Dispatch.Uop.fmove = 24930
Dispatch.Uop.fsign = 928
Dispatch.Uop.fround = 2
Dispatch.Uop.fadd = 2075
Dispatch.Uop.fsub = 2110
Dispatch.Uop.fcomp = 1721
Dispatch.Uop.fmult = 6332
Dispatch.Uop.fdiv = 333
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 268
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 76
Dispatch.Uop.fpush = 10036
Dispatch.Uop.fpop = 10878
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 71439
Dispatch.Uop.store = 46439
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 5995
Dispatch.Uop.ret = 4822
Dispatch.Uop.jump = 1108
Dispatch.Uop.branch = 18243
Dispatch.Uop.ibranch = 897
Dispatch.Uop.syscall = 21
Dispatch.Integer = 212480
Dispatch.Logic = 14716
Dispatch.FloatingPoint = 59689
Dispatch.Memory = 117878
Dispatch.Ctrl = 31065
Dispatch.WndSwitch = 10817
Dispatch.Total = 439020
Dispatch.IPC = 0.06936
Dispatch.DutyCycle = 0.00867

; Issue stage
Issue.Uop.nop = 3074
Issue.Uop.move = 15752
Issue.Uop.add = 26707
Issue.Uop.sub = 25977
Issue.Uop.mult = 5457
Issue.Uop.div = 46
Issue.Uop.effaddr = 101886
Issue.Uop.and = 4042
Issue.Uop.or = 629
Issue.Uop.xor = 954
Issue.Uop.not = 30
Issue.Uop.shift = 3766
Issue.Uop.sign = 0
Issue.Uop.fmove = 17489
Issue.Uop.fsign = 692
Issue.Uop.fround = 2
Issue.Uop.fadd = 1826
Issue.Uop.fsub = 1598
Issue.Uop.fcomp = 1160
Issue.Uop.fmult = 5099
Issue.Uop.fdiv = 323
Issue.Uop.fexp = 0
Issue.Uop.flog = 135
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 63
Issue.Uop.fpush = 9836
Issue.Uop.fpop = 10614
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 55576
Issue.Uop.store = 21285
Issue.Uop.prefetch = 0
Issue.Uop.call = 5835
Issue.Uop.ret = 3377
Issue.Uop.jump = 1049
Issue.Uop.branch = 10984
Issue.Uop.ibranch = 499
Issue.Uop.syscall = 20
Issue.Integer = 175825
Issue.Logic = 9421
Issue.FloatingPoint = 48837
Issue.Memory = 76861
Issue.Ctrl = 21744
Issue.WndSwitch = 9212
Issue.Total = 335782
Issue.IPC = 0.05305
Issue.DutyCycle = 0.006631

; Commit stage
Commit.Uop.nop = 62
Commit.Uop.move = 9466
Commit.Uop.add = 15025
Commit.Uop.sub = 15328
Commit.Uop.mult = 3786
Commit.Uop.div = 36
Commit.Uop.effaddr = 56960
Commit.Uop.and = 3420
Commit.Uop.or = 587
Commit.Uop.xor = 715
Commit.Uop.not = 5
Commit.Uop.shift = 2872
Commit.Uop.sign = 0
Commit.Uop.fmove = 12894
Commit.Uop.fsign = 603
Commit.Uop.fround = 0
Commit.Uop.fadd = 1788
Commit.Uop.fsub = 1504
Commit.Uop.fcomp = 895
Commit.Uop.fmult = 4294
Commit.Uop.fdiv = 319
Commit.Uop.fexp = 0
Commit.Uop.flog = 128
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 5475
Commit.Uop.fpop = 5475
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 35896
Commit.Uop.store = 21290
Commit.Uop.prefetch = 0
Commit.Uop.call = 2471
Commit.Uop.ret = 2470
Commit.Uop.jump = 290
Commit.Uop.branch = 9455
Commit.Uop.ibranch = 388
Commit.Uop.syscall = 9
Commit.Integer = 100601
Commit.Logic = 7599
Commit.FloatingPoint = 33375
Commit.Memory = 57186
Commit.Ctrl = 15074
Commit.WndSwitch = 4941
Commit.Total = 213906
Commit.IPC = 0.03379
Commit.DutyCycle = 0.006759

; Committed branches
Commit.Branches = 15074
Commit.Squashed = 225009
Commit.Mispred = 4023
Commit.PredAcc = 0.7331

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 213906
ROB.Writes = 439020
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 258921
IQ.Writes = 321142
IQ.WakeupAccesses = 327517
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 76861
LSQ.Writes = 117878
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 320748
RF_Int.Writes = 242642
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 27847
RF_Fp.Writes = 21706
RAT.IntReads = 453289
RAT.IntWrites = 295772
RAT.FpReads = 37450
RAT.FpWrites = 29513
BTB.Reads = 29477
BTB.Writes = 15074

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 57569
TraceCache.Hits = 26856
TraceCache.HitRatio = 0.4665
TraceCache.Fetched = 407473
TraceCache.Dispatched = 246782
TraceCache.Issued = 194302
TraceCache.Committed = 126791
TraceCache.Squashed = 119931
TraceCache.TraceLength = 15.10


; Statistics for core 1 - thread 1
[ c1t1 ]

; Dispatch stage
Dispatch.Uop.nop = 4613
Dispatch.Uop.move = 19359
Dispatch.Uop.add = 30281
Dispatch.Uop.sub = 30961
Dispatch.Uop.mult = 7398
Dispatch.Uop.div = 82
Dispatch.Uop.effaddr = 105648
Dispatch.Uop.and = 8069
Dispatch.Uop.or = 726
Dispatch.Uop.xor = 781
Dispatch.Uop.not = 42
Dispatch.Uop.shift = 5066
Dispatch.Uop.sign = 281
Dispatch.Uop.fmove = 24275
Dispatch.Uop.fsign = 889
Dispatch.Uop.fround = 2
Dispatch.Uop.fadd = 2080
Dispatch.Uop.fsub = 2105
Dispatch.Uop.fcomp = 1717
Dispatch.Uop.fmult = 5836
Dispatch.Uop.fdiv = 340
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 237
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 79
Dispatch.Uop.fpush = 9448
Dispatch.Uop.fpop = 10889
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 63307
Dispatch.Uop.store = 40599
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 5816
Dispatch.Uop.ret = 4373
Dispatch.Uop.jump = 1149
Dispatch.Uop.branch = 18777
Dispatch.Uop.ibranch = 333
Dispatch.Uop.syscall = 32
Dispatch.Integer = 193729
Dispatch.Logic = 14965
Dispatch.FloatingPoint = 57897
Dispatch.Memory = 103906
Dispatch.Ctrl = 30448
Dispatch.WndSwitch = 10189
Dispatch.Total = 405590
Dispatch.IPC = 0.06408
Dispatch.DutyCycle = 0.008009

; Issue stage
Issue.Uop.nop = 4507
Issue.Uop.move = 15011
Issue.Uop.add = 24768
Issue.Uop.sub = 24517
Issue.Uop.mult = 5029
Issue.Uop.div = 34
Issue.Uop.effaddr = 91593
Issue.Uop.and = 4790
Issue.Uop.or = 435
Issue.Uop.xor = 489
Issue.Uop.not = 30
Issue.Uop.shift = 3398
Issue.Uop.sign = 213
Issue.Uop.fmove = 17217
Issue.Uop.fsign = 672
Issue.Uop.fround = 0
Issue.Uop.fadd = 1852
Issue.Uop.fsub = 1601
Issue.Uop.fcomp = 1171
Issue.Uop.fmult = 4968
Issue.Uop.fdiv = 332
Issue.Uop.fexp = 0
Issue.Uop.flog = 135
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 74
Issue.Uop.fpush = 9269
Issue.Uop.fpop = 10587
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 49873
Issue.Uop.store = 17790
Issue.Uop.prefetch = 0
Issue.Uop.call = 5575
Issue.Uop.ret = 3122
Issue.Uop.jump = 1092
Issue.Uop.branch = 10688
Issue.Uop.ibranch = 215
Issue.Uop.syscall = 32
Issue.Integer = 160952
Issue.Logic = 9355
Issue.FloatingPoint = 47878
Issue.Memory = 67663
Issue.Ctrl = 20692
Issue.WndSwitch = 8697
Issue.Total = 311079
Issue.IPC = 0.04914
Issue.DutyCycle = 0.006143

; Commit stage
Commit.Uop.nop = 39
Commit.Uop.move = 9567
Commit.Uop.add = 14864
Commit.Uop.sub = 14402
Commit.Uop.mult = 4332
Commit.Uop.div = 25
Commit.Uop.effaddr = 51248
Commit.Uop.and = 3854
Commit.Uop.or = 381
Commit.Uop.xor = 227
Commit.Uop.not = 15
Commit.Uop.shift = 2909
Commit.Uop.sign = 166
Commit.Uop.fmove = 13113
Commit.Uop.fsign = 606
Commit.Uop.fround = 0
Commit.Uop.fadd = 1812
Commit.Uop.fsub = 1542
Commit.Uop.fcomp = 893
Commit.Uop.fmult = 4531
Commit.Uop.fdiv = 329
Commit.Uop.fexp = 0
Commit.Uop.flog = 125
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 5665
Commit.Uop.fpop = 5662
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 32588
Commit.Uop.store = 17790
Commit.Uop.prefetch = 0
Commit.Uop.call = 2340
Commit.Uop.ret = 2317
Commit.Uop.jump = 234
Commit.Uop.branch = 9134
Commit.Uop.ibranch = 135
Commit.Uop.syscall = 20
Commit.Integer = 94438
Commit.Logic = 7552
Commit.FloatingPoint = 34278
Commit.Memory = 50378
Commit.Ctrl = 14160
Commit.WndSwitch = 4657
Commit.Total = 200865
Commit.IPC = 0.03173
Commit.DutyCycle = 0.006347

; Committed branches
Commit.Branches = 14160
Commit.Squashed = 204601
Commit.Mispred = 3634
Commit.PredAcc = 0.7434

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 200865
ROB.Writes = 405590
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 243416
IQ.Writes = 301684
IQ.WakeupAccesses = 303011
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 67663
LSQ.Writes = 103906
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 290730
RF_Int.Writes = 222003
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 27809
RF_Fp.Writes = 21362
RAT.IntReads = 410807
RAT.IntWrites = 268366
RAT.FpReads = 36815
RAT.FpWrites = 28396
BTB.Reads = 31988
BTB.Writes = 14160

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 68076
TraceCache.Hits = 21660
TraceCache.HitRatio = 0.3182
TraceCache.Fetched = 329062
TraceCache.Dispatched = 195326
TraceCache.Issued = 156304
TraceCache.Committed = 107119
TraceCache.Squashed = 88125
TraceCache.TraceLength = 15.07


; Statistics for core 2
[ c2 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 57203
fu.IntAdd.Denied = 57203
fu.IntAdd.WaitingTime = 0.008986
fu.IntMult.Accesses = 6601
fu.IntMult.Denied = 6601
fu.IntMult.WaitingTime = 0.01045
fu.IntDiv.Accesses = 117
fu.IntDiv.Denied = 117
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 101319
fu.EffAddr.Denied = 101319
fu.EffAddr.WaitingTime = 2.059
fu.Logic.Accesses = 16855
fu.Logic.Denied = 16855
fu.Logic.WaitingTime = 0.01703
fu.FloatSimple.Accesses = 1255
fu.FloatSimple.Denied = 1255
fu.FloatSimple.WaitingTime = 0.003187
fu.FloatAdd.Accesses = 6657
fu.FloatAdd.Denied = 6657
fu.FloatAdd.WaitingTime = 0.1169
fu.FloatComp.Accesses = 1887
fu.FloatComp.Denied = 1887
fu.FloatComp.WaitingTime = 0.0159
fu.FloatMult.Accesses = 8548
fu.FloatMult.Denied = 8548
fu.FloatMult.WaitingTime = 2.721
fu.FloatDiv.Accesses = 644
fu.FloatDiv.Denied = 644
fu.FloatDiv.WaitingTime = 0.03106
fu.FloatComplex.Accesses = 264
fu.FloatComplex.Denied = 264
fu.FloatComplex.WaitingTime = 0.04545
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 384031
Dispatch.Stall.spec = 22137
Dispatch.Stall.uop_queue = 2628866
Dispatch.Stall.rob = 2005723
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 32938235
Dispatch.Stall.ctx = 24

; Dispatch stage
Dispatch.Uop.nop = 414
Dispatch.Uop.move = 18980
Dispatch.Uop.add = 30041
Dispatch.Uop.sub = 28528
Dispatch.Uop.mult = 6602
Dispatch.Uop.div = 119
Dispatch.Uop.effaddr = 103291
Dispatch.Uop.and = 9563
Dispatch.Uop.or = 841
Dispatch.Uop.xor = 976
Dispatch.Uop.not = 29
Dispatch.Uop.shift = 5348
Dispatch.Uop.sign = 777
Dispatch.Uop.fmove = 26076
Dispatch.Uop.fsign = 1258
Dispatch.Uop.fround = 1
Dispatch.Uop.fadd = 3707
Dispatch.Uop.fsub = 3179
Dispatch.Uop.fcomp = 1935
Dispatch.Uop.fmult = 8813
Dispatch.Uop.fdiv = 644
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 264
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 11209
Dispatch.Uop.fpop = 11270
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 66262
Dispatch.Uop.store = 35082
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 4645
Dispatch.Uop.ret = 4775
Dispatch.Uop.jump = 664
Dispatch.Uop.branch = 19976
Dispatch.Uop.ibranch = 872
Dispatch.Uop.syscall = 27
Dispatch.Integer = 187561
Dispatch.Logic = 17534
Dispatch.FloatingPoint = 68356
Dispatch.Memory = 101344
Dispatch.Ctrl = 30932
Dispatch.WndSwitch = 9420
Dispatch.Total = 406168
Dispatch.IPC = 0.06417
Dispatch.DutyCycle = 0.01069

; Issue stage
Issue.Uop.nop = 385
Issue.Uop.move = 18684
Issue.Uop.add = 29332
Issue.Uop.sub = 27871
Issue.Uop.mult = 6601
Issue.Uop.div = 117
Issue.Uop.effaddr = 101319
Issue.Uop.and = 9019
Issue.Uop.or = 831
Issue.Uop.xor = 926
Issue.Uop.not = 28
Issue.Uop.shift = 5294
Issue.Uop.sign = 757
Issue.Uop.fmove = 25376
Issue.Uop.fsign = 1255
Issue.Uop.fround = 0
Issue.Uop.fadd = 3604
Issue.Uop.fsub = 3053
Issue.Uop.fcomp = 1887
Issue.Uop.fmult = 8548
Issue.Uop.fdiv = 644
Issue.Uop.fexp = 0
Issue.Uop.flog = 264
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 11157
Issue.Uop.fpop = 11161
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 64754
Issue.Uop.store = 33317
Issue.Uop.prefetch = 0
Issue.Uop.call = 4592
Issue.Uop.ret = 4621
Issue.Uop.jump = 641
Issue.Uop.branch = 19062
Issue.Uop.ibranch = 659
Issue.Uop.syscall = 27
Issue.Integer = 183924
Issue.Logic = 16855
Issue.FloatingPoint = 66949
Issue.Memory = 98071
Issue.Ctrl = 29575
Issue.WndSwitch = 9213
Issue.Total = 395786
Issue.IPC = 0.06253
Issue.DutyCycle = 0.01042

; Commit stage
Commit.Uop.nop = 69
Commit.Uop.move = 17982
Commit.Uop.add = 27818
Commit.Uop.sub = 27288
Commit.Uop.mult = 6595
Commit.Uop.div = 115
Commit.Uop.effaddr = 97596
Commit.Uop.and = 8736
Commit.Uop.or = 829
Commit.Uop.xor = 737
Commit.Uop.not = 26
Commit.Uop.shift = 5221
Commit.Uop.sign = 691
Commit.Uop.fmove = 24738
Commit.Uop.fsign = 1220
Commit.Uop.fround = 0
Commit.Uop.fadd = 3604
Commit.Uop.fsub = 3049
Commit.Uop.fcomp = 1814
Commit.Uop.fmult = 8462
Commit.Uop.fdiv = 644
Commit.Uop.fexp = 0
Commit.Uop.flog = 260
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 10796
Commit.Uop.fpop = 10790
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 62593
Commit.Uop.store = 33317
Commit.Uop.prefetch = 0
Commit.Uop.call = 4504
Commit.Uop.ret = 4494
Commit.Uop.jump = 518
Commit.Uop.branch = 18810
Commit.Uop.ibranch = 659
Commit.Uop.syscall = 27
Commit.Integer = 177394
Commit.Logic = 16240
Commit.FloatingPoint = 65377
Commit.Memory = 95910
Commit.Ctrl = 28985
Commit.WndSwitch = 8998
Commit.Total = 384002
Commit.IPC = 0.06067
Commit.DutyCycle = 0.01011

; Committed branches
Commit.Branches = 28985
Commit.Squashed = 22137
Commit.Mispred = 2545
Commit.PredAcc = 0.9122

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 2 - thread 0
[ c2t0 ]

; Dispatch stage
Dispatch.Uop.nop = 204
Dispatch.Uop.move = 8991
Dispatch.Uop.add = 15491
Dispatch.Uop.sub = 14294
Dispatch.Uop.mult = 3948
Dispatch.Uop.div = 1
Dispatch.Uop.effaddr = 50732
Dispatch.Uop.and = 4488
Dispatch.Uop.or = 316
Dispatch.Uop.xor = 501
Dispatch.Uop.not = 21
Dispatch.Uop.shift = 2569
Dispatch.Uop.sign = 34
Dispatch.Uop.fmove = 10171
Dispatch.Uop.fsign = 428
Dispatch.Uop.fround = 1
Dispatch.Uop.fadd = 1277
Dispatch.Uop.fsub = 1102
Dispatch.Uop.fcomp = 647
Dispatch.Uop.fmult = 3482
Dispatch.Uop.fdiv = 226
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 86
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 4291
Dispatch.Uop.fpop = 4301
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 32090
Dispatch.Uop.store = 18103
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2245
Dispatch.Uop.ret = 2266
Dispatch.Uop.jump = 263
Dispatch.Uop.branch = 10222
Dispatch.Uop.ibranch = 379
Dispatch.Uop.syscall = 27
Dispatch.Integer = 93457
Dispatch.Logic = 7929
Dispatch.FloatingPoint = 26012
Dispatch.Memory = 50193
Dispatch.Ctrl = 15375
Dispatch.WndSwitch = 4511
Dispatch.Total = 193197
Dispatch.IPC = 0.03052
Dispatch.DutyCycle = 0.005087

; Issue stage
Issue.Uop.nop = 186
Issue.Uop.move = 8886
Issue.Uop.add = 15128
Issue.Uop.sub = 14015
Issue.Uop.mult = 3947
Issue.Uop.div = 0
Issue.Uop.effaddr = 49944
Issue.Uop.and = 4188
Issue.Uop.or = 308
Issue.Uop.xor = 471
Issue.Uop.not = 21
Issue.Uop.shift = 2554
Issue.Uop.sign = 32
Issue.Uop.fmove = 9921
Issue.Uop.fsign = 426
Issue.Uop.fround = 0
Issue.Uop.fadd = 1242
Issue.Uop.fsub = 1059
Issue.Uop.fcomp = 632
Issue.Uop.fmult = 3381
Issue.Uop.fdiv = 226
Issue.Uop.fexp = 0
Issue.Uop.flog = 86
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 4268
Issue.Uop.fpop = 4269
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 31463
Issue.Uop.store = 17338
Issue.Uop.prefetch = 0
Issue.Uop.call = 2227
Issue.Uop.ret = 2223
Issue.Uop.jump = 253
Issue.Uop.branch = 9734
Issue.Uop.ibranch = 295
Issue.Uop.syscall = 27
Issue.Integer = 91920
Issue.Logic = 7574
Issue.FloatingPoint = 25510
Issue.Memory = 48801
Issue.Ctrl = 14732
Issue.WndSwitch = 4450
Issue.Total = 188750
Issue.IPC = 0.02982
Issue.DutyCycle = 0.00497

; Commit stage
Commit.Uop.nop = 25
Commit.Uop.move = 8647
Commit.Uop.add = 14464
Commit.Uop.sub = 13786
Commit.Uop.mult = 3941
Commit.Uop.div = 0
Commit.Uop.effaddr = 48299
Commit.Uop.and = 4003
Commit.Uop.or = 307
Commit.Uop.xor = 426
Commit.Uop.not = 20
Commit.Uop.shift = 2537
Commit.Uop.sign = 21
Commit.Uop.fmove = 9697
Commit.Uop.fsign = 414
Commit.Uop.fround = 0
Commit.Uop.fadd = 1242
Commit.Uop.fsub = 1057
Commit.Uop.fcomp = 606
Commit.Uop.fmult = 3350
Commit.Uop.fdiv = 226
Commit.Uop.fexp = 0
Commit.Uop.flog = 84
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 4135
Commit.Uop.fpop = 4132
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 30431
Commit.Uop.store = 17338
Commit.Uop.prefetch = 0
Commit.Uop.call = 2199
Commit.Uop.ret = 2193
Commit.Uop.jump = 191
Commit.Uop.branch = 9567
Commit.Uop.ibranch = 295
Commit.Uop.syscall = 27
Commit.Integer = 89137
Commit.Logic = 7314
Commit.FloatingPoint = 24943
Commit.Memory = 47769
Commit.Ctrl = 14445
Commit.WndSwitch = 4392
Commit.Total = 183660
Commit.IPC = 0.02901
Commit.DutyCycle = 0.004836

; Committed branches
Commit.Branches = 14445
Commit.Squashed = 9523
Commit.Mispred = 1177
Commit.PredAcc = 0.9185

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 183660
ROB.Writes = 193197
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 139949
IQ.Writes = 143004
IQ.WakeupAccesses = 187848
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 48801
LSQ.Writes = 50193
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 196399
RF_Int.Writes = 135543
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 17164
RF_Fp.Writes = 13238
RAT.IntReads = 201739
RAT.IntWrites = 129965
RAT.FpReads = 17705
RAT.FpWrites = 13735
BTB.Reads = 15586
BTB.Writes = 14445


; Statistics for core 2 - thread 1
[ c2t1 ]

; Dispatch stage
Dispatch.Uop.nop = 210
Dispatch.Uop.move = 9989
Dispatch.Uop.add = 14550
Dispatch.Uop.sub = 14234
Dispatch.Uop.mult = 2654
Dispatch.Uop.div = 118
Dispatch.Uop.effaddr = 52559
Dispatch.Uop.and = 5075
Dispatch.Uop.or = 525
Dispatch.Uop.xor = 475
Dispatch.Uop.not = 8
Dispatch.Uop.shift = 2779
Dispatch.Uop.sign = 743
Dispatch.Uop.fmove = 15905
Dispatch.Uop.fsign = 830
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 2430
Dispatch.Uop.fsub = 2077
Dispatch.Uop.fcomp = 1288
Dispatch.Uop.fmult = 5331
Dispatch.Uop.fdiv = 418
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 178
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 6918
Dispatch.Uop.fpop = 6969
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 34172
Dispatch.Uop.store = 16979
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2400
Dispatch.Uop.ret = 2509
Dispatch.Uop.jump = 401
Dispatch.Uop.branch = 9754
Dispatch.Uop.ibranch = 493
Dispatch.Uop.syscall = 0
Dispatch.Integer = 94104
Dispatch.Logic = 9605
Dispatch.FloatingPoint = 42344
Dispatch.Memory = 51151
Dispatch.Ctrl = 15557
Dispatch.WndSwitch = 4909
Dispatch.Total = 212971
Dispatch.IPC = 0.03365
Dispatch.DutyCycle = 0.005608

; Issue stage
Issue.Uop.nop = 199
Issue.Uop.move = 9798
Issue.Uop.add = 14204
Issue.Uop.sub = 13856
Issue.Uop.mult = 2654
Issue.Uop.div = 117
Issue.Uop.effaddr = 51375
Issue.Uop.and = 4831
Issue.Uop.or = 523
Issue.Uop.xor = 455
Issue.Uop.not = 7
Issue.Uop.shift = 2740
Issue.Uop.sign = 725
Issue.Uop.fmove = 15455
Issue.Uop.fsign = 829
Issue.Uop.fround = 0
Issue.Uop.fadd = 2362
Issue.Uop.fsub = 1994
Issue.Uop.fcomp = 1255
Issue.Uop.fmult = 5167
Issue.Uop.fdiv = 418
Issue.Uop.fexp = 0
Issue.Uop.flog = 178
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 6889
Issue.Uop.fpop = 6892
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 33291
Issue.Uop.store = 15979
Issue.Uop.prefetch = 0
Issue.Uop.call = 2365
Issue.Uop.ret = 2398
Issue.Uop.jump = 388
Issue.Uop.branch = 9328
Issue.Uop.ibranch = 364
Issue.Uop.syscall = 0
Issue.Integer = 92004
Issue.Logic = 9281
Issue.FloatingPoint = 41439
Issue.Memory = 49270
Issue.Ctrl = 14843
Issue.WndSwitch = 4763
Issue.Total = 207036
Issue.IPC = 0.03271
Issue.DutyCycle = 0.005451

; Commit stage
Commit.Uop.nop = 44
Commit.Uop.move = 9335
Commit.Uop.add = 13354
Commit.Uop.sub = 13502
Commit.Uop.mult = 2654
Commit.Uop.div = 115
Commit.Uop.effaddr = 49297
Commit.Uop.and = 4733
Commit.Uop.or = 522
Commit.Uop.xor = 311
Commit.Uop.not = 6
Commit.Uop.shift = 2684
Commit.Uop.sign = 670
Commit.Uop.fmove = 15041
Commit.Uop.fsign = 806
Commit.Uop.fround = 0
Commit.Uop.fadd = 2362
Commit.Uop.fsub = 1992
Commit.Uop.fcomp = 1208
Commit.Uop.fmult = 5112
Commit.Uop.fdiv = 418
Commit.Uop.fexp = 0
Commit.Uop.flog = 176
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 6661
Commit.Uop.fpop = 6658
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 32162
Commit.Uop.store = 15979
Commit.Uop.prefetch = 0
Commit.Uop.call = 2305
Commit.Uop.ret = 2301
Commit.Uop.jump = 327
Commit.Uop.branch = 9243
Commit.Uop.ibranch = 364
Commit.Uop.syscall = 0
Commit.Integer = 88257
Commit.Logic = 8926
Commit.FloatingPoint = 40434
Commit.Memory = 48141
Commit.Ctrl = 14540
Commit.WndSwitch = 4606
Commit.Total = 200342
Commit.IPC = 0.03165
Commit.DutyCycle = 0.005275

; Committed branches
Commit.Branches = 14540
Commit.Squashed = 12614
Commit.Mispred = 1368
Commit.PredAcc = 0.9059

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 200342
ROB.Writes = 212971
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 157766
IQ.Writes = 161820
IQ.WakeupAccesses = 205838
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 49270
LSQ.Writes = 51151
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 198401
RF_Int.Writes = 139889
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 29238
RF_Fp.Writes = 22850
RAT.IntReads = 205050
RAT.IntWrites = 135186
RAT.FpReads = 30239
RAT.FpWrites = 23740
BTB.Reads = 18485
BTB.Writes = 14540


; Statistics for core 3
[ c3 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 40109
fu.IntAdd.Denied = 40109
fu.IntAdd.WaitingTime = 0.01366
fu.IntMult.Accesses = 4140
fu.IntMult.Denied = 4140
fu.IntMult.WaitingTime = 0.02995
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 88045
fu.EffAddr.Denied = 88045
fu.EffAddr.WaitingTime = 1.549
fu.Logic.Accesses = 8443
fu.Logic.Denied = 8443
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 1840
fu.FloatSimple.Denied = 1840
fu.FloatSimple.WaitingTime = 0.009239
fu.FloatAdd.Accesses = 12451
fu.FloatAdd.Denied = 12451
fu.FloatAdd.WaitingTime = 0.08658
fu.FloatComp.Accesses = 2829
fu.FloatComp.Denied = 2829
fu.FloatComp.WaitingTime = 0.009897
fu.FloatMult.Accesses = 13808
fu.FloatMult.Denied = 13808
fu.FloatMult.WaitingTime = 3.478
fu.FloatDiv.Accesses = 896
fu.FloatDiv.Denied = 896
fu.FloatDiv.WaitingTime = 0.09487
fu.FloatComplex.Accesses = 400
fu.FloatComplex.Denied = 400
fu.FloatComplex.WaitingTime = 0.11
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 357015
Dispatch.Stall.spec = 14018
Dispatch.Stall.uop_queue = 1619387
Dispatch.Stall.rob = 3365980
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 32622616
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 212
Dispatch.Uop.move = 12552
Dispatch.Uop.add = 21113
Dispatch.Uop.sub = 19829
Dispatch.Uop.mult = 4140
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 89199
Dispatch.Uop.and = 4779
Dispatch.Uop.or = 796
Dispatch.Uop.xor = 124
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 2888
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 37014
Dispatch.Uop.fsign = 1840
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 8322
Dispatch.Uop.fsub = 4441
Dispatch.Uop.fcomp = 2889
Dispatch.Uop.fmult = 14200
Dispatch.Uop.fdiv = 896
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 400
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 17196
Dispatch.Uop.fpop = 17224
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 66187
Dispatch.Uop.store = 24067
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 3392
Dispatch.Uop.ret = 3439
Dispatch.Uop.jump = 163
Dispatch.Uop.branch = 13731
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 146833
Dispatch.Logic = 8587
Dispatch.FloatingPoint = 104422
Dispatch.Memory = 90254
Dispatch.Ctrl = 20725
Dispatch.WndSwitch = 6831
Dispatch.Total = 371033
Dispatch.IPC = 0.05862
Dispatch.DutyCycle = 0.009769

; Issue stage
Issue.Uop.nop = 210
Issue.Uop.move = 12352
Issue.Uop.add = 20691
Issue.Uop.sub = 19418
Issue.Uop.mult = 4140
Issue.Uop.div = 0
Issue.Uop.effaddr = 88045
Issue.Uop.and = 4641
Issue.Uop.or = 796
Issue.Uop.xor = 122
Issue.Uop.not = 0
Issue.Uop.shift = 2884
Issue.Uop.sign = 0
Issue.Uop.fmove = 35879
Issue.Uop.fsign = 1840
Issue.Uop.fround = 0
Issue.Uop.fadd = 8156
Issue.Uop.fsub = 4295
Issue.Uop.fcomp = 2829
Issue.Uop.fmult = 13808
Issue.Uop.fdiv = 896
Issue.Uop.fexp = 0
Issue.Uop.flog = 400
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 17100
Issue.Uop.fpop = 17065
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 65241
Issue.Uop.store = 23122
Issue.Uop.prefetch = 0
Issue.Uop.call = 3344
Issue.Uop.ret = 3379
Issue.Uop.jump = 149
Issue.Uop.branch = 13319
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 144646
Issue.Logic = 8443
Issue.FloatingPoint = 102268
Issue.Memory = 88363
Issue.Ctrl = 20191
Issue.WndSwitch = 6723
Issue.Total = 364121
Issue.IPC = 0.05752
Issue.DutyCycle = 0.009587

; Commit stage
Commit.Uop.nop = 11
Commit.Uop.move = 12188
Commit.Uop.add = 20378
Commit.Uop.sub = 19328
Commit.Uop.mult = 4140
Commit.Uop.div = 0
Commit.Uop.effaddr = 85814
Commit.Uop.and = 4630
Commit.Uop.or = 796
Commit.Uop.xor = 120
Commit.Uop.not = 0
Commit.Uop.shift = 2884
Commit.Uop.sign = 0
Commit.Uop.fmove = 34895
Commit.Uop.fsign = 1781
Commit.Uop.fround = 0
Commit.Uop.fadd = 8156
Commit.Uop.fsub = 4291
Commit.Uop.fcomp = 2687
Commit.Uop.fmult = 13672
Commit.Uop.fdiv = 896
Commit.Uop.fexp = 0
Commit.Uop.flog = 398
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 16509
Commit.Uop.fpop = 16509
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 63725
Commit.Uop.store = 23122
Commit.Uop.prefetch = 0
Commit.Uop.call = 3324
Commit.Uop.ret = 3325
Commit.Uop.jump = 110
Commit.Uop.branch = 13293
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 141848
Commit.Logic = 8430
Commit.FloatingPoint = 99794
Commit.Memory = 86847
Commit.Ctrl = 20052
Commit.WndSwitch = 6649
Commit.Total = 356982
Commit.IPC = 0.0564
Commit.DutyCycle = 0.009399

; Committed branches
Commit.Branches = 20052
Commit.Squashed = 14018
Commit.Mispred = 1146
Commit.PredAcc = 0.9428

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 3 - thread 0
[ c3t0 ]

; Dispatch stage
Dispatch.Uop.nop = 95
Dispatch.Uop.move = 6791
Dispatch.Uop.add = 10782
Dispatch.Uop.sub = 10139
Dispatch.Uop.mult = 2220
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 45337
Dispatch.Uop.and = 2254
Dispatch.Uop.or = 440
Dispatch.Uop.xor = 50
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 1560
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 19918
Dispatch.Uop.fsign = 1025
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 4089
Dispatch.Uop.fsub = 2498
Dispatch.Uop.fcomp = 1610
Dispatch.Uop.fmult = 7371
Dispatch.Uop.fdiv = 505
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 220
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 9115
Dispatch.Uop.fpop = 9157
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 32999
Dispatch.Uop.store = 12640
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 1877
Dispatch.Uop.ret = 1891
Dispatch.Uop.jump = 93
Dispatch.Uop.branch = 6701
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 75269
Dispatch.Logic = 4304
Dispatch.FloatingPoint = 55508
Dispatch.Memory = 45639
Dispatch.Ctrl = 10562
Dispatch.WndSwitch = 3768
Dispatch.Total = 191377
Dispatch.IPC = 0.03023
Dispatch.DutyCycle = 0.005039

; Issue stage
Issue.Uop.nop = 95
Issue.Uop.move = 6676
Issue.Uop.add = 10592
Issue.Uop.sub = 9944
Issue.Uop.mult = 2220
Issue.Uop.div = 0
Issue.Uop.effaddr = 44748
Issue.Uop.and = 2197
Issue.Uop.or = 440
Issue.Uop.xor = 49
Issue.Uop.not = 0
Issue.Uop.shift = 1558
Issue.Uop.sign = 0
Issue.Uop.fmove = 19277
Issue.Uop.fsign = 1025
Issue.Uop.fround = 0
Issue.Uop.fadd = 3995
Issue.Uop.fsub = 2414
Issue.Uop.fcomp = 1577
Issue.Uop.fmult = 7151
Issue.Uop.fdiv = 505
Issue.Uop.fexp = 0
Issue.Uop.flog = 220
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 9059
Issue.Uop.fpop = 9069
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 32531
Issue.Uop.store = 12138
Issue.Uop.prefetch = 0
Issue.Uop.call = 1842
Issue.Uop.ret = 1865
Issue.Uop.jump = 86
Issue.Uop.branch = 6499
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 74180
Issue.Logic = 4244
Issue.FloatingPoint = 54292
Issue.Memory = 44669
Issue.Ctrl = 10292
Issue.WndSwitch = 3707
Issue.Total = 187772
Issue.IPC = 0.02966
Issue.DutyCycle = 0.004944

; Commit stage
Commit.Uop.nop = 4
Commit.Uop.move = 6587
Commit.Uop.add = 10421
Commit.Uop.sub = 9893
Commit.Uop.mult = 2220
Commit.Uop.div = 0
Commit.Uop.effaddr = 43621
Commit.Uop.and = 2192
Commit.Uop.or = 440
Commit.Uop.xor = 47
Commit.Uop.not = 0
Commit.Uop.shift = 1558
Commit.Uop.sign = 0
Commit.Uop.fmove = 18734
Commit.Uop.fsign = 993
Commit.Uop.fround = 0
Commit.Uop.fadd = 3995
Commit.Uop.fsub = 2412
Commit.Uop.fcomp = 1495
Commit.Uop.fmult = 7076
Commit.Uop.fdiv = 505
Commit.Uop.fexp = 0
Commit.Uop.flog = 220
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 8744
Commit.Uop.fpop = 8744
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 31804
Commit.Uop.store = 12138
Commit.Uop.prefetch = 0
Commit.Uop.call = 1830
Commit.Uop.ret = 1831
Commit.Uop.jump = 62
Commit.Uop.branch = 6489
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 72742
Commit.Logic = 4237
Commit.FloatingPoint = 52918
Commit.Memory = 43942
Commit.Ctrl = 10212
Commit.WndSwitch = 3661
Commit.Total = 184055
Commit.IPC = 0.02908
Commit.DutyCycle = 0.004846

; Committed branches
Commit.Branches = 10212
Commit.Squashed = 7306
Commit.Mispred = 593
Commit.PredAcc = 0.9419

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 184055
ROB.Writes = 191377
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 143103
IQ.Writes = 145738
IQ.WakeupAccesses = 187103
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 44669
LSQ.Writes = 45639
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 163499
RF_Int.Writes = 117208
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 38393
RF_Fp.Writes = 31026
RAT.IntReads = 166849
RAT.IntWrites = 113456
RAT.FpReads = 39733
RAT.FpWrites = 32216
BTB.Reads = 13021
BTB.Writes = 10212


; Statistics for core 3 - thread 1
[ c3t1 ]

; Dispatch stage
Dispatch.Uop.nop = 117
Dispatch.Uop.move = 5761
Dispatch.Uop.add = 10331
Dispatch.Uop.sub = 9690
Dispatch.Uop.mult = 1920
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 43862
Dispatch.Uop.and = 2525
Dispatch.Uop.or = 356
Dispatch.Uop.xor = 74
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 1328
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 17096
Dispatch.Uop.fsign = 815
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 4233
Dispatch.Uop.fsub = 1943
Dispatch.Uop.fcomp = 1279
Dispatch.Uop.fmult = 6829
Dispatch.Uop.fdiv = 391
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 180
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 8081
Dispatch.Uop.fpop = 8067
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 33188
Dispatch.Uop.store = 11427
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 1515
Dispatch.Uop.ret = 1548
Dispatch.Uop.jump = 70
Dispatch.Uop.branch = 7030
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 71564
Dispatch.Logic = 4283
Dispatch.FloatingPoint = 48914
Dispatch.Memory = 44615
Dispatch.Ctrl = 10163
Dispatch.WndSwitch = 3063
Dispatch.Total = 179656
Dispatch.IPC = 0.02838
Dispatch.DutyCycle = 0.00473

; Issue stage
Issue.Uop.nop = 115
Issue.Uop.move = 5676
Issue.Uop.add = 10099
Issue.Uop.sub = 9474
Issue.Uop.mult = 1920
Issue.Uop.div = 0
Issue.Uop.effaddr = 43297
Issue.Uop.and = 2444
Issue.Uop.or = 356
Issue.Uop.xor = 73
Issue.Uop.not = 0
Issue.Uop.shift = 1326
Issue.Uop.sign = 0
Issue.Uop.fmove = 16602
Issue.Uop.fsign = 815
Issue.Uop.fround = 0
Issue.Uop.fadd = 4161
Issue.Uop.fsub = 1881
Issue.Uop.fcomp = 1252
Issue.Uop.fmult = 6657
Issue.Uop.fdiv = 391
Issue.Uop.fexp = 0
Issue.Uop.flog = 180
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 8041
Issue.Uop.fpop = 7996
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 32710
Issue.Uop.store = 10984
Issue.Uop.prefetch = 0
Issue.Uop.call = 1502
Issue.Uop.ret = 1514
Issue.Uop.jump = 63
Issue.Uop.branch = 6820
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 70466
Issue.Logic = 4199
Issue.FloatingPoint = 47976
Issue.Memory = 43694
Issue.Ctrl = 9899
Issue.WndSwitch = 3016
Issue.Total = 176349
Issue.IPC = 0.02786
Issue.DutyCycle = 0.004643

; Commit stage
Commit.Uop.nop = 7
Commit.Uop.move = 5601
Commit.Uop.add = 9957
Commit.Uop.sub = 9435
Commit.Uop.mult = 1920
Commit.Uop.div = 0
Commit.Uop.effaddr = 42193
Commit.Uop.and = 2438
Commit.Uop.or = 356
Commit.Uop.xor = 73
Commit.Uop.not = 0
Commit.Uop.shift = 1326
Commit.Uop.sign = 0
Commit.Uop.fmove = 16161
Commit.Uop.fsign = 788
Commit.Uop.fround = 0
Commit.Uop.fadd = 4161
Commit.Uop.fsub = 1879
Commit.Uop.fcomp = 1192
Commit.Uop.fmult = 6596
Commit.Uop.fdiv = 391
Commit.Uop.fexp = 0
Commit.Uop.flog = 178
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 7765
Commit.Uop.fpop = 7765
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 31921
Commit.Uop.store = 10984
Commit.Uop.prefetch = 0
Commit.Uop.call = 1494
Commit.Uop.ret = 1494
Commit.Uop.jump = 48
Commit.Uop.branch = 6804
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 69106
Commit.Logic = 4193
Commit.FloatingPoint = 46876
Commit.Memory = 42905
Commit.Ctrl = 9840
Commit.WndSwitch = 2988
Commit.Total = 172927
Commit.IPC = 0.02732
Commit.DutyCycle = 0.004553

; Committed branches
Commit.Branches = 9840
Commit.Squashed = 6712
Commit.Mispred = 553
Commit.PredAcc = 0.9438

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 172927
ROB.Writes = 179656
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 132655
IQ.Writes = 135041
IQ.WakeupAccesses = 175836
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 43694
LSQ.Writes = 44615
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 159874
RF_Int.Writes = 112653
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 33593
RF_Fp.Writes = 27804
RAT.IntReads = 163237
RAT.IntWrites = 108353
RAT.FpReads = 34601
RAT.FpWrites = 28752
BTB.Reads = 11808
BTB.Writes = 9840


; Statistics for core 4
[ c4 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 39621
fu.IntAdd.Denied = 39621
fu.IntAdd.WaitingTime = 0.01504
fu.IntMult.Accesses = 3840
fu.IntMult.Denied = 3840
fu.IntMult.WaitingTime = 0.03516
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 87969
fu.EffAddr.Denied = 87969
fu.EffAddr.WaitingTime = 1.542
fu.Logic.Accesses = 8552
fu.Logic.Denied = 8552
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 1631
fu.FloatSimple.Denied = 1631
fu.FloatSimple.WaitingTime = 0.003066
fu.FloatAdd.Accesses = 12461
fu.FloatAdd.Denied = 12461
fu.FloatAdd.WaitingTime = 0.08659
fu.FloatComp.Accesses = 2499
fu.FloatComp.Denied = 2499
fu.FloatComp.WaitingTime = 0.01721
fu.FloatMult.Accesses = 13690
fu.FloatMult.Denied = 13690
fu.FloatMult.WaitingTime = 3.238
fu.FloatDiv.Accesses = 782
fu.FloatDiv.Denied = 782
fu.FloatDiv.WaitingTime = 0.07033
fu.FloatComplex.Accesses = 360
fu.FloatComplex.Denied = 360
fu.FloatComplex.WaitingTime = 0.09167
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 350465
Dispatch.Stall.spec = 14024
Dispatch.Stall.uop_queue = 1462899
Dispatch.Stall.rob = 2902027
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 33249601
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 240
Dispatch.Uop.move = 11547
Dispatch.Uop.add = 20961
Dispatch.Uop.sub = 19624
Dispatch.Uop.mult = 3840
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 89077
Dispatch.Uop.and = 5200
Dispatch.Uop.or = 712
Dispatch.Uop.xor = 162
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 2660
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 34125
Dispatch.Uop.fsign = 1631
Dispatch.Uop.fround = 2
Dispatch.Uop.fadd = 8840
Dispatch.Uop.fsub = 3896
Dispatch.Uop.fcomp = 2559
Dispatch.Uop.fmult = 14026
Dispatch.Uop.fdiv = 782
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 360
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 16431
Dispatch.Uop.fpop = 16416
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 68089
Dispatch.Uop.store = 22727
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 3042
Dispatch.Uop.ret = 3095
Dispatch.Uop.jump = 148
Dispatch.Uop.branch = 14297
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 145049
Dispatch.Logic = 8734
Dispatch.FloatingPoint = 99068
Dispatch.Memory = 90816
Dispatch.Ctrl = 20582
Dispatch.WndSwitch = 6137
Dispatch.Total = 364489
Dispatch.IPC = 0.05758
Dispatch.DutyCycle = 0.009597

; Issue stage
Issue.Uop.nop = 232
Issue.Uop.move = 11377
Issue.Uop.add = 20467
Issue.Uop.sub = 19154
Issue.Uop.mult = 3840
Issue.Uop.div = 0
Issue.Uop.effaddr = 87969
Issue.Uop.and = 5025
Issue.Uop.or = 712
Issue.Uop.xor = 159
Issue.Uop.not = 0
Issue.Uop.shift = 2656
Issue.Uop.sign = 0
Issue.Uop.fmove = 33106
Issue.Uop.fsign = 1630
Issue.Uop.fround = 1
Issue.Uop.fadd = 8698
Issue.Uop.fsub = 3763
Issue.Uop.fcomp = 2499
Issue.Uop.fmult = 13690
Issue.Uop.fdiv = 782
Issue.Uop.fexp = 0
Issue.Uop.flog = 360
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 16355
Issue.Uop.fpop = 16267
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 67126
Issue.Uop.store = 21769
Issue.Uop.prefetch = 0
Issue.Uop.call = 3010
Issue.Uop.ret = 3028
Issue.Uop.jump = 132
Issue.Uop.branch = 13847
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 142807
Issue.Logic = 8552
Issue.FloatingPoint = 97151
Issue.Memory = 88895
Issue.Ctrl = 20017
Issue.WndSwitch = 6038
Issue.Total = 357654
Issue.IPC = 0.0565
Issue.DutyCycle = 0.009417

; Commit stage
Commit.Uop.nop = 16
Commit.Uop.move = 11230
Commit.Uop.add = 20180
Commit.Uop.sub = 19064
Commit.Uop.mult = 3840
Commit.Uop.div = 0
Commit.Uop.effaddr = 85604
Commit.Uop.and = 5018
Commit.Uop.or = 712
Commit.Uop.xor = 158
Commit.Uop.not = 0
Commit.Uop.shift = 2654
Commit.Uop.sign = 0
Commit.Uop.fmove = 32186
Commit.Uop.fsign = 1576
Commit.Uop.fround = 0
Commit.Uop.fadd = 8698
Commit.Uop.fsub = 3758
Commit.Uop.fcomp = 2384
Commit.Uop.fmult = 13568
Commit.Uop.fdiv = 782
Commit.Uop.fexp = 0
Commit.Uop.flog = 356
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 15776
Commit.Uop.fpop = 15777
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 65443
Commit.Uop.store = 21769
Commit.Uop.prefetch = 0
Commit.Uop.call = 2988
Commit.Uop.ret = 2988
Commit.Uop.jump = 96
Commit.Uop.branch = 13825
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 139918
Commit.Logic = 8542
Commit.FloatingPoint = 94861
Commit.Memory = 87212
Commit.Ctrl = 19897
Commit.WndSwitch = 5976
Commit.Total = 350446
Commit.IPC = 0.05536
Commit.DutyCycle = 0.009227

; Committed branches
Commit.Branches = 19897
Commit.Squashed = 14024
Commit.Mispred = 1135
Commit.PredAcc = 0.943

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 4 - thread 0
[ c4t0 ]

; Dispatch stage
Dispatch.Uop.nop = 116
Dispatch.Uop.move = 5757
Dispatch.Uop.add = 10370
Dispatch.Uop.sub = 9715
Dispatch.Uop.mult = 1920
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 43964
Dispatch.Uop.and = 2540
Dispatch.Uop.or = 356
Dispatch.Uop.xor = 77
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 1330
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 16996
Dispatch.Uop.fsign = 816
Dispatch.Uop.fround = 1
Dispatch.Uop.fadd = 4303
Dispatch.Uop.fsub = 1948
Dispatch.Uop.fcomp = 1278
Dispatch.Uop.fmult = 6900
Dispatch.Uop.fdiv = 391
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 180
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 8130
Dispatch.Uop.fpop = 8113
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 33453
Dispatch.Uop.store = 11340
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 1521
Dispatch.Uop.ret = 1549
Dispatch.Uop.jump = 72
Dispatch.Uop.branch = 7030
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 71726
Dispatch.Logic = 4303
Dispatch.FloatingPoint = 49056
Dispatch.Memory = 44793
Dispatch.Ctrl = 10172
Dispatch.WndSwitch = 3070
Dispatch.Total = 180166
Dispatch.IPC = 0.02846
Dispatch.DutyCycle = 0.004744

; Issue stage
Issue.Uop.nop = 110
Issue.Uop.move = 5674
Issue.Uop.add = 10118
Issue.Uop.sub = 9474
Issue.Uop.mult = 1920
Issue.Uop.div = 0
Issue.Uop.effaddr = 43412
Issue.Uop.and = 2453
Issue.Uop.or = 356
Issue.Uop.xor = 76
Issue.Uop.not = 0
Issue.Uop.shift = 1327
Issue.Uop.sign = 0
Issue.Uop.fmove = 16500
Issue.Uop.fsign = 816
Issue.Uop.fround = 1
Issue.Uop.fadd = 4227
Issue.Uop.fsub = 1881
Issue.Uop.fcomp = 1248
Issue.Uop.fmult = 6722
Issue.Uop.fdiv = 391
Issue.Uop.fexp = 0
Issue.Uop.flog = 180
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 8093
Issue.Uop.fpop = 8045
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 32972
Issue.Uop.store = 10865
Issue.Uop.prefetch = 0
Issue.Uop.call = 1505
Issue.Uop.ret = 1513
Issue.Uop.jump = 63
Issue.Uop.branch = 6805
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 70598
Issue.Logic = 4212
Issue.FloatingPoint = 48104
Issue.Memory = 43837
Issue.Ctrl = 9886
Issue.WndSwitch = 3018
Issue.Total = 176747
Issue.IPC = 0.02792
Issue.DutyCycle = 0.004654

; Commit stage
Commit.Uop.nop = 8
Commit.Uop.move = 5599
Commit.Uop.add = 9970
Commit.Uop.sub = 9428
Commit.Uop.mult = 1920
Commit.Uop.div = 0
Commit.Uop.effaddr = 42219
Commit.Uop.and = 2450
Commit.Uop.or = 356
Commit.Uop.xor = 76
Commit.Uop.not = 0
Commit.Uop.shift = 1327
Commit.Uop.sign = 0
Commit.Uop.fmove = 16044
Commit.Uop.fsign = 788
Commit.Uop.fround = 0
Commit.Uop.fadd = 4227
Commit.Uop.fsub = 1879
Commit.Uop.fcomp = 1192
Commit.Uop.fmult = 6662
Commit.Uop.fdiv = 391
Commit.Uop.fexp = 0
Commit.Uop.flog = 178
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 7800
Commit.Uop.fpop = 7799
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 32102
Commit.Uop.store = 10865
Commit.Uop.prefetch = 0
Commit.Uop.call = 1494
Commit.Uop.ret = 1494
Commit.Uop.jump = 48
Commit.Uop.branch = 6793
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 69136
Commit.Logic = 4209
Commit.FloatingPoint = 46960
Commit.Memory = 42967
Commit.Ctrl = 9829
Commit.WndSwitch = 2988
Commit.Total = 173109
Commit.IPC = 0.02735
Commit.DutyCycle = 0.004558

; Committed branches
Commit.Branches = 9829
Commit.Squashed = 7038
Commit.Mispred = 559
Commit.PredAcc = 0.9431

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 173109
ROB.Writes = 180166
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 132910
IQ.Writes = 135373
IQ.WakeupAccesses = 176201
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 43837
LSQ.Writes = 44793
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 159985
RF_Int.Writes = 112885
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 33640
RF_Fp.Writes = 27994
RAT.IntReads = 163513
RAT.IntWrites = 108648
RAT.FpReads = 34657
RAT.FpWrites = 28961
BTB.Reads = 11843
BTB.Writes = 9829


; Statistics for core 4 - thread 1
[ c4t1 ]

; Dispatch stage
Dispatch.Uop.nop = 124
Dispatch.Uop.move = 5790
Dispatch.Uop.add = 10591
Dispatch.Uop.sub = 9909
Dispatch.Uop.mult = 1920
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 45113
Dispatch.Uop.and = 2660
Dispatch.Uop.or = 356
Dispatch.Uop.xor = 85
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 1330
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 17129
Dispatch.Uop.fsign = 815
Dispatch.Uop.fround = 1
Dispatch.Uop.fadd = 4537
Dispatch.Uop.fsub = 1948
Dispatch.Uop.fcomp = 1281
Dispatch.Uop.fmult = 7126
Dispatch.Uop.fdiv = 391
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 180
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 8301
Dispatch.Uop.fpop = 8303
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 34636
Dispatch.Uop.store = 11387
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 1521
Dispatch.Uop.ret = 1546
Dispatch.Uop.jump = 76
Dispatch.Uop.branch = 7267
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 73323
Dispatch.Logic = 4431
Dispatch.FloatingPoint = 50012
Dispatch.Memory = 46023
Dispatch.Ctrl = 10410
Dispatch.WndSwitch = 3067
Dispatch.Total = 184323
Dispatch.IPC = 0.02912
Dispatch.DutyCycle = 0.004853

; Issue stage
Issue.Uop.nop = 122
Issue.Uop.move = 5703
Issue.Uop.add = 10349
Issue.Uop.sub = 9680
Issue.Uop.mult = 1920
Issue.Uop.div = 0
Issue.Uop.effaddr = 44557
Issue.Uop.and = 2572
Issue.Uop.or = 356
Issue.Uop.xor = 83
Issue.Uop.not = 0
Issue.Uop.shift = 1329
Issue.Uop.sign = 0
Issue.Uop.fmove = 16606
Issue.Uop.fsign = 814
Issue.Uop.fround = 0
Issue.Uop.fadd = 4471
Issue.Uop.fsub = 1882
Issue.Uop.fcomp = 1251
Issue.Uop.fmult = 6968
Issue.Uop.fdiv = 391
Issue.Uop.fexp = 0
Issue.Uop.flog = 180
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 8262
Issue.Uop.fpop = 8222
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 34154
Issue.Uop.store = 10904
Issue.Uop.prefetch = 0
Issue.Uop.call = 1505
Issue.Uop.ret = 1515
Issue.Uop.jump = 69
Issue.Uop.branch = 7042
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 72209
Issue.Logic = 4340
Issue.FloatingPoint = 49047
Issue.Memory = 45058
Issue.Ctrl = 10131
Issue.WndSwitch = 3020
Issue.Total = 180907
Issue.IPC = 0.02858
Issue.DutyCycle = 0.004763

; Commit stage
Commit.Uop.nop = 8
Commit.Uop.move = 5631
Commit.Uop.add = 10210
Commit.Uop.sub = 9636
Commit.Uop.mult = 1920
Commit.Uop.div = 0
Commit.Uop.effaddr = 43385
Commit.Uop.and = 2568
Commit.Uop.or = 356
Commit.Uop.xor = 82
Commit.Uop.not = 0
Commit.Uop.shift = 1327
Commit.Uop.sign = 0
Commit.Uop.fmove = 16142
Commit.Uop.fsign = 788
Commit.Uop.fround = 0
Commit.Uop.fadd = 4471
Commit.Uop.fsub = 1879
Commit.Uop.fcomp = 1192
Commit.Uop.fmult = 6906
Commit.Uop.fdiv = 391
Commit.Uop.fexp = 0
Commit.Uop.flog = 178
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 7976
Commit.Uop.fpop = 7978
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 33341
Commit.Uop.store = 10904
Commit.Uop.prefetch = 0
Commit.Uop.call = 1494
Commit.Uop.ret = 1494
Commit.Uop.jump = 48
Commit.Uop.branch = 7032
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 70782
Commit.Logic = 4333
Commit.FloatingPoint = 47901
Commit.Memory = 44245
Commit.Ctrl = 10068
Commit.WndSwitch = 2988
Commit.Total = 177337
Commit.IPC = 0.02802
Commit.DutyCycle = 0.004669

; Committed branches
Commit.Branches = 10068
Commit.Squashed = 6986
Commit.Mispred = 576
Commit.PredAcc = 0.9428

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 177337
ROB.Writes = 184323
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 135849
IQ.Writes = 138300
IQ.WakeupAccesses = 180337
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 45058
LSQ.Writes = 46023
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 164221
RF_Int.Writes = 115672
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 34266
RF_Fp.Writes = 28758
RAT.IntReads = 167753
RAT.IntWrites = 111217
RAT.FpReads = 35267
RAT.FpWrites = 29722
BTB.Reads = 12093
BTB.Writes = 10068


; Statistics for core 5
[ c5 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 41881
fu.IntAdd.Denied = 41881
fu.IntAdd.WaitingTime = 0.0197
fu.IntMult.Accesses = 3824
fu.IntMult.Denied = 3824
fu.IntMult.WaitingTime = 0.03426
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 93956
fu.EffAddr.Denied = 93956
fu.EffAddr.WaitingTime = 1.629
fu.Logic.Accesses = 9187
fu.Logic.Denied = 9187
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 1630
fu.FloatSimple.Denied = 1630
fu.FloatSimple.WaitingTime = 0.005521
fu.FloatAdd.Accesses = 13620
fu.FloatAdd.Denied = 13620
fu.FloatAdd.WaitingTime = 0.079
fu.FloatComp.Accesses = 2495
fu.FloatComp.Denied = 2495
fu.FloatComp.WaitingTime = 0.01002
fu.FloatMult.Accesses = 14845
fu.FloatMult.Denied = 14845
fu.FloatMult.WaitingTime = 2.935
fu.FloatDiv.Accesses = 782
fu.FloatDiv.Denied = 782
fu.FloatDiv.WaitingTime = 0.0844
fu.FloatComplex.Accesses = 358
fu.FloatComplex.Denied = 358
fu.FloatComplex.WaitingTime = 0.1592
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 371862
Dispatch.Stall.spec = 14188
Dispatch.Stall.uop_queue = 1525470
Dispatch.Stall.rob = 2717161
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 33350335
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 224
Dispatch.Uop.move = 11703
Dispatch.Uop.add = 22187
Dispatch.Uop.sub = 20710
Dispatch.Uop.mult = 3824
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 95102
Dispatch.Uop.and = 5822
Dispatch.Uop.or = 712
Dispatch.Uop.xor = 197
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 2652
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 34764
Dispatch.Uop.fsign = 1630
Dispatch.Uop.fround = 1
Dispatch.Uop.fadd = 9984
Dispatch.Uop.fsub = 3881
Dispatch.Uop.fcomp = 2563
Dispatch.Uop.fmult = 15160
Dispatch.Uop.fdiv = 782
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 358
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 17294
Dispatch.Uop.fpop = 17249
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 74320
Dispatch.Uop.store = 23101
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 3030
Dispatch.Uop.ret = 3088
Dispatch.Uop.jump = 139
Dispatch.Uop.branch = 15573
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 153526
Dispatch.Logic = 9383
Dispatch.FloatingPoint = 103666
Dispatch.Memory = 97421
Dispatch.Ctrl = 21830
Dispatch.WndSwitch = 6118
Dispatch.Total = 386050
Dispatch.IPC = 0.06099
Dispatch.DutyCycle = 0.01016

; Issue stage
Issue.Uop.nop = 217
Issue.Uop.move = 11529
Issue.Uop.add = 21671
Issue.Uop.sub = 20210
Issue.Uop.mult = 3824
Issue.Uop.div = 0
Issue.Uop.effaddr = 93956
Issue.Uop.and = 5631
Issue.Uop.or = 712
Issue.Uop.xor = 195
Issue.Uop.not = 0
Issue.Uop.shift = 2649
Issue.Uop.sign = 0
Issue.Uop.fmove = 33708
Issue.Uop.fsign = 1630
Issue.Uop.fround = 0
Issue.Uop.fadd = 9857
Issue.Uop.fsub = 3763
Issue.Uop.fcomp = 2495
Issue.Uop.fmult = 14845
Issue.Uop.fdiv = 782
Issue.Uop.fexp = 0
Issue.Uop.flog = 358
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 17225
Issue.Uop.fpop = 17103
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 73334
Issue.Uop.store = 22120
Issue.Uop.prefetch = 0
Issue.Uop.call = 3002
Issue.Uop.ret = 3009
Issue.Uop.jump = 127
Issue.Uop.branch = 15106
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 151190
Issue.Logic = 9187
Issue.FloatingPoint = 101766
Issue.Memory = 95454
Issue.Ctrl = 21244
Issue.WndSwitch = 6011
Issue.Total = 379058
Issue.IPC = 0.05988
Issue.DutyCycle = 0.009981

; Commit stage
Commit.Uop.nop = 20
Commit.Uop.move = 11378
Commit.Uop.add = 21384
Commit.Uop.sub = 20134
Commit.Uop.mult = 3824
Commit.Uop.div = 0
Commit.Uop.effaddr = 91550
Commit.Uop.and = 5618
Commit.Uop.or = 712
Commit.Uop.xor = 193
Commit.Uop.not = 0
Commit.Uop.shift = 2649
Commit.Uop.sign = 0
Commit.Uop.fmove = 32818
Commit.Uop.fsign = 1576
Commit.Uop.fround = 0
Commit.Uop.fadd = 9857
Commit.Uop.fsub = 3758
Commit.Uop.fcomp = 2384
Commit.Uop.fmult = 14723
Commit.Uop.fdiv = 782
Commit.Uop.fexp = 0
Commit.Uop.flog = 356
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 16634
Commit.Uop.fpop = 16634
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 71585
Commit.Uop.store = 22120
Commit.Uop.prefetch = 0
Commit.Uop.call = 2984
Commit.Uop.ret = 2984
Commit.Uop.jump = 96
Commit.Uop.branch = 15076
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 148270
Commit.Logic = 9172
Commit.FloatingPoint = 99522
Commit.Memory = 93705
Commit.Ctrl = 21140
Commit.WndSwitch = 5968
Commit.Total = 371829
Commit.IPC = 0.05874
Commit.DutyCycle = 0.00979

; Committed branches
Commit.Branches = 21140
Commit.Squashed = 14188
Commit.Mispred = 1203
Commit.PredAcc = 0.9431

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 5 - thread 0
[ c5t0 ]

; Dispatch stage
Dispatch.Uop.nop = 98
Dispatch.Uop.move = 5858
Dispatch.Uop.add = 11062
Dispatch.Uop.sub = 10332
Dispatch.Uop.mult = 1920
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 47438
Dispatch.Uop.and = 2894
Dispatch.Uop.or = 356
Dispatch.Uop.xor = 97
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 1330
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 17415
Dispatch.Uop.fsign = 814
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 4949
Dispatch.Uop.fsub = 1949
Dispatch.Uop.fcomp = 1283
Dispatch.Uop.fmult = 7554
Dispatch.Uop.fdiv = 391
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 178
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 8611
Dispatch.Uop.fpop = 8600
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 36961
Dispatch.Uop.store = 11596
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 1514
Dispatch.Uop.ret = 1543
Dispatch.Uop.jump = 72
Dispatch.Uop.branch = 7760
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 76610
Dispatch.Logic = 4677
Dispatch.FloatingPoint = 51744
Dispatch.Memory = 48557
Dispatch.Ctrl = 10889
Dispatch.WndSwitch = 3057
Dispatch.Total = 192575
Dispatch.IPC = 0.03042
Dispatch.DutyCycle = 0.005071

; Issue stage
Issue.Uop.nop = 93
Issue.Uop.move = 5770
Issue.Uop.add = 10809
Issue.Uop.sub = 10088
Issue.Uop.mult = 1920
Issue.Uop.div = 0
Issue.Uop.effaddr = 46842
Issue.Uop.and = 2795
Issue.Uop.or = 356
Issue.Uop.xor = 96
Issue.Uop.not = 0
Issue.Uop.shift = 1329
Issue.Uop.sign = 0
Issue.Uop.fmove = 16878
Issue.Uop.fsign = 814
Issue.Uop.fround = 0
Issue.Uop.fadd = 4871
Issue.Uop.fsub = 1882
Issue.Uop.fcomp = 1249
Issue.Uop.fmult = 7364
Issue.Uop.fdiv = 391
Issue.Uop.fexp = 0
Issue.Uop.flog = 178
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 8575
Issue.Uop.fpop = 8514
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 36454
Issue.Uop.store = 11111
Issue.Uop.prefetch = 0
Issue.Uop.call = 1502
Issue.Uop.ret = 1502
Issue.Uop.jump = 67
Issue.Uop.branch = 7525
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 75429
Issue.Logic = 4576
Issue.FloatingPoint = 50716
Issue.Memory = 47565
Issue.Ctrl = 10596
Issue.WndSwitch = 3004
Issue.Total = 188975
Issue.IPC = 0.02985
Issue.DutyCycle = 0.004976

; Commit stage
Commit.Uop.nop = 10
Commit.Uop.move = 5695
Commit.Uop.add = 10670
Commit.Uop.sub = 10053
Commit.Uop.mult = 1920
Commit.Uop.div = 0
Commit.Uop.effaddr = 45640
Commit.Uop.and = 2790
Commit.Uop.or = 356
Commit.Uop.xor = 95
Commit.Uop.not = 0
Commit.Uop.shift = 1329
Commit.Uop.sign = 0
Commit.Uop.fmove = 16430
Commit.Uop.fsign = 788
Commit.Uop.fround = 0
Commit.Uop.fadd = 4871
Commit.Uop.fsub = 1879
Commit.Uop.fcomp = 1192
Commit.Uop.fmult = 7306
Commit.Uop.fdiv = 391
Commit.Uop.fexp = 0
Commit.Uop.flog = 178
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 8281
Commit.Uop.fpop = 8281
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 35580
Commit.Uop.store = 11111
Commit.Uop.prefetch = 0
Commit.Uop.call = 1494
Commit.Uop.ret = 1494
Commit.Uop.jump = 48
Commit.Uop.branch = 7513
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 73978
Commit.Logic = 4570
Commit.FloatingPoint = 49597
Commit.Memory = 46691
Commit.Ctrl = 10549
Commit.WndSwitch = 2988
Commit.Total = 185395
Commit.IPC = 0.02929
Commit.DutyCycle = 0.004882

; Committed branches
Commit.Branches = 10549
Commit.Squashed = 7163
Commit.Mispred = 602
Commit.PredAcc = 0.9429

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 185395
ROB.Writes = 192575
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 141410
IQ.Writes = 144018
IQ.WakeupAccesses = 188424
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 47565
LSQ.Writes = 48557
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 172802
RF_Int.Writes = 121340
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 35336
RF_Fp.Writes = 30003
RAT.IntReads = 176494
RAT.IntWrites = 116486
RAT.FpReads = 36426
RAT.FpWrites = 31029
BTB.Reads = 12515
BTB.Writes = 10549


; Statistics for core 5 - thread 1
[ c5t1 ]

; Dispatch stage
Dispatch.Uop.nop = 126
Dispatch.Uop.move = 5845
Dispatch.Uop.add = 11125
Dispatch.Uop.sub = 10378
Dispatch.Uop.mult = 1904
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 47664
Dispatch.Uop.and = 2928
Dispatch.Uop.or = 356
Dispatch.Uop.xor = 100
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 1322
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 17349
Dispatch.Uop.fsign = 816
Dispatch.Uop.fround = 1
Dispatch.Uop.fadd = 5035
Dispatch.Uop.fsub = 1932
Dispatch.Uop.fcomp = 1280
Dispatch.Uop.fmult = 7606
Dispatch.Uop.fdiv = 391
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 180
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 8683
Dispatch.Uop.fpop = 8649
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 37359
Dispatch.Uop.store = 11505
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 1516
Dispatch.Uop.ret = 1545
Dispatch.Uop.jump = 67
Dispatch.Uop.branch = 7813
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 76916
Dispatch.Logic = 4706
Dispatch.FloatingPoint = 51922
Dispatch.Memory = 48864
Dispatch.Ctrl = 10941
Dispatch.WndSwitch = 3061
Dispatch.Total = 193475
Dispatch.IPC = 0.03057
Dispatch.DutyCycle = 0.005094

; Issue stage
Issue.Uop.nop = 124
Issue.Uop.move = 5759
Issue.Uop.add = 10862
Issue.Uop.sub = 10122
Issue.Uop.mult = 1904
Issue.Uop.div = 0
Issue.Uop.effaddr = 47114
Issue.Uop.and = 2836
Issue.Uop.or = 356
Issue.Uop.xor = 99
Issue.Uop.not = 0
Issue.Uop.shift = 1320
Issue.Uop.sign = 0
Issue.Uop.fmove = 16830
Issue.Uop.fsign = 816
Issue.Uop.fround = 0
Issue.Uop.fadd = 4986
Issue.Uop.fsub = 1881
Issue.Uop.fcomp = 1246
Issue.Uop.fmult = 7481
Issue.Uop.fdiv = 391
Issue.Uop.fexp = 0
Issue.Uop.flog = 180
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 8650
Issue.Uop.fpop = 8589
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 36880
Issue.Uop.store = 11009
Issue.Uop.prefetch = 0
Issue.Uop.call = 1500
Issue.Uop.ret = 1507
Issue.Uop.jump = 60
Issue.Uop.branch = 7581
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 75761
Issue.Logic = 4611
Issue.FloatingPoint = 51050
Issue.Memory = 47889
Issue.Ctrl = 10648
Issue.WndSwitch = 3007
Issue.Total = 190083
Issue.IPC = 0.03003
Issue.DutyCycle = 0.005005

; Commit stage
Commit.Uop.nop = 10
Commit.Uop.move = 5683
Commit.Uop.add = 10714
Commit.Uop.sub = 10081
Commit.Uop.mult = 1904
Commit.Uop.div = 0
Commit.Uop.effaddr = 45910
Commit.Uop.and = 2828
Commit.Uop.or = 356
Commit.Uop.xor = 98
Commit.Uop.not = 0
Commit.Uop.shift = 1320
Commit.Uop.sign = 0
Commit.Uop.fmove = 16388
Commit.Uop.fsign = 788
Commit.Uop.fround = 0
Commit.Uop.fadd = 4986
Commit.Uop.fsub = 1879
Commit.Uop.fcomp = 1192
Commit.Uop.fmult = 7417
Commit.Uop.fdiv = 391
Commit.Uop.fexp = 0
Commit.Uop.flog = 178
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 8353
Commit.Uop.fpop = 8353
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 36005
Commit.Uop.store = 11009
Commit.Uop.prefetch = 0
Commit.Uop.call = 1490
Commit.Uop.ret = 1490
Commit.Uop.jump = 48
Commit.Uop.branch = 7563
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 74292
Commit.Logic = 4602
Commit.FloatingPoint = 49925
Commit.Memory = 47014
Commit.Ctrl = 10591
Commit.WndSwitch = 2980
Commit.Total = 186434
Commit.IPC = 0.02945
Commit.DutyCycle = 0.004909

; Committed branches
Commit.Branches = 10591
Commit.Squashed = 7025
Commit.Mispred = 601
Commit.PredAcc = 0.9433

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 186434
ROB.Writes = 193475
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 142194
IQ.Writes = 144611
IQ.WakeupAccesses = 189524
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 47889
LSQ.Writes = 48864
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 173755
RF_Int.Writes = 121996
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 35542
RF_Fp.Writes = 30331
RAT.IntReads = 177361
RAT.IntWrites = 116997
RAT.FpReads = 36443
RAT.FpWrites = 31256
BTB.Reads = 12563
BTB.Writes = 10591


; Statistics for core 6
[ c6 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 42711
fu.IntAdd.Denied = 42711
fu.IntAdd.WaitingTime = 0.01878
fu.IntMult.Accesses = 3628
fu.IntMult.Denied = 3628
fu.IntMult.WaitingTime = 0.03886
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 97046
fu.EffAddr.Denied = 97046
fu.EffAddr.WaitingTime = 1.632
fu.Logic.Accesses = 9443
fu.Logic.Denied = 9443
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 1631
fu.FloatSimple.Denied = 1631
fu.FloatSimple.WaitingTime = 0.009197
fu.FloatAdd.Accesses = 14272
fu.FloatAdd.Denied = 14272
fu.FloatAdd.WaitingTime = 0.07904
fu.FloatComp.Accesses = 2497
fu.FloatComp.Denied = 2497
fu.FloatComp.WaitingTime = 0.009612
fu.FloatMult.Accesses = 15444
fu.FloatMult.Denied = 15444
fu.FloatMult.WaitingTime = 2.844
fu.FloatDiv.Accesses = 782
fu.FloatDiv.Denied = 782
fu.FloatDiv.WaitingTime = 0.06138
fu.FloatComplex.Accesses = 360
fu.FloatComplex.Denied = 360
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 382098
Dispatch.Stall.spec = 15270
Dispatch.Stall.uop_queue = 1525972
Dispatch.Stall.rob = 2585085
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 33470591
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 271
Dispatch.Uop.move = 11589
Dispatch.Uop.add = 22652
Dispatch.Uop.sub = 21221
Dispatch.Uop.mult = 3628
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 98312
Dispatch.Uop.and = 6188
Dispatch.Uop.or = 712
Dispatch.Uop.xor = 218
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 2555
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 35344
Dispatch.Uop.fsign = 1631
Dispatch.Uop.fround = 2
Dispatch.Uop.fadd = 10631
Dispatch.Uop.fsub = 3886
Dispatch.Uop.fcomp = 2568
Dispatch.Uop.fmult = 15739
Dispatch.Uop.fdiv = 782
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 360
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 17809
Dispatch.Uop.fpop = 17705
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 77816
Dispatch.Uop.store = 23234
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2992
Dispatch.Uop.ret = 3045
Dispatch.Uop.jump = 149
Dispatch.Uop.branch = 16329
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 157402
Dispatch.Logic = 9673
Dispatch.FloatingPoint = 106457
Dispatch.Memory = 101050
Dispatch.Ctrl = 22515
Dispatch.WndSwitch = 6037
Dispatch.Total = 397368
Dispatch.IPC = 0.06278
Dispatch.DutyCycle = 0.01046

; Issue stage
Issue.Uop.nop = 261
Issue.Uop.move = 11413
Issue.Uop.add = 22085
Issue.Uop.sub = 20626
Issue.Uop.mult = 3628
Issue.Uop.div = 0
Issue.Uop.effaddr = 97046
Issue.Uop.and = 5963
Issue.Uop.or = 712
Issue.Uop.xor = 216
Issue.Uop.not = 0
Issue.Uop.shift = 2552
Issue.Uop.sign = 0
Issue.Uop.fmove = 34264
Issue.Uop.fsign = 1631
Issue.Uop.fround = 0
Issue.Uop.fadd = 10512
Issue.Uop.fsub = 3760
Issue.Uop.fcomp = 2497
Issue.Uop.fmult = 15444
Issue.Uop.fdiv = 782
Issue.Uop.fexp = 0
Issue.Uop.flog = 360
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 17724
Issue.Uop.fpop = 17588
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 76689
Issue.Uop.store = 22178
Issue.Uop.prefetch = 0
Issue.Uop.call = 2959
Issue.Uop.ret = 2955
Issue.Uop.jump = 136
Issue.Uop.branch = 15801
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 154798
Issue.Logic = 9443
Issue.FloatingPoint = 104562
Issue.Memory = 98867
Issue.Ctrl = 21851
Issue.WndSwitch = 5914
Issue.Total = 389782
Issue.IPC = 0.06158
Issue.DutyCycle = 0.01026

; Commit stage
Commit.Uop.nop = 22
Commit.Uop.move = 11262
Commit.Uop.add = 21785
Commit.Uop.sub = 20535
Commit.Uop.mult = 3628
Commit.Uop.div = 0
Commit.Uop.effaddr = 94468
Commit.Uop.and = 5955
Commit.Uop.or = 712
Commit.Uop.xor = 216
Commit.Uop.not = 0
Commit.Uop.shift = 2552
Commit.Uop.sign = 0
Commit.Uop.fmove = 33336
Commit.Uop.fsign = 1576
Commit.Uop.fround = 0
Commit.Uop.fadd = 10512
Commit.Uop.fsub = 3758
Commit.Uop.fcomp = 2384
Commit.Uop.fmult = 15330
Commit.Uop.fdiv = 782
Commit.Uop.fexp = 0
Commit.Uop.flog = 356
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 17095
Commit.Uop.fpop = 17094
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 74786
Commit.Uop.store = 22178
Commit.Uop.prefetch = 0
Commit.Uop.call = 2934
Commit.Uop.ret = 2936
Commit.Uop.jump = 96
Commit.Uop.branch = 15774
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 151678
Commit.Logic = 9435
Commit.FloatingPoint = 102223
Commit.Memory = 96964
Commit.Ctrl = 21740
Commit.WndSwitch = 5870
Commit.Total = 382062
Commit.IPC = 0.06036
Commit.DutyCycle = 0.01006

; Committed branches
Commit.Branches = 21740
Commit.Squashed = 15270
Commit.Mispred = 1242
Commit.PredAcc = 0.9429

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 6 - thread 0
[ c6t0 ]

; Dispatch stage
Dispatch.Uop.nop = 132
Dispatch.Uop.move = 5840
Dispatch.Uop.add = 11406
Dispatch.Uop.sub = 10682
Dispatch.Uop.mult = 1856
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 49345
Dispatch.Uop.and = 3105
Dispatch.Uop.or = 356
Dispatch.Uop.xor = 109
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 1298
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 17662
Dispatch.Uop.fsign = 815
Dispatch.Uop.fround = 1
Dispatch.Uop.fadd = 5314
Dispatch.Uop.fsub = 1941
Dispatch.Uop.fcomp = 1283
Dispatch.Uop.fmult = 7877
Dispatch.Uop.fdiv = 391
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 180
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 8907
Dispatch.Uop.fpop = 8847
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 39028
Dispatch.Uop.store = 11693
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 1506
Dispatch.Uop.ret = 1532
Dispatch.Uop.jump = 72
Dispatch.Uop.branch = 8197
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 79129
Dispatch.Logic = 4868
Dispatch.FloatingPoint = 53218
Dispatch.Memory = 50721
Dispatch.Ctrl = 11307
Dispatch.WndSwitch = 3038
Dispatch.Total = 199375
Dispatch.IPC = 0.0315
Dispatch.DutyCycle = 0.00525

; Issue stage
Issue.Uop.nop = 124
Issue.Uop.move = 5754
Issue.Uop.add = 11120
Issue.Uop.sub = 10381
Issue.Uop.mult = 1856
Issue.Uop.div = 0
Issue.Uop.effaddr = 48713
Issue.Uop.and = 2988
Issue.Uop.or = 356
Issue.Uop.xor = 108
Issue.Uop.not = 0
Issue.Uop.shift = 1297
Issue.Uop.sign = 0
Issue.Uop.fmove = 17144
Issue.Uop.fsign = 815
Issue.Uop.fround = 0
Issue.Uop.fadd = 5251
Issue.Uop.fsub = 1880
Issue.Uop.fcomp = 1250
Issue.Uop.fmult = 7730
Issue.Uop.fdiv = 391
Issue.Uop.fexp = 0
Issue.Uop.flog = 180
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 8863
Issue.Uop.fpop = 8795
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 38447
Issue.Uop.store = 11171
Issue.Uop.prefetch = 0
Issue.Uop.call = 1491
Issue.Uop.ret = 1488
Issue.Uop.jump = 66
Issue.Uop.branch = 7929
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 77824
Issue.Logic = 4749
Issue.FloatingPoint = 52299
Issue.Memory = 49618
Issue.Ctrl = 10974
Issue.WndSwitch = 2979
Issue.Total = 195588
Issue.IPC = 0.0309
Issue.DutyCycle = 0.00515

; Commit stage
Commit.Uop.nop = 11
Commit.Uop.move = 5677
Commit.Uop.add = 10972
Commit.Uop.sub = 10333
Commit.Uop.mult = 1856
Commit.Uop.div = 0
Commit.Uop.effaddr = 47428
Commit.Uop.and = 2985
Commit.Uop.or = 356
Commit.Uop.xor = 108
Commit.Uop.not = 0
Commit.Uop.shift = 1297
Commit.Uop.sign = 0
Commit.Uop.fmove = 16682
Commit.Uop.fsign = 788
Commit.Uop.fround = 0
Commit.Uop.fadd = 5251
Commit.Uop.fsub = 1879
Commit.Uop.fcomp = 1192
Commit.Uop.fmult = 7670
Commit.Uop.fdiv = 391
Commit.Uop.fexp = 0
Commit.Uop.flog = 178
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 8554
Commit.Uop.fpop = 8553
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 37497
Commit.Uop.store = 11171
Commit.Uop.prefetch = 0
Commit.Uop.call = 1477
Commit.Uop.ret = 1478
Commit.Uop.jump = 48
Commit.Uop.branch = 7915
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 76266
Commit.Logic = 4746
Commit.FloatingPoint = 51138
Commit.Memory = 48668
Commit.Ctrl = 10918
Commit.WndSwitch = 2955
Commit.Total = 191747
Commit.IPC = 0.03029
Commit.DutyCycle = 0.005049

; Committed branches
Commit.Branches = 10918
Commit.Squashed = 7611
Commit.Mispred = 620
Commit.PredAcc = 0.9432

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 191747
ROB.Writes = 199375
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 145970
IQ.Writes = 148654
IQ.WakeupAccesses = 195013
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 49618
LSQ.Writes = 50721
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 179628
RF_Int.Writes = 125778
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 36382
RF_Fp.Writes = 31174
RAT.IntReads = 183729
RAT.IntWrites = 120669
RAT.FpReads = 37327
RAT.FpWrites = 32142
BTB.Reads = 12806
BTB.Writes = 10918


; Statistics for core 6 - thread 1
[ c6t1 ]

; Dispatch stage
Dispatch.Uop.nop = 139
Dispatch.Uop.move = 5749
Dispatch.Uop.add = 11246
Dispatch.Uop.sub = 10539
Dispatch.Uop.mult = 1772
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 48967
Dispatch.Uop.and = 3083
Dispatch.Uop.or = 356
Dispatch.Uop.xor = 109
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 1257
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 17682
Dispatch.Uop.fsign = 816
Dispatch.Uop.fround = 1
Dispatch.Uop.fadd = 5317
Dispatch.Uop.fsub = 1945
Dispatch.Uop.fcomp = 1285
Dispatch.Uop.fmult = 7862
Dispatch.Uop.fdiv = 391
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 180
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 8902
Dispatch.Uop.fpop = 8858
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 38788
Dispatch.Uop.store = 11541
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 1486
Dispatch.Uop.ret = 1513
Dispatch.Uop.jump = 77
Dispatch.Uop.branch = 8132
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 78273
Dispatch.Logic = 4805
Dispatch.FloatingPoint = 53239
Dispatch.Memory = 50329
Dispatch.Ctrl = 11208
Dispatch.WndSwitch = 2999
Dispatch.Total = 197993
Dispatch.IPC = 0.03128
Dispatch.DutyCycle = 0.005213

; Issue stage
Issue.Uop.nop = 137
Issue.Uop.move = 5659
Issue.Uop.add = 10965
Issue.Uop.sub = 10245
Issue.Uop.mult = 1772
Issue.Uop.div = 0
Issue.Uop.effaddr = 48333
Issue.Uop.and = 2975
Issue.Uop.or = 356
Issue.Uop.xor = 108
Issue.Uop.not = 0
Issue.Uop.shift = 1255
Issue.Uop.sign = 0
Issue.Uop.fmove = 17120
Issue.Uop.fsign = 816
Issue.Uop.fround = 0
Issue.Uop.fadd = 5261
Issue.Uop.fsub = 1880
Issue.Uop.fcomp = 1247
Issue.Uop.fmult = 7714
Issue.Uop.fdiv = 391
Issue.Uop.fexp = 0
Issue.Uop.flog = 180
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 8861
Issue.Uop.fpop = 8793
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 38242
Issue.Uop.store = 11007
Issue.Uop.prefetch = 0
Issue.Uop.call = 1468
Issue.Uop.ret = 1467
Issue.Uop.jump = 70
Issue.Uop.branch = 7872
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 76974
Issue.Logic = 4694
Issue.FloatingPoint = 52263
Issue.Memory = 49249
Issue.Ctrl = 10877
Issue.WndSwitch = 2935
Issue.Total = 194194
Issue.IPC = 0.03068
Issue.DutyCycle = 0.005113

; Commit stage
Commit.Uop.nop = 11
Commit.Uop.move = 5585
Commit.Uop.add = 10813
Commit.Uop.sub = 10202
Commit.Uop.mult = 1772
Commit.Uop.div = 0
Commit.Uop.effaddr = 47040
Commit.Uop.and = 2970
Commit.Uop.or = 356
Commit.Uop.xor = 108
Commit.Uop.not = 0
Commit.Uop.shift = 1255
Commit.Uop.sign = 0
Commit.Uop.fmove = 16654
Commit.Uop.fsign = 788
Commit.Uop.fround = 0
Commit.Uop.fadd = 5261
Commit.Uop.fsub = 1879
Commit.Uop.fcomp = 1192
Commit.Uop.fmult = 7660
Commit.Uop.fdiv = 391
Commit.Uop.fexp = 0
Commit.Uop.flog = 178
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 8541
Commit.Uop.fpop = 8541
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 37289
Commit.Uop.store = 11007
Commit.Uop.prefetch = 0
Commit.Uop.call = 1457
Commit.Uop.ret = 1458
Commit.Uop.jump = 48
Commit.Uop.branch = 7859
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 75412
Commit.Logic = 4689
Commit.FloatingPoint = 51085
Commit.Memory = 48296
Commit.Ctrl = 10822
Commit.WndSwitch = 2915
Commit.Total = 190315
Commit.IPC = 0.03007
Commit.DutyCycle = 0.005011

; Committed branches
Commit.Branches = 10822
Commit.Squashed = 7659
Commit.Mispred = 622
Commit.PredAcc = 0.9425

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 190315
ROB.Writes = 197993
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 144945
IQ.Writes = 147664
IQ.WakeupAccesses = 193623
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 49249
LSQ.Writes = 50329
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 177981
RF_Int.Writes = 124626
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 36365
RF_Fp.Writes = 31166
RAT.IntReads = 182037
RAT.IntWrites = 119530
RAT.FpReads = 37365
RAT.FpWrites = 32164
BTB.Reads = 12762
BTB.Writes = 10822


; Statistics for core 7
[ c7 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 42665
fu.IntAdd.Denied = 42665
fu.IntAdd.WaitingTime = 0.0229
fu.IntMult.Accesses = 3340
fu.IntMult.Denied = 3340
fu.IntMult.WaitingTime = 0.04671
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 98156
fu.EffAddr.Denied = 98156
fu.EffAddr.WaitingTime = 1.57
fu.Logic.Accesses = 9516
fu.Logic.Denied = 9516
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 1630
fu.FloatSimple.Denied = 1630
fu.FloatSimple.WaitingTime = 0.002454
fu.FloatAdd.Accesses = 14688
fu.FloatAdd.Denied = 14688
fu.FloatAdd.WaitingTime = 0.07612
fu.FloatComp.Accesses = 2488
fu.FloatComp.Denied = 2488
fu.FloatComp.WaitingTime = 0.008441
fu.FloatMult.Accesses = 15792
fu.FloatMult.Denied = 15792
fu.FloatMult.WaitingTime = 2.76
fu.FloatDiv.Accesses = 782
fu.FloatDiv.Denied = 782
fu.FloatDiv.WaitingTime = 0.04092
fu.FloatComplex.Accesses = 360
fu.FloatComplex.Denied = 360
fu.FloatComplex.WaitingTime = 0.04444
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 386156
Dispatch.Stall.spec = 14940
Dispatch.Stall.uop_queue = 1475758
Dispatch.Stall.rob = 2587054
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 33515108
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 251
Dispatch.Uop.move = 11339
Dispatch.Uop.add = 22587
Dispatch.Uop.sub = 21198
Dispatch.Uop.mult = 3340
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 99484
Dispatch.Uop.and = 6374
Dispatch.Uop.or = 712
Dispatch.Uop.xor = 235
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 2413
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 35666
Dispatch.Uop.fsign = 1630
Dispatch.Uop.fround = 2
Dispatch.Uop.fadd = 11047
Dispatch.Uop.fsub = 3889
Dispatch.Uop.fcomp = 2565
Dispatch.Uop.fmult = 16089
Dispatch.Uop.fdiv = 782
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 360
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 18034
Dispatch.Uop.fpop = 17956
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 79407
Dispatch.Uop.store = 23030
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2907
Dispatch.Uop.ret = 2971
Dispatch.Uop.jump = 145
Dispatch.Uop.branch = 16683
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 157948
Dispatch.Logic = 9734
Dispatch.FloatingPoint = 108020
Dispatch.Memory = 102437
Dispatch.Ctrl = 22706
Dispatch.WndSwitch = 5878
Dispatch.Total = 401096
Dispatch.IPC = 0.06337
Dispatch.DutyCycle = 0.01056

; Issue stage
Issue.Uop.nop = 248
Issue.Uop.move = 11161
Issue.Uop.add = 22021
Issue.Uop.sub = 20644
Issue.Uop.mult = 3340
Issue.Uop.div = 0
Issue.Uop.effaddr = 98156
Issue.Uop.and = 6162
Issue.Uop.or = 712
Issue.Uop.xor = 232
Issue.Uop.not = 0
Issue.Uop.shift = 2410
Issue.Uop.sign = 0
Issue.Uop.fmove = 34558
Issue.Uop.fsign = 1630
Issue.Uop.fround = 0
Issue.Uop.fadd = 10926
Issue.Uop.fsub = 3762
Issue.Uop.fcomp = 2488
Issue.Uop.fmult = 15792
Issue.Uop.fdiv = 782
Issue.Uop.fexp = 0
Issue.Uop.flog = 360
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 17945
Issue.Uop.fpop = 17825
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 78195
Issue.Uop.store = 21989
Issue.Uop.prefetch = 0
Issue.Uop.call = 2879
Issue.Uop.ret = 2884
Issue.Uop.jump = 139
Issue.Uop.branch = 16177
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 155322
Issue.Logic = 9516
Issue.FloatingPoint = 106068
Issue.Memory = 100184
Issue.Ctrl = 22079
Issue.WndSwitch = 5763
Issue.Total = 393417
Issue.IPC = 0.06215
Issue.DutyCycle = 0.01036

; Commit stage
Commit.Uop.nop = 24
Commit.Uop.move = 11008
Commit.Uop.add = 21742
Commit.Uop.sub = 20562
Commit.Uop.mult = 3340
Commit.Uop.div = 0
Commit.Uop.effaddr = 95690
Commit.Uop.and = 6149
Commit.Uop.or = 712
Commit.Uop.xor = 231
Commit.Uop.not = 0
Commit.Uop.shift = 2410
Commit.Uop.sign = 0
Commit.Uop.fmove = 33689
Commit.Uop.fsign = 1576
Commit.Uop.fround = 0
Commit.Uop.fadd = 10926
Commit.Uop.fsub = 3758
Commit.Uop.fcomp = 2384
Commit.Uop.fmult = 15672
Commit.Uop.fdiv = 782
Commit.Uop.fexp = 0
Commit.Uop.flog = 356
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 17355
Commit.Uop.fpop = 17352
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 76441
Commit.Uop.store = 21989
Commit.Uop.prefetch = 0
Commit.Uop.call = 2862
Commit.Uop.ret = 2864
Commit.Uop.jump = 96
Commit.Uop.branch = 16149
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 152342
Commit.Logic = 9502
Commit.FloatingPoint = 103850
Commit.Memory = 98430
Commit.Ctrl = 21971
Commit.WndSwitch = 5726
Commit.Total = 386119
Commit.IPC = 0.061
Commit.DutyCycle = 0.01017

; Committed branches
Commit.Branches = 21971
Commit.Squashed = 14940
Commit.Mispred = 1271
Commit.PredAcc = 0.9422

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 7 - thread 0
[ c7t0 ]

; Dispatch stage
Dispatch.Uop.nop = 122
Dispatch.Uop.move = 5710
Dispatch.Uop.add = 11346
Dispatch.Uop.sub = 10656
Dispatch.Uop.mult = 1704
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 49820
Dispatch.Uop.and = 3184
Dispatch.Uop.or = 356
Dispatch.Uop.xor = 117
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 1223
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 17845
Dispatch.Uop.fsign = 815
Dispatch.Uop.fround = 1
Dispatch.Uop.fadd = 5501
Dispatch.Uop.fsub = 1943
Dispatch.Uop.fcomp = 1283
Dispatch.Uop.fmult = 8027
Dispatch.Uop.fdiv = 391
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 180
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 9013
Dispatch.Uop.fpop = 8984
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 39704
Dispatch.Uop.store = 11590
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 1466
Dispatch.Uop.ret = 1495
Dispatch.Uop.jump = 74
Dispatch.Uop.branch = 8349
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 79236
Dispatch.Logic = 4880
Dispatch.FloatingPoint = 53983
Dispatch.Memory = 51294
Dispatch.Ctrl = 11384
Dispatch.WndSwitch = 2961
Dispatch.Total = 200899
Dispatch.IPC = 0.03174
Dispatch.DutyCycle = 0.00529

; Issue stage
Issue.Uop.nop = 120
Issue.Uop.move = 5618
Issue.Uop.add = 11056
Issue.Uop.sub = 10364
Issue.Uop.mult = 1704
Issue.Uop.div = 0
Issue.Uop.effaddr = 49159
Issue.Uop.and = 3074
Issue.Uop.or = 356
Issue.Uop.xor = 116
Issue.Uop.not = 0
Issue.Uop.shift = 1222
Issue.Uop.sign = 0
Issue.Uop.fmove = 17273
Issue.Uop.fsign = 815
Issue.Uop.fround = 0
Issue.Uop.fadd = 5445
Issue.Uop.fsub = 1881
Issue.Uop.fcomp = 1244
Issue.Uop.fmult = 7887
Issue.Uop.fdiv = 391
Issue.Uop.fexp = 0
Issue.Uop.flog = 180
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 8971
Issue.Uop.fpop = 8916
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 39104
Issue.Uop.store = 11053
Issue.Uop.prefetch = 0
Issue.Uop.call = 1450
Issue.Uop.ret = 1452
Issue.Uop.jump = 71
Issue.Uop.branch = 8088
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 77901
Issue.Logic = 4768
Issue.FloatingPoint = 53003
Issue.Memory = 50157
Issue.Ctrl = 11061
Issue.WndSwitch = 2902
Issue.Total = 197010
Issue.IPC = 0.03112
Issue.DutyCycle = 0.005187

; Commit stage
Commit.Uop.nop = 12
Commit.Uop.move = 5542
Commit.Uop.add = 10922
Commit.Uop.sub = 10322
Commit.Uop.mult = 1704
Commit.Uop.div = 0
Commit.Uop.effaddr = 47923
Commit.Uop.and = 3072
Commit.Uop.or = 356
Commit.Uop.xor = 115
Commit.Uop.not = 0
Commit.Uop.shift = 1222
Commit.Uop.sign = 0
Commit.Uop.fmove = 16841
Commit.Uop.fsign = 788
Commit.Uop.fround = 0
Commit.Uop.fadd = 5445
Commit.Uop.fsub = 1879
Commit.Uop.fcomp = 1192
Commit.Uop.fmult = 7827
Commit.Uop.fdiv = 391
Commit.Uop.fexp = 0
Commit.Uop.flog = 178
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 8672
Commit.Uop.fpop = 8670
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 38227
Commit.Uop.store = 11053
Commit.Uop.prefetch = 0
Commit.Uop.call = 1440
Commit.Uop.ret = 1441
Commit.Uop.jump = 48
Commit.Uop.branch = 8079
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 76413
Commit.Logic = 4765
Commit.FloatingPoint = 51883
Commit.Memory = 49280
Commit.Ctrl = 11008
Commit.WndSwitch = 2881
Commit.Total = 193361
Commit.IPC = 0.03055
Commit.DutyCycle = 0.005091

; Committed branches
Commit.Branches = 11008
Commit.Squashed = 7518
Commit.Mispred = 637
Commit.PredAcc = 0.9421

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 193361
ROB.Writes = 200899
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 146853
IQ.Writes = 149605
IQ.WakeupAccesses = 196426
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 50157
LSQ.Writes = 51294
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 181101
RF_Int.Writes = 126463
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 36897
RF_Fp.Writes = 31695
RAT.IntReads = 185229
RAT.IntWrites = 121251
RAT.FpReads = 37894
RAT.FpWrites = 32680
BTB.Reads = 12857
BTB.Writes = 11008


; Statistics for core 7 - thread 1
[ c7t1 ]

; Dispatch stage
Dispatch.Uop.nop = 129
Dispatch.Uop.move = 5629
Dispatch.Uop.add = 11241
Dispatch.Uop.sub = 10542
Dispatch.Uop.mult = 1636
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 49664
Dispatch.Uop.and = 3190
Dispatch.Uop.or = 356
Dispatch.Uop.xor = 118
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 1190
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 17821
Dispatch.Uop.fsign = 815
Dispatch.Uop.fround = 1
Dispatch.Uop.fadd = 5546
Dispatch.Uop.fsub = 1946
Dispatch.Uop.fcomp = 1282
Dispatch.Uop.fmult = 8062
Dispatch.Uop.fdiv = 391
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 180
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 9021
Dispatch.Uop.fpop = 8972
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 39703
Dispatch.Uop.store = 11440
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 1441
Dispatch.Uop.ret = 1476
Dispatch.Uop.jump = 71
Dispatch.Uop.branch = 8334
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 78712
Dispatch.Logic = 4854
Dispatch.FloatingPoint = 54037
Dispatch.Memory = 51143
Dispatch.Ctrl = 11322
Dispatch.WndSwitch = 2917
Dispatch.Total = 200197
Dispatch.IPC = 0.03163
Dispatch.DutyCycle = 0.005271

; Issue stage
Issue.Uop.nop = 128
Issue.Uop.move = 5543
Issue.Uop.add = 10965
Issue.Uop.sub = 10280
Issue.Uop.mult = 1636
Issue.Uop.div = 0
Issue.Uop.effaddr = 48997
Issue.Uop.and = 3088
Issue.Uop.or = 356
Issue.Uop.xor = 116
Issue.Uop.not = 0
Issue.Uop.shift = 1188
Issue.Uop.sign = 0
Issue.Uop.fmove = 17285
Issue.Uop.fsign = 815
Issue.Uop.fround = 0
Issue.Uop.fadd = 5481
Issue.Uop.fsub = 1881
Issue.Uop.fcomp = 1244
Issue.Uop.fmult = 7905
Issue.Uop.fdiv = 391
Issue.Uop.fexp = 0
Issue.Uop.flog = 180
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 8974
Issue.Uop.fpop = 8909
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 39091
Issue.Uop.store = 10936
Issue.Uop.prefetch = 0
Issue.Uop.call = 1429
Issue.Uop.ret = 1432
Issue.Uop.jump = 68
Issue.Uop.branch = 8089
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 77421
Issue.Logic = 4748
Issue.FloatingPoint = 53065
Issue.Memory = 50027
Issue.Ctrl = 11018
Issue.WndSwitch = 2861
Issue.Total = 196407
Issue.IPC = 0.03103
Issue.DutyCycle = 0.005171

; Commit stage
Commit.Uop.nop = 12
Commit.Uop.move = 5466
Commit.Uop.add = 10820
Commit.Uop.sub = 10240
Commit.Uop.mult = 1636
Commit.Uop.div = 0
Commit.Uop.effaddr = 47767
Commit.Uop.and = 3077
Commit.Uop.or = 356
Commit.Uop.xor = 116
Commit.Uop.not = 0
Commit.Uop.shift = 1188
Commit.Uop.sign = 0
Commit.Uop.fmove = 16848
Commit.Uop.fsign = 788
Commit.Uop.fround = 0
Commit.Uop.fadd = 5481
Commit.Uop.fsub = 1879
Commit.Uop.fcomp = 1192
Commit.Uop.fmult = 7845
Commit.Uop.fdiv = 391
Commit.Uop.fexp = 0
Commit.Uop.flog = 178
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 8683
Commit.Uop.fpop = 8682
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 38214
Commit.Uop.store = 10936
Commit.Uop.prefetch = 0
Commit.Uop.call = 1422
Commit.Uop.ret = 1423
Commit.Uop.jump = 48
Commit.Uop.branch = 8070
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 75929
Commit.Logic = 4737
Commit.FloatingPoint = 51967
Commit.Memory = 49150
Commit.Ctrl = 10963
Commit.WndSwitch = 2845
Commit.Total = 192758
Commit.IPC = 0.03045
Commit.DutyCycle = 0.005075

; Committed branches
Commit.Branches = 10963
Commit.Squashed = 7422
Commit.Mispred = 634
Commit.PredAcc = 0.9422

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 192758
ROB.Writes = 200197
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 146380
IQ.Writes = 149054
IQ.WakeupAccesses = 195819
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 50027
LSQ.Writes = 51143
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 180414
RF_Int.Writes = 125903
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 36975
RF_Fp.Writes = 31777
RAT.IntReads = 184414
RAT.IntWrites = 120639
RAT.FpReads = 37977
RAT.FpWrites = 32780
BTB.Reads = 12800
BTB.Writes = 10963

