<profile>

<section name = "Vitis HLS Report for 'calculateLayer2'" level="0">
<item name = "Date">Tue Jan 28 12:12:41 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">CNN_lenet5</item>
<item name = "Solution">solution5 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.280 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">28541, 28541, 0.285 ms, 0.285 ms, 28542, 28542, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_SIGMOID_fu_533">SIGMOID, 28, 28, 0.280 us, 0.280 us, 4, 4, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop">28539, 28539, 176, 28, 25, 1014, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1119, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">5, 8, 1904, 3093, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 813, -</column>
<column name="Register">-, -, 3579, 416, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 3, 5, 10, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_bus_s_axi_U">CTRL_bus_s_axi, 0, 0, 176, 296, 0</column>
<column name="grp_SIGMOID_fu_533">SIGMOID, 1, 3, 550, 1293, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U9">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_x_U10">fmul_32ns_32ns_32_4_max_dsp_1_x, 0, 3, 143, 321, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 4, 0, 830, 734, 0</column>
<column name="mul_3ns_6ns_8_1_1_U11">mul_3ns_6ns_8_1_1, 0, 0, 0, 26, 0</column>
<column name="mul_4ns_7ns_10_1_1_U12">mul_4ns_7ns_10_1_1, 0, 0, 0, 33, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln19_1_fu_684_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln19_fu_631_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln20_1_fu_766_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln20_fu_698_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln21_fu_760_p2">+, 0, 0, 13, 4, 1</column>
<column name="empty_20_fu_1147_p2">+, 0, 0, 15, 8, 5</column>
<column name="empty_22_fu_859_p2">+, 0, 0, 15, 8, 2</column>
<column name="empty_23_fu_869_p2">+, 0, 0, 15, 8, 2</column>
<column name="empty_24_fu_932_p2">+, 0, 0, 15, 8, 3</column>
<column name="empty_25_fu_942_p2">+, 0, 0, 15, 8, 3</column>
<column name="empty_26_fu_952_p2">+, 0, 0, 15, 8, 3</column>
<column name="empty_27_fu_962_p2">+, 0, 0, 15, 8, 3</column>
<column name="empty_28_fu_972_p2">+, 0, 0, 15, 8, 4</column>
<column name="empty_29_fu_982_p2">+, 0, 0, 15, 8, 4</column>
<column name="empty_30_fu_992_p2">+, 0, 0, 15, 8, 4</column>
<column name="empty_31_fu_1002_p2">+, 0, 0, 15, 8, 4</column>
<column name="empty_32_fu_1012_p2">+, 0, 0, 15, 8, 4</column>
<column name="empty_33_fu_1022_p2">+, 0, 0, 15, 8, 4</column>
<column name="empty_34_fu_1087_p2">+, 0, 0, 15, 8, 4</column>
<column name="empty_35_fu_1097_p2">+, 0, 0, 15, 8, 4</column>
<column name="empty_36_fu_1107_p2">+, 0, 0, 15, 8, 5</column>
<column name="empty_37_fu_1117_p2">+, 0, 0, 15, 8, 5</column>
<column name="empty_38_fu_1127_p2">+, 0, 0, 15, 8, 5</column>
<column name="empty_39_fu_1137_p2">+, 0, 0, 15, 8, 5</column>
<column name="empty_40_fu_1157_p2">+, 0, 0, 15, 8, 5</column>
<column name="empty_41_fu_1167_p2">+, 0, 0, 15, 8, 5</column>
<column name="empty_42_fu_1177_p2">+, 0, 0, 15, 8, 5</column>
<column name="empty_43_fu_1284_p2">+, 0, 0, 15, 8, 5</column>
<column name="empty_44_fu_1294_p2">+, 0, 0, 15, 8, 5</column>
<column name="empty_46_fu_1203_p2">+, 0, 0, 13, 10, 10</column>
<column name="empty_47_fu_1440_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_48_fu_1218_p2">+, 0, 0, 13, 10, 10</column>
<column name="empty_49_fu_1359_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_50_fu_1233_p2">+, 0, 0, 13, 10, 10</column>
<column name="empty_51_fu_1250_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_52_fu_1045_p2">+, 0, 0, 13, 10, 10</column>
<column name="empty_53_fu_1062_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_54_fu_890_p2">+, 0, 0, 13, 10, 10</column>
<column name="empty_55_fu_907_p2">+, 0, 0, 71, 64, 64</column>
<column name="tmp1_fu_1193_p2">+, 0, 0, 15, 8, 7</column>
<column name="tmp2_fu_1208_p2">+, 0, 0, 14, 7, 7</column>
<column name="tmp3_fu_1223_p2">+, 0, 0, 14, 7, 6</column>
<column name="tmp4_fu_1035_p2">+, 0, 0, 14, 6, 5</column>
<column name="and_ln17_fu_678_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln20_fu_730_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_ignoreCallOp802">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage11_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage11_11001_ignoreCallOp785">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_11001_ignoreCallOp786">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_11001_ignoreCallOp787">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001_ignoreCallOp788">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_11001_ignoreCallOp789">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage16_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage16_11001_ignoreCallOp790">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage17_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage17_11001_ignoreCallOp791">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage18_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage18_11001_ignoreCallOp792">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage19_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage19_11001_ignoreCallOp793">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage20_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage20_11001_ignoreCallOp794">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage21_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage21_11001_ignoreCallOp795">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage22_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage22_11001_ignoreCallOp796">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage23_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage23_11001_ignoreCallOp797">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage24_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage24_11001_ignoreCallOp798">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage25_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage25_11001_ignoreCallOp799">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage26_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage26_11001_ignoreCallOp800">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage27_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage27_11001_ignoreCallOp801">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001_ignoreCallOp778">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001_ignoreCallOp779">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001_ignoreCallOp780">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_pp0_stage11_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state177_pp0_stage7_iter6">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op248_writereq_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln19_1_fu_780_p2">icmp, 0, 0, 13, 10, 5</column>
<column name="icmp_ln19_fu_625_p2">icmp, 0, 0, 13, 10, 5</column>
<column name="icmp_ln20_fu_646_p2">icmp, 0, 0, 15, 8, 8</column>
<column name="icmp_ln21_fu_672_p2">icmp, 0, 0, 13, 4, 3</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_ignoreCallOp775">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001_ignoreCallOp776">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001_ignoreCallOp777">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001_ignoreCallOp781">or, 0, 0, 2, 1, 1</column>
<column name="empty_21_fu_835_p2">or, 0, 0, 8, 8, 1</column>
<column name="or_ln17_1_fu_704_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln17_2_fu_710_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln17_fu_660_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln20_fu_736_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln17_1_fu_716_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln17_fu_652_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln19_fu_690_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln20_1_fu_772_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln20_fu_742_p3">select, 0, 0, 4, 1, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln17_fu_666_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln20_fu_724_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Layer1_Weights_CPU_Addr_A_orig">65, 14, 32, 448</column>
<column name="Layer1_Weights_CPU_Addr_B_orig">65, 14, 32, 448</column>
<column name="ap_NS_fsm">138, 31, 1, 31</column>
<column name="ap_enable_reg_pp0_iter6">9, 2, 1, 2</column>
<column name="ap_phi_mux_first_iter_032_phi_fu_513_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_first_iter_1_phi_fu_526_p4">9, 2, 1, 2</column>
<column name="first_iter_1_reg_522">9, 2, 1, 2</column>
<column name="gmem_ARADDR">31, 6, 64, 384</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_540_p0">37, 7, 32, 224</column>
<column name="grp_fu_540_p1">117, 26, 32, 832</column>
<column name="grp_fu_544_p0">117, 26, 32, 832</column>
<column name="grp_fu_544_p1">117, 26, 32, 832</column>
<column name="i_fu_192">9, 2, 3, 6</column>
<column name="indvar_flatten18_fu_196">9, 2, 10, 20</column>
<column name="indvar_flatten_fu_188">9, 2, 8, 16</column>
<column name="j_fu_184">9, 2, 4, 8</column>
<column name="k_fu_180">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Layer1_Neurons_CPU_read_reg_1650">64, 0, 64, 0</column>
<column name="Layer1_Weights_CPU_load2_fu_200">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_10_reg_1865">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_11_reg_1870">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_12_reg_1885">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_13_reg_1890">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_14_reg_1905">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_15_reg_1910">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_16_reg_1925">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_17_reg_1930">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_18_reg_1945">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_19_reg_1950">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_1_reg_1758">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_20_reg_1991">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_21_reg_1996">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_22_reg_2021">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_23_reg_2026">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_24_reg_2041">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_25_reg_2046">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_2_reg_1779">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_3_reg_1784">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_4_reg_1799">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_5_reg_1804">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_6_reg_1819">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_7_reg_1824">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_8_reg_1839">32, 0, 32, 0</column>
<column name="Layer1_Weights_CPU_load_9_reg_1844">32, 0, 32, 0</column>
<column name="Layer2_Neurons_CPU_read_reg_1645">64, 0, 64, 0</column>
<column name="ap_CS_fsm">30, 0, 30, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="empty_45_reg_1732">10, 0, 10, 0</column>
<column name="empty_46_reg_1965">10, 0, 10, 0</column>
<column name="empty_48_reg_1970">10, 0, 10, 0</column>
<column name="empty_62_reg_1682">8, 0, 8, 0</column>
<column name="first_iter_032_reg_509">1, 0, 1, 0</column>
<column name="first_iter_1_reg_522">1, 0, 1, 0</column>
<column name="gmem_addr_1_reg_1763">64, 0, 64, 0</column>
<column name="gmem_addr_2_reg_1859">64, 0, 64, 0</column>
<column name="gmem_addr_3_reg_1985">64, 0, 64, 0</column>
<column name="gmem_addr_4_reg_2101">64, 0, 64, 0</column>
<column name="gmem_addr_5_reg_2182">64, 0, 64, 0</column>
<column name="grp_SIGMOID_fu_533_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_192">3, 0, 3, 0</column>
<column name="icmp_ln19_1_reg_1712">1, 0, 1, 0</column>
<column name="icmp_ln19_reg_1659">1, 0, 1, 0</column>
<column name="indvar_flatten18_fu_196">10, 0, 10, 0</column>
<column name="indvar_flatten_fu_188">8, 0, 8, 0</column>
<column name="j_fu_184">4, 0, 4, 0</column>
<column name="k_fu_180">4, 0, 4, 0</column>
<column name="mul27_1_1_reg_2157">32, 0, 32, 0</column>
<column name="mul27_1_2_reg_2167">32, 0, 32, 0</column>
<column name="mul27_1_2_reg_2167_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="mul27_1_3_reg_2188">32, 0, 32, 0</column>
<column name="mul27_1_3_reg_2188_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="mul27_1_4_reg_2203">32, 0, 32, 0</column>
<column name="mul27_1_4_reg_2203_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="mul27_1_reg_2142">32, 0, 32, 0</column>
<column name="mul27_2_1_reg_2238">32, 0, 32, 0</column>
<column name="mul27_2_1_reg_2238_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="mul27_2_2_reg_2248">32, 0, 32, 0</column>
<column name="mul27_2_2_reg_2248_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="mul27_2_3_reg_2263">32, 0, 32, 0</column>
<column name="mul27_2_4_reg_2278">32, 0, 32, 0</column>
<column name="mul27_2_reg_2223">32, 0, 32, 0</column>
<column name="mul27_2_reg_2223_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="mul27_3_1_reg_2313">32, 0, 32, 0</column>
<column name="mul27_3_2_reg_2323">32, 0, 32, 0</column>
<column name="mul27_3_3_reg_2338">32, 0, 32, 0</column>
<column name="mul27_3_4_reg_2353">32, 0, 32, 0</column>
<column name="mul27_3_reg_2298">32, 0, 32, 0</column>
<column name="mul27_4_1_reg_2388">32, 0, 32, 0</column>
<column name="mul27_4_2_reg_2398">32, 0, 32, 0</column>
<column name="mul27_4_3_reg_2403">32, 0, 32, 0</column>
<column name="mul27_4_4_reg_2408">32, 0, 32, 0</column>
<column name="mul27_4_reg_2373">32, 0, 32, 0</column>
<column name="mul27_5_reg_2086">32, 0, 32, 0</column>
<column name="mul27_6_reg_2107">32, 0, 32, 0</column>
<column name="mul27_7_reg_2122">32, 0, 32, 0</column>
<column name="mul27_s_reg_2076">32, 0, 32, 0</column>
<column name="mul_reg_2056">32, 0, 32, 0</column>
<column name="or_ln17_1_reg_1663">1, 0, 1, 0</column>
<column name="or_ln20_reg_1672">1, 0, 1, 0</column>
<column name="reg_548">32, 0, 32, 0</column>
<column name="reg_552">32, 0, 32, 0</column>
<column name="reg_556">32, 0, 32, 0</column>
<column name="reg_561">32, 0, 32, 0</column>
<column name="reg_565">32, 0, 32, 0</column>
<column name="reg_569">32, 0, 32, 0</column>
<column name="reg_573">32, 0, 32, 0</column>
<column name="reg_578">32, 0, 32, 0</column>
<column name="reg_583">32, 0, 32, 0</column>
<column name="reg_588">32, 0, 32, 0</column>
<column name="select_ln17_1_reg_1667">4, 0, 4, 0</column>
<column name="select_ln20_reg_1677">4, 0, 4, 0</column>
<column name="tmp_1_reg_1751">4, 0, 5, 1</column>
<column name="tmp_reg_2413">32, 0, 32, 0</column>
<column name="icmp_ln19_1_reg_1712">64, 32, 1, 0</column>
<column name="mul27_2_3_reg_2263">64, 32, 32, 0</column>
<column name="mul27_2_4_reg_2278">64, 32, 32, 0</column>
<column name="mul27_3_1_reg_2313">64, 32, 32, 0</column>
<column name="mul27_3_2_reg_2323">64, 32, 32, 0</column>
<column name="mul27_3_3_reg_2338">64, 32, 32, 0</column>
<column name="mul27_3_4_reg_2353">64, 32, 32, 0</column>
<column name="mul27_3_reg_2298">64, 32, 32, 0</column>
<column name="mul27_4_1_reg_2388">64, 32, 32, 0</column>
<column name="mul27_4_2_reg_2398">64, 32, 32, 0</column>
<column name="mul27_4_3_reg_2403">64, 32, 32, 0</column>
<column name="mul27_4_4_reg_2408">64, 32, 32, 0</column>
<column name="mul27_4_reg_2373">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_bus_AWVALID">in, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_AWREADY">out, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_AWADDR">in, 6, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_WVALID">in, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_WREADY">out, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_WDATA">in, 32, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_WSTRB">in, 4, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_ARVALID">in, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_ARREADY">out, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_ARADDR">in, 6, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_RVALID">out, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_RREADY">in, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_RDATA">out, 32, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_RRESP">out, 2, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_BVALID">out, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_BREADY">in, 1, s_axi, CTRL_bus, scalar</column>
<column name="s_axi_CTRL_bus_BRESP">out, 2, s_axi, CTRL_bus, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, calculateLayer2, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, calculateLayer2, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, calculateLayer2, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="Layer1_Weights_CPU_Addr_A">out, 32, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_EN_A">out, 1, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_WEN_A">out, 4, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_Din_A">out, 32, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_Dout_A">in, 32, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_Clk_A">out, 1, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_Rst_A">out, 1, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_Addr_B">out, 32, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_EN_B">out, 1, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_WEN_B">out, 4, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_Din_B">out, 32, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_Dout_B">in, 32, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_Clk_B">out, 1, bram, Layer1_Weights_CPU, array</column>
<column name="Layer1_Weights_CPU_Rst_B">out, 1, bram, Layer1_Weights_CPU, array</column>
</table>
</item>
</section>
</profile>
