<stg><name>activation_accelerator_Pipeline_layer_loop_1</name>


<trans_list>

<trans id="82" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %var = alloca i32 1

]]></Node>
<StgValue><ssdm name="var"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %mean_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean

]]></Node>
<StgValue><ssdm name="mean_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 0, i32 %var

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc9.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc9.i:0 %i_10 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc9.i:1 %icmp_ln208 = icmp_eq  i11 %i_10, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln208"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc9.i:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc9.i:3 %add_ln208 = add i11 %i_10, i11 1

]]></Node>
<StgValue><ssdm name="add_ln208"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc9.i:4 %br_ln208 = br i1 %icmp_ln208, void %for.inc9.i.split, void %for.end11.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="11">
<![CDATA[
for.inc9.i.split:1 %zext_ln208 = zext i11 %i_10

]]></Node>
<StgValue><ssdm name="zext_ln208"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i.split:4 %xt_addr = getelementptr i32 %xt, i64 0, i64 %zext_ln208

]]></Node>
<StgValue><ssdm name="xt_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="10">
<![CDATA[
for.inc9.i.split:5 %xt_load = load i10 %xt_addr

]]></Node>
<StgValue><ssdm name="xt_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc9.i.split:9 %store_ln208 = store i11 %add_ln208, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="10">
<![CDATA[
for.inc9.i.split:5 %xt_load = load i10 %xt_addr

]]></Node>
<StgValue><ssdm name="xt_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="33" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:6 %diff = fsub i32 %xt_load, i32 %mean_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="34" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:6 %diff = fsub i32 %xt_load, i32 %mean_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="35" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:6 %diff = fsub i32 %xt_load, i32 %mean_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="36" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:6 %diff = fsub i32 %xt_load, i32 %mean_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="37" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:7 %mul_i1 = fmul i32 %diff, i32 %diff

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="38" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:7 %mul_i1 = fmul i32 %diff, i32 %diff

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="39" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:7 %mul_i1 = fmul i32 %diff, i32 %diff

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="40" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc9.i.split:0 %var_load_1 = load i32 %var

]]></Node>
<StgValue><ssdm name="var_load_1"/></StgValue>
</operation>

<operation id="41" st_id="10" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:8 %var_1 = fadd i32 %var_load_1, i32 %mul_i1

]]></Node>
<StgValue><ssdm name="var_1"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end11.i.exitStub:0 %var_load = load i32 %var

]]></Node>
<StgValue><ssdm name="var_load"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end11.i.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %var_1_out, i32 %var_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
for.end11.i.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="42" st_id="11" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:8 %var_1 = fadd i32 %var_load_1, i32 %mul_i1

]]></Node>
<StgValue><ssdm name="var_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="43" st_id="12" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:8 %var_1 = fadd i32 %var_load_1, i32 %mul_i1

]]></Node>
<StgValue><ssdm name="var_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="44" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc9.i.split:2 %specpipeline_ln209 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln209"/></StgValue>
</operation>

<operation id="45" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc9.i.split:3 %specloopname_ln206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln206"/></StgValue>
</operation>

<operation id="46" st_id="13" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc9.i.split:8 %var_1 = fadd i32 %var_load_1, i32 %mul_i1

]]></Node>
<StgValue><ssdm name="var_1"/></StgValue>
</operation>

<operation id="47" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc9.i.split:10 %store_ln208 = store i32 %var_1, i32 %var

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="48" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc9.i.split:11 %br_ln208 = br void %for.inc9.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="83" name="mean" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mean"/></StgValue>
</port>
<port id="84" name="var_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="var_1_out"/></StgValue>
</port>
<port id="85" name="xt" dir="0" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="xt"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="87" from="StgValue_86" to="var" fromId="86" toId="16">
</dataflow>
<dataflow id="88" from="StgValue_86" to="i" fromId="86" toId="17">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="89" toId="18">
</dataflow>
<dataflow id="91" from="xt" to="specmemcore_ln0" fromId="85" toId="18">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specmemcore_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="95" from="StgValue_94" to="specmemcore_ln0" fromId="94" toId="18">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specmemcore_ln0" fromId="96" toId="18">
</dataflow>
<dataflow id="99" from="_ssdm_op_Read.ap_auto.float" to="mean_read" fromId="98" toId="19">
</dataflow>
<dataflow id="100" from="mean" to="mean_read" fromId="83" toId="19">
</dataflow>
<dataflow id="102" from="StgValue_101" to="store_ln0" fromId="101" toId="20">
</dataflow>
<dataflow id="103" from="i" to="store_ln0" fromId="17" toId="20">
</dataflow>
<dataflow id="105" from="StgValue_104" to="store_ln0" fromId="104" toId="21">
</dataflow>
<dataflow id="106" from="var" to="store_ln0" fromId="16" toId="21">
</dataflow>
<dataflow id="107" from="i" to="i_10" fromId="17" toId="23">
</dataflow>
<dataflow id="108" from="i_10" to="icmp_ln208" fromId="23" toId="24">
</dataflow>
<dataflow id="110" from="StgValue_109" to="icmp_ln208" fromId="109" toId="24">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="111" toId="25">
</dataflow>
<dataflow id="114" from="StgValue_113" to="speclooptripcount_ln0" fromId="113" toId="25">
</dataflow>
<dataflow id="115" from="StgValue_113" to="speclooptripcount_ln0" fromId="113" toId="25">
</dataflow>
<dataflow id="116" from="StgValue_113" to="speclooptripcount_ln0" fromId="113" toId="25">
</dataflow>
<dataflow id="117" from="i_10" to="add_ln208" fromId="23" toId="26">
</dataflow>
<dataflow id="119" from="StgValue_118" to="add_ln208" fromId="118" toId="26">
</dataflow>
<dataflow id="120" from="icmp_ln208" to="br_ln208" fromId="24" toId="27">
</dataflow>
<dataflow id="121" from="i_10" to="zext_ln208" fromId="23" toId="28">
</dataflow>
<dataflow id="122" from="xt" to="xt_addr" fromId="85" toId="29">
</dataflow>
<dataflow id="124" from="StgValue_123" to="xt_addr" fromId="123" toId="29">
</dataflow>
<dataflow id="125" from="zext_ln208" to="xt_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="126" from="xt_addr" to="xt_load" fromId="29" toId="30">
</dataflow>
<dataflow id="127" from="add_ln208" to="store_ln208" fromId="26" toId="31">
</dataflow>
<dataflow id="128" from="i" to="store_ln208" fromId="17" toId="31">
</dataflow>
<dataflow id="129" from="xt_addr" to="xt_load" fromId="29" toId="32">
</dataflow>
<dataflow id="130" from="xt_load" to="diff" fromId="32" toId="33">
</dataflow>
<dataflow id="131" from="mean_read" to="diff" fromId="19" toId="33">
</dataflow>
<dataflow id="132" from="xt_load" to="diff" fromId="32" toId="34">
</dataflow>
<dataflow id="133" from="mean_read" to="diff" fromId="19" toId="34">
</dataflow>
<dataflow id="134" from="xt_load" to="diff" fromId="32" toId="35">
</dataflow>
<dataflow id="135" from="mean_read" to="diff" fromId="19" toId="35">
</dataflow>
<dataflow id="136" from="xt_load" to="diff" fromId="32" toId="36">
</dataflow>
<dataflow id="137" from="mean_read" to="diff" fromId="19" toId="36">
</dataflow>
<dataflow id="138" from="diff" to="mul_i1" fromId="36" toId="37">
</dataflow>
<dataflow id="139" from="diff" to="mul_i1" fromId="36" toId="37">
</dataflow>
<dataflow id="140" from="diff" to="mul_i1" fromId="36" toId="38">
</dataflow>
<dataflow id="141" from="diff" to="mul_i1" fromId="36" toId="38">
</dataflow>
<dataflow id="142" from="diff" to="mul_i1" fromId="36" toId="39">
</dataflow>
<dataflow id="143" from="diff" to="mul_i1" fromId="36" toId="39">
</dataflow>
<dataflow id="144" from="var" to="var_load_1" fromId="16" toId="40">
</dataflow>
<dataflow id="145" from="var_load_1" to="var_1" fromId="40" toId="41">
</dataflow>
<dataflow id="146" from="mul_i1" to="var_1" fromId="39" toId="41">
</dataflow>
<dataflow id="147" from="var_load_1" to="var_1" fromId="40" toId="42">
</dataflow>
<dataflow id="148" from="mul_i1" to="var_1" fromId="39" toId="42">
</dataflow>
<dataflow id="149" from="var_load_1" to="var_1" fromId="40" toId="43">
</dataflow>
<dataflow id="150" from="mul_i1" to="var_1" fromId="39" toId="43">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecPipeline" to="specpipeline_ln209" fromId="151" toId="44">
</dataflow>
<dataflow id="153" from="StgValue_86" to="specpipeline_ln209" fromId="86" toId="44">
</dataflow>
<dataflow id="155" from="StgValue_154" to="specpipeline_ln209" fromId="154" toId="44">
</dataflow>
<dataflow id="156" from="StgValue_154" to="specpipeline_ln209" fromId="154" toId="44">
</dataflow>
<dataflow id="157" from="StgValue_154" to="specpipeline_ln209" fromId="154" toId="44">
</dataflow>
<dataflow id="159" from="empty_4" to="specpipeline_ln209" fromId="158" toId="44">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecLoopName" to="specloopname_ln206" fromId="160" toId="45">
</dataflow>
<dataflow id="163" from="empty_15" to="specloopname_ln206" fromId="162" toId="45">
</dataflow>
<dataflow id="164" from="var_load_1" to="var_1" fromId="40" toId="46">
</dataflow>
<dataflow id="165" from="mul_i1" to="var_1" fromId="39" toId="46">
</dataflow>
<dataflow id="166" from="var_1" to="store_ln208" fromId="46" toId="47">
</dataflow>
<dataflow id="167" from="var" to="store_ln208" fromId="16" toId="47">
</dataflow>
<dataflow id="168" from="var" to="var_load" fromId="16" toId="49">
</dataflow>
<dataflow id="170" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="169" toId="50">
</dataflow>
<dataflow id="171" from="var_1_out" to="write_ln0" fromId="84" toId="50">
</dataflow>
<dataflow id="172" from="var_load" to="write_ln0" fromId="49" toId="50">
</dataflow>
<dataflow id="173" from="icmp_ln208" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="174" from="icmp_ln208" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="175" from="icmp_ln208" to="StgValue_4" fromId="24" toId="4">
</dataflow>
<dataflow id="176" from="icmp_ln208" to="StgValue_11" fromId="24" toId="11">
</dataflow>
</dataflows>


</stg>
