--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33084942 paths analyzed, 552 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.633ns.
--------------------------------------------------------------------------------
Slack:                  1.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.614ns (Levels of Logic = 11)
  Clock Path Skew:      0.016ns (0.630 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X2Y40.C4       net (fanout=6)        1.395   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X2Y40.C        Tilo                  0.235   test/M_counter_q[11]
                                                       test/M_state_q_M_counter_d<0>717_1
    SLICE_X4Y42.B4       net (fanout=13)       1.000   test/M_state_q_M_counter_d<0>717
    SLICE_X4Y42.CLK      Tas                   0.339   test/M_counter_q[17]
                                                       test/M_state_q_M_counter_d<17>1
                                                       test/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                     18.614ns (3.265ns logic, 15.349ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  1.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.614ns (Levels of Logic = 11)
  Clock Path Skew:      0.016ns (0.630 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X2Y40.C4       net (fanout=6)        1.395   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X2Y40.C        Tilo                  0.235   test/M_counter_q[11]
                                                       test/M_state_q_M_counter_d<0>717_1
    SLICE_X4Y42.A4       net (fanout=13)       1.000   test/M_state_q_M_counter_d<0>717
    SLICE_X4Y42.CLK      Tas                   0.339   test/M_counter_q[17]
                                                       test/M_state_q_M_counter_d<16>1
                                                       test/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                     18.614ns (3.265ns logic, 15.349ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  1.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.616ns (Levels of Logic = 11)
  Clock Path Skew:      0.021ns (0.635 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X1Y38.D3       net (fanout=14)       0.905   test/M_state_q_M_counter_d<0>7
    SLICE_X1Y38.CLK      Tas                   0.373   test/M_counter_q[3]
                                                       test/M_state_q_M_counter_d<3>1
                                                       test/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     18.616ns (3.323ns logic, 15.293ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  1.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.614ns (Levels of Logic = 11)
  Clock Path Skew:      0.023ns (0.637 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X0Y37.D5       net (fanout=14)       0.937   test/M_state_q_M_counter_d<0>7
    SLICE_X0Y37.CLK      Tas                   0.339   test/M_counter_q[2]
                                                       test/M_state_q_M_counter_d<2>1
                                                       test/M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                     18.614ns (3.289ns logic, 15.325ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  1.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.516ns (Levels of Logic = 11)
  Clock Path Skew:      0.019ns (0.633 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X1Y39.A4       net (fanout=14)       0.805   test/M_state_q_M_counter_d<0>7
    SLICE_X1Y39.CLK      Tas                   0.373   test/M_counter_q[8]
                                                       test/M_state_q_M_counter_d<5>1
                                                       test/M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                     18.516ns (3.323ns logic, 15.193ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  1.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.508ns (Levels of Logic = 11)
  Clock Path Skew:      0.019ns (0.633 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X1Y39.D4       net (fanout=14)       0.797   test/M_state_q_M_counter_d<0>7
    SLICE_X1Y39.CLK      Tas                   0.373   test/M_counter_q[8]
                                                       test/M_state_q_M_counter_d<8>1
                                                       test/M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                     18.508ns (3.323ns logic, 15.185ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.494ns (Levels of Logic = 11)
  Clock Path Skew:      0.016ns (0.630 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y26.C2      net (fanout=19)       1.654   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y26.C       Tilo                  0.235   test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut[1]
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X14Y25.B1      net (fanout=1)        0.727   test/alu/adder/N34
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X2Y40.C4       net (fanout=6)        1.395   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X2Y40.C        Tilo                  0.235   test/M_counter_q[11]
                                                       test/M_state_q_M_counter_d<0>717_1
    SLICE_X4Y42.A4       net (fanout=13)       1.000   test/M_state_q_M_counter_d<0>717
    SLICE_X4Y42.CLK      Tas                   0.339   test/M_counter_q[17]
                                                       test/M_state_q_M_counter_d<16>1
                                                       test/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                     18.494ns (3.265ns logic, 15.229ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.494ns (Levels of Logic = 11)
  Clock Path Skew:      0.016ns (0.630 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y26.C2      net (fanout=19)       1.654   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y26.C       Tilo                  0.235   test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut[1]
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X14Y25.B1      net (fanout=1)        0.727   test/alu/adder/N34
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X2Y40.C4       net (fanout=6)        1.395   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X2Y40.C        Tilo                  0.235   test/M_counter_q[11]
                                                       test/M_state_q_M_counter_d<0>717_1
    SLICE_X4Y42.B4       net (fanout=13)       1.000   test/M_state_q_M_counter_d<0>717
    SLICE_X4Y42.CLK      Tas                   0.339   test/M_counter_q[17]
                                                       test/M_state_q_M_counter_d<17>1
                                                       test/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                     18.494ns (3.265ns logic, 15.229ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.496ns (Levels of Logic = 11)
  Clock Path Skew:      0.021ns (0.635 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y26.C2      net (fanout=19)       1.654   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y26.C       Tilo                  0.235   test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut[1]
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X14Y25.B1      net (fanout=1)        0.727   test/alu/adder/N34
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X1Y38.D3       net (fanout=14)       0.905   test/M_state_q_M_counter_d<0>7
    SLICE_X1Y38.CLK      Tas                   0.373   test/M_counter_q[3]
                                                       test/M_state_q_M_counter_d<3>1
                                                       test/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     18.496ns (3.323ns logic, 15.173ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  1.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.494ns (Levels of Logic = 11)
  Clock Path Skew:      0.023ns (0.637 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y26.C2      net (fanout=19)       1.654   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y26.C       Tilo                  0.235   test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut[1]
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X14Y25.B1      net (fanout=1)        0.727   test/alu/adder/N34
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X0Y37.D5       net (fanout=14)       0.937   test/M_state_q_M_counter_d<0>7
    SLICE_X0Y37.CLK      Tas                   0.339   test/M_counter_q[2]
                                                       test/M_state_q_M_counter_d<2>1
                                                       test/M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                     18.494ns (3.289ns logic, 15.205ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  1.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.474ns (Levels of Logic = 11)
  Clock Path Skew:      0.029ns (0.643 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X1Y44.B1       net (fanout=14)       0.763   test/M_state_q_M_counter_d<0>7
    SLICE_X1Y44.CLK      Tas                   0.373   test/M_counter_q[25]
                                                       test/M_state_q_M_counter_d<25>1
                                                       test/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                     18.474ns (3.323ns logic, 15.151ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd5_2 (FF)
  Destination:          test/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.433ns (Levels of Logic = 11)
  Clock Path Skew:      -0.005ns (0.325 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd5_2 to test/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.BQ       Tcko                  0.525   test/M_state_q_FSM_FFd5_3
                                                       test/M_state_q_FSM_FFd5_2
    SLICE_X8Y28.D6       net (fanout=10)       1.420   test/M_state_q_FSM_FFd5_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X2Y40.C4       net (fanout=6)        1.395   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X2Y40.C        Tilo                  0.235   test/M_counter_q[11]
                                                       test/M_state_q_M_counter_d<0>717_1
    SLICE_X4Y42.A4       net (fanout=13)       1.000   test/M_state_q_M_counter_d<0>717
    SLICE_X4Y42.CLK      Tas                   0.339   test/M_counter_q[17]
                                                       test/M_state_q_M_counter_d<16>1
                                                       test/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                     18.433ns (3.314ns logic, 15.119ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.461ns (Levels of Logic = 11)
  Clock Path Skew:      0.023ns (0.637 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X2Y40.C4       net (fanout=6)        1.395   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X2Y40.C        Tilo                  0.235   test/M_counter_q[11]
                                                       test/M_state_q_M_counter_d<0>717_1
    SLICE_X0Y37.A4       net (fanout=13)       0.847   test/M_state_q_M_counter_d<0>717
    SLICE_X0Y37.CLK      Tas                   0.339   test/M_counter_q[2]
                                                       test/M_state_q_M_counter_d<1>1
                                                       test/M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                     18.461ns (3.265ns logic, 15.196ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd5_2 (FF)
  Destination:          test/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.433ns (Levels of Logic = 11)
  Clock Path Skew:      -0.005ns (0.325 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd5_2 to test/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.BQ       Tcko                  0.525   test/M_state_q_FSM_FFd5_3
                                                       test/M_state_q_FSM_FFd5_2
    SLICE_X8Y28.D6       net (fanout=10)       1.420   test/M_state_q_FSM_FFd5_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X2Y40.C4       net (fanout=6)        1.395   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X2Y40.C        Tilo                  0.235   test/M_counter_q[11]
                                                       test/M_state_q_M_counter_d<0>717_1
    SLICE_X4Y42.B4       net (fanout=13)       1.000   test/M_state_q_M_counter_d<0>717
    SLICE_X4Y42.CLK      Tas                   0.339   test/M_counter_q[17]
                                                       test/M_state_q_M_counter_d<17>1
                                                       test/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                     18.433ns (3.314ns logic, 15.119ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  1.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd5_2 (FF)
  Destination:          test/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.435ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd5_2 to test/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.BQ       Tcko                  0.525   test/M_state_q_FSM_FFd5_3
                                                       test/M_state_q_FSM_FFd5_2
    SLICE_X8Y28.D6       net (fanout=10)       1.420   test/M_state_q_FSM_FFd5_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X1Y38.D3       net (fanout=14)       0.905   test/M_state_q_M_counter_d<0>7
    SLICE_X1Y38.CLK      Tas                   0.373   test/M_counter_q[3]
                                                       test/M_state_q_M_counter_d<3>1
                                                       test/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     18.435ns (3.372ns logic, 15.063ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.453ns (Levels of Logic = 11)
  Clock Path Skew:      0.019ns (0.633 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X1Y39.B5       net (fanout=14)       0.742   test/M_state_q_M_counter_d<0>7
    SLICE_X1Y39.CLK      Tas                   0.373   test/M_counter_q[8]
                                                       test/M_state_q_M_counter_d<6>1
                                                       test/M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                     18.453ns (3.323ns logic, 15.130ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.450ns (Levels of Logic = 11)
  Clock Path Skew:      0.016ns (0.630 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y25.A1      net (fanout=19)       1.896   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y25.A       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Mmux_n019431
    SLICE_X14Y25.B4      net (fanout=5)        0.441   test/alu/n0194[2]
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X2Y40.C4       net (fanout=6)        1.395   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X2Y40.C        Tilo                  0.235   test/M_counter_q[11]
                                                       test/M_state_q_M_counter_d<0>717_1
    SLICE_X4Y42.B4       net (fanout=13)       1.000   test/M_state_q_M_counter_d<0>717
    SLICE_X4Y42.CLK      Tas                   0.339   test/M_counter_q[17]
                                                       test/M_state_q_M_counter_d<17>1
                                                       test/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                     18.450ns (3.265ns logic, 15.185ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.450ns (Levels of Logic = 11)
  Clock Path Skew:      0.016ns (0.630 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y25.A1      net (fanout=19)       1.896   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y25.A       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Mmux_n019431
    SLICE_X14Y25.B4      net (fanout=5)        0.441   test/alu/n0194[2]
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X2Y40.C4       net (fanout=6)        1.395   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X2Y40.C        Tilo                  0.235   test/M_counter_q[11]
                                                       test/M_state_q_M_counter_d<0>717_1
    SLICE_X4Y42.A4       net (fanout=13)       1.000   test/M_state_q_M_counter_d<0>717
    SLICE_X4Y42.CLK      Tas                   0.339   test/M_counter_q[17]
                                                       test/M_state_q_M_counter_d<16>1
                                                       test/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                     18.450ns (3.265ns logic, 15.185ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  1.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd15 (FF)
  Destination:          test/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.420ns (Levels of Logic = 12)
  Clock Path Skew:      -0.011ns (0.325 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd15 to test/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.BQ      Tcko                  0.476   M_state_q_FSM_FFd15
                                                       test/M_state_q_FSM_FFd15
    SLICE_X17Y38.B1      net (fanout=19)       1.508   M_state_q_FSM_FFd15
    SLICE_X17Y38.B       Tilo                  0.259   test/alu/adder/Msub_fmulres[7]_unary_minus_54_OUT_cy<3>12
                                                       test/M_state_q_M_alu_op1<6>_SW0
    SLICE_X17Y38.A4      net (fanout=9)        0.539   test/N20
    SLICE_X17Y38.A       Tilo                  0.259   test/alu/adder/Msub_fmulres[7]_unary_minus_54_OUT_cy<3>12
                                                       test/M_state_q_M_alu_op1<6>_1
    SLICE_X14Y38.B1      net (fanout=1)        0.778   test/M_state_q_M_alu_op1[6]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X2Y40.C4       net (fanout=6)        1.395   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X2Y40.C        Tilo                  0.235   test/M_counter_q[11]
                                                       test/M_state_q_M_counter_d<0>717_1
    SLICE_X4Y42.B4       net (fanout=13)       1.000   test/M_state_q_M_counter_d<0>717
    SLICE_X4Y42.CLK      Tas                   0.339   test/M_counter_q[17]
                                                       test/M_state_q_M_counter_d<17>1
                                                       test/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                     18.420ns (3.529ns logic, 14.891ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd15 (FF)
  Destination:          test/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.420ns (Levels of Logic = 12)
  Clock Path Skew:      -0.011ns (0.325 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd15 to test/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.BQ      Tcko                  0.476   M_state_q_FSM_FFd15
                                                       test/M_state_q_FSM_FFd15
    SLICE_X17Y38.B1      net (fanout=19)       1.508   M_state_q_FSM_FFd15
    SLICE_X17Y38.B       Tilo                  0.259   test/alu/adder/Msub_fmulres[7]_unary_minus_54_OUT_cy<3>12
                                                       test/M_state_q_M_alu_op1<6>_SW0
    SLICE_X17Y38.A4      net (fanout=9)        0.539   test/N20
    SLICE_X17Y38.A       Tilo                  0.259   test/alu/adder/Msub_fmulres[7]_unary_minus_54_OUT_cy<3>12
                                                       test/M_state_q_M_alu_op1<6>_1
    SLICE_X14Y38.B1      net (fanout=1)        0.778   test/M_state_q_M_alu_op1[6]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X2Y40.C4       net (fanout=6)        1.395   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X2Y40.C        Tilo                  0.235   test/M_counter_q[11]
                                                       test/M_state_q_M_counter_d<0>717_1
    SLICE_X4Y42.A4       net (fanout=13)       1.000   test/M_state_q_M_counter_d<0>717
    SLICE_X4Y42.CLK      Tas                   0.339   test/M_counter_q[17]
                                                       test/M_state_q_M_counter_d<16>1
                                                       test/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                     18.420ns (3.529ns logic, 14.891ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.452ns (Levels of Logic = 11)
  Clock Path Skew:      0.021ns (0.635 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y25.A1      net (fanout=19)       1.896   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y25.A       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Mmux_n019431
    SLICE_X14Y25.B4      net (fanout=5)        0.441   test/alu/n0194[2]
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X1Y38.D3       net (fanout=14)       0.905   test/M_state_q_M_counter_d<0>7
    SLICE_X1Y38.CLK      Tas                   0.373   test/M_counter_q[3]
                                                       test/M_state_q_M_counter_d<3>1
                                                       test/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     18.452ns (3.323ns logic, 15.129ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  1.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd5_2 (FF)
  Destination:          test/M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.433ns (Levels of Logic = 11)
  Clock Path Skew:      0.002ns (0.332 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd5_2 to test/M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.BQ       Tcko                  0.525   test/M_state_q_FSM_FFd5_3
                                                       test/M_state_q_FSM_FFd5_2
    SLICE_X8Y28.D6       net (fanout=10)       1.420   test/M_state_q_FSM_FFd5_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X0Y37.D5       net (fanout=14)       0.937   test/M_state_q_M_counter_d<0>7
    SLICE_X0Y37.CLK      Tas                   0.339   test/M_counter_q[2]
                                                       test/M_state_q_M_counter_d<2>1
                                                       test/M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                     18.433ns (3.338ns logic, 15.095ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  1.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd15 (FF)
  Destination:          test/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.422ns (Levels of Logic = 12)
  Clock Path Skew:      -0.006ns (0.330 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd15 to test/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.BQ      Tcko                  0.476   M_state_q_FSM_FFd15
                                                       test/M_state_q_FSM_FFd15
    SLICE_X17Y38.B1      net (fanout=19)       1.508   M_state_q_FSM_FFd15
    SLICE_X17Y38.B       Tilo                  0.259   test/alu/adder/Msub_fmulres[7]_unary_minus_54_OUT_cy<3>12
                                                       test/M_state_q_M_alu_op1<6>_SW0
    SLICE_X17Y38.A4      net (fanout=9)        0.539   test/N20
    SLICE_X17Y38.A       Tilo                  0.259   test/alu/adder/Msub_fmulres[7]_unary_minus_54_OUT_cy<3>12
                                                       test/M_state_q_M_alu_op1<6>_1
    SLICE_X14Y38.B1      net (fanout=1)        0.778   test/M_state_q_M_alu_op1[6]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X1Y38.D3       net (fanout=14)       0.905   test/M_state_q_M_counter_d<0>7
    SLICE_X1Y38.CLK      Tas                   0.373   test/M_counter_q[3]
                                                       test/M_state_q_M_counter_d<3>1
                                                       test/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     18.422ns (3.587ns logic, 14.835ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  1.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.450ns (Levels of Logic = 11)
  Clock Path Skew:      0.023ns (0.637 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y25.A1      net (fanout=19)       1.896   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y25.A       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Mmux_n019431
    SLICE_X14Y25.B4      net (fanout=5)        0.441   test/alu/n0194[2]
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X0Y37.D5       net (fanout=14)       0.937   test/M_state_q_M_counter_d<0>7
    SLICE_X0Y37.CLK      Tas                   0.339   test/M_counter_q[2]
                                                       test/M_state_q_M_counter_d<2>1
                                                       test/M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                     18.450ns (3.289ns logic, 15.161ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  1.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd15 (FF)
  Destination:          test/M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.420ns (Levels of Logic = 12)
  Clock Path Skew:      -0.004ns (0.332 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd15 to test/M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.BQ      Tcko                  0.476   M_state_q_FSM_FFd15
                                                       test/M_state_q_FSM_FFd15
    SLICE_X17Y38.B1      net (fanout=19)       1.508   M_state_q_FSM_FFd15
    SLICE_X17Y38.B       Tilo                  0.259   test/alu/adder/Msub_fmulres[7]_unary_minus_54_OUT_cy<3>12
                                                       test/M_state_q_M_alu_op1<6>_SW0
    SLICE_X17Y38.A4      net (fanout=9)        0.539   test/N20
    SLICE_X17Y38.A       Tilo                  0.259   test/alu/adder/Msub_fmulres[7]_unary_minus_54_OUT_cy<3>12
                                                       test/M_state_q_M_alu_op1<6>_1
    SLICE_X14Y38.B1      net (fanout=1)        0.778   test/M_state_q_M_alu_op1[6]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X0Y37.D5       net (fanout=14)       0.937   test/M_state_q_M_counter_d<0>7
    SLICE_X0Y37.CLK      Tas                   0.339   test/M_counter_q[2]
                                                       test/M_state_q_M_counter_d<2>1
                                                       test/M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                     18.420ns (3.553ns logic, 14.867ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  1.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.419ns (Levels of Logic = 11)
  Clock Path Skew:      0.019ns (0.633 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X1Y39.C5       net (fanout=14)       0.708   test/M_state_q_M_counter_d<0>7
    SLICE_X1Y39.CLK      Tas                   0.373   test/M_counter_q[8]
                                                       test/M_state_q_M_counter_d<7>1
                                                       test/M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                     18.419ns (3.323ns logic, 15.096ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  1.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.396ns (Levels of Logic = 11)
  Clock Path Skew:      0.019ns (0.633 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y26.C2      net (fanout=19)       1.654   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y26.C       Tilo                  0.235   test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut[1]
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X14Y25.B1      net (fanout=1)        0.727   test/alu/adder/N34
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X1Y39.A4       net (fanout=14)       0.805   test/M_state_q_M_counter_d<0>7
    SLICE_X1Y39.CLK      Tas                   0.373   test/M_counter_q[8]
                                                       test/M_state_q_M_counter_d<5>1
                                                       test/M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                     18.396ns (3.323ns logic, 15.073ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  1.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.388ns (Levels of Logic = 11)
  Clock Path Skew:      0.019ns (0.633 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y26.C2      net (fanout=19)       1.654   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y26.C       Tilo                  0.235   test/alu/adder/Msub_op2[7]_op1[7]_sub_13_OUT_lut[1]
                                                       test/alu/adder/Madd_n0237_lut<2>_SW0
    SLICE_X14Y25.B1      net (fanout=1)        0.727   test/alu/adder/N34
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X1Y39.D4       net (fanout=14)       0.797   test/M_state_q_M_counter_d<0>7
    SLICE_X1Y39.CLK      Tas                   0.373   test/M_counter_q[8]
                                                       test/M_state_q_M_counter_d<8>1
                                                       test/M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                     18.388ns (3.323ns logic, 15.065ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  1.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_2 (FF)
  Destination:          test/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.372ns (Levels of Logic = 11)
  Clock Path Skew:      0.019ns (0.633 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_2 to test/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.476   test/M_state_q_FSM_FFd48_3
                                                       test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D5       net (fanout=15)       1.650   test/M_state_q_FSM_FFd48_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X1Y40.D3       net (fanout=14)       0.661   test/M_state_q_M_counter_d<0>7
    SLICE_X1Y40.CLK      Tas                   0.373   test/M_counter_q[23]
                                                       test/M_state_q_M_counter_d<23>1
                                                       test/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                     18.372ns (3.323ns logic, 15.049ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  1.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd5_2 (FF)
  Destination:          test/M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.335ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.328 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd5_2 to test/M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.BQ       Tcko                  0.525   test/M_state_q_FSM_FFd5_3
                                                       test/M_state_q_FSM_FFd5_2
    SLICE_X8Y28.D6       net (fanout=10)       1.420   test/M_state_q_FSM_FFd5_2
    SLICE_X8Y28.D        Tilo                  0.254   test/M_alu_op2[5]
                                                       test/M_state_q_M_alu_op2<5>1
    SLICE_X14Y38.B4      net (fanout=5)        1.633   test/M_alu_op2[5]
    SLICE_X14Y38.B       Tilo                  0.235   test/M_alu_op2[3]
                                                       test/alu/adder/op2[6]_op1[6]_LessThan_10_o12
    SLICE_X14Y23.A4      net (fanout=19)       1.699   test/alu/op2[6]_op1[6]_LessThan_10_o
    SLICE_X14Y23.A       Tilo                  0.235   test/alu/Madd_n0237_lut[1]
                                                       test/alu/adder/Mmux__n0518211
    SLICE_X14Y25.B2      net (fanout=5)        0.802   test/alu/adder/Mmux__n051821
    SLICE_X14Y25.B       Tilo                  0.235   test/alu/N148
                                                       test/alu/adder/Madd_n0237_lut<2>
    SLICE_X8Y22.A1       net (fanout=8)        1.720   test/alu/Madd_n0237_lut[2]
    SLICE_X8Y22.A        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11_SW0_SW1
    SLICE_X8Y22.B1       net (fanout=1)        0.913   test/alu/adder/N208
    SLICE_X8Y22.B        Tilo                  0.254   test/alu/adder/N207
                                                       test/alu/adder/Madd_n0237_cy<3>11
    SLICE_X10Y30.B2      net (fanout=4)        1.598   test/alu/Madd_n0237_cy[3]
    SLICE_X10Y30.B       Tilo                  0.235   test/alu/N102
                                                       test/alu/Mmux_out217_SW0
    SLICE_X12Y32.A1      net (fanout=3)        1.234   test/alu/N102
    SLICE_X12Y32.A       Tilo                  0.254   test/alu/N106
                                                       test/alu/Mmux_out217_2
    SLICE_X9Y37.C1       net (fanout=2)        1.705   test/Mmux_out2171
    SLICE_X9Y37.C        Tilo                  0.259   test/M_state_q_FSM_FFd26
                                                       test/M_alu_out[7]_PWR_3_o_equal_273_o<7>1
    SLICE_X1Y42.A5       net (fanout=6)        1.434   test/M_alu_out[7]_PWR_3_o_equal_273_o
    SLICE_X1Y42.A        Tilo                  0.259   test/M_counter_q[26]
                                                       test/M_state_q_M_counter_d<0>717
    SLICE_X1Y39.A4       net (fanout=14)       0.805   test/M_state_q_M_counter_d<0>7
    SLICE_X1Y39.CLK      Tas                   0.373   test/M_counter_q[8]
                                                       test/M_state_q_M_counter_d<5>1
                                                       test/M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                     18.335ns (3.372ns logic, 14.963ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[2]/CLK
  Logical resource: test/M_counter_q_1/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[2]/CLK
  Logical resource: test/M_counter_q_2/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[17]/CLK
  Logical resource: test/M_counter_q_16/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[17]/CLK
  Logical resource: test/M_counter_q_17/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd42/CLK
  Logical resource: test/M_state_q_FSM_FFd38/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd42/CLK
  Logical resource: test/M_state_q_FSM_FFd39/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd42/CLK
  Logical resource: test/M_state_q_FSM_FFd40/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd42/CLK
  Logical resource: test/M_state_q_FSM_FFd42/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd36/CLK
  Logical resource: test/M_state_q_FSM_FFd35/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd36/CLK
  Logical resource: test/M_state_q_FSM_FFd36/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd5_3/CLK
  Logical resource: test/M_state_q_FSM_FFd5_1/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.633|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33084942 paths, 0 nets, and 3342 connections

Design statistics:
   Minimum period:  18.633ns{1}   (Maximum frequency:  53.668MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 19 23:03:57 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



