

================================================================
== Vitis HLS Report for 'conv_fwd'
================================================================
* Date:           Fri Apr 29 11:44:39 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_fwd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_36_1_VITIS_LOOP_37_2                    |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_38_3                                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6    |        ?|        ?|    13 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_49_7                                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_56_8                                    |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_60_9_VITIS_LOOP_62_11_VITIS_LOOP_63_12  |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_65_13                                  |        ?|        ?|     2 ~ ?|          -|          -|      ?|        no|
        |  ++ VITIS_LOOP_66_14                                |        4|        ?|         5|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_76_15_VITIS_LOOP_77_16                  |        ?|        ?|     8 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_78_17                                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 5
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 107
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 18 19 20 }
  Pipeline-1 : II = 1, D = 3, States = { 47 48 49 }
  Pipeline-2 : II = 1, D = 3, States = { 57 58 59 }
  Pipeline-3 : II = 1, D = 5, States = { 82 83 84 85 86 }
  Pipeline-4 : II = 1, D = 3, States = { 100 101 102 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 22 90 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 21 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 21 19 
19 --> 20 
20 --> 18 
21 --> 4 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 51 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 50 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 50 48 
48 --> 49 
49 --> 47 
50 --> 28 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 60 58 
58 --> 59 
59 --> 57 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 89 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 88 73 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 87 86 
86 --> 82 
87 --> 88 
88 --> 78 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 107 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 103 101 
101 --> 102 
102 --> 100 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 90 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 108 [1/1] (1.00ns)   --->   "%FW_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FW"   --->   Operation 108 'read' 'FW_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 109 [1/1] (1.00ns)   --->   "%FH_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FH"   --->   Operation 109 'read' 'FH_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 110 [1/1] (1.00ns)   --->   "%W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W_r"   --->   Operation 110 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 111 [1/1] (1.00ns)   --->   "%H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H"   --->   Operation 111 'read' 'H_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 112 [1/1] (1.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %C"   --->   Operation 112 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 113 [1/1] (1.00ns)   --->   "%F_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %F"   --->   Operation 113 'read' 'F_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 114 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 114 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 115 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y"   --->   Operation 115 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 116 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 116 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 117 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 117 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%xbuf_V = alloca i32 1" [conv_fwd/main.cpp:27]   --->   Operation 118 'alloca' 'xbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [conv_fwd/main.cpp:28]   --->   Operation 119 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%ybuf_V = alloca i32 1" [conv_fwd/main.cpp:33]   --->   Operation 120 'alloca' 'ybuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%bbuf_V = alloca i32 1" [conv_fwd/main.cpp:34]   --->   Operation 121 'alloca' 'bbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %H_read" [conv_fwd/main.cpp:36]   --->   Operation 122 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%empty = trunc i32 %C_read"   --->   Operation 123 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%empty_32 = trunc i32 %W_read"   --->   Operation 124 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%cast = zext i32 %C_read"   --->   Operation 125 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %H_read"   --->   Operation 126 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 127 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14"   --->   Operation 128 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_6, i32 0, i32 0, void @empty_9, i32 0, i32 200, void @empty_24, void @empty_17, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty, void @empty_19, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty, void @empty_2, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty, void @empty_3, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty, void @empty_4, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %F"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_7, void @empty_19, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_7, void @empty_2, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_7, void @empty_3, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W_r"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_r, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_7, void @empty_4, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_r, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FH"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_7, void @empty_5, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FW"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_7, void @empty_18, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_7, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (2.55ns)   --->   "%add_ln31 = add i32 %W_read, i32 1" [conv_fwd/main.cpp:31]   --->   Operation 158 'add' 'add_ln31' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (2.55ns)   --->   "%outW = sub i32 %add_ln31, i32 %FW_read" [conv_fwd/main.cpp:31]   --->   Operation 159 'sub' 'outW' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (2.47ns)   --->   "%cmp61159 = icmp_sgt  i32 %W_read, i32 0"   --->   Operation 160 'icmp' 'cmp61159' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 161 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (1.58ns)   --->   "%br_ln36 = br void" [conv_fwd/main.cpp:36]   --->   Operation 162 'br' 'br_ln36' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph172, i64 %add_ln36_1, void %._crit_edge163" [conv_fwd/main.cpp:36]   --->   Operation 163 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%i = phi i32 0, void %.lr.ph172, i32 %select_ln36_1, void %._crit_edge163" [conv_fwd/main.cpp:36]   --->   Operation 164 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph172, i32 %add_ln37, void %._crit_edge163" [conv_fwd/main.cpp:37]   --->   Operation 165 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (3.52ns)   --->   "%add_ln36_1 = add i64 %indvar_flatten, i64 1" [conv_fwd/main.cpp:36]   --->   Operation 166 'add' 'add_ln36_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (2.77ns)   --->   "%icmp_ln36 = icmp_eq  i64 %indvar_flatten, i64 %bound" [conv_fwd/main.cpp:36]   --->   Operation 167 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %._crit_edge168.loopexit, void %._crit_edge173.loopexit" [conv_fwd/main.cpp:36]   --->   Operation 168 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (2.55ns)   --->   "%add_ln36 = add i32 %i, i32 1" [conv_fwd/main.cpp:36]   --->   Operation 169 'add' 'add_ln36' <Predicate = (!icmp_ln36)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (2.47ns)   --->   "%icmp_ln37 = icmp_eq  i32 %j, i32 %H_read" [conv_fwd/main.cpp:37]   --->   Operation 170 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln36)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.69ns)   --->   "%select_ln36_1 = select i1 %icmp_ln37, i32 %add_ln36, i32 %i" [conv_fwd/main.cpp:36]   --->   Operation 171 'select' 'select_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = trunc i32 %select_ln36_1" [conv_fwd/main.cpp:36]   --->   Operation 172 'trunc' 'trunc_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln36_2 = trunc i32 %select_ln36_1" [conv_fwd/main.cpp:36]   --->   Operation 173 'trunc' 'trunc_ln36_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (2.47ns)   --->   "%icmp_ln46 = icmp_sgt  i32 %F_read, i32 0" [conv_fwd/main.cpp:46]   --->   Operation 174 'icmp' 'icmp_ln46' <Predicate = (icmp_ln36)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %._crit_edge103, void %.lr.ph157" [conv_fwd/main.cpp:46]   --->   Operation 175 'br' 'br_ln46' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%cast3 = zext i32 %FH_read"   --->   Operation 176 'zext' 'cast3' <Predicate = (icmp_ln36 & icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 177 [2/2] (6.91ns)   --->   "%bound4 = mul i64 %cast, i64 %cast3"   --->   Operation 177 'mul' 'bound4' <Predicate = (icmp_ln36 & icmp_ln46)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 178 [2/2] (6.91ns)   --->   "%mul_ln36 = mul i31 %trunc_ln36_1, i31 %trunc_ln36" [conv_fwd/main.cpp:36]   --->   Operation 178 'mul' 'mul_ln36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 179 [1/2] (6.91ns)   --->   "%mul_ln36 = mul i31 %trunc_ln36_1, i31 %trunc_ln36" [conv_fwd/main.cpp:36]   --->   Operation 179 'mul' 'mul_ln36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.22>
ST_7 : Operation 180 [1/1] (0.69ns)   --->   "%select_ln36 = select i1 %icmp_ln37, i32 0, i32 %j" [conv_fwd/main.cpp:36]   --->   Operation 180 'select' 'select_ln36' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i32 %select_ln36" [conv_fwd/main.cpp:37]   --->   Operation 181 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (2.52ns)   --->   "%tmp = add i31 %trunc_ln37, i31 %mul_ln36" [conv_fwd/main.cpp:37]   --->   Operation 182 'add' 'tmp' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 183 [2/2] (6.91ns)   --->   "%empty_35 = mul i31 %tmp, i31 %empty_32" [conv_fwd/main.cpp:37]   --->   Operation 183 'mul' 'empty_35' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 184 [1/2] (6.91ns)   --->   "%empty_35 = mul i31 %tmp, i31 %empty_32" [conv_fwd/main.cpp:37]   --->   Operation 184 'mul' 'empty_35' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.17>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_36_1_VITIS_LOOP_37_2_str"   --->   Operation 185 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %trunc_ln36_2" [conv_fwd/main.cpp:39]   --->   Operation 186 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (4.17ns)   --->   "%mul_ln39 = mul i11 %zext_ln39, i11 100" [conv_fwd/main.cpp:39]   --->   Operation 187 'mul' 'mul_ln39' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i11 %mul_ln39" [conv_fwd/main.cpp:37]   --->   Operation 188 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [conv_fwd/main.cpp:37]   --->   Operation 189 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_35, i1 0" [conv_fwd/main.cpp:37]   --->   Operation 190 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (2.55ns)   --->   "%empty_36 = add i32 %tmp_1, i32 %x_read" [conv_fwd/main.cpp:37]   --->   Operation 191 'add' 'empty_36' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %cmp61159, void %._crit_edge163, void %.lr.ph162" [conv_fwd/main.cpp:38]   --->   Operation 192 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_36, i32 1, i32 31" [conv_fwd/main.cpp:38]   --->   Operation 193 'partselect' 'trunc_ln3' <Predicate = (cmp61159)> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i31 %trunc_ln3" [conv_fwd/main.cpp:38]   --->   Operation 194 'sext' 'sext_ln38' <Predicate = (cmp61159)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln38" [conv_fwd/main.cpp:38]   --->   Operation 195 'getelementptr' 'gmem_addr_1' <Predicate = (cmp61159)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 196 [7/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %W_read" [conv_fwd/main.cpp:38]   --->   Operation 196 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 197 [6/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %W_read" [conv_fwd/main.cpp:38]   --->   Operation 197 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 198 [5/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %W_read" [conv_fwd/main.cpp:38]   --->   Operation 198 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 199 [4/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %W_read" [conv_fwd/main.cpp:38]   --->   Operation 199 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i32 %select_ln36" [conv_fwd/main.cpp:39]   --->   Operation 200 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i10 %trunc_ln39" [conv_fwd/main.cpp:39]   --->   Operation 201 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (2.25ns) (grouped into DSP with root node mul_ln38)   --->   "%add_ln39 = add i12 %zext_ln37, i12 %zext_ln39_1" [conv_fwd/main.cpp:39]   --->   Operation 202 'add' 'add_ln39' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 203 [1/1] (0.00ns) (grouped into DSP with root node mul_ln38)   --->   "%zext_ln38 = zext i12 %add_ln39" [conv_fwd/main.cpp:38]   --->   Operation 203 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 204 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln38 = mul i17 %zext_ln38, i17 100" [conv_fwd/main.cpp:38]   --->   Operation 204 'mul' 'mul_ln38' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 205 [3/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %W_read" [conv_fwd/main.cpp:38]   --->   Operation 205 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 206 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln38 = mul i17 %zext_ln38, i17 100" [conv_fwd/main.cpp:38]   --->   Operation 206 'mul' 'mul_ln38' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 207 [2/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %W_read" [conv_fwd/main.cpp:38]   --->   Operation 207 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 208 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln38 = mul i17 %zext_ln38, i17 100" [conv_fwd/main.cpp:38]   --->   Operation 208 'mul' 'mul_ln38' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 209 [1/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %W_read" [conv_fwd/main.cpp:38]   --->   Operation 209 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 210 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln38 = mul i17 %zext_ln38, i17 100" [conv_fwd/main.cpp:38]   --->   Operation 210 'mul' 'mul_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 211 [1/1] (1.58ns)   --->   "%br_ln38 = br void" [conv_fwd/main.cpp:38]   --->   Operation 211 'br' 'br_ln38' <Predicate = true> <Delay = 1.58>

State 18 <SV = 17> <Delay = 2.52>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%k = phi i31 %add_ln38, void %.split30, i31 0, void %.lr.ph162" [conv_fwd/main.cpp:38]   --->   Operation 212 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (2.52ns)   --->   "%add_ln38 = add i31 %k, i31 1" [conv_fwd/main.cpp:38]   --->   Operation 213 'add' 'add_ln38' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k" [conv_fwd/main.cpp:38]   --->   Operation 214 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 215 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (2.47ns)   --->   "%icmp_ln38 = icmp_eq  i32 %k_cast, i32 %W_read" [conv_fwd/main.cpp:38]   --->   Operation 216 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 217 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split30, void %._crit_edge163.loopexit" [conv_fwd/main.cpp:38]   --->   Operation 218 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i31 %k" [conv_fwd/main.cpp:39]   --->   Operation 219 'trunc' 'trunc_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (2.10ns)   --->   "%add_ln39_1 = add i17 %mul_ln38, i17 %trunc_ln39_1" [conv_fwd/main.cpp:39]   --->   Operation 220 'add' 'add_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 221 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [conv_fwd/main.cpp:39]   --->   Operation 221 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [conv_fwd/main.cpp:38]   --->   Operation 222 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i17 %add_ln39_1" [conv_fwd/main.cpp:39]   --->   Operation 223 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%xbuf_V_addr = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln39_2" [conv_fwd/main.cpp:39]   --->   Operation 224 'getelementptr' 'xbuf_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %gmem_addr_1_read, i17 %xbuf_V_addr" [conv_fwd/main.cpp:39]   --->   Operation 225 'store' 'store_ln39' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_20 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 226 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 21 <SV = 18> <Delay = 2.55>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge163"   --->   Operation 227 'br' 'br_ln0' <Predicate = (cmp61159)> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (2.55ns)   --->   "%add_ln37 = add i32 %select_ln36, i32 1" [conv_fwd/main.cpp:37]   --->   Operation 228 'add' 'add_ln37' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 229 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 22 <SV = 4> <Delay = 6.91>
ST_22 : Operation 230 [1/2] (6.91ns)   --->   "%bound4 = mul i64 %cast, i64 %cast3"   --->   Operation 230 'mul' 'bound4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 5> <Delay = 6.97>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %F_read"   --->   Operation 231 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%cast10 = zext i31 %empty_37"   --->   Operation 232 'zext' 'cast10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%cast11 = zext i64 %bound4"   --->   Operation 233 'zext' 'cast11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 234 [5/5] (6.97ns)   --->   "%bound12 = mul i95 %cast10, i95 %cast11"   --->   Operation 234 'mul' 'bound12' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 6> <Delay = 6.97>
ST_24 : Operation 235 [4/5] (6.97ns)   --->   "%bound12 = mul i95 %cast10, i95 %cast11"   --->   Operation 235 'mul' 'bound12' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 7> <Delay = 6.97>
ST_25 : Operation 236 [3/5] (6.97ns)   --->   "%bound12 = mul i95 %cast10, i95 %cast11"   --->   Operation 236 'mul' 'bound12' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 8> <Delay = 6.97>
ST_26 : Operation 237 [2/5] (6.97ns)   --->   "%bound12 = mul i95 %cast10, i95 %cast11"   --->   Operation 237 'mul' 'bound12' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 9> <Delay = 6.97>
ST_27 : Operation 238 [1/1] (2.47ns)   --->   "%cmp80139 = icmp_sgt  i32 %FW_read, i32 0"   --->   Operation 238 'icmp' 'cmp80139' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %FH_read" [conv_fwd/main.cpp:46]   --->   Operation 239 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 240 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %FW_read"   --->   Operation 240 'trunc' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 241 [1/5] (6.97ns)   --->   "%bound12 = mul i95 %cast10, i95 %cast11"   --->   Operation 241 'mul' 'bound12' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 242 [1/1] (2.47ns)   --->   "%icmp_ln48 = icmp_eq  i32 %FH_read, i32 0" [conv_fwd/main.cpp:48]   --->   Operation 242 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 243 [1/1] (1.58ns)   --->   "%br_ln46 = br void" [conv_fwd/main.cpp:46]   --->   Operation 243 'br' 'br_ln46' <Predicate = true> <Delay = 1.58>

State 28 <SV = 10> <Delay = 6.91>
ST_28 : Operation 244 [1/1] (0.00ns)   --->   "%indvar_flatten32 = phi i95 0, void %.lr.ph157, i95 %add_ln46_1, void %._crit_edge143" [conv_fwd/main.cpp:46]   --->   Operation 244 'phi' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 245 [1/1] (0.00ns)   --->   "%i_1 = phi i31 0, void %.lr.ph157, i31 %select_ln46_2, void %._crit_edge143" [conv_fwd/main.cpp:46]   --->   Operation 245 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 246 [1/1] (4.40ns)   --->   "%add_ln46_1 = add i95 %indvar_flatten32, i95 1" [conv_fwd/main.cpp:46]   --->   Operation 246 'add' 'add_ln46_1' <Predicate = true> <Delay = 4.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 247 [2/2] (6.91ns)   --->   "%empty_39 = mul i31 %i_1, i31 %empty" [conv_fwd/main.cpp:46]   --->   Operation 247 'mul' 'empty_39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 248 [1/1] (3.11ns)   --->   "%icmp_ln46_1 = icmp_eq  i95 %indvar_flatten32, i95 %bound12" [conv_fwd/main.cpp:46]   --->   Operation 248 'icmp' 'icmp_ln46_1' <Predicate = true> <Delay = 3.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 11> <Delay = 6.91>
ST_29 : Operation 249 [1/2] (6.91ns)   --->   "%empty_39 = mul i31 %i_1, i31 %empty" [conv_fwd/main.cpp:46]   --->   Operation 249 'mul' 'empty_39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 12> <Delay = 7.30>
ST_30 : Operation 250 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i64 0, void %.lr.ph157, i64 %select_ln47_4, void %._crit_edge143" [conv_fwd/main.cpp:47]   --->   Operation 250 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 251 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %.lr.ph157, i32 %select_ln47_3, void %._crit_edge143" [conv_fwd/main.cpp:47]   --->   Operation 251 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 252 [1/1] (0.00ns)   --->   "%k_1 = phi i32 0, void %.lr.ph157, i32 %add_ln48, void %._crit_edge143" [conv_fwd/main.cpp:48]   --->   Operation 252 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %j_1" [conv_fwd/main.cpp:47]   --->   Operation 253 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 254 [1/1] (2.52ns)   --->   "%tmp4 = add i31 %trunc_ln47, i31 %empty_39" [conv_fwd/main.cpp:47]   --->   Operation 254 'add' 'tmp4' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i32 %j_1" [conv_fwd/main.cpp:50]   --->   Operation 255 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46_1, void %._crit_edge153.loopexit, void %.lr.ph137" [conv_fwd/main.cpp:46]   --->   Operation 256 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 257 [1/1] (2.52ns)   --->   "%add_ln46 = add i31 %i_1, i31 1" [conv_fwd/main.cpp:46]   --->   Operation 257 'add' 'add_ln46' <Predicate = (!icmp_ln46_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 258 [1/1] (2.77ns)   --->   "%icmp_ln47 = icmp_eq  i64 %indvar_flatten7, i64 %bound4" [conv_fwd/main.cpp:47]   --->   Operation 258 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln46_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 259 [1/1] (0.73ns)   --->   "%select_ln46_2 = select i1 %icmp_ln47, i31 %add_ln46, i31 %i_1" [conv_fwd/main.cpp:46]   --->   Operation 259 'select' 'select_ln46_2' <Predicate = (!icmp_ln46_1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i31 %select_ln46_2" [conv_fwd/main.cpp:50]   --->   Operation 260 'trunc' 'trunc_ln50_1' <Predicate = (!icmp_ln46_1)> <Delay = 0.00>
ST_30 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [conv_fwd/main.cpp:56]   --->   Operation 261 'partselect' 'trunc_ln5' <Predicate = (icmp_ln46_1)> <Delay = 0.00>
ST_30 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i31 %trunc_ln5" [conv_fwd/main.cpp:56]   --->   Operation 262 'sext' 'sext_ln56' <Predicate = (icmp_ln46_1)> <Delay = 0.00>
ST_30 : Operation 263 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln56" [conv_fwd/main.cpp:56]   --->   Operation 263 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln46_1)> <Delay = 0.00>
ST_30 : Operation 264 [7/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_fwd/main.cpp:56]   --->   Operation 264 'readreq' 'empty_44' <Predicate = (icmp_ln46_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 13> <Delay = 6.91>
ST_31 : Operation 265 [2/2] (6.91ns)   --->   "%p_mid118 = mul i31 %add_ln46, i31 %empty" [conv_fwd/main.cpp:46]   --->   Operation 265 'mul' 'p_mid118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 14> <Delay = 6.91>
ST_32 : Operation 266 [1/2] (6.91ns)   --->   "%p_mid118 = mul i31 %add_ln46, i31 %empty" [conv_fwd/main.cpp:46]   --->   Operation 266 'mul' 'p_mid118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 15> <Delay = 6.50>
ST_33 : Operation 267 [1/1] (0.69ns)   --->   "%select_ln46 = select i1 %icmp_ln47, i32 0, i32 %j_1" [conv_fwd/main.cpp:46]   --->   Operation 267 'select' 'select_ln46' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node tmp4_mid1)   --->   "%select_ln46_1 = select i1 %icmp_ln47, i31 %p_mid118, i31 %empty_39" [conv_fwd/main.cpp:46]   --->   Operation 268 'select' 'select_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln50_1, i3 0" [conv_fwd/main.cpp:50]   --->   Operation 269 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i7 %tmp_3" [conv_fwd/main.cpp:50]   --->   Operation 270 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln50_1, i1 0" [conv_fwd/main.cpp:50]   --->   Operation 271 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i5 %tmp_5" [conv_fwd/main.cpp:50]   --->   Operation 272 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 273 [1/1] (1.87ns)   --->   "%add_ln50 = add i8 %zext_ln50, i8 %zext_ln50_1" [conv_fwd/main.cpp:50]   --->   Operation 273 'add' 'add_ln50' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%zext_ln47 = zext i8 %add_ln50" [conv_fwd/main.cpp:47]   --->   Operation 274 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_1)   --->   "%select_ln46_3 = select i1 %icmp_ln47, i31 %p_mid118, i31 %tmp4" [conv_fwd/main.cpp:46]   --->   Operation 275 'select' 'select_ln46_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%select_ln46_4 = select i1 %icmp_ln47, i7 0, i7 %trunc_ln50" [conv_fwd/main.cpp:46]   --->   Operation 276 'select' 'select_ln46_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 277 [1/1] (2.47ns)   --->   "%icmp_ln48_1 = icmp_eq  i32 %k_1, i32 %FH_read" [conv_fwd/main.cpp:48]   --->   Operation 277 'icmp' 'icmp_ln48_1' <Predicate = (!icmp_ln47)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 278 [1/1] (0.99ns)   --->   "%select_ln46_5 = select i1 %icmp_ln47, i1 %icmp_ln48, i1 %icmp_ln48_1" [conv_fwd/main.cpp:46]   --->   Operation 278 'select' 'select_ln46_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 279 [1/1] (2.55ns)   --->   "%add_ln47 = add i32 %select_ln46, i32 1" [conv_fwd/main.cpp:47]   --->   Operation 279 'add' 'add_ln47' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node tmp4_mid1)   --->   "%trunc_ln47_1 = trunc i32 %add_ln47" [conv_fwd/main.cpp:47]   --->   Operation 280 'trunc' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 281 [1/1] (2.52ns) (out node of the LUT)   --->   "%tmp4_mid1 = add i31 %trunc_ln47_1, i31 %select_ln46_1" [conv_fwd/main.cpp:47]   --->   Operation 281 'add' 'tmp4_mid1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 282 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln47_1 = select i1 %select_ln46_5, i31 %tmp4_mid1, i31 %select_ln46_3" [conv_fwd/main.cpp:47]   --->   Operation 282 'select' 'select_ln47_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%trunc_ln50_2 = trunc i32 %add_ln47" [conv_fwd/main.cpp:50]   --->   Operation 283 'trunc' 'trunc_ln50_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%select_ln47_2 = select i1 %select_ln46_5, i7 %trunc_ln50_2, i7 %select_ln46_4" [conv_fwd/main.cpp:47]   --->   Operation 284 'select' 'select_ln47_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%zext_ln50_2 = zext i7 %select_ln47_2" [conv_fwd/main.cpp:50]   --->   Operation 285 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 286 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln50_1 = add i9 %zext_ln47, i9 %zext_ln50_2" [conv_fwd/main.cpp:50]   --->   Operation 286 'add' 'add_ln50_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 287 [1/1] (0.69ns)   --->   "%select_ln47_3 = select i1 %select_ln46_5, i32 %add_ln47, i32 %select_ln46" [conv_fwd/main.cpp:47]   --->   Operation 287 'select' 'select_ln47_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 16> <Delay = 6.91>
ST_34 : Operation 288 [2/2] (6.91ns)   --->   "%mul_ln47 = mul i31 %select_ln47_1, i31 %trunc_ln46" [conv_fwd/main.cpp:47]   --->   Operation 288 'mul' 'mul_ln47' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 17> <Delay = 6.91>
ST_35 : Operation 289 [1/2] (6.91ns)   --->   "%mul_ln47 = mul i31 %select_ln47_1, i31 %trunc_ln46" [conv_fwd/main.cpp:47]   --->   Operation 289 'mul' 'mul_ln47' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 18> <Delay = 3.50>
ST_36 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln47)   --->   "%or_ln47 = or i1 %select_ln46_5, i1 %icmp_ln47" [conv_fwd/main.cpp:47]   --->   Operation 290 'or' 'or_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 291 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln47 = select i1 %or_ln47, i32 0, i32 %k_1" [conv_fwd/main.cpp:47]   --->   Operation 291 'select' 'select_ln47' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %select_ln47" [conv_fwd/main.cpp:48]   --->   Operation 292 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 293 [1/1] (2.52ns)   --->   "%tmp6 = add i31 %trunc_ln48, i31 %mul_ln47" [conv_fwd/main.cpp:48]   --->   Operation 293 'add' 'tmp6' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 19> <Delay = 6.91>
ST_37 : Operation 294 [2/2] (6.91ns)   --->   "%empty_42 = mul i31 %tmp6, i31 %empty_38" [conv_fwd/main.cpp:48]   --->   Operation 294 'mul' 'empty_42' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 20> <Delay = 6.91>
ST_38 : Operation 295 [1/2] (6.91ns)   --->   "%empty_42 = mul i31 %tmp6, i31 %empty_38" [conv_fwd/main.cpp:48]   --->   Operation 295 'mul' 'empty_42' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 21> <Delay = 4.73>
ST_39 : Operation 296 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_str"   --->   Operation 296 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 297 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_47_5_VITIS_LOOP_48_6_str"   --->   Operation 297 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i9 %add_ln50_1" [conv_fwd/main.cpp:50]   --->   Operation 298 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln50_1, i2 0" [conv_fwd/main.cpp:50]   --->   Operation 299 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i11 %tmp_2" [conv_fwd/main.cpp:50]   --->   Operation 300 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 301 [1/1] (1.63ns)   --->   "%add_ln50_2 = add i30 %zext_ln50_4, i30 %zext_ln50_3" [conv_fwd/main.cpp:50]   --->   Operation 301 'add' 'add_ln50_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 302 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [conv_fwd/main.cpp:48]   --->   Operation 302 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_42, i1 0" [conv_fwd/main.cpp:48]   --->   Operation 303 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 304 [1/1] (2.55ns)   --->   "%empty_43 = add i32 %tmp_7, i32 %w_read" [conv_fwd/main.cpp:48]   --->   Operation 304 'add' 'empty_43' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %cmp80139, void %._crit_edge143, void %.lr.ph142" [conv_fwd/main.cpp:49]   --->   Operation 305 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_43, i32 1, i32 31" [conv_fwd/main.cpp:49]   --->   Operation 306 'partselect' 'trunc_ln7' <Predicate = (cmp80139)> <Delay = 0.00>
ST_39 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i31 %trunc_ln7" [conv_fwd/main.cpp:49]   --->   Operation 307 'sext' 'sext_ln49' <Predicate = (cmp80139)> <Delay = 0.00>
ST_39 : Operation 308 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln49" [conv_fwd/main.cpp:49]   --->   Operation 308 'getelementptr' 'gmem_addr_2' <Predicate = (cmp80139)> <Delay = 0.00>
ST_39 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln50_3 = trunc i32 %select_ln47" [conv_fwd/main.cpp:50]   --->   Operation 309 'trunc' 'trunc_ln50_3' <Predicate = (cmp80139)> <Delay = 0.00>
ST_39 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i9 %trunc_ln50_3" [conv_fwd/main.cpp:50]   --->   Operation 310 'zext' 'zext_ln50_5' <Predicate = (cmp80139)> <Delay = 0.00>
ST_39 : Operation 311 [1/1] (1.54ns)   --->   "%add_ln50_3 = add i30 %add_ln50_2, i30 %zext_ln50_5" [conv_fwd/main.cpp:50]   --->   Operation 311 'add' 'add_ln50_3' <Predicate = (cmp80139)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln50_4 = trunc i30 %add_ln50_3" [conv_fwd/main.cpp:50]   --->   Operation 312 'trunc' 'trunc_ln50_4' <Predicate = (cmp80139)> <Delay = 0.00>
ST_39 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln50_5 = trunc i30 %add_ln50_3" [conv_fwd/main.cpp:50]   --->   Operation 313 'trunc' 'trunc_ln50_5' <Predicate = (cmp80139)> <Delay = 0.00>
ST_39 : Operation 314 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln50_5, i2 0" [conv_fwd/main.cpp:50]   --->   Operation 314 'bitconcatenate' 'p_shl1_cast' <Predicate = (cmp80139)> <Delay = 0.00>
ST_39 : Operation 315 [1/1] (1.54ns)   --->   "%add_ln50_4 = add i12 %p_shl1_cast, i12 %trunc_ln50_4" [conv_fwd/main.cpp:50]   --->   Operation 315 'add' 'add_ln50_4' <Predicate = (cmp80139)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 22> <Delay = 7.30>
ST_40 : Operation 316 [7/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_fwd/main.cpp:49]   --->   Operation 316 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 23> <Delay = 7.30>
ST_41 : Operation 317 [6/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_fwd/main.cpp:49]   --->   Operation 317 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 24> <Delay = 7.30>
ST_42 : Operation 318 [5/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_fwd/main.cpp:49]   --->   Operation 318 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 25> <Delay = 7.30>
ST_43 : Operation 319 [4/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_fwd/main.cpp:49]   --->   Operation 319 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 26> <Delay = 7.30>
ST_44 : Operation 320 [3/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_fwd/main.cpp:49]   --->   Operation 320 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 27> <Delay = 7.30>
ST_45 : Operation 321 [2/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_fwd/main.cpp:49]   --->   Operation 321 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 28> <Delay = 7.30>
ST_46 : Operation 322 [1/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read" [conv_fwd/main.cpp:49]   --->   Operation 322 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 323 [1/1] (1.58ns)   --->   "%br_ln49 = br void" [conv_fwd/main.cpp:49]   --->   Operation 323 'br' 'br_ln49' <Predicate = true> <Delay = 1.58>

State 47 <SV = 29> <Delay = 2.52>
ST_47 : Operation 324 [1/1] (0.00ns)   --->   "%l = phi i31 %add_ln49, void %.split22, i31 0, void %.lr.ph142" [conv_fwd/main.cpp:49]   --->   Operation 324 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 325 [1/1] (2.52ns)   --->   "%add_ln49 = add i31 %l, i31 1" [conv_fwd/main.cpp:49]   --->   Operation 325 'add' 'add_ln49' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 326 [1/1] (0.00ns)   --->   "%l_cast = zext i31 %l" [conv_fwd/main.cpp:49]   --->   Operation 326 'zext' 'l_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 327 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 327 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 328 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp_eq  i32 %l_cast, i32 %FW_read" [conv_fwd/main.cpp:49]   --->   Operation 328 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 329 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 329 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split22, void %._crit_edge143.loopexit" [conv_fwd/main.cpp:49]   --->   Operation 330 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln50_6 = trunc i31 %l" [conv_fwd/main.cpp:50]   --->   Operation 331 'trunc' 'trunc_ln50_6' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_47 : Operation 332 [1/1] (1.54ns)   --->   "%add_ln50_5 = add i12 %add_ln50_4, i12 %trunc_ln50_6" [conv_fwd/main.cpp:50]   --->   Operation 332 'add' 'add_ln50_5' <Predicate = (!icmp_ln49)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 30> <Delay = 7.30>
ST_48 : Operation 333 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [conv_fwd/main.cpp:50]   --->   Operation 333 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 31> <Delay = 3.25>
ST_49 : Operation 334 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [conv_fwd/main.cpp:49]   --->   Operation 334 'specloopname' 'specloopname_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_49 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i12 %add_ln50_5" [conv_fwd/main.cpp:50]   --->   Operation 335 'zext' 'zext_ln50_6' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_49 : Operation 336 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln50_6" [conv_fwd/main.cpp:50]   --->   Operation 336 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_49 : Operation 337 [1/1] (3.25ns)   --->   "%store_ln50 = store i16 %gmem_addr_2_read, i12 %wbuf_V_addr" [conv_fwd/main.cpp:50]   --->   Operation 337 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_49 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 338 'br' 'br_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 50 <SV = 30> <Delay = 5.00>
ST_50 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge143"   --->   Operation 339 'br' 'br_ln0' <Predicate = (cmp80139)> <Delay = 0.00>
ST_50 : Operation 340 [1/1] (2.55ns)   --->   "%add_ln48 = add i32 %select_ln47, i32 1" [conv_fwd/main.cpp:48]   --->   Operation 340 'add' 'add_ln48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 341 [1/1] (3.52ns)   --->   "%add_ln47_1 = add i64 %indvar_flatten7, i64 1" [conv_fwd/main.cpp:47]   --->   Operation 341 'add' 'add_ln47_1' <Predicate = (!icmp_ln47)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 342 [1/1] (1.48ns)   --->   "%select_ln47_4 = select i1 %icmp_ln47, i64 1, i64 %add_ln47_1" [conv_fwd/main.cpp:47]   --->   Operation 342 'select' 'select_ln47_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 343 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 51 <SV = 13> <Delay = 7.30>
ST_51 : Operation 344 [6/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_fwd/main.cpp:56]   --->   Operation 344 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 14> <Delay = 7.30>
ST_52 : Operation 345 [5/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_fwd/main.cpp:56]   --->   Operation 345 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 15> <Delay = 7.30>
ST_53 : Operation 346 [4/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_fwd/main.cpp:56]   --->   Operation 346 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 16> <Delay = 7.30>
ST_54 : Operation 347 [3/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_fwd/main.cpp:56]   --->   Operation 347 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 17> <Delay = 7.30>
ST_55 : Operation 348 [2/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_fwd/main.cpp:56]   --->   Operation 348 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 18> <Delay = 7.30>
ST_56 : Operation 349 [1/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %F_read" [conv_fwd/main.cpp:56]   --->   Operation 349 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 350 [1/1] (1.58ns)   --->   "%br_ln56 = br void" [conv_fwd/main.cpp:56]   --->   Operation 350 'br' 'br_ln56' <Predicate = true> <Delay = 1.58>

State 57 <SV = 19> <Delay = 2.52>
ST_57 : Operation 351 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln56, void %.split20, i31 0, void %.lr.ph137" [conv_fwd/main.cpp:56]   --->   Operation 351 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 352 [1/1] (2.52ns)   --->   "%add_ln56 = add i31 %i_2, i31 1" [conv_fwd/main.cpp:56]   --->   Operation 352 'add' 'add_ln56' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 353 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 353 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 354 [1/1] (2.47ns)   --->   "%icmp_ln56 = icmp_eq  i31 %i_2, i31 %empty_37" [conv_fwd/main.cpp:56]   --->   Operation 354 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 355 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 355 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %.split20, void %.lr.ph132" [conv_fwd/main.cpp:56]   --->   Operation 356 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i31 %i_2" [conv_fwd/main.cpp:57]   --->   Operation 357 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 58 <SV = 20> <Delay = 7.30>
ST_58 : Operation 358 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [conv_fwd/main.cpp:57]   --->   Operation 358 'read' 'gmem_addr_read' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 21> <Delay = 2.32>
ST_59 : Operation 359 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [conv_fwd/main.cpp:56]   --->   Operation 359 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_59 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i4 %trunc_ln57" [conv_fwd/main.cpp:57]   --->   Operation 360 'zext' 'zext_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_59 : Operation 361 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln57" [conv_fwd/main.cpp:57]   --->   Operation 361 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_59 : Operation 362 [1/1] (2.32ns)   --->   "%store_ln57 = store i16 %gmem_addr_read, i4 %bbuf_V_addr" [conv_fwd/main.cpp:57]   --->   Operation 362 'store' 'store_ln57' <Predicate = (!icmp_ln56)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_59 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 363 'br' 'br_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 60 <SV = 20> <Delay = 4.37>
ST_60 : Operation 364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60 = add i32 %H_read, i32 1" [conv_fwd/main.cpp:60]   --->   Operation 364 'add' 'add_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_60 : Operation 365 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln60 = sub i32 %add_ln60, i32 %FH_read" [conv_fwd/main.cpp:60]   --->   Operation 365 'sub' 'sub_ln60' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_60 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i32 %sub_ln60" [conv_fwd/main.cpp:60]   --->   Operation 366 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 367 [1/1] (2.47ns)   --->   "%icmp_ln63 = icmp_eq  i32 %add_ln31, i32 %FW_read" [conv_fwd/main.cpp:63]   --->   Operation 367 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 21> <Delay = 6.91>
ST_61 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %sub_ln60" [conv_fwd/main.cpp:60]   --->   Operation 368 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i32 %outW" [conv_fwd/main.cpp:60]   --->   Operation 369 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 370 [2/2] (6.91ns)   --->   "%mul_ln60 = mul i64 %zext_ln60, i64 %zext_ln60_1" [conv_fwd/main.cpp:60]   --->   Operation 370 'mul' 'mul_ln60' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 22> <Delay = 6.91>
ST_62 : Operation 371 [1/2] (6.91ns)   --->   "%mul_ln60 = mul i64 %zext_ln60, i64 %zext_ln60_1" [conv_fwd/main.cpp:60]   --->   Operation 371 'mul' 'mul_ln60' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 23> <Delay = 6.97>
ST_63 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i32 %C_read" [conv_fwd/main.cpp:60]   --->   Operation 372 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i64 %mul_ln60" [conv_fwd/main.cpp:60]   --->   Operation 373 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 374 [5/5] (6.97ns)   --->   "%mul_ln60_1 = mul i96 %zext_ln60_2, i96 %zext_ln60_3" [conv_fwd/main.cpp:60]   --->   Operation 374 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 24> <Delay = 6.97>
ST_64 : Operation 375 [4/5] (6.97ns)   --->   "%mul_ln60_1 = mul i96 %zext_ln60_2, i96 %zext_ln60_3" [conv_fwd/main.cpp:60]   --->   Operation 375 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 25> <Delay = 6.97>
ST_65 : Operation 376 [3/5] (6.97ns)   --->   "%mul_ln60_1 = mul i96 %zext_ln60_2, i96 %zext_ln60_3" [conv_fwd/main.cpp:60]   --->   Operation 376 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 26> <Delay = 6.97>
ST_66 : Operation 377 [2/5] (6.97ns)   --->   "%mul_ln60_1 = mul i96 %zext_ln60_2, i96 %zext_ln60_3" [conv_fwd/main.cpp:60]   --->   Operation 377 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 27> <Delay = 6.97>
ST_67 : Operation 378 [1/5] (6.97ns)   --->   "%mul_ln60_1 = mul i96 %zext_ln60_2, i96 %zext_ln60_3" [conv_fwd/main.cpp:60]   --->   Operation 378 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 28> <Delay = 6.97>
ST_68 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i31 %empty_37" [conv_fwd/main.cpp:60]   --->   Operation 379 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i96 %mul_ln60_1" [conv_fwd/main.cpp:60]   --->   Operation 380 'zext' 'zext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 381 [5/5] (6.97ns)   --->   "%mul_ln60_2 = mul i127 %zext_ln60_4, i127 %zext_ln60_5" [conv_fwd/main.cpp:60]   --->   Operation 381 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 29> <Delay = 6.97>
ST_69 : Operation 382 [4/5] (6.97ns)   --->   "%mul_ln60_2 = mul i127 %zext_ln60_4, i127 %zext_ln60_5" [conv_fwd/main.cpp:60]   --->   Operation 382 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 30> <Delay = 6.97>
ST_70 : Operation 383 [3/5] (6.97ns)   --->   "%mul_ln60_2 = mul i127 %zext_ln60_4, i127 %zext_ln60_5" [conv_fwd/main.cpp:60]   --->   Operation 383 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 31> <Delay = 6.97>
ST_71 : Operation 384 [2/5] (6.97ns)   --->   "%mul_ln60_2 = mul i127 %zext_ln60_4, i127 %zext_ln60_5" [conv_fwd/main.cpp:60]   --->   Operation 384 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 32> <Delay = 6.97>
ST_72 : Operation 385 [1/5] (6.97ns)   --->   "%mul_ln60_2 = mul i127 %zext_ln60_4, i127 %zext_ln60_5" [conv_fwd/main.cpp:60]   --->   Operation 385 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 386 [1/1] (2.77ns)   --->   "%icmp_ln62 = icmp_eq  i64 %mul_ln60, i64 0" [conv_fwd/main.cpp:62]   --->   Operation 386 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 387 [1/1] (1.58ns)   --->   "%br_ln60 = br void" [conv_fwd/main.cpp:60]   --->   Operation 387 'br' 'br_ln60' <Predicate = true> <Delay = 1.58>

State 73 <SV = 33> <Delay = 6.91>
ST_73 : Operation 388 [1/1] (0.00ns)   --->   "%indvar_flatten85 = phi i127 0, void %.lr.ph132, i127 %add_ln60_2, void %._crit_edge113.loopexit" [conv_fwd/main.cpp:60]   --->   Operation 388 'phi' 'indvar_flatten85' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 389 [1/1] (0.00ns)   --->   "%f = phi i31 0, void %.lr.ph132, i31 %select_ln60_5, void %._crit_edge113.loopexit" [conv_fwd/main.cpp:60]   --->   Operation 389 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 390 [1/1] (0.00ns)   --->   "%indvar_flatten56 = phi i96 0, void %.lr.ph132, i96 %select_ln61_5, void %._crit_edge113.loopexit" [conv_fwd/main.cpp:61]   --->   Operation 390 'phi' 'indvar_flatten56' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 391 [1/1] (0.00ns)   --->   "%c = phi i32 0, void %.lr.ph132, i32 %select_ln61_4, void %._crit_edge113.loopexit" [conv_fwd/main.cpp:61]   --->   Operation 391 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 392 [1/1] (0.00ns)   --->   "%indvar_flatten40 = phi i64 0, void %.lr.ph132, i64 %select_ln62_3, void %._crit_edge113.loopexit" [conv_fwd/main.cpp:62]   --->   Operation 392 'phi' 'indvar_flatten40' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 393 [1/1] (0.00ns)   --->   "%h = phi i32 0, void %.lr.ph132, i32 %select_ln62_2, void %._crit_edge113.loopexit" [conv_fwd/main.cpp:62]   --->   Operation 393 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 394 [1/1] (0.00ns)   --->   "%w_1 = phi i32 0, void %.lr.ph132, i32 %add_ln63, void %._crit_edge113.loopexit" [conv_fwd/main.cpp:63]   --->   Operation 394 'phi' 'w_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 395 [1/1] (5.32ns)   --->   "%add_ln60_2 = add i127 %indvar_flatten85, i127 1" [conv_fwd/main.cpp:60]   --->   Operation 395 'add' 'add_ln60_2' <Predicate = true> <Delay = 5.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i32 %c"   --->   Operation 396 'trunc' 'trunc_ln1116' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i32 %h" [conv_fwd/main.cpp:64]   --->   Operation 397 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 398 [1/1] (3.46ns)   --->   "%icmp_ln60 = icmp_eq  i127 %indvar_flatten85, i127 %mul_ln60_2" [conv_fwd/main.cpp:60]   --->   Operation 398 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 3.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %._crit_edge128.loopexit, void %.lr.ph102" [conv_fwd/main.cpp:60]   --->   Operation 399 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 400 [1/1] (2.52ns)   --->   "%add_ln60_1 = add i31 %f, i31 1" [conv_fwd/main.cpp:60]   --->   Operation 400 'add' 'add_ln60_1' <Predicate = (!icmp_ln60)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 401 [1/1] (3.12ns)   --->   "%icmp_ln61 = icmp_eq  i96 %indvar_flatten56, i96 %mul_ln60_1" [conv_fwd/main.cpp:61]   --->   Operation 401 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln60)> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = trunc i31 %add_ln60_1" [conv_fwd/main.cpp:60]   --->   Operation 402 'trunc' 'trunc_ln60_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_73 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln60_2 = trunc i31 %f" [conv_fwd/main.cpp:60]   --->   Operation 403 'trunc' 'trunc_ln60_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_73 : Operation 404 [1/1] (1.02ns)   --->   "%select_ln60_1 = select i1 %icmp_ln61, i4 %trunc_ln60_1, i4 %trunc_ln60_2" [conv_fwd/main.cpp:60]   --->   Operation 404 'select' 'select_ln60_1' <Predicate = (!icmp_ln60)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 405 [1/1] (2.77ns)   --->   "%icmp_ln62_1 = icmp_eq  i64 %indvar_flatten40, i64 %mul_ln60" [conv_fwd/main.cpp:62]   --->   Operation 405 'icmp' 'icmp_ln62_1' <Predicate = (!icmp_ln60)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 406 [1/1] (0.99ns)   --->   "%select_ln60_4 = select i1 %icmp_ln61, i1 %icmp_ln62, i1 %icmp_ln62_1" [conv_fwd/main.cpp:60]   --->   Operation 406 'select' 'select_ln60_4' <Predicate = (!icmp_ln60)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 407 [1/1] (0.73ns)   --->   "%select_ln60_5 = select i1 %icmp_ln61, i31 %add_ln60_1, i31 %f" [conv_fwd/main.cpp:60]   --->   Operation 407 'select' 'select_ln60_5' <Predicate = (!icmp_ln60)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 408 [1/1] (0.97ns)   --->   "%or_ln61 = or i1 %select_ln60_4, i1 %icmp_ln61" [conv_fwd/main.cpp:61]   --->   Operation 408 'or' 'or_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 409 [1/1] (0.00ns)   --->   "%cast88 = zext i31 %empty_37"   --->   Operation 409 'zext' 'cast88' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_73 : Operation 410 [1/1] (0.00ns)   --->   "%cast89 = zext i32 %sub_ln60" [conv_fwd/main.cpp:60]   --->   Operation 410 'zext' 'cast89' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_73 : Operation 411 [2/2] (6.91ns)   --->   "%bound90 = mul i63 %cast88, i63 %cast89" [conv_fwd/main.cpp:60]   --->   Operation 411 'mul' 'bound90' <Predicate = (icmp_ln60)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 34> <Delay = 6.87>
ST_74 : Operation 412 [1/1] (0.69ns)   --->   "%select_ln60 = select i1 %icmp_ln61, i32 0, i32 %c" [conv_fwd/main.cpp:60]   --->   Operation 412 'select' 'select_ln60' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i4 %select_ln60_1"   --->   Operation 413 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 414 [1/1] (4.17ns)   --->   "%mul_ln64 = mul i11 %zext_ln1118, i11 100" [conv_fwd/main.cpp:64]   --->   Operation 414 'mul' 'mul_ln64' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 415 [1/1] (0.00ns)   --->   "%mul_ln64_cast = zext i11 %mul_ln64" [conv_fwd/main.cpp:64]   --->   Operation 415 'zext' 'mul_ln64_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_1)   --->   "%select_ln60_2 = select i1 %icmp_ln61, i7 0, i7 %trunc_ln1116" [conv_fwd/main.cpp:60]   --->   Operation 416 'select' 'select_ln60_2' <Predicate = (!select_ln60_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 417 [1/1] (2.47ns)   --->   "%icmp_ln63_1 = icmp_eq  i32 %w_1, i32 %outW" [conv_fwd/main.cpp:63]   --->   Operation 417 'icmp' 'icmp_ln63_1' <Predicate = (!icmp_ln61 & !select_ln60_4)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_3)   --->   "%select_ln60_3 = select i1 %icmp_ln61, i1 %icmp_ln63, i1 %icmp_ln63_1" [conv_fwd/main.cpp:60]   --->   Operation 418 'select' 'select_ln60_3' <Predicate = (!select_ln60_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 419 [1/1] (2.55ns)   --->   "%add_ln61 = add i32 %select_ln60, i32 1" [conv_fwd/main.cpp:61]   --->   Operation 419 'add' 'add_ln61' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 420 [1/1] (0.69ns)   --->   "%select_ln61 = select i1 %or_ln61, i32 0, i32 %h" [conv_fwd/main.cpp:61]   --->   Operation 420 'select' 'select_ln61' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_1)   --->   "%trunc_ln1116_1 = trunc i32 %add_ln61"   --->   Operation 421 'trunc' 'trunc_ln1116_1' <Predicate = (select_ln60_4)> <Delay = 0.00>
ST_74 : Operation 422 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln61_1 = select i1 %select_ln60_4, i7 %trunc_ln1116_1, i7 %select_ln60_2" [conv_fwd/main.cpp:61]   --->   Operation 422 'select' 'select_ln61_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln62_1)   --->   "%select_ln61_2 = select i1 %or_ln61, i10 0, i10 %trunc_ln64" [conv_fwd/main.cpp:61]   --->   Operation 423 'select' 'select_ln61_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 424 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln61_3 = select i1 %select_ln60_4, i1 %icmp_ln63, i1 %select_ln60_3" [conv_fwd/main.cpp:61]   --->   Operation 424 'select' 'select_ln61_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 425 [1/1] (0.69ns)   --->   "%select_ln61_4 = select i1 %select_ln60_4, i32 %add_ln61, i32 %select_ln60" [conv_fwd/main.cpp:61]   --->   Operation 425 'select' 'select_ln61_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 426 [1/1] (2.55ns)   --->   "%add_ln62 = add i32 %select_ln61, i32 1" [conv_fwd/main.cpp:62]   --->   Operation 426 'add' 'add_ln62' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln62_1)   --->   "%trunc_ln64_1 = trunc i32 %add_ln62" [conv_fwd/main.cpp:64]   --->   Operation 427 'trunc' 'trunc_ln64_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 428 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln62_1 = select i1 %select_ln61_3, i10 %trunc_ln64_1, i10 %select_ln61_2" [conv_fwd/main.cpp:62]   --->   Operation 428 'select' 'select_ln62_1' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i10 %select_ln62_1" [conv_fwd/main.cpp:64]   --->   Operation 429 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 430 [1/1] (1.65ns) (grouped into DSP with root node add_ln64_1)   --->   "%add_ln64 = add i12 %mul_ln64_cast, i12 %zext_ln64" [conv_fwd/main.cpp:64]   --->   Operation 430 'add' 'add_ln64' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 431 [1/1] (0.00ns) (grouped into DSP with root node add_ln64_1)   --->   "%zext_ln62 = zext i12 %add_ln64" [conv_fwd/main.cpp:62]   --->   Operation 431 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 432 [3/3] (1.05ns) (grouped into DSP with root node add_ln64_1)   --->   "%mul_ln62 = mul i17 %zext_ln62, i17 100" [conv_fwd/main.cpp:62]   --->   Operation 432 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 433 [1/1] (0.69ns)   --->   "%select_ln62_2 = select i1 %select_ln61_3, i32 %add_ln62, i32 %select_ln61" [conv_fwd/main.cpp:62]   --->   Operation 433 'select' 'select_ln62_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 75 <SV = 35> <Delay = 1.05>
ST_75 : Operation 434 [2/3] (1.05ns) (grouped into DSP with root node add_ln64_1)   --->   "%mul_ln62 = mul i17 %zext_ln62, i17 100" [conv_fwd/main.cpp:62]   --->   Operation 434 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 76 <SV = 36> <Delay = 3.07>
ST_76 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i4 %select_ln60_1" [conv_fwd/main.cpp:60]   --->   Operation 435 'zext' 'zext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 436 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln60_6" [conv_fwd/main.cpp:60]   --->   Operation 436 'getelementptr' 'bbuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 437 [2/2] (2.32ns)   --->   "%bbuf_V_load = load i4 %bbuf_V_addr_1" [conv_fwd/main.cpp:60]   --->   Operation 437 'load' 'bbuf_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_76 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln62)   --->   "%or_ln62 = or i1 %select_ln61_3, i1 %select_ln60_4" [conv_fwd/main.cpp:62]   --->   Operation 438 'or' 'or_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node select_ln62)   --->   "%or_ln62_1 = or i1 %or_ln62, i1 %icmp_ln61" [conv_fwd/main.cpp:62]   --->   Operation 439 'or' 'or_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 440 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln62 = select i1 %or_ln62_1, i32 0, i32 %w_1" [conv_fwd/main.cpp:62]   --->   Operation 440 'select' 'select_ln62' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 441 [1/3] (0.00ns) (grouped into DSP with root node add_ln64_1)   --->   "%mul_ln62 = mul i17 %zext_ln62, i17 100" [conv_fwd/main.cpp:62]   --->   Operation 441 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln64_2 = trunc i32 %select_ln62" [conv_fwd/main.cpp:64]   --->   Operation 442 'trunc' 'trunc_ln64_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 443 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln64_1 = add i17 %mul_ln62, i17 %trunc_ln64_2" [conv_fwd/main.cpp:64]   --->   Operation 443 'add' 'add_ln64_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 77 <SV = 37> <Delay = 5.57>
ST_77 : Operation 444 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_60_9_VITIS_LOOP_62_11_VITIS_LOOP_63_12_str"   --->   Operation 444 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln60_1, i3 0"   --->   Operation 445 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i7 %tmp_4"   --->   Operation 446 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln60_1, i1 0"   --->   Operation 447 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i5 %tmp_6"   --->   Operation 448 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118 = add i30 %zext_ln1118_1, i30 %zext_ln1118_2"   --->   Operation 449 'add' 'add_ln1118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_77 : Operation 450 [1/2] (2.32ns)   --->   "%bbuf_V_load = load i4 %bbuf_V_addr_1" [conv_fwd/main.cpp:60]   --->   Operation 450 'load' 'bbuf_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_77 : Operation 451 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_61_10_VITIS_LOOP_62_11_VITIS_LOOP_63_12_str"   --->   Operation 451 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i7 %select_ln61_1"   --->   Operation 452 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i7 %select_ln61_1"   --->   Operation 453 'zext' 'zext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 454 [1/1] (4.17ns)   --->   "%mul_ln1116 = mul i14 %zext_ln1116_1, i14 100"   --->   Operation 454 'mul' 'mul_ln1116' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 455 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1118_1 = add i30 %add_ln1118, i30 %zext_ln1116"   --->   Operation 455 'add' 'add_ln1118_1' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_77 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node add_ln1118_2)   --->   "%shl_ln1118 = shl i30 %add_ln1118_1, i30 2"   --->   Operation 456 'shl' 'shl_ln1118' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 457 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln1118_2 = add i30 %shl_ln1118, i30 %add_ln1118_1"   --->   Operation 457 'add' 'add_ln1118_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 458 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_62_11_VITIS_LOOP_63_12_str"   --->   Operation 458 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 459 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [conv_fwd/main.cpp:63]   --->   Operation 459 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 460 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln64_1 = add i17 %mul_ln62, i17 %trunc_ln64_2" [conv_fwd/main.cpp:64]   --->   Operation 460 'add' 'add_ln64_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i17 %add_ln64_1" [conv_fwd/main.cpp:64]   --->   Operation 461 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 462 [1/1] (0.00ns)   --->   "%ybuf_V_addr = getelementptr i16 %ybuf_V, i32 0, i32 %zext_ln64_1" [conv_fwd/main.cpp:64]   --->   Operation 462 'getelementptr' 'ybuf_V_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 463 [1/1] (3.25ns)   --->   "%store_ln64 = store i16 %bbuf_V_load, i17 %ybuf_V_addr" [conv_fwd/main.cpp:64]   --->   Operation 463 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_77 : Operation 464 [1/1] (1.58ns)   --->   "%br_ln65 = br void" [conv_fwd/main.cpp:65]   --->   Operation 464 'br' 'br_ln65' <Predicate = true> <Delay = 1.58>

State 78 <SV = 38> <Delay = 5.69>
ST_78 : Operation 465 [1/1] (0.00ns)   --->   "%fh = phi i32 %add_ln65, void %._crit_edge108, i32 0, void %._crit_edge128.loopexit" [conv_fwd/main.cpp:65]   --->   Operation 465 'phi' 'fh' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 466 [1/1] (0.00ns)   --->   "%V1_i_i_i_i_i23_promoted = phi i16 %V1_i_i_i_i_i23_promoted175, void %._crit_edge108, i16 %bbuf_V_load, void %._crit_edge128.loopexit"   --->   Operation 466 'phi' 'V1_i_i_i_i_i23_promoted' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 467 [1/1] (2.55ns)   --->   "%add_ln65 = add i32 %fh, i32 1" [conv_fwd/main.cpp:65]   --->   Operation 467 'add' 'add_ln65' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 468 [1/1] (2.47ns)   --->   "%icmp_ln65 = icmp_eq  i32 %fh, i32 %FH_read" [conv_fwd/main.cpp:65]   --->   Operation 468 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.split10, void %._crit_edge113.loopexit" [conv_fwd/main.cpp:65]   --->   Operation 469 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 470 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [conv_fwd/main.cpp:65]   --->   Operation 470 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 471 [1/1] (0.00ns)   --->   "%empty_46 = trunc i32 %fh" [conv_fwd/main.cpp:65]   --->   Operation 471 'trunc' 'empty_46' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i10 %empty_46"   --->   Operation 472 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 473 [1/1] (1.54ns)   --->   "%add_ln1118_3 = add i30 %add_ln1118_2, i30 %zext_ln1118_3"   --->   Operation 473 'add' 'add_ln1118_3' <Predicate = (!icmp_ln65)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i30 %add_ln1118_3"   --->   Operation 474 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i30 %add_ln1118_3"   --->   Operation 475 'trunc' 'trunc_ln1118_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 476 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln1118_1, i2 0"   --->   Operation 476 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 477 [1/1] (1.54ns)   --->   "%add_ln1118_4 = add i12 %p_shl5_cast, i12 %trunc_ln1118"   --->   Operation 477 'add' 'add_ln1118_4' <Predicate = (!icmp_ln65)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 478 [1/1] (1.58ns)   --->   "%br_ln66 = br i1 %cmp80139, void %._crit_edge108, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [conv_fwd/main.cpp:66]   --->   Operation 478 'br' 'br_ln66' <Predicate = (!icmp_ln65)> <Delay = 1.58>
ST_78 : Operation 479 [1/1] (1.73ns)   --->   "%add_ln1116 = add i10 %empty_46, i10 %select_ln62_1"   --->   Operation 479 'add' 'add_ln1116' <Predicate = (cmp80139 & !icmp_ln65)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i10 %add_ln1116"   --->   Operation 480 'zext' 'zext_ln1116_2' <Predicate = (cmp80139 & !icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 481 [1/1] (1.81ns)   --->   "%add_ln1116_2 = add i14 %mul_ln1116, i14 %zext_ln1116_2"   --->   Operation 481 'add' 'add_ln1116_2' <Predicate = (cmp80139 & !icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i14 %add_ln1116_2" [conv_fwd/main.cpp:66]   --->   Operation 482 'zext' 'zext_ln66' <Predicate = (cmp80139 & !icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 483 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln66 = mul i17 %zext_ln66, i17 100" [conv_fwd/main.cpp:66]   --->   Operation 483 'mul' 'mul_ln66' <Predicate = (cmp80139 & !icmp_ln65)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 484 [1/1] (2.55ns)   --->   "%add_ln63 = add i32 %select_ln62, i32 1" [conv_fwd/main.cpp:63]   --->   Operation 484 'add' 'add_ln63' <Predicate = (icmp_ln65)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 485 [1/1] (3.52ns)   --->   "%add_ln62_1 = add i64 %indvar_flatten40, i64 1" [conv_fwd/main.cpp:62]   --->   Operation 485 'add' 'add_ln62_1' <Predicate = (icmp_ln65 & !or_ln61)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 486 [1/1] (1.48ns)   --->   "%select_ln62_3 = select i1 %or_ln61, i64 1, i64 %add_ln62_1" [conv_fwd/main.cpp:62]   --->   Operation 486 'select' 'select_ln62_3' <Predicate = (icmp_ln65)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 487 [1/1] (4.43ns)   --->   "%add_ln61_1 = add i96 %indvar_flatten56, i96 1" [conv_fwd/main.cpp:61]   --->   Operation 487 'add' 'add_ln61_1' <Predicate = (icmp_ln65 & !icmp_ln61)> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 488 [1/1] (1.06ns)   --->   "%select_ln61_5 = select i1 %icmp_ln61, i96 1, i96 %add_ln61_1" [conv_fwd/main.cpp:61]   --->   Operation 488 'select' 'select_ln61_5' <Predicate = (icmp_ln65)> <Delay = 1.06> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 489 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 489 'br' 'br_ln0' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 79 <SV = 39> <Delay = 2.15>
ST_79 : Operation 490 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln66 = mul i17 %zext_ln66, i17 100" [conv_fwd/main.cpp:66]   --->   Operation 490 'mul' 'mul_ln66' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 40> <Delay = 2.15>
ST_80 : Operation 491 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln66 = mul i17 %zext_ln66, i17 100" [conv_fwd/main.cpp:66]   --->   Operation 491 'mul' 'mul_ln66' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 81 <SV = 41> <Delay = 1.58>
ST_81 : Operation 492 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln66 = mul i17 %zext_ln66, i17 100" [conv_fwd/main.cpp:66]   --->   Operation 492 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 493 [1/1] (1.58ns)   --->   "%br_ln66 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [conv_fwd/main.cpp:66]   --->   Operation 493 'br' 'br_ln66' <Predicate = true> <Delay = 1.58>

State 82 <SV = 42> <Delay = 7.18>
ST_82 : Operation 494 [1/1] (0.00ns)   --->   "%fw = phi i31 %add_ln66, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i31 0, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [conv_fwd/main.cpp:66]   --->   Operation 494 'phi' 'fw' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 495 [1/1] (2.52ns)   --->   "%add_ln66 = add i31 %fw, i31 1" [conv_fwd/main.cpp:66]   --->   Operation 495 'add' 'add_ln66' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 496 [1/1] (0.00ns)   --->   "%fw_cast = zext i31 %fw" [conv_fwd/main.cpp:66]   --->   Operation 496 'zext' 'fw_cast' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 497 [1/1] (2.47ns)   --->   "%icmp_ln66 = icmp_eq  i32 %fw_cast, i32 %FW_read" [conv_fwd/main.cpp:66]   --->   Operation 497 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge108.loopexit" [conv_fwd/main.cpp:66]   --->   Operation 498 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i31 %fw" [conv_fwd/main.cpp:67]   --->   Operation 499 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_82 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln1118_2 = trunc i31 %fw"   --->   Operation 500 'trunc' 'trunc_ln1118_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_82 : Operation 501 [1/1] (1.54ns)   --->   "%add_ln1118_5 = add i12 %add_ln1118_4, i12 %trunc_ln1118_2"   --->   Operation 501 'add' 'add_ln1118_5' <Predicate = (!icmp_ln66)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i12 %add_ln1118_5"   --->   Operation 502 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_82 : Operation 503 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_4"   --->   Operation 503 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_82 : Operation 504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_1 = add i17 %trunc_ln67, i17 %trunc_ln64_2"   --->   Operation 504 'add' 'add_ln1116_1' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_82 : Operation 505 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln1116_3 = add i17 %mul_ln66, i17 %add_ln1116_1"   --->   Operation 505 'add' 'add_ln1116_3' <Predicate = (!icmp_ln66)> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_82 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i17 %add_ln1116_3"   --->   Operation 506 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_82 : Operation 507 [1/1] (0.00ns)   --->   "%xbuf_V_addr_1 = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln1116_3"   --->   Operation 507 'getelementptr' 'xbuf_V_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_82 : Operation 508 [2/2] (3.25ns)   --->   "%r_V = load i17 %xbuf_V_addr_1"   --->   Operation 508 'load' 'r_V' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_82 : Operation 509 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i12 %wbuf_V_addr_1"   --->   Operation 509 'load' 'wbuf_V_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>

State 83 <SV = 43> <Delay = 4.30>
ST_83 : Operation 510 [1/2] (3.25ns)   --->   "%r_V = load i17 %xbuf_V_addr_1"   --->   Operation 510 'load' 'r_V' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_83 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %r_V"   --->   Operation 511 'sext' 'sext_ln1192' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_83 : Operation 512 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i12 %wbuf_V_addr_1"   --->   Operation 512 'load' 'wbuf_V_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_83 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i16 %wbuf_V_load"   --->   Operation 513 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_83 : Operation 514 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1192_1, i23 %sext_ln1192"   --->   Operation 514 'mul' 'mul_ln1192' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 84 <SV = 44> <Delay = 1.05>
ST_84 : Operation 515 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1192_1, i23 %sext_ln1192"   --->   Operation 515 'mul' 'mul_ln1192' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 45> <Delay = 2.10>
ST_85 : Operation 516 [1/1] (0.00ns)   --->   "%lhs = phi i16 %trunc_ln1, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i16 %V1_i_i_i_i_i23_promoted, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader"   --->   Operation 516 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 517 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 517 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 518 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 518 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 519 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1192_1, i23 %sext_ln1192"   --->   Operation 519 'mul' 'mul_ln1192' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 520 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs, i7 0"   --->   Operation 520 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_85 : Operation 521 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 521 'add' 'ret_V' <Predicate = (!icmp_ln66)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 86 <SV = 46> <Delay = 4.20>
ST_86 : Operation 522 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [conv_fwd/main.cpp:66]   --->   Operation 522 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_86 : Operation 523 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 523 'add' 'ret_V' <Predicate = (!icmp_ln66)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V, i32 7, i32 22"   --->   Operation 524 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_86 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 525 'br' 'br_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 87 <SV = 46> <Delay = 3.25>
ST_87 : Operation 526 [1/1] (3.25ns)   --->   "%store_ln727 = store i16 %lhs, i17 %ybuf_V_addr"   --->   Operation 526 'store' 'store_ln727' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>
ST_87 : Operation 527 [1/1] (1.58ns)   --->   "%br_ln65 = br void %._crit_edge108" [conv_fwd/main.cpp:65]   --->   Operation 527 'br' 'br_ln65' <Predicate = true> <Delay = 1.58>

State 88 <SV = 47> <Delay = 0.00>
ST_88 : Operation 528 [1/1] (0.00ns)   --->   "%V1_i_i_i_i_i23_promoted175 = phi i16 %lhs, void %._crit_edge108.loopexit, i16 %V1_i_i_i_i_i23_promoted, void %.split10"   --->   Operation 528 'phi' 'V1_i_i_i_i_i23_promoted175' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 529 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 89 <SV = 34> <Delay = 6.91>
ST_89 : Operation 530 [1/1] (2.47ns)   --->   "%cmp115114 = icmp_sgt  i32 %outW, i32 0" [conv_fwd/main.cpp:31]   --->   Operation 530 'icmp' 'cmp115114' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 531 [1/1] (0.00ns)   --->   "%empty_48 = trunc i32 %outW" [conv_fwd/main.cpp:31]   --->   Operation 531 'trunc' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 532 [1/2] (6.91ns)   --->   "%bound90 = mul i63 %cast88, i63 %cast89" [conv_fwd/main.cpp:60]   --->   Operation 532 'mul' 'bound90' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 533 [1/1] (1.58ns)   --->   "%br_ln76 = br void" [conv_fwd/main.cpp:76]   --->   Operation 533 'br' 'br_ln76' <Predicate = true> <Delay = 1.58>

State 90 <SV = 35> <Delay = 3.49>
ST_90 : Operation 534 [1/1] (0.00ns)   --->   "%indvar_flatten96 = phi i63 0, void %.lr.ph102, i63 %add_ln76_1, void %._crit_edge" [conv_fwd/main.cpp:76]   --->   Operation 534 'phi' 'indvar_flatten96' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_90 : Operation 535 [1/1] (0.00ns)   --->   "%i_3 = phi i31 0, void %.lr.ph102, i31 %select_ln76_1, void %._crit_edge" [conv_fwd/main.cpp:76]   --->   Operation 535 'phi' 'i_3' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_90 : Operation 536 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %.lr.ph102, i32 %add_ln77, void %._crit_edge" [conv_fwd/main.cpp:77]   --->   Operation 536 'phi' 'j_2' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_90 : Operation 537 [1/1] (3.49ns)   --->   "%add_ln76_1 = add i63 %indvar_flatten96, i63 1" [conv_fwd/main.cpp:76]   --->   Operation 537 'add' 'add_ln76_1' <Predicate = (icmp_ln46)> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 538 [1/1] (2.78ns)   --->   "%icmp_ln76 = icmp_eq  i63 %indvar_flatten96, i63 %bound90" [conv_fwd/main.cpp:76]   --->   Operation 538 'icmp' 'icmp_ln76' <Predicate = (icmp_ln46)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %._crit_edge98.loopexit, void %._crit_edge103.loopexit" [conv_fwd/main.cpp:76]   --->   Operation 539 'br' 'br_ln76' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_90 : Operation 540 [1/1] (2.52ns)   --->   "%add_ln76 = add i31 %i_3, i31 1" [conv_fwd/main.cpp:76]   --->   Operation 540 'add' 'add_ln76' <Predicate = (icmp_ln46 & !icmp_ln76)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 541 [1/1] (2.47ns)   --->   "%icmp_ln77 = icmp_eq  i32 %j_2, i32 %sub_ln60" [conv_fwd/main.cpp:77]   --->   Operation 541 'icmp' 'icmp_ln77' <Predicate = (icmp_ln46 & !icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 542 [1/1] (0.73ns)   --->   "%select_ln76_1 = select i1 %icmp_ln77, i31 %add_ln76, i31 %i_3" [conv_fwd/main.cpp:76]   --->   Operation 542 'select' 'select_ln76_1' <Predicate = (icmp_ln46 & !icmp_ln76)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i31 %select_ln76_1" [conv_fwd/main.cpp:76]   --->   Operation 543 'trunc' 'trunc_ln76' <Predicate = (icmp_ln46 & !icmp_ln76)> <Delay = 0.00>
ST_90 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge103"   --->   Operation 544 'br' 'br_ln0' <Predicate = (icmp_ln46 & icmp_ln76)> <Delay = 0.00>
ST_90 : Operation 545 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [conv_fwd/main.cpp:85]   --->   Operation 545 'ret' 'ret_ln85' <Predicate = (icmp_ln76) | (!icmp_ln46)> <Delay = 0.00>

State 91 <SV = 36> <Delay = 6.91>
ST_91 : Operation 546 [2/2] (6.91ns)   --->   "%mul_ln76 = mul i31 %select_ln76_1, i31 %trunc_ln60" [conv_fwd/main.cpp:76]   --->   Operation 546 'mul' 'mul_ln76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 37> <Delay = 6.91>
ST_92 : Operation 547 [1/2] (6.91ns)   --->   "%mul_ln76 = mul i31 %select_ln76_1, i31 %trunc_ln60" [conv_fwd/main.cpp:76]   --->   Operation 547 'mul' 'mul_ln76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 38> <Delay = 3.22>
ST_93 : Operation 548 [1/1] (0.69ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i32 0, i32 %j_2" [conv_fwd/main.cpp:76]   --->   Operation 548 'select' 'select_ln76' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %select_ln76" [conv_fwd/main.cpp:77]   --->   Operation 549 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 550 [1/1] (2.52ns)   --->   "%tmp8 = add i31 %trunc_ln77, i31 %mul_ln76" [conv_fwd/main.cpp:77]   --->   Operation 550 'add' 'tmp8' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 39> <Delay = 6.91>
ST_94 : Operation 551 [2/2] (6.91ns)   --->   "%empty_52 = mul i31 %empty_48, i31 %tmp8" [conv_fwd/main.cpp:31]   --->   Operation 551 'mul' 'empty_52' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 40> <Delay = 6.91>
ST_95 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %trunc_ln76" [conv_fwd/main.cpp:79]   --->   Operation 552 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 553 [1/1] (4.17ns)   --->   "%mul_ln79 = mul i11 %zext_ln79, i11 100" [conv_fwd/main.cpp:79]   --->   Operation 553 'mul' 'mul_ln79' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 554 [1/2] (6.91ns)   --->   "%empty_52 = mul i31 %empty_48, i31 %tmp8" [conv_fwd/main.cpp:31]   --->   Operation 554 'mul' 'empty_52' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 41> <Delay = 3.30>
ST_96 : Operation 555 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_76_15_VITIS_LOOP_77_16_str"   --->   Operation 555 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i11 %mul_ln79" [conv_fwd/main.cpp:77]   --->   Operation 556 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 557 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [conv_fwd/main.cpp:77]   --->   Operation 557 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_52, i1 0" [conv_fwd/main.cpp:31]   --->   Operation 558 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 559 [1/1] (2.55ns)   --->   "%empty_53 = add i32 %tmp_s, i32 %y_read" [conv_fwd/main.cpp:31]   --->   Operation 559 'add' 'empty_53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %cmp115114, void %._crit_edge, void %.lr.ph" [conv_fwd/main.cpp:78]   --->   Operation 560 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_53, i32 1, i32 31" [conv_fwd/main.cpp:78]   --->   Operation 561 'partselect' 'trunc_ln' <Predicate = (cmp115114)> <Delay = 0.00>
ST_96 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i31 %trunc_ln" [conv_fwd/main.cpp:78]   --->   Operation 562 'sext' 'sext_ln78' <Predicate = (cmp115114)> <Delay = 0.00>
ST_96 : Operation 563 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln78" [conv_fwd/main.cpp:78]   --->   Operation 563 'getelementptr' 'gmem_addr_3' <Predicate = (cmp115114)> <Delay = 0.00>
ST_96 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %select_ln76" [conv_fwd/main.cpp:79]   --->   Operation 564 'trunc' 'trunc_ln79' <Predicate = (cmp115114)> <Delay = 0.00>
ST_96 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i10 %trunc_ln79" [conv_fwd/main.cpp:79]   --->   Operation 565 'zext' 'zext_ln79_1' <Predicate = (cmp115114)> <Delay = 0.00>
ST_96 : Operation 566 [1/1] (2.25ns) (grouped into DSP with root node mul_ln78)   --->   "%add_ln79 = add i12 %zext_ln77, i12 %zext_ln79_1" [conv_fwd/main.cpp:79]   --->   Operation 566 'add' 'add_ln79' <Predicate = (cmp115114)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 567 [1/1] (0.00ns) (grouped into DSP with root node mul_ln78)   --->   "%zext_ln78 = zext i12 %add_ln79" [conv_fwd/main.cpp:78]   --->   Operation 567 'zext' 'zext_ln78' <Predicate = (cmp115114)> <Delay = 0.00>
ST_96 : Operation 568 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln78 = mul i17 %zext_ln78, i17 100" [conv_fwd/main.cpp:78]   --->   Operation 568 'mul' 'mul_ln78' <Predicate = (cmp115114)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 97 <SV = 42> <Delay = 7.30>
ST_97 : Operation 569 [1/1] (7.30ns)   --->   "%empty_49 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %outW" [conv_fwd/main.cpp:78]   --->   Operation 569 'writereq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 570 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln78 = mul i17 %zext_ln78, i17 100" [conv_fwd/main.cpp:78]   --->   Operation 570 'mul' 'mul_ln78' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 98 <SV = 43> <Delay = 1.05>
ST_98 : Operation 571 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln78 = mul i17 %zext_ln78, i17 100" [conv_fwd/main.cpp:78]   --->   Operation 571 'mul' 'mul_ln78' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 99 <SV = 44> <Delay = 1.58>
ST_99 : Operation 572 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln78 = mul i17 %zext_ln78, i17 100" [conv_fwd/main.cpp:78]   --->   Operation 572 'mul' 'mul_ln78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 573 [1/1] (1.58ns)   --->   "%br_ln78 = br void" [conv_fwd/main.cpp:78]   --->   Operation 573 'br' 'br_ln78' <Predicate = true> <Delay = 1.58>

State 100 <SV = 45> <Delay = 5.36>
ST_100 : Operation 574 [1/1] (0.00ns)   --->   "%k_2 = phi i31 %add_ln78, void %.split, i31 0, void %.lr.ph" [conv_fwd/main.cpp:78]   --->   Operation 574 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 575 [1/1] (2.52ns)   --->   "%add_ln78 = add i31 %k_2, i31 1" [conv_fwd/main.cpp:78]   --->   Operation 575 'add' 'add_ln78' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 576 [1/1] (0.00ns)   --->   "%k_2_cast = zext i31 %k_2" [conv_fwd/main.cpp:78]   --->   Operation 576 'zext' 'k_2_cast' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 577 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 577 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 578 [1/1] (2.47ns)   --->   "%icmp_ln78 = icmp_eq  i32 %k_2_cast, i32 %outW" [conv_fwd/main.cpp:78]   --->   Operation 578 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 579 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 579 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %.split, void %._crit_edge.loopexit" [conv_fwd/main.cpp:78]   --->   Operation 580 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i31 %k_2" [conv_fwd/main.cpp:79]   --->   Operation 581 'trunc' 'trunc_ln79_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_100 : Operation 582 [1/1] (2.10ns)   --->   "%add_ln79_1 = add i17 %mul_ln78, i17 %trunc_ln79_1" [conv_fwd/main.cpp:79]   --->   Operation 582 'add' 'add_ln79_1' <Predicate = (!icmp_ln78)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i17 %add_ln79_1" [conv_fwd/main.cpp:79]   --->   Operation 583 'zext' 'zext_ln79_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_100 : Operation 584 [1/1] (0.00ns)   --->   "%ybuf_V_addr_1 = getelementptr i16 %ybuf_V, i32 0, i32 %zext_ln79_2" [conv_fwd/main.cpp:79]   --->   Operation 584 'getelementptr' 'ybuf_V_addr_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_100 : Operation 585 [2/2] (3.25ns)   --->   "%ybuf_V_load = load i17 %ybuf_V_addr_1" [conv_fwd/main.cpp:79]   --->   Operation 585 'load' 'ybuf_V_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>

State 101 <SV = 46> <Delay = 3.25>
ST_101 : Operation 586 [1/2] (3.25ns)   --->   "%ybuf_V_load = load i17 %ybuf_V_addr_1" [conv_fwd/main.cpp:79]   --->   Operation 586 'load' 'ybuf_V_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100000> <RAM>

State 102 <SV = 47> <Delay = 7.30>
ST_102 : Operation 587 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [conv_fwd/main.cpp:78]   --->   Operation 587 'specloopname' 'specloopname_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_102 : Operation 588 [1/1] (7.30ns)   --->   "%write_ln79 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %ybuf_V_load, i2 3" [conv_fwd/main.cpp:79]   --->   Operation 588 'write' 'write_ln79' <Predicate = (!icmp_ln78)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 589 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 589 'br' 'br_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>

State 103 <SV = 46> <Delay = 7.30>
ST_103 : Operation 590 [5/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_fwd/main.cpp:77]   --->   Operation 590 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 47> <Delay = 7.30>
ST_104 : Operation 591 [4/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_fwd/main.cpp:77]   --->   Operation 591 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 48> <Delay = 7.30>
ST_105 : Operation 592 [3/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_fwd/main.cpp:77]   --->   Operation 592 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 49> <Delay = 7.30>
ST_106 : Operation 593 [2/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_fwd/main.cpp:77]   --->   Operation 593 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 50> <Delay = 7.30>
ST_107 : Operation 594 [1/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [conv_fwd/main.cpp:77]   --->   Operation 594 'writeresp' 'empty_51' <Predicate = (cmp115114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 595 [1/1] (0.00ns)   --->   "%br_ln77 = br void %._crit_edge" [conv_fwd/main.cpp:77]   --->   Operation 595 'br' 'br_ln77' <Predicate = (cmp115114)> <Delay = 0.00>
ST_107 : Operation 596 [1/1] (2.55ns)   --->   "%add_ln77 = add i32 %select_ln76, i32 1" [conv_fwd/main.cpp:77]   --->   Operation 596 'add' 'add_ln77' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 597 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 597 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'FW' [42]  (1 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [64]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [64]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound4') [134]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln36', conv_fwd/main.cpp:36) [80]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln36', conv_fwd/main.cpp:36) [80]  (6.91 ns)

 <State 7>: 3.22ns
The critical path consists of the following:
	'select' operation ('select_ln36', conv_fwd/main.cpp:36) [77]  (0.698 ns)
	'add' operation ('tmp', conv_fwd/main.cpp:37) [87]  (2.52 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_35', conv_fwd/main.cpp:37) [88]  (6.91 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_35', conv_fwd/main.cpp:37) [88]  (6.91 ns)

 <State 10>: 4.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln39', conv_fwd/main.cpp:39) [83]  (4.17 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:38) [96]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:38) [96]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:38) [96]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:38) [96]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:38) [96]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:38) [96]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:38) [96]  (7.3 ns)

 <State 18>: 2.52ns
The critical path consists of the following:
	'phi' operation ('k', conv_fwd/main.cpp:38) with incoming values : ('add_ln38', conv_fwd/main.cpp:38) [104]  (0 ns)
	'add' operation ('add_ln38', conv_fwd/main.cpp:38) [105]  (2.52 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_fwd/main.cpp:39) [117]  (7.3 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('xbuf_V_addr', conv_fwd/main.cpp:39) [116]  (0 ns)
	'store' operation ('store_ln39', conv_fwd/main.cpp:39) of variable 'gmem_addr_1_read', conv_fwd/main.cpp:39 on array 'xbuf.V', conv_fwd/main.cpp:27 [118]  (3.25 ns)

 <State 21>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln37', conv_fwd/main.cpp:37) [123]  (2.55 ns)

 <State 22>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound4') [134]  (6.91 ns)

 <State 23>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound12') [137]  (6.98 ns)

 <State 24>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound12') [137]  (6.98 ns)

 <State 25>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound12') [137]  (6.98 ns)

 <State 26>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound12') [137]  (6.98 ns)

 <State 27>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound12') [137]  (6.98 ns)

 <State 28>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', conv_fwd/main.cpp:46) with incoming values : ('select_ln46_2', conv_fwd/main.cpp:46) [142]  (0 ns)
	'mul' operation ('empty_39', conv_fwd/main.cpp:46) [147]  (6.91 ns)

 <State 29>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_39', conv_fwd/main.cpp:46) [147]  (6.91 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', conv_fwd/main.cpp:56) [236]  (0 ns)
	bus request on port 'gmem' (conv_fwd/main.cpp:56) [237]  (7.3 ns)

 <State 31>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid118', conv_fwd/main.cpp:46) [158]  (6.91 ns)

 <State 32>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid118', conv_fwd/main.cpp:46) [158]  (6.91 ns)

 <State 33>: 6.51ns
The critical path consists of the following:
	'select' operation ('select_ln46', conv_fwd/main.cpp:46) [157]  (0.698 ns)
	'add' operation ('add_ln47', conv_fwd/main.cpp:47) [172]  (2.55 ns)
	'add' operation ('tmp4_mid1', conv_fwd/main.cpp:47) [177]  (2.52 ns)
	'select' operation ('select_ln47_1', conv_fwd/main.cpp:47) [178]  (0.733 ns)

 <State 34>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln47', conv_fwd/main.cpp:47) [179]  (6.91 ns)

 <State 35>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln47', conv_fwd/main.cpp:47) [179]  (6.91 ns)

 <State 36>: 3.5ns
The critical path consists of the following:
	'or' operation ('or_ln47', conv_fwd/main.cpp:47) [174]  (0 ns)
	'select' operation ('select_ln47', conv_fwd/main.cpp:47) [175]  (0.978 ns)
	'add' operation ('tmp6', conv_fwd/main.cpp:48) [191]  (2.52 ns)

 <State 37>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_42', conv_fwd/main.cpp:48) [192]  (6.91 ns)

 <State 38>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_42', conv_fwd/main.cpp:48) [192]  (6.91 ns)

 <State 39>: 4.73ns
The critical path consists of the following:
	'add' operation ('add_ln50_2', conv_fwd/main.cpp:50) [187]  (1.64 ns)
	'add' operation ('add_ln50_3', conv_fwd/main.cpp:50) [203]  (1.55 ns)
	'add' operation ('add_ln50_4', conv_fwd/main.cpp:50) [207]  (1.55 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:49) [200]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:49) [200]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:49) [200]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:49) [200]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:49) [200]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:49) [200]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:49) [200]  (7.3 ns)

 <State 47>: 2.52ns
The critical path consists of the following:
	'phi' operation ('l', conv_fwd/main.cpp:49) with incoming values : ('add_ln49', conv_fwd/main.cpp:49) [210]  (0 ns)
	'add' operation ('add_ln49', conv_fwd/main.cpp:49) [211]  (2.52 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_fwd/main.cpp:50) [223]  (7.3 ns)

 <State 49>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr', conv_fwd/main.cpp:50) [222]  (0 ns)
	'store' operation ('store_ln50', conv_fwd/main.cpp:50) of variable 'gmem_addr_2_read', conv_fwd/main.cpp:50 on array 'wbuf.V', conv_fwd/main.cpp:28 [224]  (3.25 ns)

 <State 50>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln47_1', conv_fwd/main.cpp:47) [230]  (3.52 ns)
	'select' operation ('select_ln47_4', conv_fwd/main.cpp:47) [231]  (1.48 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:56) [237]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:56) [237]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:56) [237]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:56) [237]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:56) [237]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:56) [237]  (7.3 ns)

 <State 57>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', conv_fwd/main.cpp:56) with incoming values : ('add_ln56', conv_fwd/main.cpp:56) [240]  (0 ns)
	'add' operation ('add_ln56', conv_fwd/main.cpp:56) [241]  (2.52 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (conv_fwd/main.cpp:57) [251]  (7.3 ns)

 <State 59>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('bbuf_V_addr', conv_fwd/main.cpp:57) [250]  (0 ns)
	'store' operation ('store_ln57', conv_fwd/main.cpp:57) of variable 'gmem_addr_read', conv_fwd/main.cpp:57 on array 'bbuf.V', conv_fwd/main.cpp:34 [252]  (2.32 ns)

 <State 60>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln60', conv_fwd/main.cpp:60) [255]  (0 ns)
	'sub' operation ('sub_ln60', conv_fwd/main.cpp:60) [256]  (4.37 ns)

 <State 61>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln60', conv_fwd/main.cpp:60) [260]  (6.91 ns)

 <State 62>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln60', conv_fwd/main.cpp:60) [260]  (6.91 ns)

 <State 63>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_1', conv_fwd/main.cpp:60) [263]  (6.98 ns)

 <State 64>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_1', conv_fwd/main.cpp:60) [263]  (6.98 ns)

 <State 65>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_1', conv_fwd/main.cpp:60) [263]  (6.98 ns)

 <State 66>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_1', conv_fwd/main.cpp:60) [263]  (6.98 ns)

 <State 67>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_1', conv_fwd/main.cpp:60) [263]  (6.98 ns)

 <State 68>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_2', conv_fwd/main.cpp:60) [266]  (6.98 ns)

 <State 69>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_2', conv_fwd/main.cpp:60) [266]  (6.98 ns)

 <State 70>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_2', conv_fwd/main.cpp:60) [266]  (6.98 ns)

 <State 71>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_2', conv_fwd/main.cpp:60) [266]  (6.98 ns)

 <State 72>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_2', conv_fwd/main.cpp:60) [266]  (6.98 ns)

 <State 73>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound90', conv_fwd/main.cpp:60) [412]  (6.91 ns)

 <State 74>: 6.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln64', conv_fwd/main.cpp:64) [298]  (4.17 ns)
	'add' operation of DSP[337] ('add_ln64', conv_fwd/main.cpp:64) [331]  (1.65 ns)
	'mul' operation of DSP[337] ('mul_ln62', conv_fwd/main.cpp:62) [333]  (1.05 ns)

 <State 75>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[337] ('mul_ln62', conv_fwd/main.cpp:62) [333]  (1.05 ns)

 <State 76>: 3.08ns
The critical path consists of the following:
	'or' operation ('or_ln62', conv_fwd/main.cpp:62) [325]  (0 ns)
	'or' operation ('or_ln62_1', conv_fwd/main.cpp:62) [326]  (0 ns)
	'select' operation ('select_ln62', conv_fwd/main.cpp:62) [327]  (0.978 ns)
	'add' operation of DSP[337] ('add_ln64_1', conv_fwd/main.cpp:64) [337]  (2.1 ns)

 <State 77>: 5.58ns
The critical path consists of the following:
	'load' operation ('bbuf_V_load', conv_fwd/main.cpp:60) on array 'bbuf.V', conv_fwd/main.cpp:34 [301]  (2.32 ns)
	'store' operation ('store_ln64', conv_fwd/main.cpp:64) of variable 'bbuf_V_load', conv_fwd/main.cpp:60 on array 'ybuf.V', conv_fwd/main.cpp:33 [340]  (3.25 ns)

 <State 78>: 5.69ns
The critical path consists of the following:
	'phi' operation ('fh', conv_fwd/main.cpp:65) with incoming values : ('add_ln65', conv_fwd/main.cpp:65) [343]  (0 ns)
	'add' operation ('add_ln1116') [359]  (1.73 ns)
	'add' operation ('add_ln1116_2') [361]  (1.81 ns)
	'mul' operation of DSP[363] ('mul_ln66', conv_fwd/main.cpp:66) [363]  (2.15 ns)

 <State 79>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[363] ('mul_ln66', conv_fwd/main.cpp:66) [363]  (2.15 ns)

 <State 80>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[363] ('mul_ln66', conv_fwd/main.cpp:66) [363]  (2.15 ns)

 <State 81>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('fw', conv_fwd/main.cpp:66) with incoming values : ('add_ln66', conv_fwd/main.cpp:66) [366]  (1.59 ns)

 <State 82>: 7.19ns
The critical path consists of the following:
	'phi' operation ('fw', conv_fwd/main.cpp:66) with incoming values : ('add_ln66', conv_fwd/main.cpp:66) [366]  (0 ns)
	'add' operation ('add_ln1116_1') [381]  (0 ns)
	'add' operation ('add_ln1116_3') [382]  (3.93 ns)
	'getelementptr' operation ('xbuf_V_addr_1') [384]  (0 ns)
	'load' operation ('r.V') on array 'xbuf.V', conv_fwd/main.cpp:27 [385]  (3.25 ns)

 <State 83>: 4.3ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'xbuf.V', conv_fwd/main.cpp:27 [385]  (3.25 ns)
	'mul' operation of DSP[391] ('mul_ln1192') [389]  (1.05 ns)

 <State 84>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[391] ('mul_ln1192') [389]  (1.05 ns)

 <State 85>: 2.1ns
The critical path consists of the following:
	'phi' operation ('lhs') with incoming values : ('bbuf_V_load', conv_fwd/main.cpp:60) ('trunc_ln1') [367]  (0 ns)
	'add' operation of DSP[391] ('ret.V') [391]  (2.1 ns)

 <State 86>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[391] ('ret.V') [391]  (2.1 ns)
	'phi' operation ('lhs') with incoming values : ('bbuf_V_load', conv_fwd/main.cpp:60) ('trunc_ln1') [367]  (0 ns)
	'add' operation of DSP[391] ('ret.V') [391]  (2.1 ns)

 <State 87>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln727') of variable 'lhs' on array 'ybuf.V', conv_fwd/main.cpp:33 [395]  (3.25 ns)

 <State 88>: 0ns
The critical path consists of the following:

 <State 89>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound90', conv_fwd/main.cpp:60) [412]  (6.91 ns)

 <State 90>: 3.49ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten96', conv_fwd/main.cpp:76) with incoming values : ('add_ln76_1', conv_fwd/main.cpp:76) [415]  (0 ns)
	'add' operation ('add_ln76_1', conv_fwd/main.cpp:76) [418]  (3.49 ns)

 <State 91>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln76', conv_fwd/main.cpp:76) [427]  (6.91 ns)

 <State 92>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln76', conv_fwd/main.cpp:76) [427]  (6.91 ns)

 <State 93>: 3.22ns
The critical path consists of the following:
	'select' operation ('select_ln76', conv_fwd/main.cpp:76) [425]  (0.698 ns)
	'add' operation ('tmp8', conv_fwd/main.cpp:77) [434]  (2.52 ns)

 <State 94>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_52', conv_fwd/main.cpp:31) [435]  (6.91 ns)

 <State 95>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_52', conv_fwd/main.cpp:31) [435]  (6.91 ns)

 <State 96>: 3.3ns
The critical path consists of the following:
	'add' operation of DSP[448] ('add_ln79', conv_fwd/main.cpp:79) [446]  (2.25 ns)
	'mul' operation of DSP[448] ('mul_ln78', conv_fwd/main.cpp:78) [448]  (1.05 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (conv_fwd/main.cpp:78) [443]  (7.3 ns)

 <State 98>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[448] ('mul_ln78', conv_fwd/main.cpp:78) [448]  (1.05 ns)

 <State 99>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', conv_fwd/main.cpp:78) with incoming values : ('add_ln78', conv_fwd/main.cpp:78) [451]  (1.59 ns)

 <State 100>: 5.36ns
The critical path consists of the following:
	'phi' operation ('k', conv_fwd/main.cpp:78) with incoming values : ('add_ln78', conv_fwd/main.cpp:78) [451]  (0 ns)
	'add' operation ('add_ln79_1', conv_fwd/main.cpp:79) [461]  (2.11 ns)
	'getelementptr' operation ('ybuf_V_addr_1', conv_fwd/main.cpp:79) [463]  (0 ns)
	'load' operation ('ybuf_V_load', conv_fwd/main.cpp:79) on array 'ybuf.V', conv_fwd/main.cpp:33 [464]  (3.25 ns)

 <State 101>: 3.25ns
The critical path consists of the following:
	'load' operation ('ybuf_V_load', conv_fwd/main.cpp:79) on array 'ybuf.V', conv_fwd/main.cpp:33 [464]  (3.25 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (conv_fwd/main.cpp:79) [465]  (7.3 ns)

 <State 103>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_fwd/main.cpp:77) [468]  (7.3 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_fwd/main.cpp:77) [468]  (7.3 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_fwd/main.cpp:77) [468]  (7.3 ns)

 <State 106>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_fwd/main.cpp:77) [468]  (7.3 ns)

 <State 107>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (conv_fwd/main.cpp:77) [468]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
