/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2005
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE. 
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*****************************************************************************
 *
 * Filename:
 * ---------
 *   hisr_config_internal.h
 *
 * Project:
 * --------
 *   Maui_Software
 *
 * Description:
 * ------------
 *   This file provides the HISR config parameter
 *
 * Author:
 * -------
 * -------
 *
 *============================================================================
 *             HISTORY
 * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *------------------------------------------------------------------------------
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 *------------------------------------------------------------------------------
 * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *============================================================================
 ****************************************************************************/
#include "module_hisrid_range.h"

#define HISR_PRIORITY_ERROR_RMPU            (KAL_PRIORITY_CLASS0 + 3)
#define HISR_PRIORITY_ERROR_GPT             (KAL_PRIORITY_CLASS0 + 3)
#define HISR_PRIORITY_ERROR_BUS_ERR         (KAL_PRIORITY_CLASS0 + 3)
#define HISR_PRIORITY_WTIMER                (KAL_PRIORITY_CLASS0 + 4)
#define HISR_PRIORITY_RTR_SLT               (KAL_PRIORITY_CLASS0 + 5)
#define HISR_PRIORITY_AI                    (KAL_PRIORITY_CLASS0 + 6)
#define HISR_PRIORITY_PI                    (KAL_PRIORITY_CLASS0 + 7)
#define HISR_PRIORITY_LTE2MD_PEER_WAKEUP    (KAL_PRIORITY_CLASS0 + 8)
#define HISR_PRIORITY_DSP_IRQ_EVENT         (KAL_PRIORITY_CLASS0 + 9)
#define HISR_PRIORITY_DSP_TIMER             (KAL_PRIORITY_CLASS1 + 0)
#define HISR_PRIORITY_DSP_TIMER_L           (KAL_PRIORITY_CLASS1 + 1)
#define HISR_PRIORITY_L2COPRO               (KAL_PRIORITY_CLASS1 + 2)
#define HISR_PRIORITY_4G_RT                 (KAL_PRIORITY_CLASS1 + 3)
#define HISR_PRIORITY_LMAC_RAR              (KAL_PRIORITY_CLASS1 + 4)
#define HISR_PRIORITY_LMAC_EAR              (KAL_PRIORITY_CLASS1 + 5)
#define HISR_PRIORITY_SEARCHER              (KAL_PRIORITY_CLASS1 + 6)
#define HISR_PRIORITY_TFCI_0                (KAL_PRIORITY_CLASS1 + 7)
#define HISR_PRIORITY_TFCI_1                (KAL_PRIORITY_CLASS1 + 8)
#define HISR_PRIORITY_RXBRP_CC0             (KAL_PRIORITY_CLASS1 + 9)
#define HISR_PRIORITY_RXBRP_CC1             (KAL_PRIORITY_CLASS2 + 0)
#define HISR_PRIORITY_RXBRP_CCB             (KAL_PRIORITY_CLASS2 + 1)
#define HISR_PRIORITY_TDMA                  (KAL_PRIORITY_CLASS2 + 2)
#define HISR_PRIORITY_CTIRQ1                (KAL_PRIORITY_CLASS2 + 3)
#define HISR_PRIORITY_CTIRQ2                (KAL_PRIORITY_CLASS2 + 4)
#define HISR_PRIORITY_RXBRP_HS              (KAL_PRIORITY_CLASS2 + 5)
#define HISR_PRIORITY_RXADC_OVLD_ANT0       (KAL_PRIORITY_CLASS2 + 6)
#define HISR_PRIORITY_RXADC_OVLD_ANT1       (KAL_PRIORITY_CLASS2 + 7)
#define HISR_PRIORITY_TDD_WAKEUP            (KAL_PRIORITY_CLASS2 + 8)
#if defined(__AST_TL1_TDD__)
    #define HISR_PRIORITY_TDD                   (KAL_PRIORITY_CLASS2 + 9)
    #define HISR_PRIORITY_SW_LISR1              (KAL_PRIORITY_CLASS3 + 0)
    #define HISR_PRIORITY_SW_LISR2              (KAL_PRIORITY_CLASS3 + 1)
    #define HISR_PRIORITY_SW_LISR3              (KAL_PRIORITY_CLASS3 + 2)
    #define HISR_PRIORITY_RTR_FRAME             (KAL_PRIORITY_CLASS3 + 3)
    #define HISR_PRIORITY_SW_LISR4              (KAL_PRIORITY_CLASS3 + 4)
    #define HISR_PRIORITY_TOPSM                 (KAL_PRIORITY_CLASS3 + 5)
    #define HISR_PRIORITY_MODEM2G_TOPSM         (KAL_PRIORITY_CLASS3 + 6)
    #define HISR_PRIORITY_OSTIMER_ARM           (KAL_PRIORITY_CLASS3 + 7)
    #define HISR_PRIORITY_CTIRQ3                (KAL_PRIORITY_CLASS3 + 8)
#else /* else of __AST_TL1_TDD__, == FDD */
    #define HISR_PRIORITY_SW_LISR2              (KAL_PRIORITY_CLASS2 + 9)
    #define HISR_PRIORITY_SW_LISR1              (KAL_PRIORITY_CLASS3 + 0)
    #define HISR_PRIORITY_SW_LISR3              (KAL_PRIORITY_CLASS3 + 1)
    #define HISR_PRIORITY_SW_LISR4              (KAL_PRIORITY_CLASS3 + 2)
    #define HISR_PRIORITY_RTR_FRAME             (KAL_PRIORITY_CLASS3 + 3)
    #define HISR_PRIORITY_TOPSM                 (KAL_PRIORITY_CLASS3 + 4)
    #define HISR_PRIORITY_MODEM2G_TOPSM         (KAL_PRIORITY_CLASS3 + 5)
    #define HISR_PRIORITY_OSTIMER_ARM           (KAL_PRIORITY_CLASS3 + 6)
    #define HISR_PRIORITY_CTIRQ3                (KAL_PRIORITY_CLASS3 + 7)
    #define HISR_PRIORITY_TDD                   (KAL_PRIORITY_CLASS3 + 8)
#endif /* end of __AST_TL1_TDD__, == FDD end */
#define HISR_PRIORITY_DSP2CPU               (KAL_PRIORITY_CLASS4 + 0)
#define HISR_PRIORITY_LOG3G                 (KAL_PRIORITY_CLASS4 + 2)
#define HISR_PRIORITY_CC_IRQ_SYS            (KAL_PRIORITY_CLASS4 + 3)
#define HISR_PRIORITY_CC_IRQ_R0             (KAL_PRIORITY_CLASS4 + 4)
#define HISR_PRIORITY_CC_IRQ_R1             (KAL_PRIORITY_CLASS4 + 5)
#define HISR_PRIORITY_CC_IRQ_R2             (KAL_PRIORITY_CLASS4 + 6)

#define HISR_PRIORITY_SHARED_LISR2HISR      (KAL_PRIORITY_CLASS6 + 0)
#define HISR_PRIORITY_ORG0                  (KAL_PRIORITY_CLASS6 + 1)
#define HISR_PRIORITY_ORG1                  (KAL_PRIORITY_CLASS6 + 2)
#define HISR_PRIORITY_ORG2                  (KAL_PRIORITY_CLASS6 + 3)

#define HISR_PRIORITY_HSDPA_BC              HISR_PRIORITY_ORG1
#define HISR_PRIORITY_L2DPA                 HISR_PRIORITY_ORG1
#define HISR_PRIORITY_BITCP                 HISR_PRIORITY_ORG1

/* ========= DISABLE LISR2HISR ================================================================================= */
           /*NO. Enum_Name  Name       priority     stack_size       callback_function     INT/EXT RAM*/
#if !defined(__UNIFIED_ISR_LEVEL__)
/*service*/
#if !defined(__MAUI_BASIC__) && !defined(__MEUT__) && !defined(ATEST_DRV_ENVIRON) && !defined(L1_SIM) && (defined(__MTK_TARGET__)||(defined(__DHL_MODULE__)&&defined(L1_CATCHER))) && !defined(__TRC_PRC_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_SS_CODE_BEGIN + 1),   TRCPRCHISR,   "TRC_PRC_HISR",2,584,trc_process_HisrEntry,KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_SS_CODE_BEGIN + 1), MOD_TRCPRCHISR)

#if defined(__MTK_TARGET__) && !defined(__TIMER_HISR_DISABLE__)
#if defined(__NUCLEUS_VERSION_2__)
#if defined(__KTEST__)
X_HISR_CONST((HISR_ID_SS_CODE_BEGIN + 3),   TIMER_HISR,   "TIMER_HISR", 2, 2304, TMC_Timer_HISR, KAL_FALSE)
#else /* else of __KTEST__ */
X_HISR_CONST((HISR_ID_SS_CODE_BEGIN + 3),   TIMER_HISR,   "TIMER_HISR", 2, 768, TMC_Timer_HISR, KAL_FALSE)
#endif /* end of "else of __KTEST__ " */
#else
#if defined (__DHL_MODULE__) && defined(__MD2__)
X_HISR_CONST((HISR_ID_SS_CODE_BEGIN + 3),   TIMER_HISR,   "TIMER_HISR", 2, 704, TMC_Timer_HISR, KAL_FALSE)
#else
X_HISR_CONST((HISR_ID_SS_CODE_BEGIN + 3),   TIMER_HISR,   "TIMER_HISR", 2, 512, TMC_Timer_HISR, KAL_FALSE)
#endif
#endif /* __NUCLEUS_VERSION_2__ */
#else
X_HISR_CONST((HISR_ID_SS_CODE_BEGIN + 3),   TIMER_HISR,   "TIMER_HISR", 2, 1024, OSC_Timer_HISR, KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_SS_CODE_BEGIN + 3), MOD_TIMER_HISR)

#if defined(__IS_BYTECOPY_SUPPORT__) && defined(__MTK_TARGET__) && !defined(__BC_ISR_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_SS_CODE_BEGIN + 4), BC_HISR, "BC_HISR", 1, 2048, bc_isr_hisr, KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_SS_CODE_BEGIN + 4), MOD_BCHISR)

#if defined(__DHL_MODULE__) && defined(__MTK_TARGET__) && !defined(__L1DMA_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_SS_CODE_BEGIN + 5), L1DMA_HISR, "L1DMA_HISR", 2, 2048, l1dma_hisr, KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_SS_CODE_BEGIN + 5), MOD_L1DMA_HISR)

#if defined(__DHL_MALMO_SUPPORT__) && defined(__MTK_TARGET__) && !defined(__MALMO_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_SS_CODE_BEGIN + 6), MALMO_HISR, "MALMO_HISR", 2, 2048, malmo_hisr, KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_SS_CODE_BEGIN + 6), MOD_MALMO_HISR)

/* service end */


/* modem start */
#if ((defined(__MTK_TARGET__) && !defined(__MAUI_BASIC__)) || defined (__UE_SIMULATOR__)) && !defined(__LTE_SM__) && !defined(__L1I_HISR_DISABLE__) || (defined(ESIM_BUILD_CONFIG)&&(ESIM_BUILD_CONFIG == ESIM_MULTI_MODE_ON_FIBERS))
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 1),   L1_HISR,   "L1_HISR", 0, 2248, L1I_HISR, KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 1), MOD_L1HISR)

#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) || (defined(ESIM_BUILD_CONFIG)&&(ESIM_BUILD_CONFIG == ESIM_MULTI_MODE_ON_FIBERS))
#if !defined(__UL1C_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 2),   UMTS_HISR,   "UMTS_HISR", 0, 2048, UL1C_HISR, KAL_FALSE)
#endif /* __UL1C_HISR_DISABLE__ */
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 2), MOD_UMTS_HISR)

#if (defined(__UL1_HS_PLATFORM__) || defined(__UL1_HS_PLUS_PLATFORM__))  && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) || (defined(ESIM_BUILD_CONFIG)&&(ESIM_BUILD_CONFIG == ESIM_MULTI_MODE_ON_FIBERS))
#if !defined(__UL1D_REAL_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 3),   UL1D_REAL_HISR,   "UL1D_REAL_HISR", 0, 1024, UL1D_RealHISR, KAL_FALSE)
#endif /* __UL1D_REAL_HISR_DISABLE__ */
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 3), MOD_UL1_LOW_HISR)

#if (defined(__UL1_HS_PLATFORM__) || defined(__UL1_HS_PLUS_PLATFORM__))  && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) || (defined(ESIM_BUILD_CONFIG)&&(ESIM_BUILD_CONFIG == ESIM_MULTI_MODE_ON_FIBERS))
#if !defined(__UL1D_UL2_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 4),   UL2HISR,   "UL2HISR", 0, 2048, UL1D_UL2HISR, KAL_FALSE)
#endif /* __UL1D_UL2_HISR_DISABLE__ */
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 4), MOD_UUL2HISR)

#if defined(__RLC_HSDPA_COPRO__) && defined(__MTK_TARGET__)
#if !defined(__SEQ_ISR_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 5),   UL2SEQ_HISR, "UL2SEQ_HISR", 1, 1024, seq_isr_hisr, KAL_FALSE)
#endif /* __SEQ_ISR_HISR_DISABLE__ */
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 5), MOD_UL2ACCRXHISR)

#if defined(__HSDPA_SUPPORT__) && defined(__MTK_TARGET__) && !defined(__L1_STANDALONE__) && defined(__UMTS_FDD_MODE__)
#if !defined(__BCP_ISR_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 6),   UL2BCP_HISR,   "UL2BCP_HISR", 1, 512, bcp_isr_hisr, KAL_FALSE)
#endif /* __BCP_ISR_HISR_DISABLE__ */
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 6), MOD_UL2BCP_HISR)

#if defined(__UMTS_TDD128_MODE__) && defined(__AST_TL1_TDD__)
#if !defined(__AST_TL1_TDD_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 7), TL1_HISR, "TL1_HISR", 0, 760, tl1_m_h_entry, KAL_FALSE)
#endif /* __AST_TL1_TDD_HISR_DISABLE__ */
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 7), MOD_TL1HISR)

#if defined(__MTK_TARGET__) && defined(__UMTS_TDD128_MODE__) && defined(__AST_TL1_TDD__) && !defined(__AST_HIF_CB_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 8), HIF_CB_HISR, "HIF_CB_HISR", 0, 1000, ast_hif_cb_hisr, KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 8), MOD_HIF_CB_HISR)

#if defined(__LTE_RAT__) && defined(__MTK_TARGET__) && !defined(__L2COPRO_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 9), L2_LTE_COPRO_HISR, "L2_LTE_COPRO_HISR", 0, 2048,l2_lte_copro_hisr , KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 9), MOD_L2_LTE_COPRO_HISR)

#if defined(__LTE_RAT__) && defined(__MTK_TARGET__) && !defined(__LMAC_RAR_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 10), L2_LMAC_RAR_HISR, "L2_LMAC_RAR_HISR", 0, 2048, l2lmac_dl_rar_hisr, KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 10), MOD_L2_LMAC_RAR_HISR)

#if defined(__LTE_RAT__) && defined(__MTK_TARGET__) && !defined(__LMAC_EAR_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 11), L2_LMAC_EAR_HISR, "L2_LMAC_EAR_HISR", 0, 2048, l2lmac_dl_ear_hisr, KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 11), MOD_L2_LMAC_EAR_HISR)

#if defined(__LTE_RAT__) && defined(__EDYN_ENABLE__) && !defined(__LTE_DSP_TIMER_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 12), LTE_DSP_TIMER_HISR, "LTE_PHY_TIMER_HISR", 0, 4096, lte_dsp_timer_hisr, KAL_TRUE)
#endif/*__LTE_RAT__, __EDYN_ENABLE__, (!ATEST_ENABLE, ATEST_SYS_ENABLE)*/
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 12), MOD_LTE_DSP_TIMER_HISR)

#if defined(__LTE_RAT__) && defined(__EDYN_ENABLE__) && !defined(__ERT_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 13), ERT_HISR, "ERT_HISR", 1, 4096, ert_hisr, KAL_TRUE)
#endif/*__LTE_RAT__, __EDYN_ENABLE__, (!ATEST_ENABLE, ATEST_SYS_ENABLE)*/
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 13), MOD_ERT_HISR)

#if defined(__RLC_HSDPA_COPRO__) && defined(__UL2_ACC_TEST_FPGA__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 14), UL2ACCFINT_HISR, "UL2ACCFINT_HISR", 2, 512, UL2_ACC_FINT_HISR, KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 14), MOD_UL2ACCFINT_HISR)

#if defined(ESIM_BUILD_CONFIG)
// We should see if we can remove this definition as this is only used for simulation.
#if (ESIM_BUILD_CONFIG == ESIM_SINGLE_MODE_ON_FIBERS) || (ESIM_BUILD_CONFIG == ESIM_MULTI_MODE_ON_FIBERS)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 15),   LMAC_HISR,   "LMAC_HISR", 2, 2048, _lmac_hisr, KAL_FALSE)
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 15), MOD_LMAC_HISR)
#endif 
#endif

/* modem end */

/* drv start */
#if defined(__MTK_TARGET__) && !defined(__DRVHISR_HISR_DISABLE__)
#if defined(__KTEST__)
X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 1),   DRVHISR,   "DRVHISR", 1,           4096,            DRV_HISR,             KAL_FALSE)
#else /* __KTEST__ */
X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 1),   DRVHISR,   "DRVHISR", 1,           1280,            DRV_HISR,             KAL_FALSE)
#endif /* __KTEST__ */
#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 1), MOD_DRV_HISR)

#if defined(__MTK_TARGET__) && !defined(__MAUI_BASIC__) && !defined(__MEUT__) && !defined(__LTE_SM__)
#if !defined(__L1AUDIO_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 2),   L1AUDIO_HISR,   "L1Audio_HISR", 1, 2048, L1Audio_HISR, KAL_FALSE)
#endif /* __L1AUDIO_HISR_DISABLE__ */
#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 2), MOD_L1SPHISR)

#if !defined(__MTK_TARGET__)
X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 3),   UARTHISR,   "UART_HISR", 2, 512,UART_HISR,KAL_FALSE)
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 3), MOD_UARTHISR)
#endif

#if defined(__CREATE_USB_HISR__) && defined(__MTK_TARGET__)  && !defined(__USB_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 4), HIF_USB_HISR, "USB_HISR", 0, 2048,hifusb_hisr_handler , KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 4), MOD_HIF_USB_HISR)

#if defined(__CREATE_SDIO_HISR__) && defined(__MTK_TARGET__) && !defined(__SDIO_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 5), HIF_SDIO_HISR, "SDIO_HISR", 0, 1024, hifsdio_hisr_handler , KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 5), MOD_HIF_SDIO_HISR)

#if defined (__MTK_TARGET__) && defined(__HIF_CLDMA_SUPPORT__) && !defined(__CLDMA_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 6), HIF_CLDMA_HISR, "CLDMA_HISR", 0, 1024, hifcldma_hisr_handler , KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 6), MOD_HIF_CLDMA_HISR)

/* middleware hisr is included in driver category now, TBC... */
#if !defined(__MTK_TARGET__)
X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 7), UHS_ISR,   "UHS_ISR", 2, 512, uhs_hisr, KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 7), MOD_UHS_HISR)

#if !defined(__MTK_TARGET__) && defined(__LTM_SIMULATION_SUPPORT__)
X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 8), LMS_ISR,   "LMS_ISR", 2, 512, lms_hisr, KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 8), MOD_LMS_HISR)

#if defined(__MTK_TARGET__) && !defined(__CCIFRX_HISR_DISABLE__)
#if defined(__HIF_CCIF_SUPPORT__)
X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 9), HIF_CCIFRX_HISR, "RXCCIF_H", 0, 1024, hifccifrx_hisr_handler , KAL_FALSE)
#elif defined(__HIF_WCCIF_SUPPORT__)
X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 9), HIF_CCIFRX_HISR, "RXCCIF_H", 0, 1024, hifwccifrx_hisr_handler , KAL_FALSE)
#endif
#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 9), MOD_HIF_CCIFRX_HISR)

#if defined (__MTK_TARGET__) && defined(__HIF_CCIF_SUPPORT__) && !defined(__CCIFTX_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 10), HIF_CCIFTX_HISR, "TXCCIF_H", 0, 1024, hifcciftx_hisr_handler , KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 10), MOD_HIF_CCIFTX_HISR)
	

#if defined(__MTK_TARGET__) && defined(__KTEST__)
	X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 11), KTESTHISR0_1, "0_1KETST", 0, 2048, KTEST_HISR_PRIORITY0_1,KAL_FALSE)
	X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 11), MOD_KTEST_HISR01)

	X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 12), KTESTHISR0_2, "0_2KETST", 0, 2048, KTEST_HISR_PRIORITY0_2,KAL_FALSE)
	X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 12), MOD_KTEST_HISR02)

	X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 13), KTESTHISR0_3, "0_3KETST", 0, 2048, KTEST_HISR_PRIORITY0_3,KAL_FALSE)
	X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 13), MOD_KTEST_HISR03)

	X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 14), KTESTHISR1_1, "1_1KETST", 1, 2048, KTEST_HISR_PRIORITY1_1,KAL_FALSE)
	X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 14), MOD_KTEST_HISR11)

	X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 15), KTESTHISR1_2, "1_2KETST", 1, 2048, KTEST_HISR_PRIORITY1_2,KAL_FALSE)
	X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 15), MOD_KTEST_HISR12)

	X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 16), KTESTHISR1_3, "1_3KETST", 1, 2048, KTEST_HISR_PRIORITY1_3,KAL_FALSE)
	X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 16), MOD_KTEST_HISR13)

	X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 17), KTESTHISR2_1, "2_1KETST", 2, 2048, KTEST_HISR_PRIORITY2_1,KAL_FALSE)
	X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 17), MOD_KTEST_HISR21)

	X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 18), KTESTHISR2_2, "2_2KETST", 2, 2048, KTEST_HISR_PRIORITY2_2,KAL_FALSE)
	X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 18), MOD_KTEST_HISR22)

	X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 19), KTESTHISR2_3, "2_3KETST", 2, 2048, KTEST_HISR_PRIORITY2_3,KAL_FALSE)
	X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 19), MOD_KTEST_HISR23)
#endif

#if defined (__MTK_TARGET__) && !defined(__GPTDEBUG_HISR_DISABLE__) && defined(__LTE_RAT__)
X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 20), GPT_DEBUG_HISR, "GPTD", 0, 1024, GPTCB_DEBUG_HISR, KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 20), MOD_GPT_DEBUG_HISR)
	
#if defined (__MTK_TARGET__) && defined(__CC_IRQ_EXIST__)
X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 21), CC_SYS_HISR, "CCSYS", 1, 1024, cc_irq_hisr, KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 21), MOD_CC_SYS_HISR)

/* drv end */

/* ========= ENABLED LISR2HISR ================================================================================= */
#else /* (__UNIFIED_ISR_LEVEL__) */ 
           /*NO. Enum_Name  Name       priority     stack_size       callback_function     INT/EXT RAM*/

#if defined(LISR2HISR_CONFIG_SAMPLE)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 0), LISR2HISR_Y, "Y_HISR", 1, 2048, Y_HISR, KAL_FALSE, KAL_INTID_Y) /*interrupt index Y*/
X_HISR_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 0), KAL_INTID_Z)
X_HISR_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 0), KAL_INTID_W) //interrupt index W,Y,Z use the same Hisr handler
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 0), MOD_LISR2HISR_Y)
#if defined (__MTK_TARGET__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + ), LISR2HISR_, "_HISR", HISR_PRIORITY_, 2048, _HISR, KAL_FALSE, KAL_INTID_) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + ), MOD_LISR2HISR_)
#endif
#endif

/*service*/
#if !defined(__MAUI_BASIC__) && !defined(__MEUT__) && !defined(ATEST_DRV_ENVIRON) && !defined(L1_SIM) && (defined(__MTK_TARGET__)||(defined(__DHL_MODULE__)&&defined(L1_CATCHER)))  && !defined(__TRC_PRC_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_SS_CODE_BEGIN + 1),   TRCPRCHISR,   "TRC_PRC_HISR",HISR_PRIORITY_ORG2,584,trc_process_HisrEntry,KAL_FALSE, KAL_INTID_51)
#endif
X_HISR_MOD((HISR_ID_SS_CODE_BEGIN + 1), MOD_TRCPRCHISR)

#if defined(__MTK_TARGET__) && !defined(__TIMER_HISR_DISABLE__)
#if defined(__NUCLEUS_VERSION_2__)
#if defined(__KTEST__)
X_HISR_CONST((HISR_ID_SS_CODE_BEGIN + 3),   TIMER_HISR,   "TIMER_HISR", HISR_PRIORITY_ORG2, 2304, TMC_Timer_HISR, KAL_FALSE)
#else /* else of __KTEST__ */
X_HISR_CONST((HISR_ID_SS_CODE_BEGIN + 3),   TIMER_HISR,   "TIMER_HISR", HISR_PRIORITY_ORG2, 768, TMC_Timer_HISR, KAL_FALSE)
#endif /* end of "else of __KTEST__ " */
#else
#if defined (__DHL_MODULE__) && defined(__MD2__)
X_HISR_CONST((HISR_ID_SS_CODE_BEGIN + 3),   TIMER_HISR,   "TIMER_HISR", HISR_PRIORITY_ORG2, 704, TMC_Timer_HISR, KAL_FALSE)
#else
X_HISR_CONST((HISR_ID_SS_CODE_BEGIN + 3),   TIMER_HISR,   "TIMER_HISR", HISR_PRIORITY_ORG2, 512, TMC_Timer_HISR, KAL_FALSE)
#endif
#endif /* __NUCLEUS_VERSION_2__ */
#else
X_HISR_CONST((HISR_ID_SS_CODE_BEGIN + 3),   TIMER_HISR,   "TIMER_HISR", HISR_PRIORITY_ORG2, 1024, OSC_Timer_HISR, KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_SS_CODE_BEGIN + 3), MOD_TIMER_HISR)

#if defined(__IS_BYTECOPY_SUPPORT__) && defined(__MTK_TARGET__) && !defined(__BC_ISR_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_SS_CODE_BEGIN + 4), BC_HISR, "BC_HISR", HISR_PRIORITY_ORG1, 2048, bc_isr_hisr, KAL_FALSE, KAL_INTID_35)
#endif
X_HISR_MOD((HISR_ID_SS_CODE_BEGIN + 4), MOD_BCHISR)

#if defined(__DHL_MODULE__) && defined(__MTK_TARGET__) && !defined(__L1DMA_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_SS_CODE_BEGIN + 5), L1DMA_HISR, "L1DMA_HISR", HISR_PRIORITY_ORG2, 2048, l1dma_hisr, KAL_FALSE, KAL_INTID_55)
#endif
X_HISR_MOD((HISR_ID_SS_CODE_BEGIN + 5), MOD_L1DMA_HISR)

#if defined(__DHL_MALMO_SUPPORT__) && defined(__MTK_TARGET__) && !defined(__MALMO_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_SS_CODE_BEGIN + 6), MALMO_HISR, "MALMO_HISR", HISR_PRIORITY_ORG1, 2048, malmo_hisr, KAL_FALSE, KAL_INTID_56)
#endif
X_HISR_MOD((HISR_ID_SS_CODE_BEGIN + 6), MOD_MALMO_HISR)

#if defined(__DSPIRDBG__) && defined(__MTK_TARGET__) && !defined(__IRDEBUG_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_SS_CODE_BEGIN + 7), IRDEBUG_HISR, "IRDEBUG_HISR", HISR_PRIORITY_ORG1, 2048, irdebug_hisr, KAL_FALSE, KAL_INTID_40)
#endif
X_HISR_MOD((HISR_ID_SS_CODE_BEGIN + 7), MOD_IRDEBUG_HISR)

#if !defined(__MTK_SECURE_PLATFORM__) && !defined(__PRODUCTION_RELEASE__) && defined(__MTK_TARGET__) && !defined(__MDDBG_HISR_DISABLE__)
/* under construction !*/
#endif
//X_HISR_MOD((HISR_ID_SS_CODE_BEGIN + 8), MOD_MDDBG_HISR) temperal removed for codegen error

/* service end */


/* modem start */
#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__))
#if !defined(__UL1C_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 2),   UMTS_HISR,   "UMTS_HISR", HISR_PRIORITY_ORG0, 2048, UL1C_HISR, KAL_FALSE)
#endif
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 2), MOD_UMTS_HISR)

#if (defined(__UL1_HS_PLATFORM__) || defined(__UL1_HS_PLUS_PLATFORM__))  && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__))
#if !defined(__UL1D_REAL_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 3),   UL1D_REAL_HISR,   "UL1D_REAL_HISR", HISR_PRIORITY_ORG0, 1024, UL1D_RealHISR, KAL_FALSE)
#endif
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 3), MOD_UL1_LOW_HISR)

#if (defined(__UL1_HS_PLATFORM__) || defined(__UL1_HS_PLUS_PLATFORM__))  && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__))
#if !defined(__UL1D_UL2_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 4),   UL2HISR,   "UL2HISR", HISR_PRIORITY_ORG0, 2048, UL1D_UL2HISR, KAL_FALSE)
#endif
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 4), MOD_UUL2HISR)

#if defined(__MTK_TARGET__) 
#if !defined(__UMAC_COPRO_DVT__)
#if !defined(__SEQ_ISR_HISR_DISABLE__) && defined(__RLC_HSDPA_COPRO__) 
X_HISR_CONST_WITH_INTID((HISR_ID_MODEM_CODE_BEGIN + 5),   UL2SEQ_HISR, "UL2SEQ_HISR", HISR_PRIORITY_ORG1, 1024, seq_isr_hisr, KAL_FALSE, KAL_INTID_36)
#endif
#else /*defined(__UMAC_COPRO_DVT__)*/
X_HISR_CONST_WITH_INTID((HISR_ID_MODEM_CODE_BEGIN + 5), UMACDVT_RX_LISR, "UMACDVT_RX_LISR", HISR_PRIORITY_ORG1, 1024, UMACTest_RX_LISR, KAL_FALSE, KAL_INTID_36) 
#endif
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 5), MOD_UL2ACCRXHISR)

#if defined(__HSDPA_SUPPORT__) && defined(__MTK_TARGET__) && !defined(__L1_STANDALONE__) && defined(__UMTS_FDD_MODE__)
#if !defined(__BCP_ISR_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_MODEM_CODE_BEGIN + 6),   UL2BCP_HISR,   "UL2BCP_HISR", HISR_PRIORITY_ORG1, 512, bcp_isr_hisr, KAL_FALSE, KAL_INTID_62)
#endif
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 6), MOD_UL2BCP_HISR)

#if defined(__UMTS_TDD128_MODE__) && defined(__AST_TL1_TDD__)
#if !defined(__AST_TL1_TDD_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_MODEM_CODE_BEGIN + 7), TL1_HISR, "TL1_HISR", HISR_PRIORITY_ORG0, 760, tl1_m_h_entry, KAL_FALSE, KAL_INTID_63)
#endif
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 7), MOD_TL1HISR)

#if defined(__MTK_TARGET__) && defined(__UMTS_TDD128_MODE__) && defined(__AST_TL1_TDD__) && !defined(__AST_HIF_CB_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 8), HIF_CB_HISR, "HIF_CB_HISR", HISR_PRIORITY_ORG0, 1000, ast_hif_cb_hisr, KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 8), MOD_HIF_CB_HISR)

#if defined(__LTE_RAT__) && defined(__EDYN_ENABLE__) && !defined(__LTE_DSP_TIMER_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 9), LTE_DSP_TIMER_HISR, "LTE_PHY_TIMER_HISR", HISR_PRIORITY_DSP_TIMER_L, 4096, lte_dsp_timer_hisr, KAL_TRUE)
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 9), MOD_LTE_DSP_TIMER_HISR)

#if defined(__LTE_RAT__) && defined(__EDYN_ENABLE__) && !defined(__ERT_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_MODEM_CODE_BEGIN + 10), ERT_HISR, "ERT_HISR", HISR_PRIORITY_4G_RT, 4096, ert_hisr, KAL_TRUE, KAL_INTID_9) 
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 10), MOD_ERT_HISR)

#if defined(__RLC_HSDPA_COPRO__) && defined(__UL2_ACC_TEST_FPGA__)
X_HISR_CONST((HISR_ID_MODEM_CODE_BEGIN + 11), UL2ACCFINT_HISR, "UL2ACCFINT_HISR", HISR_PRIORITY_ORG2, 512, UL2_ACC_FINT_HISR, KAL_FALSE)
#endif
X_HISR_MOD((HISR_ID_MODEM_CODE_BEGIN + 11), MOD_UL2ACCFINT_HISR)

#if defined(__MTK_TARGET__) && defined(__UMAC_COPRO_DVT__)
X_HISR_CONST_WITH_INTID((HISR_ID_MODEM_CODE_BEGIN + 12), UMACDVT_UPA_LISR, "UMACDVT_UPA_LISR", HISR_PRIORITY_ORG1, 1024, UMACTest_UPA_LISR, KAL_FALSE, KAL_INTID_60) 

X_HISR_CONST_WITH_INTID((HISR_ID_MODEM_CODE_BEGIN + 13), UMACDVT_F8F9_LISR, "UMACDVT_F8F9_LISR", HISR_PRIORITY_ORG1, 1024, UMACTest_F8F9_LISR, KAL_FALSE, KAL_INTID_61) 
#endif

/* modem end */

/* drv start */
#if defined(__MTK_TARGET__)  && !defined(__DRVHISR_HISR_DISABLE__)
#if defined(__KTEST__)
X_HISR_CONST_WITH_INTID((HISR_ID_DRV_CODE_BEGIN + 1), DRVHISR, "DRVHISR", HISR_PRIORITY_ORG1, 2048, DRV_HISR, KAL_FALSE, KAL_INTID_100) /* */
#else /* __KTEST__ */
X_HISR_CONST_WITH_INTID((HISR_ID_DRV_CODE_BEGIN + 1), DRVHISR, "DRVHISR", HISR_PRIORITY_ORG1, 1280, DRV_HISR, KAL_FALSE, KAL_INTID_100)
#endif /* __KTEST__ */
X_HISR_INTID((HISR_ID_DRV_CODE_BEGIN + 1), KAL_INTID_53)  /* */
X_HISR_INTID((HISR_ID_DRV_CODE_BEGIN + 1), KAL_INTID_54)  /* */
X_HISR_INTID((HISR_ID_DRV_CODE_BEGIN + 1), KAL_INTID_57)  /* */
X_HISR_INTID((HISR_ID_DRV_CODE_BEGIN + 1), KAL_INTID_58)  /* */
X_HISR_INTID((HISR_ID_DRV_CODE_BEGIN + 1), KAL_INTID_59)  /* */
X_HISR_INTID((HISR_ID_DRV_CODE_BEGIN + 1), KAL_INTID_101) /* */
X_HISR_INTID((HISR_ID_DRV_CODE_BEGIN + 1), KAL_INTID_102) /* */
X_HISR_INTID((HISR_ID_DRV_CODE_BEGIN + 1), KAL_INTID_103) /* */
X_HISR_INTID((HISR_ID_DRV_CODE_BEGIN + 1), KAL_INTID_104) /* */
X_HISR_INTID((HISR_ID_DRV_CODE_BEGIN + 1), KAL_INTID_105) /* */
X_HISR_INTID((HISR_ID_DRV_CODE_BEGIN + 1), KAL_INTID_107) /* IRQ_UART3_ID*/
X_HISR_INTID((HISR_ID_DRV_CODE_BEGIN + 1), KAL_INTID_108) /* IRQ_BUSMON2_ID*/
X_HISR_INTID((HISR_ID_DRV_CODE_BEGIN + 1), KAL_INTID_110) /* */
X_HISR_INTID((HISR_ID_DRV_CODE_BEGIN + 1), KAL_INTID_111) /* GDMA */

#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 1), MOD_DRV_HISR)


#if defined(__MTK_TARGET__) && !defined(__MAUI_BASIC__) && !defined(__MEUT__) && !defined(__LTE_SM__)
#if !defined(__L1AUDIO_HISR_DISABLE__)
X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 2), L1AUDIO_HISR,   "L1Audio_HISR", HISR_PRIORITY_ORG1, 2048, L1Audio_HISR, KAL_FALSE)
#endif
#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 2), MOD_L1SPHISR)

#if !defined(__MTK_TARGET__)
//X_HISR_CONST_WITH_INTID((HISR_ID_DRV_CODE_BEGIN + 3),   UARTHISR,   "UART_HISR", HISR_PRIORITY_ORG2, 512,UART_HISR,KAL_FALSE, KAL_INTID_)
//X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 3), MOD_UARTHISR)
#endif

#if defined(__CREATE_USB_HISR__) && defined(__MTK_TARGET__) && !defined(__USB_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_DRV_CODE_BEGIN + 4), HIF_USB_HISR, "USB_HISR", HISR_PRIORITY_ORG0, 2048,hifusb_hisr_handler , KAL_FALSE, KAL_INTID_74)
#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 4), MOD_HIF_USB_HISR)

#if defined(__CREATE_SDIO_HISR__) && defined(__MTK_TARGET__) && !defined(__SDIO_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_DRV_CODE_BEGIN + 5), HIF_SDIO_HISR, "SDIO_HISR", HISR_PRIORITY_ORG0, 1024, hifsdio_hisr_handler , KAL_FALSE, KAL_INTID_75)
#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 5), MOD_HIF_SDIO_HISR)

#if defined (__MTK_TARGET__) && defined(__HIF_CLDMA_SUPPORT__) && !defined(__CLDMA_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_DRV_CODE_BEGIN + 6), HIF_CLDMA_HISR, "CLDMA_HISR", HISR_PRIORITY_ORG0, 1024, hifcldma_hisr_handler , KAL_FALSE, KAL_INTID_76)
#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 6), MOD_HIF_CLDMA_HISR)

/* middleware hisr is included in driver category now, TBC... */
#if !defined(__MTK_TARGET__)
X_HISR_CONST_WITH_INTID((HISR_ID_DRV_CODE_BEGIN + 7), UHS_ISR,   "UHS_ISR", HISR_PRIORITY_ORG2, 512, uhs_hisr, KAL_FALSE, KAL_INTID_77)
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 7), MOD_UHS_HISR)
#endif

#if !defined(__MTK_TARGET__) && defined(__LTM_SIMULATION_SUPPORT__)
X_HISR_CONST_WITH_INTID((HISR_ID_DRV_CODE_BEGIN + 8), LMS_ISR,   "LMS_ISR", HISR_PRIORITY_ORG2, 512, lms_hisr, KAL_FALSE, KAL_INTID_78)
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 8), MOD_LMS_HISR)
#endif

#if defined(__MTK_TARGET__) && !defined(__CCIFRX_HISR_DISABLE__)
#if defined(__HIF_CCIF_SUPPORT__)
X_HISR_CONST_WITH_INTID((HISR_ID_DRV_CODE_BEGIN + 9), HIF_CCIFRX_HISR, "RXCCIF_H", HISR_PRIORITY_ORG0, 1024, hifccifrx_hisr_handler , KAL_FALSE, KAL_INTID_79)
#elif defined(__HIF_WCCIF_SUPPORT__)
X_HISR_CONST_WITH_INTID((HISR_ID_DRV_CODE_BEGIN + 9), HIF_CCIFRX_HISR, "RXCCIF_H", HISR_PRIORITY_ORG0, 1024, hifwccifrx_hisr_handler , KAL_FALSE, KAL_INTID_79)
#endif
#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 9), MOD_HIF_CCIFRX_HISR)

#if defined (__MTK_TARGET__) && defined(__HIF_CCIF_SUPPORT__) && !defined(__CCIFTX_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_DRV_CODE_BEGIN + 10), HIF_CCIFTX_HISR, "TXCCIF_H", HISR_PRIORITY_ORG0, 1024, hifcciftx_hisr_handler , KAL_FALSE, KAL_INTID_80)
#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 10), MOD_HIF_CCIFTX_HISR)
	
	
#if defined(__MTK_TARGET__) && defined(__KTEST__)
	X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 11), KTESTHISR0_1, "0_1KETST", 0, 2048, KTEST_HISR_PRIORITY0_1,KAL_FALSE)
	X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 11), MOD_KTEST_HISR0_1)

	X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 12), KTESTHISR0_2, "0_2KETST", 0, 2048, KTEST_HISR_PRIORITY0_2,KAL_FALSE)
	X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 12), MOD_KTEST_HISR0_2)

	X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 13), KTESTHISR0_3, "0_3KETST", 0, 2048, KTEST_HISR_PRIORITY0_3,KAL_FALSE)
	X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 13), MOD_KTEST_HISR0_3)

	X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 14), KTESTHISR1_1, "1_1KETST", 1, 2048, KTEST_HISR_PRIORITY1_1,KAL_FALSE)
	X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 14), MOD_KTEST_HISR1_1)

	X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 15), KTESTHISR1_2, "1_2KETST", 1, 2048, KTEST_HISR_PRIORITY1_2,KAL_FALSE)
	X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 15), MOD_KTEST_HISR1_2)

	X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 16), KTESTHISR1_3, "1_3KETST", 1, 2048, KTEST_HISR_PRIORITY1_3,KAL_FALSE)
	X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 16), MOD_KTEST_HISR1_3)

	X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 17), KTESTHISR2_1, "2_1KETST", 2, 2048, KTEST_HISR_PRIORITY2_1,KAL_FALSE)
	X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 17), MOD_KTEST_HISR2_1)

	X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 18), KTESTHISR2_2, "2_2KETST", 2, 2048, KTEST_HISR_PRIORITY2_2,KAL_FALSE)
	X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 18), MOD_KTEST_HISR2_2)

	X_HISR_CONST((HISR_ID_DRV_CODE_BEGIN + 19), KTESTHISR2_3, "2_3KETST", 2, 2048, KTEST_HISR_PRIORITY2_3,KAL_FALSE)
	X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 19), MOD_KTEST_HISR2_3)
#endif

#if defined (__MTK_TARGET__) && !defined(__GPTDEBUG_HISR_DISABLE__) && defined(__LTE_RAT__)
X_HISR_CONST_WITH_INTID((HISR_ID_DRV_CODE_BEGIN + 20), GPT_DEBUG_HISR, "GPTD", HISR_PRIORITY_ERROR_GPT, 1024, GPTCB_DEBUG_HISR , KAL_FALSE, KAL_INTID_106)
#endif
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 20), MOD_GPT_DEBUG_HISR)

/* drv end */

#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) && !defined(__WTIMER_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 1), LISR2HISR_WTIMER, "WTIMER_HISR", HISR_PRIORITY_WTIMER, 2048, UL1SM_Interrupt, KAL_FALSE, KAL_INTID_1) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 1), MOD_LISR2HISR_WTIMER)

#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) && !defined(__RTR_SLT_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 2), LISR2HISR_RTR_SLT, "SLT_RTR", HISR_PRIORITY_RTR_SLT, 2048, UL1D_SlotTick, KAL_FALSE, KAL_INTID_2) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 2), MOD_LISR2HISR_RTR_SLT)

#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) && !defined(__AI_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 3), LISR2HISR_AI, "AI_HISR", HISR_PRIORITY_AI, 2048, UL1D_AICH_INTERRUPT, KAL_FALSE, KAL_INTID_3) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 3), MOD_LISR2HISR_AI)

#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) && !defined(__PI_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 4), LISR2HISR_PI, "PI_HISR", HISR_PRIORITY_PI, 2048, UL1D_PICH_INTERRUPT, KAL_FALSE, KAL_INTID_4) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 4), MOD_LISR2HISR_PI)

#if defined (__MTK_TARGET__)
#if defined(__EL1_ENABLE__) && !defined(__LTE2MD_PEER_WAKEUP_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 5), LISR2HISR_LTE2MD_PEER_WAKEUP, "LTE2MD_PEER_WAKEUP_HISR", HISR_PRIORITY_LTE2MD_PEER_WAKEUP, 2048, EL1SM_Interrupt, KAL_FALSE, KAL_INTID_5) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 5), MOD_LISR2HISR_LTE2MD_PEER_WAKEUP)
#endif

#if defined(__MTK_TARGET__)
#if defined(__LTE_RAT__) && defined(__EDYN_ENABLE__) && !defined(__DSP_IRQ_EVENT_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 6), LISR2HISR_DSP_IRQ_EVENT, "DSPIRQ_H", HISR_PRIORITY_DSP_IRQ_EVENT, 2048, lte_dsp_irq_event_lisr, KAL_FALSE, KAL_INTID_6) 
#endif/*__LTE_RAT__, __EDYN_ENABLE__, (!ATEST_ENABLE, ATEST_SYS_ENABLE)*/
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 6), MOD_LISR2HISR_DSP_IRQ_EVENT)
#endif

#if defined(__MTK_TARGET__)
#if defined(__LTE_RAT__) && defined(__EDYN_ENABLE__) && !defined(__DSP_TIMER_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 7), LISR2HISR_DSP_TIMER, "DSPTIMER", HISR_PRIORITY_DSP_TIMER, 2048, lte_dsp_timer_lisr, KAL_FALSE, KAL_INTID_7) 
#endif/*__LTE_RAT__, __EDYN_ENABLE__, (!ATEST_ENABLE, ATEST_SYS_ENABLE)*/
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 7), MOD_LISR2HISR_DSP_TIMER)
#endif

#if defined(__LTE_RAT__) && defined (__MTK_TARGET__) && !defined(__L2COPRO_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 8), L2_LTE_COPRO_HISR, "L2COPRO_HISR", HISR_PRIORITY_L2COPRO, 2048, l2_lte_copro_hisr, KAL_FALSE, KAL_INTID_8) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 8), MOD_L2_LTE_COPRO_HISR)
#endif

#if defined(__LTE_RAT__) && defined (__MTK_TARGET__) && !defined(__LMAC_RAR_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 10), L2_LMAC_RAR_HISR, "RAR_LMAC", HISR_PRIORITY_LMAC_RAR, 2048, l2lmac_dl_rar_hisr, KAL_FALSE, KAL_INTID_10) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 10), MOD_L2_LMAC_RAR_HISR)
#endif

#if defined(__LTE_RAT__) && defined (__MTK_TARGET__) && !defined(__LMAC_EAR_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 11), L2_LMAC_EAR_HISR, "EAR_LMAC", HISR_PRIORITY_LMAC_EAR, 2048, l2lmac_dl_ear_hisr, KAL_FALSE, KAL_INTID_11) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 11), MOD_L2_LMAC_EAR_HISR)
#endif

#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) && !defined(__SEARCHER_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 12), LISR2HISR_SEARCHER, "SEARCHER_HISR", HISR_PRIORITY_SEARCHER, 2048, ul1d_cs_irq_handler, KAL_FALSE, KAL_INTID_12) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 12), MOD_LISR2HISR_SEARCHER)

#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) && !defined(__TFCI0_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 13), LISR2HISR_TFCI_0, "0TFCI_H", HISR_PRIORITY_TFCI_0, 2048, UL1D_CCTrCH0_TFCI_LISR, KAL_FALSE, KAL_INTID_13) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 13), MOD_LISR2HISR_TFCI_0)

#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) && !defined(__TFCI1_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 14), LISR2HISR_TFCI_1, "1TFCI_H", HISR_PRIORITY_TFCI_1, 2048, UL1D_CCTrCH1_TFCI_LISR, KAL_FALSE, KAL_INTID_14) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 14), MOD_LISR2HISR_TFCI_1)

#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) && !defined(__RXBRP_CC0_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 15), LISR2HISR_RXBRP_CC0, "CC0RXBRP", HISR_PRIORITY_RXBRP_CC0, 2048, UL1D_CCTrCH0_DECODE_DONE_LISR, KAL_FALSE, KAL_INTID_15) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 15), MOD_LISR2HISR_RXBRP_CC0)

#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) && !defined(__RXBRP_CC1_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 16), LISR2HISR_RXBRP_CC1, "CC1RXBRP", HISR_PRIORITY_RXBRP_CC1, 2048, UL1D_CCTrCH1_DECODE_DONE_LISR, KAL_FALSE, KAL_INTID_16) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 16), MOD_LISR2HISR_RXBRP_CC1)

#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) && !defined(__RXBRP_CCB_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 17), LISR2HISR_RXBRP_CCB, "CCbRXBRP", HISR_PRIORITY_RXBRP_CCB, 2048, UL1D_CCTrCH_BCH_Interrupt_Handler, KAL_FALSE, KAL_INTID_17) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 17), MOD_LISR2HISR_RXBRP_CCB)

#if defined(__GSM_RAT__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) && !defined(__TDMA_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 18), LISR2HISR_TDMA, "TDMA_HISR", HISR_PRIORITY_TDMA, 2048, L1SM_TDMAInterrupt, KAL_FALSE, KAL_INTID_18) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 18), MOD_LISR2HISR_TDMA)

#if defined (__MTK_TARGET__) && !defined(__CTIRQ1_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 19), LISR2HISR_CTIRQ1, "CT1IRQ_H", HISR_PRIORITY_CTIRQ1, 2048, isrCTIRQ1, KAL_FALSE, KAL_INTID_19) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 19), MOD_LISR2HISR_CTIRQ1)
#endif

#if defined (__MTK_TARGET__)
#if ((defined(__MTK_TARGET__) && !defined(__MAUI_BASIC__)) || defined (__UE_SIMULATOR__)) && !defined(__LTE_SM__) && !defined(__CTIRQ2_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 20), LISR2HISR_CTIRQ2, "CT2IRQ_H", HISR_PRIORITY_CTIRQ2, 2048, L1D_FrameTick2, KAL_FALSE, KAL_INTID_20) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 20), MOD_LISR2HISR_CTIRQ2)
#endif

#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) && !defined(__RXBRP_HS_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 21), LISR2HISR_RXBRP_HS, "HS_RXBRP", HISR_PRIORITY_RXBRP_HS, 2048, UL1D_HSDSCH_DECODE_DONE_LISR, KAL_FALSE, KAL_INTID_21) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 21), MOD_LISR2HISR_RXBRP_HS)

#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) && !defined(__RXADC_OVLD_ANT0_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 22), LISR2HISR_RXADC_OVLD_ANT0, "ANT0RXADC", HISR_PRIORITY_RXADC_OVLD_ANT0, 2048, ul1d_rxadc_ovld_ant0, KAL_FALSE, KAL_INTID_22) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 22), MOD_LISR2HISR_RXADC_OVLD_ANT0)

#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) && !defined(__RXADC_OVLD_ANT1_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 23), LISR2HISR_RXADC_OVLD_ANT1, "ANT1RXADC", HISR_PRIORITY_RXADC_OVLD_ANT1, 2048, ul1d_rxadc_ovld_ant1, KAL_FALSE, KAL_INTID_23) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 23), MOD_LISR2HISR_RXADC_OVLD_ANT1)

#if defined (__MTK_TARGET__) && defined(__AST_TL1_TDD__) && !defined(__TDD_WAKEUP_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 24), LISR2HISR_TDD_WAKEUP, "TDDWAKEUP", HISR_PRIORITY_TDD_WAKEUP, 2048, ast_hif_wakeup_host_handler, KAL_FALSE, KAL_INTID_24) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 24), MOD_LISR2HISR_TDD_WAKEUP)
#endif

#if defined(__AST_TL1_TDD__)
#if defined (__MTK_TARGET__) && !defined(__SWL2H_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 25), LISR2HISR_SW_LISR2, "SWL2H_TDD", HISR_PRIORITY_SW_LISR2, 2048, ast_hif_task_lisr_handler, KAL_FALSE, KAL_INTID_25) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 25), MOD_LISR2HISR_SW_LISR2)
#endif
#if defined (__MTK_TARGET__) && !defined(__SWL1H_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 26), LISR2HISR_SW_LISR1, "SWL1H_TDD", HISR_PRIORITY_SW_LISR1, 2048, tl1_m_l_entry, KAL_FALSE, KAL_INTID_26) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 26), MOD_LISR2HISR_SW_LISR1)
#endif
#if defined (__MTK_TARGET__) && !defined(__SWL3H_HISR_DISABLE__)
//X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 27), LISR2HISR_SW_LISR3, "SWL3H", HISR_PRIORITY_SW_LISR3, 2048, SW_LISR3_HISR, KAL_FALSE, KAL_INTID_27) 
//X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 27), MOD_LISR2HISR_SW_LISR3)
#endif

#else /*__AST_TL1_TDD__*/
#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) && !defined(__SWL2H_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 25), LISR2HISR_SW_LISR2, "SWL2H_FDD", HISR_PRIORITY_SW_LISR2, 2048, UL1D_HighPriHISR, KAL_FALSE, KAL_INTID_25) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 25), MOD_LISR2HISR_SW_LISR2)

#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) && !defined(__SWL1H_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 26), LISR2HISR_SW_LISR1, "SWL1H_FDD", HISR_PRIORITY_SW_LISR1, 2048, UL1D_HISR, KAL_FALSE, KAL_INTID_26) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 26), MOD_LISR2HISR_SW_LISR1)

#if defined(__UMTS_RAT__) && defined(__UMTS_FDD_MODE__) && (defined(__MTK_TARGET__) || defined (__UE_SIMULATOR__)) && !defined(__SWL3H_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 27), LISR2HISR_SW_LISR3, "SWL3H", HISR_PRIORITY_SW_LISR3, 2048, UL1D_LowPriHISR, KAL_FALSE, KAL_INTID_27) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 27), MOD_LISR2HISR_SW_LISR3)
#endif /*__AST_TL1_TDD__*/

#if defined (__MTK_TARGET__) && !defined(__SWL4H_HISR_DISABLE__)
//X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 28), LISR2HISR_SW_LISR4, "SWL4H", HISR_PRIORITY_SW_LISR4, 2048, SW_LISR4_HISR, KAL_FALSE, KAL_INTID_28) 
//X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 28), MOD_LISR2HISR_SW_LISR4)
#endif

#if defined (__MTK_TARGET__) && !defined(__RTR_FRAME_HISR_DISABLE__)
//X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 29), LISR2HISR_RTR_FRAME, "RTR_FRAME_HISR", HISR_PRIORITY_RTR_FRAME, 2048, RTR_FRAME_HISR, KAL_FALSE, KAL_INTID_29) 
//X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 29), MOD_LISR2HISR_RTR_FRAME)
#endif

#if defined (__MTK_TARGET__) && defined(__CENTRALIZED_SLEEP_MANAGER__) 
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 30), LISR2HISR_TOPSM, "TOPSM_HISR", HISR_PRIORITY_TOPSM, 2048, MD_TOPSM_FM_Interrupt, KAL_FALSE, KAL_INTID_30) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 30), MOD_LISR2HISR_TOPSM)

#if defined (__MTK_TARGET__)
  #if defined(__EVENT_BASED_TIMER__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 31), LISR2HISR_OSTIMER_ARM, "OSTIMER_ARM_HISR", HISR_PRIORITY_OSTIMER_ARM, 2048, OSTD_Interrupt, KAL_FALSE, KAL_INTID_31) 
  #else /* __EVENT_BASED_TIMER__ */
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 31), LISR2HISR_OSTIMER_ARM, "GPTOST_HISR", HISR_PRIORITY_OSTIMER_ARM, 2048, isrSysTimer, KAL_FALSE, KAL_INTID_99) 
  #endif /* __EVENT_BASED_TIMER__ */
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 31), MOD_LISR2HISR_OSTIMER_ARM)
#endif

#if defined (__MTK_TARGET__) && defined(__AST_TL1_TDD__) && !defined(__TDD_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 33), LISR2HISR_TDD, "TDDHISR", HISR_PRIORITY_TDD, 2048, ast_hif_mcu_lisr_handler, KAL_FALSE, KAL_INTID_33) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 33), MOD_LISR2HISR_TDD)
#endif

#if defined (__MTK_TARGET__) && defined(__CENTRALIZED_SLEEP_MANAGER__) 
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 34), LISR2HISR_MODEM2G_TOPSM, "MODEM2G_TOPSM_HISR", HISR_PRIORITY_MODEM2G_TOPSM, 2048, MODEM2G_TOPSM_FM_Interrupt, KAL_FALSE, KAL_INTID_34) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 34), MOD_LISR2HISR_MODEM2G_TOPSM)

#if defined (__MTK_TARGET__) && !defined(__TXUPC_DSP_HISR_DISABLE__)
//X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 38), LISR2HISR_TXUPC_DSP, "TXUPC_DSP_HISR", HISR_PRIORITY_TXUPC_DSP, 2048, TXUPC_DSP_HISR, KAL_FALSE, KAL_INTID_38) 
//X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 38), MOD_LISR2HISR_TXUPC_DSP)
#endif

#if defined (__MTK_TARGET__)
#if ((defined(__MTK_TARGET__) && !defined(__MAUI_BASIC__)) || defined (__UE_SIMULATOR__)) && !defined(__LTE_SM__) && !defined(__DSP2CPU_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 41), LISR2HISR_DSP2CPU, "DSP2CPU_HISR", HISR_PRIORITY_DSP2CPU, 2048, L1D_DSP2MCU_Interrupt, KAL_FALSE, KAL_INTID_41) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 41), MOD_LISR2HISR_DSP2CPU)
#endif

#if defined (__MTK_TARGET__) && !defined(__MD_SLEEP_HISR_DISABLE__)
//X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 42), LISR2HISR_MD_SLEEP, "MD_SLEEP_HISR", HISR_PRIORITY_MD_SLEEP, 2048, MD_SLEEP_HISR, KAL_FALSE, KAL_INTID_42) 
//X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 42), MOD_LISR2HISR_MD_SLEEP)
#endif

#if defined (__MTK_TARGET__) && defined(__MODEM_3G_LOGGING__) && !defined(__LOG3G_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 43), LISR2HISR_LOG3G, "LOG3G_HISR", HISR_PRIORITY_LOG3G, 2048, USB_LOGGING_3G_LISR, KAL_FALSE, KAL_INTID_43) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 43), MOD_LISR2HISR_LOG3G)
#endif

#if defined (__MTK_TARGET__) && !defined(__GDMA2_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 44), LISR2HISR_MDGDMA2, "GDMA2", HISR_PRIORITY_ORG2, 1024, uart_hdma_isr, KAL_FALSE, KAL_INTID_44) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 44), MOD_LISR2HISR_MDGDMA2)
#endif

#if defined (__MTK_TARGET__) && !defined(__DEINT0_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 45), LISR2HISR_DEINT0, "DE0INT", HISR_PRIORITY_SHARED_LISR2HISR, 1024, DEINT0_LISR, KAL_FALSE, KAL_INTID_45) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 45), MOD_LISR2HISR_DEINT0)
#endif

#if defined (__MTK_TARGET__) && !defined(__DEINT1_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 46), LISR2HISR_DEINT1, "DE1INT", HISR_PRIORITY_SHARED_LISR2HISR, 1024, DEINT1_LISR, KAL_FALSE, KAL_INTID_46) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 46), MOD_LISR2HISR_DEINT1)
#endif

#if defined (__MTK_TARGET__) && !defined(__DEINT2_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 47), LISR2HISR_DEINT2, "DE2INT", HISR_PRIORITY_SHARED_LISR2HISR, 1024, DEINT2_LISR, KAL_FALSE, KAL_INTID_47) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 47), MOD_LISR2HISR_DEINT2)
#endif

#if defined (__MTK_TARGET__) && !defined(__DEINT3_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 48), LISR2HISR_DEINT3, "DE3INT", HISR_PRIORITY_SHARED_LISR2HISR, 1024, DEINT3_LISR, KAL_FALSE, KAL_INTID_48) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 48), MOD_LISR2HISR_DEINT3)
#endif

#if defined (__MTK_TARGET__) && !defined(__EINT_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 49), LISR2HISR_EINT, "EINT", HISR_PRIORITY_SHARED_LISR2HISR, 1024, EINT_LISR, KAL_FALSE, KAL_INTID_49) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 49), MOD_LISR2HISR_EINT)
#endif

#if defined (__MTK_TARGET__) && defined(__DHL_ADC_DCC_ENABLED__) && !defined(__DCC_HISR_DISABLE__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 50), DCC_HISR, "DCC_HISR", HISR_PRIORITY_ORG2, 512, Dcc_HisrEntry, KAL_FALSE, KAL_INTID_81) 
#endif
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 50), MOD_DCC_HISR)

#if defined (__MTK_TARGET__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 51), EMIMPU_HISR, "EMIMPU_HISR", HISR_PRIORITY_ERROR_RMPU, 1024, emimpu_lisr, KAL_FALSE, KAL_INTID_82) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 51), MOD_LISR2HISR_EMIMPU)
#endif

#if defined (__MTK_TARGET__) && defined (MT6290) 
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 52), BUS_ERR_HISR, "BUS_ERR_HISR", HISR_PRIORITY_ERROR_BUS_ERR, 512, bus_err_LISR, KAL_FALSE, KAL_INTID_64)
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 52), MOD_LISR2HISR_BUS_ERR)
#endif

#if defined (__MTK_TARGET__) && defined (__CVSD_CODEC_SUPPORT__) 
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 53), BT_SCO_HISR, "BT_SCO_LISR", HISR_PRIORITY_ORG2, 1024, BT_SCO_LISR, KAL_FALSE, KAL_INTID_65)
X_HISR_MOD((HISR_ID_DRV_CODE_BEGIN + 53), MOD_BT_SCO_HISR)
#endif

#if defined (__MTK_TARGET__) && defined(__MD1__) && defined(__CC_IRQ_EXIST__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 54), LISR2HISR_CC_IRQ_MD2MD1_SYS, "CCSS", HISR_PRIORITY_CC_IRQ_SYS, 1024, cc_irq_hisr, KAL_FALSE, KAL_INTID_83) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 54), MOD_LISR2HISR_CC_IRQ_MD2MD1_SYS)
#endif

#if defined (__MTK_TARGET__) && defined(__MD1__) && defined(__CC_IRQ_EXIST__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 55), LISR2HISR_CC_IRQ_MD2MD1_R0, "CC_0", HISR_PRIORITY_CC_IRQ_R0, 1024, cc_irq_hisr, KAL_FALSE, KAL_INTID_84) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 55), MOD_LISR2HISR_CC_IRQ_MD2MD1_R0)
#endif

#if defined (__MTK_TARGET__) && defined(__MD1__) && defined(__CC_IRQ_EXIST__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 56), LISR2HISR_CC_IRQ_MD2MD1_R1, "CCR1", HISR_PRIORITY_CC_IRQ_R1, 1024, cc_irq_hisr, KAL_FALSE, KAL_INTID_85) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 56), MOD_LISR2HISR_CC_IRQ_MD2MD1_R1)
#endif

#if defined (__MTK_TARGET__) && defined(__MD1__) && defined(__CC_IRQ_EXIST__)
X_HISR_CONST_WITH_INTID((HISR_ID_LISR2HISR_CODE_BEGIN + 57), LISR2HISR_CC_IRQ_MD2MD1_R2, "CCR2", HISR_PRIORITY_CC_IRQ_R2, 1024, cc_irq_hisr, KAL_FALSE, KAL_INTID_86) 
X_HISR_MOD((HISR_ID_LISR2HISR_CODE_BEGIN + 57), MOD_LISR2HISR_CC_IRQ_MD2MD1_R2)
#endif

#endif /* __UNIFIED_ISR_LEVEL__ */
/* ============================================================================================================= */

