<html>

<head>
<meta http-equiv="Content-Language" content="zh-cn">
<meta http-equiv="Content-Type" content="text/html; charset=gb2312">
<title>Ph.D. Dissertation Abstract - Fei Qiao</title>
<meta name="description" content="Created by Fei Qiao, 2006.10.01, CAS, EE, Tsinghua Univ.">
<base target="_blank">
</head>

<body>

<table border="0" width="100%" id="table1" cellspacing="0">
	<tr>
		<td width="98%" bgcolor="#3872AB" background="../banner_bg.gif">　</td>
	</tr>
	<tr>
		<td width="100%"><b>
		<span lang="EN-US" style="font-size: 20.0pt; font-family: Arial">
		Circuit-level Low Power Techniques for System-on-chip Design</span></b></td>
	</tr>
	<tr>
		<td width="99%"><hr SIZE="3" color="#000000" noshade></td>
	</tr>
	<tr>
		<td width="99%">
		　</td>
	</tr>
	<tr>
		<td width="99%">
		<b>
		<span lang="EN-US" style="font-family: Times New Roman; letter-spacing: .5pt">
		<font size="4">Key words:</font></span></b><span lang="EN-US" style="font-family: Times New Roman; letter-spacing: .5pt"><font size="4"> 
		low power; low-swing voltage; interconnect interface; flip-flop; 
		switched-capacitor circuits</font></span></td>
	</tr>
	<tr>
		<td width="99%">
		　</td>
	</tr>
	<tr>
		<td width="99%" height="25">
		<hr width="100%" SIZE="4">
		</td>
	</tr>
	<tr>
		<td width="99%">
		<p class="Title" style="margin-top:24.0pt;text-indent:0pt;line-height:normal" align="center">
		<font face="Times New Roman"><b>
		<span lang="EN-US" style="font-size: 16.0pt; color: windowtext">Abstract</span></b></font></p>
		<p class="PhD" align="justify"><font face="Times New Roman" size="4">
		<span lang="EN-US" style="color:windowtext">With the development of IC 
		technology and the increment of the chip scale, how to reduce the power 
		consumption of SOC chip becomes a stringent problem in design field. 
		Based on the low power design techniques in circuit level, this work 
		covers low power interconnect interface technique, high-speed and 
		low-power flip-flop technique and design of low-power switched capacitor 
		circuits. Contributions of this paper include,</span></font></p>
		<p class="PhD" align="justify"><font face="Times New Roman" size="4">
		<span lang="EN-US" style="color:windowtext">A new receiver, differential 
		level-triggered latch (DLTL), is presented to reduce the power 
		consumption of the interconnect network. Simulation results show that 
		the new receiver, designed by 0.18μm CMOS process, can restore signals 
		of no less than 50mV voltage swing at 500MHz, with the best performance 
		of power and power delay product. The effectiveness of the new receiver 
		has been proved by fabricated chips.</span></font></p>
		<p class="PhD" align="justify"><font face="Times New Roman" size="4">
		<span lang="EN-US" style="color:windowtext">Two new conditional 
		pre-charge DFFs, imCP-SAFF and mCP-SAFF, are presented. The new DFFs 
		keep the low power characteristic of their counterparts and improve 
		timing performance as well. Especially, the imCP-SAFF can restrain the 
		leakage power effectively with modified conditional pre-charge control 
		modules.</span></font></p>
		<p class="PhD" align="justify"><font face="Times New Roman" size="4">
		<span lang="EN-US" style="color:windowtext">To reduce the power 
		consumption of interconnect drivers with high-speed signal and heavier 
		work load, a new low power optimizing algorithm with driver-array 
		architecture is presented. The new power optimizing method significantly 
		reduces the dynamic power and chip layout area of interconnect driver of 
		inverter chain without deteriorating the delay of the driver.</span></font></p>
		<p align="justify">
		<span lang="EN-US" style="font-family: Times New Roman; letter-spacing: .5pt">
		<font size="4">Switched-capacitor circuits operated by AC power supply (ACP) 
		are also probed. The ACP is designed to shut off the operational 
		transconductance amplifier during sampling phase, which saves about 40% 
		power consumption. The presented low power technique can implement the 
		same functionality as that of the traditional switched-capacitor 
		circuits powered by DC power supply, which is proved by fabricated 
		chips.</font></span></p>
　</td>
	</tr>
	<tr>
		<td width="99%">　</td>
	</tr>
	<tr>
		<td width="99%"><hr SIZE="3" color="#000000" noshade></td>
	</tr>
	<tr>
		<td>
		<p align="center"><b><font size="4" face="Times New Roman">
		<span lang="en-us">Copyright </span>&copy;<span lang="en-us"> 2006 - 2008&nbsp;&nbsp;
		</span>Fei Qiao,<span lang="en-us"> </span>Tsinghua University, Beijing, 
		P<span lang="en-us">.</span>R<span lang="en-us">.</span>C<span lang="en-us">.</span> 
		All rights reserved</font></b><p align="center"><b>
		<font size="4" face="Times New Roman">Last Update :
		<!--webbot bot="Timestamp" S-Type="EDITED" S-Format="%Y-%m-%d" startspan -->2009-03-18<!--webbot bot="Timestamp" endspan i-checksum="12235" --></font></b></td>
	</tr>
	<tr>
		<td bgcolor="#3872AB" background="../banner_bg.gif">　</td>
	</tr>
</table>

</body>

</html>
