// Seed: 1364239908
module module_0 (
    input tri0 id_0,
    input supply1 id_1
);
  logic id_3;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input wor id_2,
    input uwire id_3,
    output wor id_4,
    input supply0 id_5,
    input tri id_6,
    input tri id_7,
    input supply1 id_8,
    input wire id_9,
    output wire id_10
);
  logic id_12, id_13;
  assign id_12[-1'b0] = -1;
  wire [1 : 1] id_14;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  logic id_15;
  ;
  shortint id_16;
  ;
  reg  id_17;
  wire id_18;
  always @(1 or id_17) id_17 = -1;
endmodule
