library ieee;
use ieee.std_logic_1164.all;

entity FlipFlop_Demo is
	port(SW : in std_logic_vector(2 downto 0);
			KEY : in std_logic_vector(0 downto 0);
			LEDR : out std_logic_vector(0 downto 0));
end FlipFlop_Demo;

architecture Test of FlipFlop_Demo is
begin
	