Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Thu Oct 29 23:58:03 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file DCT_control_sets_placed.rpt
| Design       : DCT
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    13 |
| Minimum Number of register sites lost to control set restrictions |    32 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            8 |
| Yes          | No                    | No                     |              15 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              99 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------+--------------------------------------------------------+------------------+----------------+
| Clock Signal |                  Enable Signal                 |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+--------------+------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|  ap_clk      | DCT_Loop_1_proc_U0/E[0]                        | DCT_Loop_1_proc_U0/p_1_rec_i_i_reg_520                 |                1 |              4 |
|  ap_clk      | DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_410        | DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_41                 |                1 |              4 |
|  ap_clk      | DCT_Loop_1_proc_U0/ap_sig_bdd_44               |                                                        |                1 |              4 |
|  ap_clk      | DCT_Block_DCT_exit2_proc_U0/Q[0]               |                                                        |                1 |              4 |
|  ap_clk      | DCT_Block_DCT_exit2_proc_U0/rowrcv_1_reg_610   | DCT_Block_DCT_exit2_proc_U0/rowrcv_1_reg_61[3]_i_1_n_0 |                1 |              4 |
|  ap_clk      | DCT_Block_DCT_exit2_proc_U0/Xbuff_channel_read | DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_720           |                2 |              4 |
|  ap_clk      | DCT_Loop_1_proc_U0/usedw_reg[0][0]             | ap_rst                                                 |                2 |              6 |
|  ap_clk      | DCT_Loop_3_proc_U0/Q[1]                        |                                                        |                3 |              7 |
|  ap_clk      | DCT_Loop_3_proc_U0/E[0]                        | Ybuff_U/SR[0]                                          |                3 |              7 |
|  ap_clk      |                                                |                                                        |                6 |              8 |
|  ap_clk      |                                                | ap_rst                                                 |                8 |             22 |
|  ap_clk      | DCT_Block_DCT_exit2_proc_U0/pop                | ap_rst                                                 |                7 |             32 |
|  ap_clk      | DCT_Loop_1_proc_U0/E[0]                        | ap_rst                                                 |                8 |             38 |
+--------------+------------------------------------------------+--------------------------------------------------------+------------------+----------------+


