

================================================================
== Vivado HLS Report for 'mmult_hw_float_32_s'
================================================================
* Date:           Fri Feb 22 16:21:40 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hls_mmult_prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16536|  16536|  16536|  16536|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- L1_L2   |  16534|  16534|       167|         16|          1|  1024|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    873|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     10|    696|   1422|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    859|
|Register         |        0|      -|   3856|    864|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     10|   4552|   4018|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     12|     12|     22|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |standalone_mmult_bkb_U1  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_bkb_U2  |standalone_mmult_bkb  |        0|      2|  205|  390|
    |standalone_mmult_cud_U3  |standalone_mmult_cud  |        0|      3|  143|  321|
    |standalone_mmult_cud_U4  |standalone_mmult_cud  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     10|  696| 1422|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |ia_1_fu_899_p2                 |     +    |      0|  0|  15|           6|           1|
    |ib_1_fu_1685_p2                |     +    |      0|  0|  15|           6|           1|
    |indvar_flatten_next_fu_893_p2  |     +    |      0|  0|  18|          11|           1|
    |tmp_66_fu_964_p2               |     +    |      0|  0|  15|           7|           6|
    |tmp_68_fu_1014_p2              |     +    |      0|  0|  15|           8|           7|
    |tmp_70_fu_1061_p2              |     +    |      0|  0|  15|           8|           8|
    |tmp_72_fu_1110_p2              |     +    |      0|  0|  16|           9|           8|
    |tmp_74_fu_1157_p2              |     +    |      0|  0|  16|           9|           9|
    |tmp_76_fu_1203_p2              |     +    |      0|  0|  16|           9|           9|
    |tmp_79_fu_1296_p2              |     +    |      0|  0|  17|          10|           9|
    |tmp_81_fu_1343_p2              |     +    |      0|  0|  17|          10|          10|
    |tmp_83_fu_1389_p2              |     +    |      0|  0|  17|          10|          10|
    |tmp_85_fu_1435_p2              |     +    |      0|  0|  17|          10|          10|
    |tmp_87_fu_1481_p2              |     +    |      0|  0|  17|          10|          10|
    |tmp_92_fu_1668_p2              |     +    |      0|  0|  18|          11|          10|
    |tmp_93_fu_1679_p2              |     +    |      0|  0|  19|          12|          12|
    |exitcond_flatten_fu_887_p2     |   icmp   |      0|  0|  13|          11|          12|
    |exitcond_fu_905_p2             |   icmp   |      0|  0|  11|           6|           7|
    |tmp_10_fu_1025_p2              |    or    |      0|  0|  18|          11|           3|
    |tmp_12_fu_1039_p2              |    or    |      0|  0|  18|          11|           3|
    |tmp_14_fu_1071_p2              |    or    |      0|  0|  18|          11|           3|
    |tmp_16_fu_1085_p2              |    or    |      0|  0|  18|          11|           3|
    |tmp_18_fu_1121_p2              |    or    |      0|  0|  18|          11|           4|
    |tmp_20_fu_1135_p2              |    or    |      0|  0|  18|          11|           4|
    |tmp_22_fu_1167_p2              |    or    |      0|  0|  18|          11|           4|
    |tmp_24_fu_1181_p2              |    or    |      0|  0|  18|          11|           4|
    |tmp_26_fu_1213_p2              |    or    |      0|  0|  18|          11|           4|
    |tmp_28_fu_1227_p2              |    or    |      0|  0|  18|          11|           4|
    |tmp_30_fu_1257_p2              |    or    |      0|  0|  18|          11|           4|
    |tmp_32_fu_1271_p2              |    or    |      0|  0|  18|          11|           4|
    |tmp_34_fu_1307_p2              |    or    |      0|  0|  18|          11|           5|
    |tmp_36_fu_1321_p2              |    or    |      0|  0|  18|          11|           5|
    |tmp_38_fu_1353_p2              |    or    |      0|  0|  18|          11|           5|
    |tmp_40_fu_1367_p2              |    or    |      0|  0|  18|          11|           5|
    |tmp_42_fu_1399_p2              |    or    |      0|  0|  18|          11|           5|
    |tmp_44_fu_1413_p2              |    or    |      0|  0|  18|          11|           5|
    |tmp_46_fu_1445_p2              |    or    |      0|  0|  18|          11|           5|
    |tmp_48_fu_1459_p2              |    or    |      0|  0|  18|          11|           5|
    |tmp_4_fu_940_p2                |    or    |      0|  0|  18|          11|           1|
    |tmp_50_fu_1491_p2              |    or    |      0|  0|  18|          11|           5|
    |tmp_52_fu_1505_p2              |    or    |      0|  0|  18|          11|           5|
    |tmp_54_fu_1535_p2              |    or    |      0|  0|  18|          11|           5|
    |tmp_56_fu_1549_p2              |    or    |      0|  0|  18|          11|           5|
    |tmp_58_fu_1579_p2              |    or    |      0|  0|  18|          11|           5|
    |tmp_60_fu_1593_p2              |    or    |      0|  0|  18|          11|           5|
    |tmp_62_fu_1626_p2              |    or    |      0|  0|  18|          11|           5|
    |tmp_64_fu_1640_p2              |    or    |      0|  0|  18|          11|           5|
    |tmp_7_fu_975_p2                |    or    |      0|  0|  18|          11|           2|
    |tmp_9_fu_989_p2                |    or    |      0|  0|  18|          11|           2|
    |ib_mid2_fu_911_p3              |  select  |      0|  0|   6|           1|           1|
    |tmp_mid2_v_fu_919_p3           |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                  |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   8|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 873|         509|         279|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |a_address0                               |  85|         17|   10|        170|
    |a_address1                               |  85|         17|   10|        170|
    |ap_NS_fsm                                |  93|         19|    1|         19|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10                 |   9|          2|    1|          2|
    |ap_phi_mux_ia_phi_fu_721_p4              |   9|          2|    6|         12|
    |ap_phi_mux_ib_phi_fu_732_p4              |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten_phi_fu_710_p4  |   9|          2|   11|         22|
    |b_address0                               |  85|         17|   10|        170|
    |b_address1                               |  85|         17|   10|        170|
    |grp_fu_739_p0                            |  38|          7|   32|        224|
    |grp_fu_739_p1                            |  85|         17|   32|        544|
    |grp_fu_744_p0                            |  38|          7|   32|        224|
    |grp_fu_744_p1                            |  85|         17|   32|        544|
    |grp_fu_748_p0                            |  27|          5|   32|        160|
    |grp_fu_748_p1                            |  27|          5|   32|        160|
    |grp_fu_752_p0                            |  27|          5|   32|        160|
    |grp_fu_752_p1                            |  27|          5|   32|        160|
    |ia_reg_717                               |   9|          2|    6|         12|
    |ib_reg_728                               |   9|          2|    6|         12|
    |indvar_flatten_reg_706                   |   9|          2|   11|         22|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 859|        171|  345|       2971|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_5_4_reg_1983  |  32|   0|   32|          0|
    |ap_reg_pp0_iter1_tmp_5_5_reg_1988  |  32|   0|   32|          0|
    |ap_reg_pp0_iter1_tmp_5_6_reg_2013  |  32|   0|   32|          0|
    |exitcond_flatten_reg_1694          |   1|   0|    1|          0|
    |ia_reg_717                         |   6|   0|    6|          0|
    |ib_1_reg_2238                      |   6|   0|    6|          0|
    |ib_mid2_reg_1703                   |   6|   0|    6|          0|
    |ib_reg_728                         |   6|   0|    6|          0|
    |indvar_flatten_next_reg_1698       |  11|   0|   11|          0|
    |indvar_flatten_reg_706             |  11|   0|   11|          0|
    |reg_756                            |  32|   0|   32|          0|
    |reg_761                            |  32|   0|   32|          0|
    |reg_766                            |  32|   0|   32|          0|
    |reg_771                            |  32|   0|   32|          0|
    |reg_776                            |  32|   0|   32|          0|
    |reg_781                            |  32|   0|   32|          0|
    |reg_786                            |  32|   0|   32|          0|
    |reg_791                            |  32|   0|   32|          0|
    |reg_796                            |  32|   0|   32|          0|
    |reg_801                            |  32|   0|   32|          0|
    |reg_806                            |  32|   0|   32|          0|
    |reg_811                            |  32|   0|   32|          0|
    |reg_816                            |  32|   0|   32|          0|
    |reg_821                            |  32|   0|   32|          0|
    |reg_826                            |  32|   0|   32|          0|
    |reg_831                            |  32|   0|   32|          0|
    |reg_836                            |  32|   0|   32|          0|
    |reg_841                            |  32|   0|   32|          0|
    |reg_846                            |  32|   0|   32|          0|
    |reg_851                            |  32|   0|   32|          0|
    |reg_856                            |  32|   0|   32|          0|
    |reg_861                            |  32|   0|   32|          0|
    |reg_866                            |  32|   0|   32|          0|
    |reg_871                            |  32|   0|   32|          0|
    |reg_876                            |  32|   0|   32|          0|
    |reg_881                            |  32|   0|   32|          0|
    |sum_1_14_reg_2293                  |  32|   0|   32|          0|
    |tmp_2_cast5_cast1_reg_1798         |   6|   0|    8|          2|
    |tmp_2_cast5_cast_reg_1849          |   6|   0|    9|          3|
    |tmp_2_cast5_reg_1965               |   6|   0|   10|          4|
    |tmp_5_10_reg_2078                  |  32|   0|   32|          0|
    |tmp_5_11_reg_2103                  |  32|   0|   32|          0|
    |tmp_5_12_reg_2108                  |  32|   0|   32|          0|
    |tmp_5_13_reg_2133                  |  32|   0|   32|          0|
    |tmp_5_14_reg_2138                  |  32|   0|   32|          0|
    |tmp_5_15_reg_2163                  |  32|   0|   32|          0|
    |tmp_5_16_reg_2168                  |  32|   0|   32|          0|
    |tmp_5_17_reg_2193                  |  32|   0|   32|          0|
    |tmp_5_18_reg_2198                  |  32|   0|   32|          0|
    |tmp_5_19_reg_2228                  |  32|   0|   32|          0|
    |tmp_5_1_reg_1920                   |  32|   0|   32|          0|
    |tmp_5_20_reg_2233                  |  32|   0|   32|          0|
    |tmp_5_21_reg_2243                  |  32|   0|   32|          0|
    |tmp_5_22_reg_2248                  |  32|   0|   32|          0|
    |tmp_5_23_reg_2253                  |  32|   0|   32|          0|
    |tmp_5_24_reg_2258                  |  32|   0|   32|          0|
    |tmp_5_25_reg_2263                  |  32|   0|   32|          0|
    |tmp_5_26_reg_2268                  |  32|   0|   32|          0|
    |tmp_5_27_reg_2273                  |  32|   0|   32|          0|
    |tmp_5_28_reg_2278                  |  32|   0|   32|          0|
    |tmp_5_29_reg_2283                  |  32|   0|   32|          0|
    |tmp_5_2_reg_1945                   |  32|   0|   32|          0|
    |tmp_5_30_reg_2288                  |  32|   0|   32|          0|
    |tmp_5_3_reg_1950                   |  32|   0|   32|          0|
    |tmp_5_4_reg_1983                   |  32|   0|   32|          0|
    |tmp_5_5_reg_1988                   |  32|   0|   32|          0|
    |tmp_5_6_reg_2013                   |  32|   0|   32|          0|
    |tmp_5_7_reg_2018                   |  32|   0|   32|          0|
    |tmp_5_8_reg_2043                   |  32|   0|   32|          0|
    |tmp_5_9_reg_2048                   |  32|   0|   32|          0|
    |tmp_5_reg_1915                     |  32|   0|   32|          0|
    |tmp_5_s_reg_2073                   |  32|   0|   32|          0|
    |tmp_70_reg_1828                    |   8|   0|    8|          0|
    |tmp_74_reg_1880                    |   9|   0|    9|          0|
    |tmp_76_reg_1905                    |   9|   0|    9|          0|
    |tmp_93_reg_2223                    |  12|   0|   12|          0|
    |tmp_mid2_v_reg_1728                |   6|   0|    6|          0|
    |tmp_reg_1733                       |   6|   0|   11|          5|
    |exitcond_flatten_reg_1694          |  64|  32|    1|          0|
    |tmp_5_10_reg_2078                  |  64|  32|   32|          0|
    |tmp_5_11_reg_2103                  |  64|  32|   32|          0|
    |tmp_5_12_reg_2108                  |  64|  32|   32|          0|
    |tmp_5_13_reg_2133                  |  64|  32|   32|          0|
    |tmp_5_14_reg_2138                  |  64|  32|   32|          0|
    |tmp_5_15_reg_2163                  |  64|  32|   32|          0|
    |tmp_5_16_reg_2168                  |  64|  32|   32|          0|
    |tmp_5_17_reg_2193                  |  64|  32|   32|          0|
    |tmp_5_18_reg_2198                  |  64|  32|   32|          0|
    |tmp_5_19_reg_2228                  |  64|  32|   32|          0|
    |tmp_5_20_reg_2233                  |  64|  32|   32|          0|
    |tmp_5_21_reg_2243                  |  64|  32|   32|          0|
    |tmp_5_22_reg_2248                  |  64|  32|   32|          0|
    |tmp_5_23_reg_2253                  |  64|  32|   32|          0|
    |tmp_5_24_reg_2258                  |  64|  32|   32|          0|
    |tmp_5_25_reg_2263                  |  64|  32|   32|          0|
    |tmp_5_26_reg_2268                  |  64|  32|   32|          0|
    |tmp_5_27_reg_2273                  |  64|  32|   32|          0|
    |tmp_5_28_reg_2278                  |  64|  32|   32|          0|
    |tmp_5_29_reg_2283                  |  64|  32|   32|          0|
    |tmp_5_30_reg_2288                  |  64|  32|   32|          0|
    |tmp_5_7_reg_2018                   |  64|  32|   32|          0|
    |tmp_5_8_reg_2043                   |  64|  32|   32|          0|
    |tmp_5_9_reg_2048                   |  64|  32|   32|          0|
    |tmp_5_s_reg_2073                   |  64|  32|   32|          0|
    |tmp_93_reg_2223                    |  64|  32|   12|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |3856| 864| 2955|         14|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------+-----+-----+------------+---------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | mmult_hw<float, 32> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | mmult_hw<float, 32> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | mmult_hw<float, 32> | return value |
|ap_done         | out |    1| ap_ctrl_hs | mmult_hw<float, 32> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | mmult_hw<float, 32> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | mmult_hw<float, 32> | return value |
|a_address0      | out |   10|  ap_memory |          a          |     array    |
|a_ce0           | out |    1|  ap_memory |          a          |     array    |
|a_q0            |  in |   32|  ap_memory |          a          |     array    |
|a_address1      | out |   10|  ap_memory |          a          |     array    |
|a_ce1           | out |    1|  ap_memory |          a          |     array    |
|a_q1            |  in |   32|  ap_memory |          a          |     array    |
|b_address0      | out |   10|  ap_memory |          b          |     array    |
|b_ce0           | out |    1|  ap_memory |          b          |     array    |
|b_q0            |  in |   32|  ap_memory |          b          |     array    |
|b_address1      | out |   10|  ap_memory |          b          |     array    |
|b_ce1           | out |    1|  ap_memory |          b          |     array    |
|b_q1            |  in |   32|  ap_memory |          b          |     array    |
|out_r_address0  | out |   10|  ap_memory |        out_r        |     array    |
|out_r_ce0       | out |    1|  ap_memory |        out_r        |     array    |
|out_r_we0       | out |    1|  ap_memory |        out_r        |     array    |
|out_r_d0        | out |   32|  ap_memory |        out_r        |     array    |
+----------------+-----+-----+------------+---------------------+--------------+

