#include <common.h>
#include <macro.h>
#include <pattern.h>
#include <cpu.h>
#include <memory.h>

extern CPU_state cpu;

#define R(i) (cpu.reg[i])
#define Mr mem_read
#define Mw mem_write
#define HALT(thispc, code) halt_trap(thispc, code)

enum {
  TYPE_R, TYPE_SB,
  TYPE_I, TYPE_U, TYPE_S,
  TYPE_N, TYPE_J
};

#define src1R() do { *src1 = R(rs1); } while (0)
#define src2R() do { *src2 = R(rs2); } while (0)
#define immI() do { *imm = SEXT(BITS(i, 31, 20), 12); } while(0)
#define immU() do { *imm = SEXT(BITS(i, 31, 12), 20) << 12; } while(0)
#define immJ() do { *imm = SEXT(BITS(i, 31, 31) << 20 | \
                                BITS(i, 19, 12) << 12 | \
                                BITS(i, 20, 20) << 11 | \
                                BITS(i, 30, 21) << 1, 21);} while(0)
#define immS() do { *imm = (SEXT(BITS(i, 31, 25), 7) << 5) | BITS(i, 11, 7); } while(0)
#define immSB() do { *imm = SEXT(BITS(i, 31, 31) << 12 | \
                                 BITS(i,  7,  7) << 11 | \
                                 BITS(i, 30, 25) << 5  | \
                                 BITS(i, 11,  8) << 1, 13); } while(0)

static void decode_operand(Decode *s, int *rd, uint64_t *src1, uint64_t *src2, uint64_t *imm, int type){
    uint32_t i = s->inst;
    int rs1 = BITS(i, 19, 15);
    int rs2 = BITS(i, 24, 20);
    *rd     = BITS(i, 11,  7);
    switch(type) {
        case TYPE_R: src1R(); src2R();         break;
        case TYPE_I: src1R();          immI(); break;
        case TYPE_U:                   immU(); break;
        case TYPE_J:                   immJ(); break;
        case TYPE_S: src1R(); src2R(); immS(); break;
        case TYPE_SB:src1R(); src2R(); immSB();break;
    }
}
void decode_exec(Decode *s){
    int rd = 0;
    uint64_t src1 = 0, src2 = 0, imm = 0;
    s->dnpc = s->snpc;

#define INSTPAT_INST(s) ((s)->inst)
#define INSTPAT_MATCH(s, name, type, ... /* execute body */ ) { \
  log_info("<%lx>: %s", s->pc, str(name)); \
  decode_operand(s, &rd, &src1, &src2, &imm, concat(TYPE_, type)); \
  __VA_ARGS__ ; \
}
    INSTPAT_START();
    /* RV32I Base Instruction Set */
    //RV64IM
/*R-type    funct7   rs2    rs1  f3   rd    opcode
  I-type      imm[11:0]     rs1  f3   rd    opcode
  S-type      imm    rs2    rs1  f3  imm    opcode
  SB-type     imm    rs2    rs1  f3  imm    opcode
  U-type            imm[31:12]        rd    opcode
  UJ-type     imm[20|10:1|11|19:12]   rd    opcode */

    /* Pseudo Instruction */
    INSTPAT("0000000 00000 00001 000 00000 11001 11", ret    , I, printf("This is ret!\n"), HALT(s->pc, -1));
    //00100513
    INSTPAT("0000000 00001 00000 000 01010 00100 11", li     , I, printf("This is li!\n"), HALT(s->pc, -1));

    INSTPAT("??????? ????? ????? ??? ????? 01101 11", lui    , U, R(rd) = imm);
    INSTPAT("??????? ????? ????? ??? ????? 00101 11", auipc  , U, R(rd) = s->pc + imm);
    INSTPAT("??????? ????? ????? ??? ????? 11011 11", jal    , J, R(rd) = s->pc + 4, s->dnpc = s->pc + imm);
    INSTPAT("??????? ????? ????? 000 ????? 11001 11", jalr   , I, R(rd) = s->pc + 4, s->dnpc = (src1 + imm) & ~1);

    //00050463
    //beqz	a0,80000018
    //beq a0, x0, 80000018
    //       0000000001000
    //       0000000 00000 01010 000 01000 11000 11
    INSTPAT("??????? ????? ????? 000 ????? 11000 11", beq    , SB, s->dnpc = s->pc + (src1 == src2 ? imm : 0); if (src1 == src2) log_info("beq: jumping, imm=0x%lx",imm); else log_info("beq: not jumping"););
    INSTPAT("??????? ????? ????? 001 ????? 11000 11", bne    , SB, s->dnpc = s->pc + (src1 != src2 ? imm : 0));
    INSTPAT("??????? ????? ????? 100 ????? 11000 11", blt    , SB, s->dnpc = s->pc + (src1 < src2 ? imm : 0));
    INSTPAT("??????? ????? ????? 101 ????? 11000 11", bge    , SB, s->dnpc = s->pc + (src1 >= src2 ? imm : 0));
    INSTPAT("??????? ????? ????? 110 ????? 11000 11", bltu   , SB, );//TODO
    INSTPAT("??????? ????? ????? 111 ????? 11000 11", bgeu   , SB, );//TODO

    INSTPAT("??????? ????? ????? 000 ????? 00000 11", lb     , I, R(rd) = SEXT(Mr(src1 + imm, 1), 8));
    INSTPAT("??????? ????? ????? 001 ????? 00000 11", lh     , I, R(rd) = SEXT(Mr(src1 + imm, 2), 16));
    INSTPAT("??????? ????? ????? 010 ????? 00000 11", lw     , I, R(rd) = SEXT(Mr(src1 + imm, 4), 32));
    INSTPAT("??????? ????? ????? 100 ????? 00000 11", lbu    , I, ); //TODO
    INSTPAT("??????? ????? ????? 101 ????? 00000 11", lhu    , I, ); //TODO
    
    INSTPAT("??????? ????? ????? 000 ????? 01000 11", sb     , S, Mw(src1 + imm, 1, src2));
    INSTPAT("??????? ????? ????? 001 ????? 01000 11", sh     , S, Mw(src1 + imm, 2, src2));
    INSTPAT("??????? ????? ????? 010 ????? 01000 11", sw     , S, Mw(src1 + imm, 4, src2));
    
    INSTPAT("??????? ????? ????? 000 ????? 00100 11", addi   , I, R(rd) = src1 + imm);
    INSTPAT("??????? ????? ????? 010 ????? 00100 11", slti   , I, R(rd) = (src1 << imm) ? 1 : 0);
    INSTPAT("??????? ????? ????? 011 ????? 00100 11", sltiu  , I, R(rd) = ZEXT((src1 << imm) ? 1 : 0, 64));
    INSTPAT("??????? ????? ????? 100 ????? 00100 11", xori   , I, R(rd) = (src1 ^ imm));
    INSTPAT("??????? ????? ????? 110 ????? 00100 11", ori    , I, R(rd) = (src1 | imm));
    INSTPAT("??????? ????? ????? 111 ????? 00100 11", andi   , I, R(rd) = (src1 & imm));

    INSTPAT("0000000 ????? ????? 000 ????? 01100 11", add    , R, R(rd) = src1 + src2);
    INSTPAT("0100000 ????? ????? 000 ????? 01100 11", sub    , R, R(rd) = src1 - src2);
    INSTPAT("0000000 ????? ????? 001 ????? 01100 11", sll    , R, R(rd) = (src1 << src2));
    INSTPAT("0000000 ????? ????? 010 ????? 01100 11", slt    , R, R(rd) = (src1 < src2) ? 1 : 0);
    INSTPAT("0000000 ????? ????? 011 ????? 01100 11", sltu   , R, R(rd) = ZEXT((src1 < src2) ? 1 : 0, 64));
    INSTPAT("0000000 ????? ????? 100 ????? 01100 11", xor    , R, R(rd) = (src1 ^ src2));
    INSTPAT("0000000 ????? ????? 101 ????? 01100 11", srl    , R, R(rd) = (src1 >> src2));
    INSTPAT("0100000 ????? ????? 101 ????? 01100 11", sra    , R, R(rd) = ((int64_t)src1 >> src2));
    INSTPAT("0000000 ????? ????? 110 ????? 01100 11", or     , R, R(rd) = (src1 | src2));
    INSTPAT("0000000 ????? ????? 111 ????? 01100 11", and    , R, R(rd) = (src1 & src2));

    INSTPAT("0000??? ????? 00000 000 00000 00011 11", fence  , N, );//TODO
    INSTPAT("0000000 00000 00000 001 00000 00011 11", fence.i, N, );//TODO
    INSTPAT("0000000 00000 00000 000 00000 11100 11", ecall  , N, );//TODO
    INSTPAT("0000000 00001 00000 000 00000 11100 11", ebreak , N, HALT(s->pc, R(10))); // R(10) is $a0

    INSTPAT("??????? ????? ????? 001 ????? 11100 11", csrrw  , I, );//TODO
    INSTPAT("??????? ????? ????? 010 ????? 11100 11", csrrs  , I, );//TODO
    INSTPAT("??????? ????? ????? 011 ????? 11100 11", csrrc  , I, );//TODO
    INSTPAT("??????? ????? ????? 101 ????? 11100 11", csrrwi , I, );//TODO
    INSTPAT("??????? ????? ????? 110 ????? 11100 11", csrrsi , I, );//TODO
    INSTPAT("??????? ????? ????? 111 ????? 11100 11", csrrci , I, );//TODO

    /* RV64I Base Instruction Set (in addition to RV32I) */
    INSTPAT("??????? ????? ????? 110 ????? 00000 11", lwu    , I, ); //TODO
    INSTPAT("??????? ????? ????? 011 ????? 00000 11", ld     , I, R(rd) = Mr(src1 + imm, 8));

    INSTPAT("??????? ????? ????? 011 ????? 01000 11", sd     , S, Mw(src1 + imm, 8, src2));

    INSTPAT("0000000 ????? ????? 001 ????? 00100 11", slli   , I, R(rd) = (src1 << BITS(imm, 5, 0)));//RV64I diff
    INSTPAT("0000000 ????? ????? 101 ????? 00100 11", srli   , I, R(rd) = (src1 >> BITS(imm, 5, 0)));//RV64I diff
    INSTPAT("0100000 ????? ????? 101 ????? 00100 11", srai   , I, R(rd) = ((int64_t)src1 >> BITS(imm, 5, 0)));//RV64I diff

    INSTPAT("??????? ????? ????? 000 ????? 00110 11", addiw  , I, R(rd) = SEXT(BITS(src1, 31, 0) + SEXT(imm, 32), 64)); //?
    INSTPAT("0000000 ????? ????? 001 ????? 00110 11", slliw  , I, );//TODO
    INSTPAT("0000000 ????? ????? 101 ????? 00110 11", srliw  , I, );//TODO
    INSTPAT("0100000 ????? ????? 101 ????? 00110 11", sraiw  , I, );//TODO

    INSTPAT("0000000 ????? ????? 000 ????? 01110 11", addw   , R, R(rd) = SEXT((BITS(src1, 31, 0) + BITS(src2, 31, 0)), 64));
    INSTPAT("0100000 ????? ????? 000 ????? 01110 11", subw   , R, R(rd) = SEXT((BITS(src1, 31, 0) - BITS(src2, 31, 0)), 64));
    INSTPAT("0000000 ????? ????? 001 ????? 01110 11", sllw   , R, );//TODO
    INSTPAT("0000000 ????? ????? 101 ????? 01110 11", srlw   , R, );//TODO
    INSTPAT("0100000 ????? ????? 101 ????? 01110 11", sraw   , R, );//TODO

    /* RV32M Standard Extension */
    INSTPAT("0000001 ????? ????? 000 ????? 01100 11", mul    , R, R(rd) = (uint64_t)((__uint128_t)src1 * (__uint128_t)src2));
    INSTPAT("0000001 ????? ????? 001 ????? 01100 11", mulh   , R, R(rd) = (uint64_t)(((__uint128_t)src1 * (__uint128_t)src2) >> 64));
    INSTPAT("0000001 ????? ????? 010 ????? 01100 11", mulhsu , R, );//TODO
    INSTPAT("0000001 ????? ????? 011 ????? 01100 11", mulhu  , R, );//TODO
    INSTPAT("0000001 ????? ????? 100 ????? 01100 11", div    , R, R(rd) = src1 / src2);
    INSTPAT("0000001 ????? ????? 101 ????? 01100 11", divu   , R, );//TODO
    INSTPAT("0000001 ????? ????? 110 ????? 01100 11", rem    , R, R(rd) = src1 % src2);
    INSTPAT("0000001 ????? ????? 111 ????? 01100 11", remu   , R, );//TODO

    /* RV64M Standard Extension (in addition to RV32M) */
    INSTPAT("0000001 ????? ????? 000 ????? 01110 11", mulw   , R, R(rd) = SEXT(BITS((BITS(src1, 31, 0) * BITS(src2, 31, 0)), 31, 0), 32));
    INSTPAT("0000001 ????? ????? 100 ????? 01110 11", divw   , R, R(rd) = SEXT(BITS((BITS(src1, 31, 0) / BITS(src2, 31, 0)), 31, 0), 32));
    INSTPAT("0000001 ????? ????? 101 ????? 01110 11", divuw  , R, );//TODO
    INSTPAT("0000001 ????? ????? 110 ????? 01110 11", remw   , R, R(rd) = SEXT(BITS((BITS(src1, 31, 0) % BITS(src2, 31, 0)), 31, 0), 32));
    INSTPAT("0000001 ????? ????? 111 ????? 01110 11", remuw  , R, );//TODO

    //Invalid Opcode
    INSTPAT("??????? ????? ????? ??? ????? ????? ??", unk    , N, printf(ANSI_FMT("Unknown Inst!\n", ANSI_FG_RED)), HALT(s->pc, -1));
    INSTPAT_END();

    //Possibly write into x0 to discard value
    R(0) = 0;

    return;
}
