   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f10x_rcu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../system/src/gd32f10x/gd32f10x_rcu.c"
  18              		.section	.text.rcu_periph_clock_enable,"ax",%progbits
  19              		.align	1
  20              		.global	rcu_periph_clock_enable
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	rcu_periph_clock_enable:
  26              	.LVL0:
  27              	.LFB57:
   1:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
   2:../system/src/gd32f10x/gd32f10x_rcu.c ****     \file    gd32f10x_rcu.c
   3:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief   RCU driver
   4:../system/src/gd32f10x/gd32f10x_rcu.c **** 
   5:../system/src/gd32f10x/gd32f10x_rcu.c ****     \version 2014-12-26, V1.0.0, firmware for GD32F10x
   6:../system/src/gd32f10x/gd32f10x_rcu.c ****     \version 2017-06-20, V2.0.0, firmware for GD32F10x
   7:../system/src/gd32f10x/gd32f10x_rcu.c ****     \version 2018-07-31, V2.1.0, firmware for GD32F10x
   8:../system/src/gd32f10x/gd32f10x_rcu.c ****     \version 2020-09-30, V2.2.0, firmware for GD32F10x
   9:../system/src/gd32f10x/gd32f10x_rcu.c **** */
  10:../system/src/gd32f10x/gd32f10x_rcu.c **** 
  11:../system/src/gd32f10x/gd32f10x_rcu.c **** /*
  12:../system/src/gd32f10x/gd32f10x_rcu.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:../system/src/gd32f10x/gd32f10x_rcu.c **** 
  14:../system/src/gd32f10x/gd32f10x_rcu.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:../system/src/gd32f10x/gd32f10x_rcu.c **** are permitted provided that the following conditions are met:
  16:../system/src/gd32f10x/gd32f10x_rcu.c **** 
  17:../system/src/gd32f10x/gd32f10x_rcu.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:../system/src/gd32f10x/gd32f10x_rcu.c ****        list of conditions and the following disclaimer.
  19:../system/src/gd32f10x/gd32f10x_rcu.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:../system/src/gd32f10x/gd32f10x_rcu.c ****        this list of conditions and the following disclaimer in the documentation 
  21:../system/src/gd32f10x/gd32f10x_rcu.c ****        and/or other materials provided with the distribution.
  22:../system/src/gd32f10x/gd32f10x_rcu.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:../system/src/gd32f10x/gd32f10x_rcu.c ****        may be used to endorse or promote products derived from this software without 
  24:../system/src/gd32f10x/gd32f10x_rcu.c ****        specific prior written permission.
  25:../system/src/gd32f10x/gd32f10x_rcu.c **** 
  26:../system/src/gd32f10x/gd32f10x_rcu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:../system/src/gd32f10x/gd32f10x_rcu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:../system/src/gd32f10x/gd32f10x_rcu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:../system/src/gd32f10x/gd32f10x_rcu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:../system/src/gd32f10x/gd32f10x_rcu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:../system/src/gd32f10x/gd32f10x_rcu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:../system/src/gd32f10x/gd32f10x_rcu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  33:../system/src/gd32f10x/gd32f10x_rcu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:../system/src/gd32f10x/gd32f10x_rcu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:../system/src/gd32f10x/gd32f10x_rcu.c **** OF SUCH DAMAGE.
  36:../system/src/gd32f10x/gd32f10x_rcu.c **** */
  37:../system/src/gd32f10x/gd32f10x_rcu.c **** 
  38:../system/src/gd32f10x/gd32f10x_rcu.c **** #include "gd32f10x_rcu.h"
  39:../system/src/gd32f10x/gd32f10x_rcu.c **** 
  40:../system/src/gd32f10x/gd32f10x_rcu.c **** /* define clock source */
  41:../system/src/gd32f10x/gd32f10x_rcu.c **** #define SEL_IRC8M                   ((uint16_t)0U)
  42:../system/src/gd32f10x/gd32f10x_rcu.c **** #define SEL_HXTAL                   ((uint16_t)1U)
  43:../system/src/gd32f10x/gd32f10x_rcu.c **** #define SEL_PLL                     ((uint16_t)2U)
  44:../system/src/gd32f10x/gd32f10x_rcu.c **** 
  45:../system/src/gd32f10x/gd32f10x_rcu.c **** /* define startup timeout count */
  46:../system/src/gd32f10x/gd32f10x_rcu.c **** #define OSC_STARTUP_TIMEOUT         ((uint32_t)0xFFFFFU)
  47:../system/src/gd32f10x/gd32f10x_rcu.c **** #define LXTAL_STARTUP_TIMEOUT       ((uint32_t)0x3FFFFFFU)
  48:../system/src/gd32f10x/gd32f10x_rcu.c **** 
  49:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
  50:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      deinitialize the RCU
  51:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  none
  52:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
  53:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
  54:../system/src/gd32f10x/gd32f10x_rcu.c **** */
  55:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_deinit(void)
  56:../system/src/gd32f10x/gd32f10x_rcu.c **** {
  57:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* enable IRC8M */
  58:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CTL |= RCU_CTL_IRC8MEN;
  59:../system/src/gd32f10x/gd32f10x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
  60:../system/src/gd32f10x/gd32f10x_rcu.c **** 
  61:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
  62:../system/src/gd32f10x/gd32f10x_rcu.c **** 
  63:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* reset CTL register */
  64:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN);
  65:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  66:../system/src/gd32f10x/gd32f10x_rcu.c **** #ifdef GD32F10X_CL
  67:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN);
  68:../system/src/gd32f10x/gd32f10x_rcu.c **** #endif /* GD32F10X_CL */
  69:../system/src/gd32f10x/gd32f10x_rcu.c **** 
  70:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* reset CFG0 register */
  71:../system/src/gd32f10x/gd32f10x_rcu.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
  72:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  73:../system/src/gd32f10x/gd32f10x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
  74:../system/src/gd32f10x/gd32f10x_rcu.c ****                   RCU_CFG0_USBDPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_PLLMF_4 | RCU_CFG0_ADCPSC_2);
  75:../system/src/gd32f10x/gd32f10x_rcu.c **** #elif defined(GD32F10X_CL)
  76:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  77:../system/src/gd32f10x/gd32f10x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
  78:../system/src/gd32f10x/gd32f10x_rcu.c ****                   RCU_CFG0_USBFSPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_ADCPSC_2 | RCU_CFG0_PLLMF_4);
  79:../system/src/gd32f10x/gd32f10x_rcu.c **** #endif /* GD32F10X_MD and GD32F10X_HD and GD32F10X_XD */
  80:../system/src/gd32f10x/gd32f10x_rcu.c **** 
  81:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* reset INT and CFG1 register */
  82:../system/src/gd32f10x/gd32f10x_rcu.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
  83:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_INT = 0x009f0000U;
  84:../system/src/gd32f10x/gd32f10x_rcu.c **** #elif defined(GD32F10X_CL)
  85:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_INT = 0x00ff0000U;
  86:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF |
  87:../system/src/gd32f10x/gd32f10x_rcu.c ****                   RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL);
  88:../system/src/gd32f10x/gd32f10x_rcu.c **** #endif /* GD32F10X_MD and GD32F10X_HD and GD32F10X_XD */
  89:../system/src/gd32f10x/gd32f10x_rcu.c **** }
  90:../system/src/gd32f10x/gd32f10x_rcu.c **** 
  91:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
  92:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      enable the peripherals clock
  93:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
  94:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
  95:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E,F,G): GPIO ports clock
  96:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_AF : alternate function clock
  97:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CRC: CRC clock
  98:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
  99:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_ENET: ENET clock(CL series available)
 100:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock(CL series available)
 101:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock(CL series available)
 102:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_USBD: USBD clock(HD,XD series available)
 103:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_USBFS: USBFS clock(CL series available)
 104:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 105:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are only available for X
 106:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 107:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
 108:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_USARTx (x=0,1,2): USART clock
 109:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_UARTx (x=3,4): UART clock
 110:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 111:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CANx (x=0,1,CAN1 is only available for CL series): CAN clock
 112:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PMU: PMU clock
 113:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_DAC: DAC clock
 114:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_RTC: RTC clock
 115:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_ADCx (x=0,1,2,ADC2 is not available for CL series): ADC clock
 116:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_SDIO: SDIO clock(not available for CL series)
 117:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 118:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 119:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 120:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 121:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
 122:../system/src/gd32f10x/gd32f10x_rcu.c **** {
  28              		.loc 1 122 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 123:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
  33              		.loc 1 123 5 view .LVU1
  34 0000 8309     		lsrs	r3, r0, #6
  35 0002 03F18043 		add	r3, r3, #1073741824
  36 0006 03F50433 		add	r3, r3, #135168
  37 000a 1A68     		ldr	r2, [r3]
  38              		.loc 1 123 28 is_stmt 0 view .LVU2
  39 000c 00F01F00 		and	r0, r0, #31
  40              	.LVL1:
  41              		.loc 1 123 28 view .LVU3
  42 0010 0121     		movs	r1, #1
  43 0012 8140     		lsls	r1, r1, r0
  44              		.loc 1 123 25 view .LVU4
  45 0014 0A43     		orrs	r2, r2, r1
  46 0016 1A60     		str	r2, [r3]
 124:../system/src/gd32f10x/gd32f10x_rcu.c **** }
  47              		.loc 1 124 1 view .LVU5
  48 0018 7047     		bx	lr
  49              		.cfi_endproc
  50              	.LFE57:
  52              		.section	.text.rcu_periph_clock_disable,"ax",%progbits
  53              		.align	1
  54              		.global	rcu_periph_clock_disable
  55              		.syntax unified
  56              		.thumb
  57              		.thumb_func
  59              	rcu_periph_clock_disable:
  60              	.LVL2:
  61              	.LFB58:
 125:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 126:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 127:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      disable the peripherals clock
 128:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 129:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 130:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E,F,G): GPIO ports clock
 131:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_AF: alternate function clock
 132:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CRC: CRC clock
 133:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
 134:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_ENET: ENET clock(CL series available)
 135:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock(CL series available)
 136:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock(CL series available)
 137:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_USBD: USBD clock(HD,XD series available)
 138:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_USBFS: USBFS clock(CL series available)
 139:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 140:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are only available for X
 141:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 142:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
 143:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_USARTx (x=0,1,2): USART clock
 144:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_UARTx (x=3,4): UART clock
 145:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 146:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CANx (x=0,1,CAN1 is only available for CL series): CAN clock
 147:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PMU: PMU clock
 148:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_DAC: DAC clock
 149:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_RTC: RTC clock
 150:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_ADCx (x=0,1,2,ADC2 is not available for CL series): ADC clock
 151:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_SDIO: SDIO clock(not available for CL series)
 152:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 153:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 154:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 155:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 156:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
 157:../system/src/gd32f10x/gd32f10x_rcu.c **** {
  62              		.loc 1 157 1 is_stmt 1 view -0
  63              		.cfi_startproc
  64              		@ args = 0, pretend = 0, frame = 0
  65              		@ frame_needed = 0, uses_anonymous_args = 0
  66              		@ link register save eliminated.
 158:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
  67              		.loc 1 158 5 view .LVU7
  68 0000 8309     		lsrs	r3, r0, #6
  69 0002 03F18043 		add	r3, r3, #1073741824
  70 0006 03F50433 		add	r3, r3, #135168
  71 000a 1A68     		ldr	r2, [r3]
  72              		.loc 1 158 29 is_stmt 0 view .LVU8
  73 000c 00F01F00 		and	r0, r0, #31
  74              	.LVL3:
  75              		.loc 1 158 29 view .LVU9
  76 0010 0121     		movs	r1, #1
  77 0012 8140     		lsls	r1, r1, r0
  78              		.loc 1 158 25 view .LVU10
  79 0014 22EA0102 		bic	r2, r2, r1
  80 0018 1A60     		str	r2, [r3]
 159:../system/src/gd32f10x/gd32f10x_rcu.c **** }
  81              		.loc 1 159 1 view .LVU11
  82 001a 7047     		bx	lr
  83              		.cfi_endproc
  84              	.LFE58:
  86              		.section	.text.rcu_periph_clock_sleep_enable,"ax",%progbits
  87              		.align	1
  88              		.global	rcu_periph_clock_sleep_enable
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  93              	rcu_periph_clock_sleep_enable:
  94              	.LVL4:
  95              	.LFB59:
 160:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 161:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 162:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      enable the peripherals clock when sleep mode
 163:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 164:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 165:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 166:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 167:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 168:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 169:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 170:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
 171:../system/src/gd32f10x/gd32f10x_rcu.c **** {
  96              		.loc 1 171 1 is_stmt 1 view -0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
 172:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 101              		.loc 1 172 5 view .LVU13
 102 0000 8309     		lsrs	r3, r0, #6
 103 0002 03F18043 		add	r3, r3, #1073741824
 104 0006 03F50433 		add	r3, r3, #135168
 105 000a 1A68     		ldr	r2, [r3]
 106              		.loc 1 172 28 is_stmt 0 view .LVU14
 107 000c 00F01F00 		and	r0, r0, #31
 108              	.LVL5:
 109              		.loc 1 172 28 view .LVU15
 110 0010 0121     		movs	r1, #1
 111 0012 8140     		lsls	r1, r1, r0
 112              		.loc 1 172 25 view .LVU16
 113 0014 0A43     		orrs	r2, r2, r1
 114 0016 1A60     		str	r2, [r3]
 173:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 115              		.loc 1 173 1 view .LVU17
 116 0018 7047     		bx	lr
 117              		.cfi_endproc
 118              	.LFE59:
 120              		.section	.text.rcu_periph_clock_sleep_disable,"ax",%progbits
 121              		.align	1
 122              		.global	rcu_periph_clock_sleep_disable
 123              		.syntax unified
 124              		.thumb
 125              		.thumb_func
 127              	rcu_periph_clock_sleep_disable:
 128              	.LVL6:
 129              	.LFB60:
 174:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 175:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 176:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      disable the peripherals clock when sleep mode
 177:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 178:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 179:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 180:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 181:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 182:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 183:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 184:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 185:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 130              		.loc 1 185 1 is_stmt 1 view -0
 131              		.cfi_startproc
 132              		@ args = 0, pretend = 0, frame = 0
 133              		@ frame_needed = 0, uses_anonymous_args = 0
 134              		@ link register save eliminated.
 186:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 135              		.loc 1 186 5 view .LVU19
 136 0000 8309     		lsrs	r3, r0, #6
 137 0002 03F18043 		add	r3, r3, #1073741824
 138 0006 03F50433 		add	r3, r3, #135168
 139 000a 1A68     		ldr	r2, [r3]
 140              		.loc 1 186 29 is_stmt 0 view .LVU20
 141 000c 00F01F00 		and	r0, r0, #31
 142              	.LVL7:
 143              		.loc 1 186 29 view .LVU21
 144 0010 0121     		movs	r1, #1
 145 0012 8140     		lsls	r1, r1, r0
 146              		.loc 1 186 25 view .LVU22
 147 0014 22EA0102 		bic	r2, r2, r1
 148 0018 1A60     		str	r2, [r3]
 187:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 149              		.loc 1 187 1 view .LVU23
 150 001a 7047     		bx	lr
 151              		.cfi_endproc
 152              	.LFE60:
 154              		.section	.text.rcu_periph_reset_enable,"ax",%progbits
 155              		.align	1
 156              		.global	rcu_periph_reset_enable
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 161              	rcu_periph_reset_enable:
 162              	.LVL8:
 163              	.LFB61:
 188:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 189:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 190:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      reset the peripherals
 191:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 192:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 193:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E,F,G): reset GPIO ports
 194:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 195:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_ENETRST: reset ENET(CL series available)
 196:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_USBDRST: reset USBD(HD,XD series available)
 197:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS(CL series available)
 198:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are only available fo
 199:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 200:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 201:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2): reset USART
 202:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_UARTxRST (x=3,4): reset UART
 203:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 204:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CANxRST (x=0,1,CAN1 is only available for CL series): reset CAN
 205:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 206:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_DACRST: reset DAC
 207:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_ADCxRST (x=0,1,2, ADC2 is not available for CL series): reset ADC
 208:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
 209:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 210:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 211:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 212:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
 213:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 164              		.loc 1 213 1 is_stmt 1 view -0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168              		@ link register save eliminated.
 214:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 169              		.loc 1 214 5 view .LVU25
 170 0000 8309     		lsrs	r3, r0, #6
 171 0002 03F18043 		add	r3, r3, #1073741824
 172 0006 03F50433 		add	r3, r3, #135168
 173 000a 1A68     		ldr	r2, [r3]
 174              		.loc 1 214 34 is_stmt 0 view .LVU26
 175 000c 00F01F00 		and	r0, r0, #31
 176              	.LVL9:
 177              		.loc 1 214 34 view .LVU27
 178 0010 0121     		movs	r1, #1
 179 0012 8140     		lsls	r1, r1, r0
 180              		.loc 1 214 31 view .LVU28
 181 0014 0A43     		orrs	r2, r2, r1
 182 0016 1A60     		str	r2, [r3]
 215:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 183              		.loc 1 215 1 view .LVU29
 184 0018 7047     		bx	lr
 185              		.cfi_endproc
 186              	.LFE61:
 188              		.section	.text.rcu_periph_reset_disable,"ax",%progbits
 189              		.align	1
 190              		.global	rcu_periph_reset_disable
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 195              	rcu_periph_reset_disable:
 196              	.LVL10:
 197              	.LFB62:
 216:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 217:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 218:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      disable reset the peripheral
 219:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 220:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 221:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E,F,G): reset GPIO ports
 222:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 223:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_ENETRST: reset ENET(CL series available)
 224:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_USBDRST: reset USBD(HD,XD series available)
 225:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS(CL series available)
 226:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are only available fo
 227:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 228:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 229:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2): reset USART
 230:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_UARTxRST (x=3,4): reset UART
 231:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 232:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CANxRST (x=0,1,CAN1 is only available for CL series): reset CAN
 233:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 234:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_DACRST: reset DAC
 235:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_ADCxRST (x=0,1,2, ADC2 is not available for CL series): reset ADC
 236:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
 237:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 238:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 239:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 240:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
 241:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 198              		.loc 1 241 1 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 242:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 203              		.loc 1 242 5 view .LVU31
 204 0000 8309     		lsrs	r3, r0, #6
 205 0002 03F18043 		add	r3, r3, #1073741824
 206 0006 03F50433 		add	r3, r3, #135168
 207 000a 1A68     		ldr	r2, [r3]
 208              		.loc 1 242 35 is_stmt 0 view .LVU32
 209 000c 00F01F00 		and	r0, r0, #31
 210              	.LVL11:
 211              		.loc 1 242 35 view .LVU33
 212 0010 0121     		movs	r1, #1
 213 0012 8140     		lsls	r1, r1, r0
 214              		.loc 1 242 31 view .LVU34
 215 0014 22EA0102 		bic	r2, r2, r1
 216 0018 1A60     		str	r2, [r3]
 243:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 217              		.loc 1 243 1 view .LVU35
 218 001a 7047     		bx	lr
 219              		.cfi_endproc
 220              	.LFE62:
 222              		.section	.text.rcu_bkp_reset_enable,"ax",%progbits
 223              		.align	1
 224              		.global	rcu_bkp_reset_enable
 225              		.syntax unified
 226              		.thumb
 227              		.thumb_func
 229              	rcu_bkp_reset_enable:
 230              	.LFB63:
 244:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 245:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 246:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      reset the BKP domain
 247:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  none
 248:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 249:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 250:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 251:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_bkp_reset_enable(void)
 252:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 231              		.loc 1 252 1 is_stmt 1 view -0
 232              		.cfi_startproc
 233              		@ args = 0, pretend = 0, frame = 0
 234              		@ frame_needed = 0, uses_anonymous_args = 0
 235              		@ link register save eliminated.
 253:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 236              		.loc 1 253 5 view .LVU37
 237 0000 024A     		ldr	r2, .L8
 238 0002 136A     		ldr	r3, [r2, #32]
 239              		.loc 1 253 15 is_stmt 0 view .LVU38
 240 0004 43F48033 		orr	r3, r3, #65536
 241 0008 1362     		str	r3, [r2, #32]
 254:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 242              		.loc 1 254 1 view .LVU39
 243 000a 7047     		bx	lr
 244              	.L9:
 245              		.align	2
 246              	.L8:
 247 000c 00100240 		.word	1073876992
 248              		.cfi_endproc
 249              	.LFE63:
 251              		.section	.text.rcu_bkp_reset_disable,"ax",%progbits
 252              		.align	1
 253              		.global	rcu_bkp_reset_disable
 254              		.syntax unified
 255              		.thumb
 256              		.thumb_func
 258              	rcu_bkp_reset_disable:
 259              	.LFB64:
 255:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 256:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 257:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      disable the BKP domain reset
 258:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  none
 259:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 260:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 261:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 262:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_bkp_reset_disable(void)
 263:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 260              		.loc 1 263 1 is_stmt 1 view -0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 0
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264              		@ link register save eliminated.
 264:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 265              		.loc 1 264 5 view .LVU41
 266 0000 024A     		ldr	r2, .L11
 267 0002 136A     		ldr	r3, [r2, #32]
 268              		.loc 1 264 15 is_stmt 0 view .LVU42
 269 0004 23F48033 		bic	r3, r3, #65536
 270 0008 1362     		str	r3, [r2, #32]
 265:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 271              		.loc 1 265 1 view .LVU43
 272 000a 7047     		bx	lr
 273              	.L12:
 274              		.align	2
 275              	.L11:
 276 000c 00100240 		.word	1073876992
 277              		.cfi_endproc
 278              	.LFE64:
 280              		.section	.text.rcu_system_clock_source_config,"ax",%progbits
 281              		.align	1
 282              		.global	rcu_system_clock_source_config
 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 287              	rcu_system_clock_source_config:
 288              	.LVL12:
 289              	.LFB65:
 266:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 267:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 268:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      configure the system clock source
 269:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  ck_sys: system clock source select
 270:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 271:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKSYSSRC_IRC8M: select CK_IRC8M as the CK_SYS source
 272:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 273:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKSYSSRC_PLL: select CK_PLL as the CK_SYS source
 274:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 275:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 276:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 277:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
 278:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 290              		.loc 1 278 1 is_stmt 1 view -0
 291              		.cfi_startproc
 292              		@ args = 0, pretend = 0, frame = 0
 293              		@ frame_needed = 0, uses_anonymous_args = 0
 294              		@ link register save eliminated.
 279:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t reg;
 295              		.loc 1 279 5 view .LVU45
 280:../system/src/gd32f10x/gd32f10x_rcu.c ****     
 281:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg = RCU_CFG0;
 296              		.loc 1 281 5 view .LVU46
 297              		.loc 1 281 9 is_stmt 0 view .LVU47
 298 0000 034A     		ldr	r2, .L14
 299 0002 5368     		ldr	r3, [r2, #4]
 300              	.LVL13:
 282:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 283:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg &= ~RCU_CFG0_SCS;
 301              		.loc 1 283 5 is_stmt 1 view .LVU48
 302              		.loc 1 283 9 is_stmt 0 view .LVU49
 303 0004 23F00303 		bic	r3, r3, #3
 304              	.LVL14:
 284:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 305              		.loc 1 284 5 is_stmt 1 view .LVU50
 306              		.loc 1 284 21 is_stmt 0 view .LVU51
 307 0008 0343     		orrs	r3, r3, r0
 308              	.LVL15:
 309              		.loc 1 284 14 view .LVU52
 310 000a 5360     		str	r3, [r2, #4]
 285:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 311              		.loc 1 285 1 view .LVU53
 312 000c 7047     		bx	lr
 313              	.L15:
 314 000e 00BF     		.align	2
 315              	.L14:
 316 0010 00100240 		.word	1073876992
 317              		.cfi_endproc
 318              	.LFE65:
 320              		.section	.text.rcu_system_clock_source_get,"ax",%progbits
 321              		.align	1
 322              		.global	rcu_system_clock_source_get
 323              		.syntax unified
 324              		.thumb
 325              		.thumb_func
 327              	rcu_system_clock_source_get:
 328              	.LFB66:
 286:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 287:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 288:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      get the system clock source
 289:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  none
 290:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 291:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     which clock is selected as CK_SYS source
 292:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_SCSS_IRC8M: CK_IRC8M is selected as the CK_SYS source
 293:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_SCSS_HXTAL: CK_HXTAL is selected as the CK_SYS source
 294:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_SCSS_PLL: CK_PLL is selected as the CK_SYS source
 295:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 296:../system/src/gd32f10x/gd32f10x_rcu.c **** uint32_t rcu_system_clock_source_get(void)
 297:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 329              		.loc 1 297 1 is_stmt 1 view -0
 330              		.cfi_startproc
 331              		@ args = 0, pretend = 0, frame = 0
 332              		@ frame_needed = 0, uses_anonymous_args = 0
 333              		@ link register save eliminated.
 298:../system/src/gd32f10x/gd32f10x_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 334              		.loc 1 298 5 view .LVU55
 335              		.loc 1 298 22 is_stmt 0 view .LVU56
 336 0000 024B     		ldr	r3, .L17
 337 0002 5868     		ldr	r0, [r3, #4]
 299:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 338              		.loc 1 299 1 view .LVU57
 339 0004 00F00C00 		and	r0, r0, #12
 340 0008 7047     		bx	lr
 341              	.L18:
 342 000a 00BF     		.align	2
 343              	.L17:
 344 000c 00100240 		.word	1073876992
 345              		.cfi_endproc
 346              	.LFE66:
 348              		.section	.text.rcu_ahb_clock_config,"ax",%progbits
 349              		.align	1
 350              		.global	rcu_ahb_clock_config
 351              		.syntax unified
 352              		.thumb
 353              		.thumb_func
 355              	rcu_ahb_clock_config:
 356              	.LVL16:
 357              	.LFB67:
 300:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 301:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 302:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      configure the AHB clock prescaler selection
 303:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 304:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 305:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx, x=1, 2, 4, 8, 16, 64, 128, 256, 512
 306:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 307:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 308:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 309:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 310:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 358              		.loc 1 310 1 is_stmt 1 view -0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362              		@ link register save eliminated.
 311:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t reg;
 363              		.loc 1 311 5 view .LVU59
 312:../system/src/gd32f10x/gd32f10x_rcu.c ****     
 313:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg = RCU_CFG0;
 364              		.loc 1 313 5 view .LVU60
 365              		.loc 1 313 9 is_stmt 0 view .LVU61
 366 0000 034A     		ldr	r2, .L20
 367 0002 5368     		ldr	r3, [r2, #4]
 368              	.LVL17:
 314:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 315:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 316:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg &= ~RCU_CFG0_AHBPSC;
 369              		.loc 1 316 5 is_stmt 1 view .LVU62
 370              		.loc 1 316 9 is_stmt 0 view .LVU63
 371 0004 23F0F003 		bic	r3, r3, #240
 372              	.LVL18:
 317:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 373              		.loc 1 317 5 is_stmt 1 view .LVU64
 374              		.loc 1 317 21 is_stmt 0 view .LVU65
 375 0008 0343     		orrs	r3, r3, r0
 376              	.LVL19:
 377              		.loc 1 317 14 view .LVU66
 378 000a 5360     		str	r3, [r2, #4]
 318:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 379              		.loc 1 318 1 view .LVU67
 380 000c 7047     		bx	lr
 381              	.L21:
 382 000e 00BF     		.align	2
 383              	.L20:
 384 0010 00100240 		.word	1073876992
 385              		.cfi_endproc
 386              	.LFE67:
 388              		.section	.text.rcu_apb1_clock_config,"ax",%progbits
 389              		.align	1
 390              		.global	rcu_apb1_clock_config
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 395              	rcu_apb1_clock_config:
 396              	.LVL20:
 397              	.LFB68:
 319:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 320:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 321:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      configure the APB1 clock prescaler selection
 322:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
 323:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 324:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 325:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB/2 as CK_APB1
 326:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB/4 as CK_APB1
 327:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB/8 as CK_APB1
 328:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB/16 as CK_APB1
 329:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 330:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 331:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 332:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
 333:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 398              		.loc 1 333 1 is_stmt 1 view -0
 399              		.cfi_startproc
 400              		@ args = 0, pretend = 0, frame = 0
 401              		@ frame_needed = 0, uses_anonymous_args = 0
 402              		@ link register save eliminated.
 334:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t reg;
 403              		.loc 1 334 5 view .LVU69
 335:../system/src/gd32f10x/gd32f10x_rcu.c ****     
 336:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg = RCU_CFG0;
 404              		.loc 1 336 5 view .LVU70
 405              		.loc 1 336 9 is_stmt 0 view .LVU71
 406 0000 034A     		ldr	r2, .L23
 407 0002 5368     		ldr	r3, [r2, #4]
 408              	.LVL21:
 337:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 338:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 339:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg &= ~RCU_CFG0_APB1PSC;
 409              		.loc 1 339 5 is_stmt 1 view .LVU72
 410              		.loc 1 339 9 is_stmt 0 view .LVU73
 411 0004 23F4E063 		bic	r3, r3, #1792
 412              	.LVL22:
 340:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 413              		.loc 1 340 5 is_stmt 1 view .LVU74
 414              		.loc 1 340 21 is_stmt 0 view .LVU75
 415 0008 0343     		orrs	r3, r3, r0
 416              	.LVL23:
 417              		.loc 1 340 14 view .LVU76
 418 000a 5360     		str	r3, [r2, #4]
 341:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 419              		.loc 1 341 1 view .LVU77
 420 000c 7047     		bx	lr
 421              	.L24:
 422 000e 00BF     		.align	2
 423              	.L23:
 424 0010 00100240 		.word	1073876992
 425              		.cfi_endproc
 426              	.LFE68:
 428              		.section	.text.rcu_apb2_clock_config,"ax",%progbits
 429              		.align	1
 430              		.global	rcu_apb2_clock_config
 431              		.syntax unified
 432              		.thumb
 433              		.thumb_func
 435              	rcu_apb2_clock_config:
 436              	.LVL24:
 437              	.LFB69:
 342:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 343:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 344:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      configure the APB2 clock prescaler selection
 345:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 346:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 347:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
 348:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB/2 as CK_APB2
 349:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB/4 as CK_APB2
 350:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB/8 as CK_APB2
 351:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB/16 as CK_APB2
 352:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 353:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 354:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 355:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 356:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 438              		.loc 1 356 1 is_stmt 1 view -0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 0
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442              		@ link register save eliminated.
 357:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t reg;
 443              		.loc 1 357 5 view .LVU79
 358:../system/src/gd32f10x/gd32f10x_rcu.c ****     
 359:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg = RCU_CFG0;
 444              		.loc 1 359 5 view .LVU80
 445              		.loc 1 359 9 is_stmt 0 view .LVU81
 446 0000 034A     		ldr	r2, .L26
 447 0002 5368     		ldr	r3, [r2, #4]
 448              	.LVL25:
 360:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 361:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 362:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg &= ~RCU_CFG0_APB2PSC;
 449              		.loc 1 362 5 is_stmt 1 view .LVU82
 450              		.loc 1 362 9 is_stmt 0 view .LVU83
 451 0004 23F46053 		bic	r3, r3, #14336
 452              	.LVL26:
 363:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 453              		.loc 1 363 5 is_stmt 1 view .LVU84
 454              		.loc 1 363 21 is_stmt 0 view .LVU85
 455 0008 0343     		orrs	r3, r3, r0
 456              	.LVL27:
 457              		.loc 1 363 14 view .LVU86
 458 000a 5360     		str	r3, [r2, #4]
 364:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 459              		.loc 1 364 1 view .LVU87
 460 000c 7047     		bx	lr
 461              	.L27:
 462 000e 00BF     		.align	2
 463              	.L26:
 464 0010 00100240 		.word	1073876992
 465              		.cfi_endproc
 466              	.LFE69:
 468              		.section	.text.rcu_ckout0_config,"ax",%progbits
 469              		.align	1
 470              		.global	rcu_ckout0_config
 471              		.syntax unified
 472              		.thumb
 473              		.thumb_func
 475              	rcu_ckout0_config:
 476              	.LVL28:
 477              	.LFB70:
 365:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 366:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 367:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      configure the CK_OUT0 clock source
 368:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  ckout0_src: CK_OUT0 clock source selection
 369:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 370:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKOUT0SRC_NONE: no clock selected
 371:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKSYS: system clock selected
 372:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC8M: high speed 8M internal oscillator clock selected
 373:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKOUT0SRC_HXTAL: HXTAL selected
 374:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL_DIV2: CK_PLL/2 selected
 375:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL1: CK_PLL1 selected
 376:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2_DIV2: CK_PLL2/2 selected
 377:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKOUT0SRC_EXT1: EXT1 selected
 378:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2: PLL2 selected
 379:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 380:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 381:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 382:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_ckout0_config(uint32_t ckout0_src)
 383:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 478              		.loc 1 383 1 is_stmt 1 view -0
 479              		.cfi_startproc
 480              		@ args = 0, pretend = 0, frame = 0
 481              		@ frame_needed = 0, uses_anonymous_args = 0
 482              		@ link register save eliminated.
 384:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t reg;
 483              		.loc 1 384 5 view .LVU89
 385:../system/src/gd32f10x/gd32f10x_rcu.c ****     
 386:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg = RCU_CFG0;
 484              		.loc 1 386 5 view .LVU90
 485              		.loc 1 386 9 is_stmt 0 view .LVU91
 486 0000 034A     		ldr	r2, .L29
 487 0002 5368     		ldr	r3, [r2, #4]
 488              	.LVL29:
 387:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 388:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* reset the CKOUT0SRC, set according to ckout0_src */
 389:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg &= ~RCU_CFG0_CKOUT0SEL;
 489              		.loc 1 389 5 is_stmt 1 view .LVU92
 490              		.loc 1 389 9 is_stmt 0 view .LVU93
 491 0004 23F0E063 		bic	r3, r3, #117440512
 492              	.LVL30:
 390:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG0 = (reg | ckout0_src);
 493              		.loc 1 390 5 is_stmt 1 view .LVU94
 494              		.loc 1 390 21 is_stmt 0 view .LVU95
 495 0008 0343     		orrs	r3, r3, r0
 496              	.LVL31:
 497              		.loc 1 390 14 view .LVU96
 498 000a 5360     		str	r3, [r2, #4]
 391:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 499              		.loc 1 391 1 view .LVU97
 500 000c 7047     		bx	lr
 501              	.L30:
 502 000e 00BF     		.align	2
 503              	.L29:
 504 0010 00100240 		.word	1073876992
 505              		.cfi_endproc
 506              	.LFE70:
 508              		.section	.text.rcu_pll_config,"ax",%progbits
 509              		.align	1
 510              		.global	rcu_pll_config
 511              		.syntax unified
 512              		.thumb
 513              		.thumb_func
 515              	rcu_pll_config:
 516              	.LVL32:
 517              	.LFB71:
 392:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 393:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 394:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      configure the main PLL clock 
 395:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  pll_src: PLL clock source selection
 396:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 397:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PLLSRC_IRC8M_DIV2: IRC8M/2 clock selected as source clock of PLL
 398:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PLLSRC_HXTAL: HXTAL selected as source clock of PLL
 399:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 400:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 401:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PLL_MULx (XD series x = 2..32, CL series x = 2..14, 6.5, 16..32)
 402:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 403:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 404:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 405:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_pll_config(uint32_t pll_src, uint32_t pll_mul)
 406:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 518              		.loc 1 406 1 is_stmt 1 view -0
 519              		.cfi_startproc
 520              		@ args = 0, pretend = 0, frame = 0
 521              		@ frame_needed = 0, uses_anonymous_args = 0
 522              		@ link register save eliminated.
 407:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t reg = 0U;
 523              		.loc 1 407 5 view .LVU99
 408:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 409:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg = RCU_CFG0;
 524              		.loc 1 409 5 view .LVU100
 525              		.loc 1 409 9 is_stmt 0 view .LVU101
 526 0000 044A     		ldr	r2, .L32
 527 0002 5368     		ldr	r3, [r2, #4]
 528              	.LVL33:
 410:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 411:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* PLL clock source and multiplication factor configuration */
 412:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 529              		.loc 1 412 5 is_stmt 1 view .LVU102
 530              		.loc 1 412 9 is_stmt 0 view .LVU103
 531 0004 23F00363 		bic	r3, r3, #137363456
 532              	.LVL34:
 533              		.loc 1 412 9 view .LVU104
 534 0008 23F45023 		bic	r3, r3, #851968
 535              	.LVL35:
 413:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg |= (pll_src | pll_mul);
 536              		.loc 1 413 5 is_stmt 1 view .LVU105
 537              		.loc 1 413 21 is_stmt 0 view .LVU106
 538 000c 0843     		orrs	r0, r0, r1
 539              	.LVL36:
 540              		.loc 1 413 9 view .LVU107
 541 000e 1843     		orrs	r0, r0, r3
 542              	.LVL37:
 414:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 415:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG0 = reg;
 543              		.loc 1 415 5 is_stmt 1 view .LVU108
 544              		.loc 1 415 14 is_stmt 0 view .LVU109
 545 0010 5060     		str	r0, [r2, #4]
 416:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 546              		.loc 1 416 1 view .LVU110
 547 0012 7047     		bx	lr
 548              	.L33:
 549              		.align	2
 550              	.L32:
 551 0014 00100240 		.word	1073876992
 552              		.cfi_endproc
 553              	.LFE71:
 555              		.section	.text.rcu_predv0_config,"ax",%progbits
 556              		.align	1
 557              		.global	rcu_predv0_config
 558              		.syntax unified
 559              		.thumb
 560              		.thumb_func
 562              	rcu_predv0_config:
 563              	.LVL38:
 564              	.LFB72:
 417:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 418:../system/src/gd32f10x/gd32f10x_rcu.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
 419:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 420:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      configure the PREDV0 division factor
 421:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 422:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 423:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PREDV0_DIVx, x = 1,2
 424:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 425:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 426:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 427:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_predv0_config(uint32_t predv0_div)
 428:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 565              		.loc 1 428 1 is_stmt 1 view -0
 566              		.cfi_startproc
 567              		@ args = 0, pretend = 0, frame = 0
 568              		@ frame_needed = 0, uses_anonymous_args = 0
 569              		@ link register save eliminated.
 429:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t reg = 0U;
 570              		.loc 1 429 5 view .LVU112
 430:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 431:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg = RCU_CFG0;
 571              		.loc 1 431 5 view .LVU113
 572              		.loc 1 431 9 is_stmt 0 view .LVU114
 573 0000 054B     		ldr	r3, .L37
 574 0002 5B68     		ldr	r3, [r3, #4]
 575              	.LVL39:
 432:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* reset PREDV0 bit */
 433:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg &= ~RCU_CFG0_PREDV0;
 576              		.loc 1 433 5 is_stmt 1 view .LVU115
 577              		.loc 1 433 9 is_stmt 0 view .LVU116
 578 0004 23F40033 		bic	r3, r3, #131072
 579              	.LVL40:
 434:../system/src/gd32f10x/gd32f10x_rcu.c ****     if(RCU_PREDV0_DIV2 == predv0_div){
 580              		.loc 1 434 5 is_stmt 1 view .LVU117
 581              		.loc 1 434 7 is_stmt 0 view .LVU118
 582 0008 0128     		cmp	r0, #1
 583 000a 02D0     		beq	.L36
 584              	.L35:
 435:../system/src/gd32f10x/gd32f10x_rcu.c ****         /* set the PREDV0 bit */
 436:../system/src/gd32f10x/gd32f10x_rcu.c ****         reg |= RCU_CFG0_PREDV0;
 437:../system/src/gd32f10x/gd32f10x_rcu.c ****     }
 438:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 439:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG0 = reg;
 585              		.loc 1 439 5 is_stmt 1 view .LVU119
 586              		.loc 1 439 14 is_stmt 0 view .LVU120
 587 000c 024A     		ldr	r2, .L37
 588 000e 5360     		str	r3, [r2, #4]
 440:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 589              		.loc 1 440 1 view .LVU121
 590 0010 7047     		bx	lr
 591              	.L36:
 436:../system/src/gd32f10x/gd32f10x_rcu.c ****     }
 592              		.loc 1 436 9 is_stmt 1 view .LVU122
 436:../system/src/gd32f10x/gd32f10x_rcu.c ****     }
 593              		.loc 1 436 13 is_stmt 0 view .LVU123
 594 0012 43F40033 		orr	r3, r3, #131072
 595              	.LVL41:
 436:../system/src/gd32f10x/gd32f10x_rcu.c ****     }
 596              		.loc 1 436 13 view .LVU124
 597 0016 F9E7     		b	.L35
 598              	.L38:
 599              		.align	2
 600              	.L37:
 601 0018 00100240 		.word	1073876992
 602              		.cfi_endproc
 603              	.LFE72:
 605              		.section	.text.rcu_adc_clock_config,"ax",%progbits
 606              		.align	1
 607              		.global	rcu_adc_clock_config
 608              		.syntax unified
 609              		.thumb
 610              		.thumb_func
 612              	rcu_adc_clock_config:
 613              	.LVL42:
 614              	.LFB73:
 441:../system/src/gd32f10x/gd32f10x_rcu.c **** #elif defined(GD32F10X_CL)
 442:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 443:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      configure the PREDV0 division factor and clock source
 444:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  predv0_source: PREDV0 input clock source selection
 445:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 446:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PREDV0SRC_HXTAL: HXTAL selected as PREDV0 input source clock
 447:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PREDV0SRC_CKPLL1: CK_PLL1 selected as PREDV0 input source clock
 448:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 449:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 450:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PREDV0_DIVx, x = 1..16
 451:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 452:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 453:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 454:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_predv0_config(uint32_t predv0_source, uint32_t predv0_div)
 455:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 456:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t reg = 0U;
 457:../system/src/gd32f10x/gd32f10x_rcu.c ****     
 458:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg = RCU_CFG1;
 459:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* reset PREDV0SEL and PREDV0 bits */
 460:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV0);
 461:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* set the PREDV0SEL and PREDV0 division factor */
 462:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg |= (predv0_source | predv0_div);
 463:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 464:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG1 = reg;
 465:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 466:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 467:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 468:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      configure the PREDV1 division factor
 469:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  predv1_div: PREDV1 division factor
 470:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 471:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PREDV1_DIVx, x = 1..16
 472:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 473:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 474:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 475:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_predv1_config(uint32_t predv1_div)
 476:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 477:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t reg = 0U;
 478:../system/src/gd32f10x/gd32f10x_rcu.c ****     
 479:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg = RCU_CFG1;
 480:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* reset the PREDV1 bits */
 481:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg &= ~RCU_CFG1_PREDV1;
 482:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* set the PREDV1 division factor */
 483:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg |= predv1_div;
 484:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 485:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG1 = reg;
 486:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 487:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 488:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 489:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      configure the PLL1 clock 
 490:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 491:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 492:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PLL1_MULx (x = 8..16, 20)
 493:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 494:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 495:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 496:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_pll1_config(uint32_t pll_mul)
 497:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 498:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL1MF;
 499:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG1 |= pll_mul;
 500:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 501:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 502:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 503:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      configure the PLL2 clock 
 504:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 505:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 506:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PLL2_MULx (x = 8..16, 20)
 507:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 508:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 509:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 510:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_pll2_config(uint32_t pll_mul)
 511:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 512:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL2MF;
 513:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG1 |= pll_mul; 
 514:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 515:../system/src/gd32f10x/gd32f10x_rcu.c **** #endif /* GD32F10X_MD and GD32F10X_HD and GD32F10X_XD */
 516:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 517:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 518:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      configure the ADC prescaler factor
 519:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  adc_psc: ADC prescaler factor
 520:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 521:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV2: ADC prescaler select CK_APB2/2
 522:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV4: ADC prescaler select CK_APB2/4
 523:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV6: ADC prescaler select CK_APB2/6
 524:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV8: ADC prescaler select CK_APB2/8
 525:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV12: ADC prescaler select CK_APB2/12
 526:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV16: ADC prescaler select CK_APB2/16
 527:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 528:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 529:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 530:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_adc_clock_config(uint32_t adc_psc)
 531:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 615              		.loc 1 531 1 is_stmt 1 view -0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 0
 618              		@ frame_needed = 0, uses_anonymous_args = 0
 619              		@ link register save eliminated.
 532:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t reg0;
 620              		.loc 1 532 5 view .LVU126
 533:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 534:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* reset the ADCPSC bits */
 535:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg0 = RCU_CFG0;
 621              		.loc 1 535 5 view .LVU127
 622              		.loc 1 535 10 is_stmt 0 view .LVU128
 623 0000 0C4B     		ldr	r3, .L45
 624 0002 5B68     		ldr	r3, [r3, #4]
 625              	.LVL43:
 536:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC);
 626              		.loc 1 536 5 is_stmt 1 view .LVU129
 627              		.loc 1 536 10 is_stmt 0 view .LVU130
 628 0004 23F08053 		bic	r3, r3, #268435456
 629              	.LVL44:
 630              		.loc 1 536 10 view .LVU131
 631 0008 23F44043 		bic	r3, r3, #49152
 632              	.LVL45:
 537:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 538:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* set the ADC prescaler factor */
 539:../system/src/gd32f10x/gd32f10x_rcu.c ****     switch(adc_psc){
 633              		.loc 1 539 5 is_stmt 1 view .LVU132
 634 000c 0528     		cmp	r0, #5
 635 000e 0AD0     		beq	.L40
 636 0010 04D8     		bhi	.L41
 637 0012 0328     		cmp	r0, #3
 638 0014 04D8     		bhi	.L42
 540:../system/src/gd32f10x/gd32f10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV2:
 541:../system/src/gd32f10x/gd32f10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV4:
 542:../system/src/gd32f10x/gd32f10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV6:
 543:../system/src/gd32f10x/gd32f10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV8:
 544:../system/src/gd32f10x/gd32f10x_rcu.c ****             reg0 |= (adc_psc << 14);
 639              		.loc 1 544 13 view .LVU133
 640              		.loc 1 544 18 is_stmt 0 view .LVU134
 641 0016 43EA8033 		orr	r3, r3, r0, lsl #14
 642              	.LVL46:
 545:../system/src/gd32f10x/gd32f10x_rcu.c ****             break;
 643              		.loc 1 545 13 is_stmt 1 view .LVU135
 644 001a 01E0     		b	.L42
 645              	.L41:
 539:../system/src/gd32f10x/gd32f10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV2:
 646              		.loc 1 539 5 is_stmt 0 view .LVU136
 647 001c 0728     		cmp	r0, #7
 648 001e 02D0     		beq	.L40
 649              	.LVL47:
 650              	.L42:
 546:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 547:../system/src/gd32f10x/gd32f10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV12:
 548:../system/src/gd32f10x/gd32f10x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV16:
 549:../system/src/gd32f10x/gd32f10x_rcu.c ****             adc_psc &= ~BIT(2);
 550:../system/src/gd32f10x/gd32f10x_rcu.c ****             reg0 |= (adc_psc << 14 | RCU_CFG0_ADCPSC_2);
 551:../system/src/gd32f10x/gd32f10x_rcu.c ****             break;
 552:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 553:../system/src/gd32f10x/gd32f10x_rcu.c ****         default:
 554:../system/src/gd32f10x/gd32f10x_rcu.c ****             break;
 555:../system/src/gd32f10x/gd32f10x_rcu.c ****     }
 556:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 557:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* set the register */
 558:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG0 = reg0;
 651              		.loc 1 558 5 is_stmt 1 view .LVU137
 652              		.loc 1 558 14 is_stmt 0 view .LVU138
 653 0020 044A     		ldr	r2, .L45
 654 0022 5360     		str	r3, [r2, #4]
 559:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 655              		.loc 1 559 1 view .LVU139
 656 0024 7047     		bx	lr
 657              	.LVL48:
 658              	.L40:
 549:../system/src/gd32f10x/gd32f10x_rcu.c ****             reg0 |= (adc_psc << 14 | RCU_CFG0_ADCPSC_2);
 659              		.loc 1 549 13 is_stmt 1 view .LVU140
 550:../system/src/gd32f10x/gd32f10x_rcu.c ****             break;
 660              		.loc 1 550 13 view .LVU141
 550:../system/src/gd32f10x/gd32f10x_rcu.c ****             break;
 661              		.loc 1 550 30 is_stmt 0 view .LVU142
 662 0026 044A     		ldr	r2, .L45+4
 663 0028 02EA8032 		and	r2, r2, r0, lsl #14
 550:../system/src/gd32f10x/gd32f10x_rcu.c ****             break;
 664              		.loc 1 550 18 view .LVU143
 665 002c 1343     		orrs	r3, r3, r2
 666              	.LVL49:
 550:../system/src/gd32f10x/gd32f10x_rcu.c ****             break;
 667              		.loc 1 550 18 view .LVU144
 668 002e 43F08053 		orr	r3, r3, #268435456
 669              	.LVL50:
 551:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 670              		.loc 1 551 13 is_stmt 1 view .LVU145
 671 0032 F5E7     		b	.L42
 672              	.L46:
 673              		.align	2
 674              	.L45:
 675 0034 00100240 		.word	1073876992
 676 0038 00C0FEFF 		.word	-81920
 677              		.cfi_endproc
 678              	.LFE73:
 680              		.section	.text.rcu_usb_clock_config,"ax",%progbits
 681              		.align	1
 682              		.global	rcu_usb_clock_config
 683              		.syntax unified
 684              		.thumb
 685              		.thumb_func
 687              	rcu_usb_clock_config:
 688              	.LVL51:
 689              	.LFB74:
 560:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 561:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 562:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      configure the USBD/USBFS prescaler factor
 563:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  usb_psc: USB prescaler factor
 564:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 565:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1_5: USBD/USBFS prescaler select CK_PLL/1.5
 566:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1: USBD/USBFS prescaler select CK_PLL/1
 567:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2_5: USBD/USBFS prescaler select CK_PLL/2.5
 568:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2: USBD/USBFS prescaler select CK_PLL/2
 569:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 570:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 571:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 572:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_usb_clock_config(uint32_t usb_psc)
 573:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 690              		.loc 1 573 1 view -0
 691              		.cfi_startproc
 692              		@ args = 0, pretend = 0, frame = 0
 693              		@ frame_needed = 0, uses_anonymous_args = 0
 694              		@ link register save eliminated.
 574:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t reg;
 695              		.loc 1 574 5 view .LVU147
 575:../system/src/gd32f10x/gd32f10x_rcu.c ****     
 576:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg = RCU_CFG0;
 696              		.loc 1 576 5 view .LVU148
 697              		.loc 1 576 9 is_stmt 0 view .LVU149
 698 0000 034A     		ldr	r2, .L48
 699 0002 5368     		ldr	r3, [r2, #4]
 700              	.LVL52:
 577:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 578:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* configure the USBD/USBFS prescaler factor */
 579:../system/src/gd32f10x/gd32f10x_rcu.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
 580:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg &= ~RCU_CFG0_USBDPSC;
 701              		.loc 1 580 5 is_stmt 1 view .LVU150
 702              		.loc 1 580 9 is_stmt 0 view .LVU151
 703 0004 23F44003 		bic	r3, r3, #12582912
 704              	.LVL53:
 581:../system/src/gd32f10x/gd32f10x_rcu.c **** #elif defined(GD32F10X_CL)
 582:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg &= ~RCU_CFG0_USBFSPSC;
 583:../system/src/gd32f10x/gd32f10x_rcu.c **** #endif /* GD32F10X_MD and GD32F10X_HD and GD32F10X_XD */
 584:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 585:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG0 = (reg | usb_psc);
 705              		.loc 1 585 5 is_stmt 1 view .LVU152
 706              		.loc 1 585 21 is_stmt 0 view .LVU153
 707 0008 0343     		orrs	r3, r3, r0
 708              	.LVL54:
 709              		.loc 1 585 14 view .LVU154
 710 000a 5360     		str	r3, [r2, #4]
 586:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 711              		.loc 1 586 1 view .LVU155
 712 000c 7047     		bx	lr
 713              	.L49:
 714 000e 00BF     		.align	2
 715              	.L48:
 716 0010 00100240 		.word	1073876992
 717              		.cfi_endproc
 718              	.LFE74:
 720              		.section	.text.rcu_rtc_clock_config,"ax",%progbits
 721              		.align	1
 722              		.global	rcu_rtc_clock_config
 723              		.syntax unified
 724              		.thumb
 725              		.thumb_func
 727              	rcu_rtc_clock_config:
 728              	.LVL55:
 729              	.LFB75:
 587:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 588:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 589:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      configure the RTC clock source selection
 590:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
 591:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 592:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
 593:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 594:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_RTCSRC_IRC40K: CK_IRC40K selected as RTC source clock
 595:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV_128: CK_HXTAL/128 selected as RTC source clock
 596:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 597:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 598:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 599:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
 600:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 730              		.loc 1 600 1 is_stmt 1 view -0
 731              		.cfi_startproc
 732              		@ args = 0, pretend = 0, frame = 0
 733              		@ frame_needed = 0, uses_anonymous_args = 0
 734              		@ link register save eliminated.
 601:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t reg;
 735              		.loc 1 601 5 view .LVU157
 602:../system/src/gd32f10x/gd32f10x_rcu.c ****     
 603:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg = RCU_BDCTL; 
 736              		.loc 1 603 5 view .LVU158
 737              		.loc 1 603 9 is_stmt 0 view .LVU159
 738 0000 034A     		ldr	r2, .L51
 739 0002 136A     		ldr	r3, [r2, #32]
 740              	.LVL56:
 604:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 605:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg &= ~RCU_BDCTL_RTCSRC;
 741              		.loc 1 605 5 is_stmt 1 view .LVU160
 742              		.loc 1 605 9 is_stmt 0 view .LVU161
 743 0004 23F44073 		bic	r3, r3, #768
 744              	.LVL57:
 606:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 745              		.loc 1 606 5 is_stmt 1 view .LVU162
 746              		.loc 1 606 22 is_stmt 0 view .LVU163
 747 0008 0343     		orrs	r3, r3, r0
 748              	.LVL58:
 749              		.loc 1 606 15 view .LVU164
 750 000a 1362     		str	r3, [r2, #32]
 607:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 751              		.loc 1 607 1 view .LVU165
 752 000c 7047     		bx	lr
 753              	.L52:
 754 000e 00BF     		.align	2
 755              	.L51:
 756 0010 00100240 		.word	1073876992
 757              		.cfi_endproc
 758              	.LFE75:
 760              		.section	.text.rcu_flag_get,"ax",%progbits
 761              		.align	1
 762              		.global	rcu_flag_get
 763              		.syntax unified
 764              		.thumb
 765              		.thumb_func
 767              	rcu_flag_get:
 768              	.LVL59:
 769              	.LFB76:
 608:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 609:../system/src/gd32f10x/gd32f10x_rcu.c **** #ifdef GD32F10X_CL
 610:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 611:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      configure the I2S1 clock source selection
 612:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  i2s_clock_source: I2S1 clock source selection
 613:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 614:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_I2S1SRC_CKSYS: System clock selected as I2S1 source clock
 615:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_I2S1SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S1 source clock
 616:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 617:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 618:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 619:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_i2s1_clock_config(uint32_t i2s_clock_source)
 620:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 621:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t reg;
 622:../system/src/gd32f10x/gd32f10x_rcu.c ****     
 623:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg = RCU_CFG1; 
 624:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* reset the I2S1SEL bit and set according to i2s_clock_source */
 625:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg &= ~RCU_CFG1_I2S1SEL;
 626:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 627:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 628:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 629:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 630:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      configure the I2S2 clock source selection
 631:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  i2s_clock_source: I2S2 clock source selection
 632:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 633:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_I2S2SRC_CKSYS: system clock selected as I2S2 source clock
 634:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_I2S2SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S2 source clock
 635:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 636:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 637:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 638:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_i2s2_clock_config(uint32_t i2s_clock_source)
 639:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 640:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t reg;
 641:../system/src/gd32f10x/gd32f10x_rcu.c ****     
 642:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg = RCU_CFG1; 
 643:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* reset the I2S2SEL bit and set according to i2s_clock_source */
 644:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg &= ~RCU_CFG1_I2S2SEL;
 645:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 646:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 647:../system/src/gd32f10x/gd32f10x_rcu.c **** #endif /* GD32F10X_CL */
 648:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 649:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 650:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      get the clock stabilization and periphral reset flags
 651:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
 652:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 653:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_FLAG_IRC8MSTB: IRC8M stabilization flag
 654:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
 655:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
 656:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_FLAG_PLL1STB: PLL1 stabilization flag(CL series only)
 657:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_FLAG_PLL2STB: PLL2 stabilization flag(CL series only)
 658:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
 659:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_FLAG_IRC40KSTB: IRC40K stabilization flag
 660:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_FLAG_EPRST: external PIN reset flag
 661:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_FLAG_PORRST: power reset flag
 662:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_FLAG_SWRST: software reset flag
 663:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: free watchdog timer reset flag
 664:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: window watchdog timer reset flag
 665:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_FLAG_LPRST: low-power reset flag
 666:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 667:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     FlagStatus: SET or RESET
 668:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 669:../system/src/gd32f10x/gd32f10x_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
 670:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 770              		.loc 1 670 1 is_stmt 1 view -0
 771              		.cfi_startproc
 772              		@ args = 0, pretend = 0, frame = 0
 773              		@ frame_needed = 0, uses_anonymous_args = 0
 774              		@ link register save eliminated.
 671:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* get the rcu flag */
 672:../system/src/gd32f10x/gd32f10x_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))){
 775              		.loc 1 672 5 view .LVU167
 776              		.loc 1 672 18 is_stmt 0 view .LVU168
 777 0000 8309     		lsrs	r3, r0, #6
 778 0002 03F18043 		add	r3, r3, #1073741824
 779 0006 03F50433 		add	r3, r3, #135168
 780 000a 1B68     		ldr	r3, [r3]
 781              		.loc 1 672 38 view .LVU169
 782 000c 00F01F00 		and	r0, r0, #31
 783              	.LVL60:
 784              		.loc 1 672 14 view .LVU170
 785 0010 C340     		lsrs	r3, r3, r0
 786              		.loc 1 672 7 view .LVU171
 787 0012 13F0010F 		tst	r3, #1
 788 0016 01D0     		beq	.L55
 673:../system/src/gd32f10x/gd32f10x_rcu.c ****         return SET;
 789              		.loc 1 673 16 view .LVU172
 790 0018 0120     		movs	r0, #1
 791 001a 7047     		bx	lr
 792              	.L55:
 674:../system/src/gd32f10x/gd32f10x_rcu.c ****     }else{
 675:../system/src/gd32f10x/gd32f10x_rcu.c ****         return RESET;
 793              		.loc 1 675 16 view .LVU173
 794 001c 0020     		movs	r0, #0
 676:../system/src/gd32f10x/gd32f10x_rcu.c ****     }
 677:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 795              		.loc 1 677 1 view .LVU174
 796 001e 7047     		bx	lr
 797              		.cfi_endproc
 798              	.LFE76:
 800              		.section	.text.rcu_all_reset_flag_clear,"ax",%progbits
 801              		.align	1
 802              		.global	rcu_all_reset_flag_clear
 803              		.syntax unified
 804              		.thumb
 805              		.thumb_func
 807              	rcu_all_reset_flag_clear:
 808              	.LFB77:
 678:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 679:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 680:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      clear all the reset flag
 681:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  none
 682:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 683:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 684:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 685:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_all_reset_flag_clear(void)
 686:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 809              		.loc 1 686 1 is_stmt 1 view -0
 810              		.cfi_startproc
 811              		@ args = 0, pretend = 0, frame = 0
 812              		@ frame_needed = 0, uses_anonymous_args = 0
 813              		@ link register save eliminated.
 687:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 814              		.loc 1 687 5 view .LVU176
 815 0000 024A     		ldr	r2, .L57
 816 0002 536A     		ldr	r3, [r2, #36]
 817              		.loc 1 687 16 is_stmt 0 view .LVU177
 818 0004 43F08073 		orr	r3, r3, #16777216
 819 0008 5362     		str	r3, [r2, #36]
 688:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 820              		.loc 1 688 1 view .LVU178
 821 000a 7047     		bx	lr
 822              	.L58:
 823              		.align	2
 824              	.L57:
 825 000c 00100240 		.word	1073876992
 826              		.cfi_endproc
 827              	.LFE77:
 829              		.section	.text.rcu_interrupt_flag_get,"ax",%progbits
 830              		.align	1
 831              		.global	rcu_interrupt_flag_get
 832              		.syntax unified
 833              		.thumb
 834              		.thumb_func
 836              	rcu_interrupt_flag_get:
 837              	.LVL61:
 838              	.LFB78:
 689:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 690:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 691:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      get the clock stabilization interrupt and ckm flags
 692:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  int_flag: interrupt and ckm flags, refer to rcu_int_flag_enum
 693:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 694:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB: IRC40K stabilization interrupt flag
 695:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB: LXTAL stabilization interrupt flag
 696:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB: IRC8M stabilization interrupt flag
 697:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB: HXTAL stabilization interrupt flag
 698:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB: PLL stabilization interrupt flag
 699:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB: PLL1 stabilization interrupt flag(CL series only)
 700:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB: PLL2 stabilization interrupt flag(CL series only)
 701:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_CKM: HXTAL clock stuck interrupt flag
 702:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 703:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     FlagStatus: SET or RESET
 704:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 705:../system/src/gd32f10x/gd32f10x_rcu.c **** FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)
 706:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 839              		.loc 1 706 1 is_stmt 1 view -0
 840              		.cfi_startproc
 841              		@ args = 0, pretend = 0, frame = 0
 842              		@ frame_needed = 0, uses_anonymous_args = 0
 843              		@ link register save eliminated.
 707:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* get the rcu interrupt flag */
 708:../system/src/gd32f10x/gd32f10x_rcu.c ****     if(RESET != (RCU_REG_VAL(int_flag) & BIT(RCU_BIT_POS(int_flag)))){
 844              		.loc 1 708 5 view .LVU180
 845              		.loc 1 708 18 is_stmt 0 view .LVU181
 846 0000 8309     		lsrs	r3, r0, #6
 847 0002 03F18043 		add	r3, r3, #1073741824
 848 0006 03F50433 		add	r3, r3, #135168
 849 000a 1B68     		ldr	r3, [r3]
 850              		.loc 1 708 42 view .LVU182
 851 000c 00F01F00 		and	r0, r0, #31
 852              	.LVL62:
 853              		.loc 1 708 14 view .LVU183
 854 0010 C340     		lsrs	r3, r3, r0
 855              		.loc 1 708 7 view .LVU184
 856 0012 13F0010F 		tst	r3, #1
 857 0016 01D0     		beq	.L61
 709:../system/src/gd32f10x/gd32f10x_rcu.c ****         return SET;
 858              		.loc 1 709 16 view .LVU185
 859 0018 0120     		movs	r0, #1
 860 001a 7047     		bx	lr
 861              	.L61:
 710:../system/src/gd32f10x/gd32f10x_rcu.c ****     }else{
 711:../system/src/gd32f10x/gd32f10x_rcu.c ****         return RESET;
 862              		.loc 1 711 16 view .LVU186
 863 001c 0020     		movs	r0, #0
 712:../system/src/gd32f10x/gd32f10x_rcu.c ****     }
 713:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 864              		.loc 1 713 1 view .LVU187
 865 001e 7047     		bx	lr
 866              		.cfi_endproc
 867              	.LFE78:
 869              		.section	.text.rcu_interrupt_flag_clear,"ax",%progbits
 870              		.align	1
 871              		.global	rcu_interrupt_flag_clear
 872              		.syntax unified
 873              		.thumb
 874              		.thumb_func
 876              	rcu_interrupt_flag_clear:
 877              	.LVL63:
 878              	.LFB79:
 714:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 715:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 716:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      clear the interrupt flags
 717:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  int_flag_clear: clock stabilization and stuck interrupt flags clear, refer to rcu_i
 718:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 719:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB_CLR: IRC40K stabilization interrupt flag clear
 720:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB_CLR: LXTAL stabilization interrupt flag clear
 721:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB_CLR: IRC8M stabilization interrupt flag clear
 722:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB_CLR: HXTAL stabilization interrupt flag clear
 723:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB_CLR: PLL stabilization interrupt flag clear
 724:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB_CLR: PLL1 stabilization interrupt flag clear(CL series only)
 725:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB_CLR: PLL2 stabilization interrupt flag clear(CL series only)
 726:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_FLAG_CKM_CLR: clock stuck interrupt flag clear
 727:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 728:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 729:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 730:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag_clear)
 731:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 879              		.loc 1 731 1 is_stmt 1 view -0
 880              		.cfi_startproc
 881              		@ args = 0, pretend = 0, frame = 0
 882              		@ frame_needed = 0, uses_anonymous_args = 0
 883              		@ link register save eliminated.
 732:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_REG_VAL(int_flag_clear) |= BIT(RCU_BIT_POS(int_flag_clear));
 884              		.loc 1 732 5 view .LVU189
 885 0000 8309     		lsrs	r3, r0, #6
 886 0002 03F18043 		add	r3, r3, #1073741824
 887 0006 03F50433 		add	r3, r3, #135168
 888 000a 1A68     		ldr	r2, [r3]
 889              		.loc 1 732 36 is_stmt 0 view .LVU190
 890 000c 00F01F00 		and	r0, r0, #31
 891              	.LVL64:
 892              		.loc 1 732 36 view .LVU191
 893 0010 0121     		movs	r1, #1
 894 0012 8140     		lsls	r1, r1, r0
 895              		.loc 1 732 33 view .LVU192
 896 0014 0A43     		orrs	r2, r2, r1
 897 0016 1A60     		str	r2, [r3]
 733:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 898              		.loc 1 733 1 view .LVU193
 899 0018 7047     		bx	lr
 900              		.cfi_endproc
 901              	.LFE79:
 903              		.section	.text.rcu_interrupt_enable,"ax",%progbits
 904              		.align	1
 905              		.global	rcu_interrupt_enable
 906              		.syntax unified
 907              		.thumb
 908              		.thumb_func
 910              	rcu_interrupt_enable:
 911              	.LVL65:
 912              	.LFB80:
 734:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 735:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 736:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      enable the stabilization interrupt
 737:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  stab_int: clock stabilization interrupt, refer to rcu_int_enum
 738:../system/src/gd32f10x/gd32f10x_rcu.c ****                 Only one parameter can be selected which is shown as below:
 739:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 740:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 741:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 742:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 743:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 744:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable(CL series only)
 745:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable(CL series only)
 746:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 747:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 748:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 749:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_interrupt_enable(rcu_int_enum stab_int)
 750:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 913              		.loc 1 750 1 is_stmt 1 view -0
 914              		.cfi_startproc
 915              		@ args = 0, pretend = 0, frame = 0
 916              		@ frame_needed = 0, uses_anonymous_args = 0
 917              		@ link register save eliminated.
 751:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_REG_VAL(stab_int) |= BIT(RCU_BIT_POS(stab_int));
 918              		.loc 1 751 5 view .LVU195
 919 0000 8309     		lsrs	r3, r0, #6
 920 0002 03F18043 		add	r3, r3, #1073741824
 921 0006 03F50433 		add	r3, r3, #135168
 922 000a 1A68     		ldr	r2, [r3]
 923              		.loc 1 751 30 is_stmt 0 view .LVU196
 924 000c 00F01F00 		and	r0, r0, #31
 925              	.LVL66:
 926              		.loc 1 751 30 view .LVU197
 927 0010 0121     		movs	r1, #1
 928 0012 8140     		lsls	r1, r1, r0
 929              		.loc 1 751 27 view .LVU198
 930 0014 0A43     		orrs	r2, r2, r1
 931 0016 1A60     		str	r2, [r3]
 752:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 932              		.loc 1 752 1 view .LVU199
 933 0018 7047     		bx	lr
 934              		.cfi_endproc
 935              	.LFE80:
 937              		.section	.text.rcu_interrupt_disable,"ax",%progbits
 938              		.align	1
 939              		.global	rcu_interrupt_disable
 940              		.syntax unified
 941              		.thumb
 942              		.thumb_func
 944              	rcu_interrupt_disable:
 945              	.LVL67:
 946              	.LFB81:
 753:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 754:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 755:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      disable the stabilization interrupt
 756:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  stab_int: clock stabilization interrupt, refer to rcu_int_enum
 757:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 758:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 759:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 760:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 761:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 762:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 763:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable(CL series only)
 764:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable(CL series only)
 765:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 766:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 767:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 768:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_interrupt_disable(rcu_int_enum stab_int)
 769:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 947              		.loc 1 769 1 is_stmt 1 view -0
 948              		.cfi_startproc
 949              		@ args = 0, pretend = 0, frame = 0
 950              		@ frame_needed = 0, uses_anonymous_args = 0
 951              		@ link register save eliminated.
 770:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_REG_VAL(stab_int) &= ~BIT(RCU_BIT_POS(stab_int));
 952              		.loc 1 770 5 view .LVU201
 953 0000 8309     		lsrs	r3, r0, #6
 954 0002 03F18043 		add	r3, r3, #1073741824
 955 0006 03F50433 		add	r3, r3, #135168
 956 000a 1A68     		ldr	r2, [r3]
 957              		.loc 1 770 31 is_stmt 0 view .LVU202
 958 000c 00F01F00 		and	r0, r0, #31
 959              	.LVL68:
 960              		.loc 1 770 31 view .LVU203
 961 0010 0121     		movs	r1, #1
 962 0012 8140     		lsls	r1, r1, r0
 963              		.loc 1 770 27 view .LVU204
 964 0014 22EA0102 		bic	r2, r2, r1
 965 0018 1A60     		str	r2, [r3]
 771:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 966              		.loc 1 771 1 view .LVU205
 967 001a 7047     		bx	lr
 968              		.cfi_endproc
 969              	.LFE81:
 971              		.section	.text.rcu_osci_stab_wait,"ax",%progbits
 972              		.align	1
 973              		.global	rcu_osci_stab_wait
 974              		.syntax unified
 975              		.thumb
 976              		.thumb_func
 978              	rcu_osci_stab_wait:
 979              	.LVL69:
 980              	.LFB82:
 772:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 773:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 774:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      wait for oscillator stabilization flags is SET or oscillator startup is timeout
 775:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 776:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 777:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 778:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 779:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 780:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 781:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 782:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
 783:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
 784:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 785:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 786:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 787:../system/src/gd32f10x/gd32f10x_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
 788:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 981              		.loc 1 788 1 is_stmt 1 view -0
 982              		.cfi_startproc
 983              		@ args = 0, pretend = 0, frame = 0
 984              		@ frame_needed = 0, uses_anonymous_args = 0
 985              		.loc 1 788 1 is_stmt 0 view .LVU207
 986 0000 10B5     		push	{r4, lr}
 987              		.cfi_def_cfa_offset 8
 988              		.cfi_offset 4, -8
 989              		.cfi_offset 14, -4
 789:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t stb_cnt = 0U;
 990              		.loc 1 789 5 is_stmt 1 view .LVU208
 991              	.LVL70:
 790:../system/src/gd32f10x/gd32f10x_rcu.c ****     ErrStatus reval = ERROR;
 992              		.loc 1 790 5 view .LVU209
 791:../system/src/gd32f10x/gd32f10x_rcu.c ****     FlagStatus osci_stat = RESET;
 993              		.loc 1 791 5 view .LVU210
 792:../system/src/gd32f10x/gd32f10x_rcu.c ****     
 793:../system/src/gd32f10x/gd32f10x_rcu.c ****     switch(osci){
 994              		.loc 1 793 5 view .LVU211
 995 0002 1828     		cmp	r0, #24
 996 0004 6AD0     		beq	.L83
 997 0006 08D9     		bls	.L94
 998 0008 B0F5006F 		cmp	r0, #2048
 999 000c 31D0     		beq	.L86
 1000 000e B0F5106F 		cmp	r0, #2304
 1001 0012 0BD1     		bne	.L95
 1002 0014 0020     		movs	r0, #0
 1003              	.LVL71:
 1004              		.loc 1 793 5 is_stmt 0 view .LVU212
 1005 0016 0446     		mov	r4, r0
 1006 0018 45E0     		b	.L72
 1007              	.LVL72:
 1008              	.L94:
 1009              		.loc 1 793 5 view .LVU213
 1010 001a 0028     		cmp	r0, #0
 1011 001c 3BD0     		beq	.L84
 1012 001e 1028     		cmp	r0, #16
 1013 0020 02D1     		bne	.L96
 1014 0022 0020     		movs	r0, #0
 1015              	.LVL73:
 1016              		.loc 1 793 5 view .LVU214
 1017 0024 0446     		mov	r4, r0
 1018 0026 07E0     		b	.L69
 1019              	.LVL74:
 1020              	.L96:
 1021              		.loc 1 793 5 view .LVU215
 1022 0028 0020     		movs	r0, #0
 1023              	.LVL75:
 1024              		.loc 1 793 5 view .LVU216
 1025 002a 0FE0     		b	.L70
 1026              	.LVL76:
 1027              	.L95:
 1028              		.loc 1 793 5 view .LVU217
 1029 002c 0020     		movs	r0, #0
 1030              	.LVL77:
 1031              		.loc 1 793 5 view .LVU218
 1032 002e 0DE0     		b	.L70
 1033              	.LVL78:
 1034              	.L74:
 794:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* wait HXTAL stable */
 795:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_HXTAL:
 796:../system/src/gd32f10x/gd32f10x_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)){
 797:../system/src/gd32f10x/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1035              		.loc 1 797 13 is_stmt 1 view .LVU219
 1036              		.loc 1 797 25 is_stmt 0 view .LVU220
 1037 0030 1120     		movs	r0, #17
 1038              	.LVL79:
 1039              		.loc 1 797 25 view .LVU221
 1040 0032 FFF7FEFF 		bl	rcu_flag_get
 1041              	.LVL80:
 798:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 1042              		.loc 1 798 13 is_stmt 1 view .LVU222
 1043              		.loc 1 798 20 is_stmt 0 view .LVU223
 1044 0036 0134     		adds	r4, r4, #1
 1045              	.LVL81:
 1046              	.L69:
 796:../system/src/gd32f10x/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1047              		.loc 1 796 36 is_stmt 1 view .LVU224
 1048 0038 18B9     		cbnz	r0, .L73
 796:../system/src/gd32f10x/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1049              		.loc 1 796 36 is_stmt 0 discriminator 1 view .LVU225
 1050 003a 4FF6FF73 		movw	r3, #65535
 1051 003e 9C42     		cmp	r4, r3
 1052 0040 F6D1     		bne	.L74
 1053              	.L73:
 799:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 800:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 801:../system/src/gd32f10x/gd32f10x_rcu.c ****         /* check whether flag is set or not */
 802:../system/src/gd32f10x/gd32f10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)){
 1054              		.loc 1 802 9 is_stmt 1 view .LVU226
 1055              		.loc 1 802 21 is_stmt 0 view .LVU227
 1056 0042 1120     		movs	r0, #17
 1057              	.LVL82:
 1058              		.loc 1 802 21 view .LVU228
 1059 0044 FFF7FEFF 		bl	rcu_flag_get
 1060              	.LVL83:
 1061              		.loc 1 802 11 view .LVU229
 1062 0048 0028     		cmp	r0, #0
 1063 004a 4AD1     		bne	.L88
 1064              	.LVL84:
 1065              	.L70:
 803:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 804:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 805:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 806:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 807:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* wait LXTAL stable */
 808:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_LXTAL:
 809:../system/src/gd32f10x/gd32f10x_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)){
 810:../system/src/gd32f10x/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 811:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 812:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 813:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 814:../system/src/gd32f10x/gd32f10x_rcu.c ****         /* check whether flag is set or not */
 815:../system/src/gd32f10x/gd32f10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)){
 816:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 817:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 818:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 819:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 820:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* wait IRC8M stable */
 821:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_IRC8M:
 822:../system/src/gd32f10x/gd32f10x_rcu.c ****         while((RESET == osci_stat) && (IRC8M_STARTUP_TIMEOUT != stb_cnt)){
 823:../system/src/gd32f10x/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 824:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 825:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 826:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 827:../system/src/gd32f10x/gd32f10x_rcu.c ****         /* check whether flag is set or not */
 828:../system/src/gd32f10x/gd32f10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC8MSTB)){
 829:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 830:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 831:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 832:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 833:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* wait IRC40K stable */
 834:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_IRC40K:
 835:../system/src/gd32f10x/gd32f10x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 836:../system/src/gd32f10x/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 837:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 838:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 839:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 840:../system/src/gd32f10x/gd32f10x_rcu.c ****         /* check whether flag is set or not */
 841:../system/src/gd32f10x/gd32f10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC40KSTB)){
 842:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 843:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 844:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 845:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 846:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* wait PLL stable */
 847:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_PLL_CK:
 848:../system/src/gd32f10x/gd32f10x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 849:../system/src/gd32f10x/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 850:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 851:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 852:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 853:../system/src/gd32f10x/gd32f10x_rcu.c ****         /* check whether flag is set or not */
 854:../system/src/gd32f10x/gd32f10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)){
 855:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 856:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 857:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 858:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 859:../system/src/gd32f10x/gd32f10x_rcu.c **** #ifdef GD32F10X_CL
 860:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* wait PLL1 stable */
 861:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_PLL1_CK:
 862:../system/src/gd32f10x/gd32f10x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 863:../system/src/gd32f10x/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL1STB);
 864:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 865:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 866:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 867:../system/src/gd32f10x/gd32f10x_rcu.c ****         /* check whether flag is set or not */
 868:../system/src/gd32f10x/gd32f10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL1STB)){
 869:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 870:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 871:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 872:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* wait PLL2 stable */
 873:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_PLL2_CK:
 874:../system/src/gd32f10x/gd32f10x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 875:../system/src/gd32f10x/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL2STB);
 876:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 877:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 878:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 879:../system/src/gd32f10x/gd32f10x_rcu.c ****         /* check whether flag is set or not */
 880:../system/src/gd32f10x/gd32f10x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL2STB)){
 881:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 882:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 883:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 884:../system/src/gd32f10x/gd32f10x_rcu.c **** #endif /* GD32F10X_CL */
 885:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 886:../system/src/gd32f10x/gd32f10x_rcu.c ****     default:
 887:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 888:../system/src/gd32f10x/gd32f10x_rcu.c ****     }
 889:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 890:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* return value */
 891:../system/src/gd32f10x/gd32f10x_rcu.c ****     return reval;
 1066              		.loc 1 891 5 is_stmt 1 view .LVU230
 892:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 1067              		.loc 1 892 1 is_stmt 0 view .LVU231
 1068 004c 10BD     		pop	{r4, pc}
 1069              	.LVL85:
 1070              	.L76:
 810:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 1071              		.loc 1 810 13 is_stmt 1 view .LVU232
 810:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 1072              		.loc 1 810 25 is_stmt 0 view .LVU233
 1073 004e 40F60100 		movw	r0, #2049
 1074              	.LVL86:
 810:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 1075              		.loc 1 810 25 view .LVU234
 1076 0052 FFF7FEFF 		bl	rcu_flag_get
 1077              	.LVL87:
 811:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 1078              		.loc 1 811 13 is_stmt 1 view .LVU235
 811:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 1079              		.loc 1 811 20 is_stmt 0 view .LVU236
 1080 0056 0134     		adds	r4, r4, #1
 1081              	.LVL88:
 1082              	.L71:
 809:../system/src/gd32f10x/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1083              		.loc 1 809 36 is_stmt 1 view .LVU237
 1084 0058 18B9     		cbnz	r0, .L75
 809:../system/src/gd32f10x/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1085              		.loc 1 809 36 is_stmt 0 discriminator 1 view .LVU238
 1086 005a 6FF07C43 		mvn	r3, #-67108864
 1087 005e 9C42     		cmp	r4, r3
 1088 0060 F5D1     		bne	.L76
 1089              	.L75:
 815:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 1090              		.loc 1 815 9 is_stmt 1 view .LVU239
 815:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 1091              		.loc 1 815 21 is_stmt 0 view .LVU240
 1092 0062 40F60100 		movw	r0, #2049
 1093              	.LVL89:
 815:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 1094              		.loc 1 815 21 view .LVU241
 1095 0066 FFF7FEFF 		bl	rcu_flag_get
 1096              	.LVL90:
 815:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 1097              		.loc 1 815 11 view .LVU242
 1098 006a 0028     		cmp	r0, #0
 1099 006c EED0     		beq	.L70
 816:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 1100              		.loc 1 816 19 view .LVU243
 1101 006e 0120     		movs	r0, #1
 1102 0070 ECE7     		b	.L70
 1103              	.LVL91:
 1104              	.L86:
 793:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* wait HXTAL stable */
 1105              		.loc 1 793 5 view .LVU244
 1106 0072 0020     		movs	r0, #0
 1107              	.LVL92:
 793:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* wait HXTAL stable */
 1108              		.loc 1 793 5 view .LVU245
 1109 0074 0446     		mov	r4, r0
 1110 0076 EFE7     		b	.L71
 1111              	.LVL93:
 1112              	.L78:
 823:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 1113              		.loc 1 823 13 is_stmt 1 view .LVU246
 823:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 1114              		.loc 1 823 25 is_stmt 0 view .LVU247
 1115 0078 0120     		movs	r0, #1
 1116              	.LVL94:
 823:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 1117              		.loc 1 823 25 view .LVU248
 1118 007a FFF7FEFF 		bl	rcu_flag_get
 1119              	.LVL95:
 824:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 1120              		.loc 1 824 13 is_stmt 1 view .LVU249
 824:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 1121              		.loc 1 824 20 is_stmt 0 view .LVU250
 1122 007e 0134     		adds	r4, r4, #1
 1123              	.LVL96:
 1124              	.L68:
 822:../system/src/gd32f10x/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1125              		.loc 1 822 36 is_stmt 1 view .LVU251
 1126 0080 10B9     		cbnz	r0, .L77
 822:../system/src/gd32f10x/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1127              		.loc 1 822 36 is_stmt 0 discriminator 1 view .LVU252
 1128 0082 B4F5A06F 		cmp	r4, #1280
 1129 0086 F7D1     		bne	.L78
 1130              	.L77:
 828:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 1131              		.loc 1 828 9 is_stmt 1 view .LVU253
 828:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 1132              		.loc 1 828 21 is_stmt 0 view .LVU254
 1133 0088 0120     		movs	r0, #1
 1134              	.LVL97:
 828:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 1135              		.loc 1 828 21 view .LVU255
 1136 008a FFF7FEFF 		bl	rcu_flag_get
 1137              	.LVL98:
 828:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 1138              		.loc 1 828 11 view .LVU256
 1139 008e 0028     		cmp	r0, #0
 1140 0090 DCD0     		beq	.L70
 829:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 1141              		.loc 1 829 19 view .LVU257
 1142 0092 0120     		movs	r0, #1
 1143 0094 DAE7     		b	.L70
 1144              	.LVL99:
 1145              	.L84:
 793:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* wait HXTAL stable */
 1146              		.loc 1 793 5 view .LVU258
 1147 0096 0020     		movs	r0, #0
 1148              	.LVL100:
 793:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* wait HXTAL stable */
 1149              		.loc 1 793 5 view .LVU259
 1150 0098 0446     		mov	r4, r0
 1151 009a F1E7     		b	.L68
 1152              	.LVL101:
 1153              	.L80:
 836:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 1154              		.loc 1 836 13 is_stmt 1 view .LVU260
 836:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 1155              		.loc 1 836 25 is_stmt 0 view .LVU261
 1156 009c 40F60110 		movw	r0, #2305
 1157              	.LVL102:
 836:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 1158              		.loc 1 836 25 view .LVU262
 1159 00a0 FFF7FEFF 		bl	rcu_flag_get
 1160              	.LVL103:
 837:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 1161              		.loc 1 837 13 is_stmt 1 view .LVU263
 837:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 1162              		.loc 1 837 20 is_stmt 0 view .LVU264
 1163 00a4 0134     		adds	r4, r4, #1
 1164              	.LVL104:
 1165              	.L72:
 835:../system/src/gd32f10x/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1166              		.loc 1 835 36 is_stmt 1 view .LVU265
 1167 00a6 10B9     		cbnz	r0, .L79
 835:../system/src/gd32f10x/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1168              		.loc 1 835 36 is_stmt 0 discriminator 1 view .LVU266
 1169 00a8 0F4B     		ldr	r3, .L97
 1170 00aa 9C42     		cmp	r4, r3
 1171 00ac F6D1     		bne	.L80
 1172              	.L79:
 841:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 1173              		.loc 1 841 9 is_stmt 1 view .LVU267
 841:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 1174              		.loc 1 841 21 is_stmt 0 view .LVU268
 1175 00ae 40F60110 		movw	r0, #2305
 1176              	.LVL105:
 841:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 1177              		.loc 1 841 21 view .LVU269
 1178 00b2 FFF7FEFF 		bl	rcu_flag_get
 1179              	.LVL106:
 841:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 1180              		.loc 1 841 11 view .LVU270
 1181 00b6 0028     		cmp	r0, #0
 1182 00b8 C8D0     		beq	.L70
 842:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 1183              		.loc 1 842 19 view .LVU271
 1184 00ba 0120     		movs	r0, #1
 1185 00bc C6E7     		b	.L70
 1186              	.LVL107:
 1187              	.L82:
 849:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 1188              		.loc 1 849 13 is_stmt 1 view .LVU272
 849:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 1189              		.loc 1 849 25 is_stmt 0 view .LVU273
 1190 00be 1920     		movs	r0, #25
 1191              	.LVL108:
 849:../system/src/gd32f10x/gd32f10x_rcu.c ****             stb_cnt++;
 1192              		.loc 1 849 25 view .LVU274
 1193 00c0 FFF7FEFF 		bl	rcu_flag_get
 1194              	.LVL109:
 850:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 1195              		.loc 1 850 13 is_stmt 1 view .LVU275
 850:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 1196              		.loc 1 850 20 is_stmt 0 view .LVU276
 1197 00c4 0134     		adds	r4, r4, #1
 1198              	.LVL110:
 1199              	.L66:
 848:../system/src/gd32f10x/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1200              		.loc 1 848 36 is_stmt 1 view .LVU277
 1201 00c6 10B9     		cbnz	r0, .L81
 848:../system/src/gd32f10x/gd32f10x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1202              		.loc 1 848 36 is_stmt 0 discriminator 1 view .LVU278
 1203 00c8 074B     		ldr	r3, .L97
 1204 00ca 9C42     		cmp	r4, r3
 1205 00cc F7D1     		bne	.L82
 1206              	.L81:
 854:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 1207              		.loc 1 854 9 is_stmt 1 view .LVU279
 854:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 1208              		.loc 1 854 21 is_stmt 0 view .LVU280
 1209 00ce 1920     		movs	r0, #25
 1210              	.LVL111:
 854:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 1211              		.loc 1 854 21 view .LVU281
 1212 00d0 FFF7FEFF 		bl	rcu_flag_get
 1213              	.LVL112:
 854:../system/src/gd32f10x/gd32f10x_rcu.c ****             reval = SUCCESS;
 1214              		.loc 1 854 11 view .LVU282
 1215 00d4 0028     		cmp	r0, #0
 1216 00d6 B9D0     		beq	.L70
 855:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 1217              		.loc 1 855 19 view .LVU283
 1218 00d8 0120     		movs	r0, #1
 1219 00da B7E7     		b	.L70
 1220              	.LVL113:
 1221              	.L83:
 793:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* wait HXTAL stable */
 1222              		.loc 1 793 5 view .LVU284
 1223 00dc 0020     		movs	r0, #0
 1224              	.LVL114:
 793:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* wait HXTAL stable */
 1225              		.loc 1 793 5 view .LVU285
 1226 00de 0446     		mov	r4, r0
 1227 00e0 F1E7     		b	.L66
 1228              	.LVL115:
 1229              	.L88:
 803:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 1230              		.loc 1 803 19 view .LVU286
 1231 00e2 0120     		movs	r0, #1
 1232 00e4 B2E7     		b	.L70
 1233              	.L98:
 1234 00e6 00BF     		.align	2
 1235              	.L97:
 1236 00e8 FFFF0F00 		.word	1048575
 1237              		.cfi_endproc
 1238              	.LFE82:
 1240              		.section	.text.rcu_deinit,"ax",%progbits
 1241              		.align	1
 1242              		.global	rcu_deinit
 1243              		.syntax unified
 1244              		.thumb
 1245              		.thumb_func
 1247              	rcu_deinit:
 1248              	.LFB56:
  56:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* enable IRC8M */
 1249              		.loc 1 56 1 is_stmt 1 view -0
 1250              		.cfi_startproc
 1251              		@ args = 0, pretend = 0, frame = 0
 1252              		@ frame_needed = 0, uses_anonymous_args = 0
 1253 0000 10B5     		push	{r4, lr}
 1254              		.cfi_def_cfa_offset 8
 1255              		.cfi_offset 4, -8
 1256              		.cfi_offset 14, -4
  58:../system/src/gd32f10x/gd32f10x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
 1257              		.loc 1 58 5 view .LVU288
 1258 0002 124C     		ldr	r4, .L101
 1259 0004 2368     		ldr	r3, [r4]
  58:../system/src/gd32f10x/gd32f10x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
 1260              		.loc 1 58 13 is_stmt 0 view .LVU289
 1261 0006 43F00103 		orr	r3, r3, #1
 1262 000a 2360     		str	r3, [r4]
  59:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 1263              		.loc 1 59 5 is_stmt 1 view .LVU290
 1264 000c 0020     		movs	r0, #0
 1265 000e FFF7FEFF 		bl	rcu_osci_stab_wait
 1266              	.LVL116:
  61:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 1267              		.loc 1 61 5 view .LVU291
 1268 0012 6368     		ldr	r3, [r4, #4]
  61:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 1269              		.loc 1 61 14 is_stmt 0 view .LVU292
 1270 0014 23F00303 		bic	r3, r3, #3
 1271 0018 6360     		str	r3, [r4, #4]
  64:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
 1272              		.loc 1 64 5 is_stmt 1 view .LVU293
 1273 001a 2368     		ldr	r3, [r4]
  64:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
 1274              		.loc 1 64 13 is_stmt 0 view .LVU294
 1275 001c 23F08473 		bic	r3, r3, #17301504
 1276 0020 23F48033 		bic	r3, r3, #65536
 1277 0024 2360     		str	r3, [r4]
  65:../system/src/gd32f10x/gd32f10x_rcu.c **** #ifdef GD32F10X_CL
 1278              		.loc 1 65 5 is_stmt 1 view .LVU295
 1279 0026 2368     		ldr	r3, [r4]
  65:../system/src/gd32f10x/gd32f10x_rcu.c **** #ifdef GD32F10X_CL
 1280              		.loc 1 65 13 is_stmt 0 view .LVU296
 1281 0028 23F48023 		bic	r3, r3, #262144
 1282 002c 2360     		str	r3, [r4]
  72:../system/src/gd32f10x/gd32f10x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
 1283              		.loc 1 72 5 is_stmt 1 view .LVU297
 1284 002e 6368     		ldr	r3, [r4, #4]
  72:../system/src/gd32f10x/gd32f10x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
 1285              		.loc 1 72 14 is_stmt 0 view .LVU298
 1286 0030 23F0FF53 		bic	r3, r3, #534773760
 1287 0034 23F4FF13 		bic	r3, r3, #2088960
 1288 0038 23F4FF53 		bic	r3, r3, #8160
 1289 003c 23F01303 		bic	r3, r3, #19
 1290 0040 6360     		str	r3, [r4, #4]
  83:../system/src/gd32f10x/gd32f10x_rcu.c **** #elif defined(GD32F10X_CL)
 1291              		.loc 1 83 5 is_stmt 1 view .LVU299
  83:../system/src/gd32f10x/gd32f10x_rcu.c **** #elif defined(GD32F10X_CL)
 1292              		.loc 1 83 13 is_stmt 0 view .LVU300
 1293 0042 4FF41F03 		mov	r3, #10420224
 1294 0046 A360     		str	r3, [r4, #8]
  89:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 1295              		.loc 1 89 1 view .LVU301
 1296 0048 10BD     		pop	{r4, pc}
 1297              	.L102:
 1298 004a 00BF     		.align	2
 1299              	.L101:
 1300 004c 00100240 		.word	1073876992
 1301              		.cfi_endproc
 1302              	.LFE56:
 1304              		.section	.text.rcu_osci_on,"ax",%progbits
 1305              		.align	1
 1306              		.global	rcu_osci_on
 1307              		.syntax unified
 1308              		.thumb
 1309              		.thumb_func
 1311              	rcu_osci_on:
 1312              	.LVL117:
 1313              	.LFB83:
 893:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 894:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 895:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      turn on the oscillator
 896:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 897:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 898:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 899:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 900:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 901:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 902:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 903:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
 904:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
 905:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 906:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 907:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 908:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
 909:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 1314              		.loc 1 909 1 is_stmt 1 view -0
 1315              		.cfi_startproc
 1316              		@ args = 0, pretend = 0, frame = 0
 1317              		@ frame_needed = 0, uses_anonymous_args = 0
 1318              		@ link register save eliminated.
 910:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 1319              		.loc 1 910 5 view .LVU303
 1320 0000 8309     		lsrs	r3, r0, #6
 1321 0002 03F18043 		add	r3, r3, #1073741824
 1322 0006 03F50433 		add	r3, r3, #135168
 1323 000a 1A68     		ldr	r2, [r3]
 1324              		.loc 1 910 26 is_stmt 0 view .LVU304
 1325 000c 00F01F00 		and	r0, r0, #31
 1326              	.LVL118:
 1327              		.loc 1 910 26 view .LVU305
 1328 0010 0121     		movs	r1, #1
 1329 0012 8140     		lsls	r1, r1, r0
 1330              		.loc 1 910 23 view .LVU306
 1331 0014 0A43     		orrs	r2, r2, r1
 1332 0016 1A60     		str	r2, [r3]
 911:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 1333              		.loc 1 911 1 view .LVU307
 1334 0018 7047     		bx	lr
 1335              		.cfi_endproc
 1336              	.LFE83:
 1338              		.section	.text.rcu_osci_off,"ax",%progbits
 1339              		.align	1
 1340              		.global	rcu_osci_off
 1341              		.syntax unified
 1342              		.thumb
 1343              		.thumb_func
 1345              	rcu_osci_off:
 1346              	.LVL119:
 1347              	.LFB84:
 912:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 913:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 914:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      turn off the oscillator
 915:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 916:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 917:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 918:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 919:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 920:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 921:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 922:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
 923:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
 924:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 925:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 926:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 927:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
 928:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 1348              		.loc 1 928 1 is_stmt 1 view -0
 1349              		.cfi_startproc
 1350              		@ args = 0, pretend = 0, frame = 0
 1351              		@ frame_needed = 0, uses_anonymous_args = 0
 1352              		@ link register save eliminated.
 929:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 1353              		.loc 1 929 5 view .LVU309
 1354 0000 8309     		lsrs	r3, r0, #6
 1355 0002 03F18043 		add	r3, r3, #1073741824
 1356 0006 03F50433 		add	r3, r3, #135168
 1357 000a 1A68     		ldr	r2, [r3]
 1358              		.loc 1 929 27 is_stmt 0 view .LVU310
 1359 000c 00F01F00 		and	r0, r0, #31
 1360              	.LVL120:
 1361              		.loc 1 929 27 view .LVU311
 1362 0010 0121     		movs	r1, #1
 1363 0012 8140     		lsls	r1, r1, r0
 1364              		.loc 1 929 23 view .LVU312
 1365 0014 22EA0102 		bic	r2, r2, r1
 1366 0018 1A60     		str	r2, [r3]
 930:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 1367              		.loc 1 930 1 view .LVU313
 1368 001a 7047     		bx	lr
 1369              		.cfi_endproc
 1370              	.LFE84:
 1372              		.section	.text.rcu_osci_bypass_mode_enable,"ax",%progbits
 1373              		.align	1
 1374              		.global	rcu_osci_bypass_mode_enable
 1375              		.syntax unified
 1376              		.thumb
 1377              		.thumb_func
 1379              	rcu_osci_bypass_mode_enable:
 1380              	.LVL121:
 1381              	.LFB85:
 931:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 932:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 933:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 934:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 935:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 936:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 937:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 938:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 939:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 940:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 941:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
 942:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 1382              		.loc 1 942 1 is_stmt 1 view -0
 1383              		.cfi_startproc
 1384              		@ args = 0, pretend = 0, frame = 0
 1385              		@ frame_needed = 0, uses_anonymous_args = 0
 1386              		@ link register save eliminated.
 943:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t reg;
 1387              		.loc 1 943 5 view .LVU315
 944:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 945:../system/src/gd32f10x/gd32f10x_rcu.c ****     switch(osci){
 1388              		.loc 1 945 5 view .LVU316
 1389 0000 1028     		cmp	r0, #16
 1390 0002 03D0     		beq	.L106
 1391 0004 B0F5006F 		cmp	r0, #2048
 1392 0008 0AD0     		beq	.L107
 1393 000a 7047     		bx	lr
 1394              	.L106:
 946:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* enable HXTAL to bypass mode */
 947:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_HXTAL:
 948:../system/src/gd32f10x/gd32f10x_rcu.c ****         reg = RCU_CTL;
 1395              		.loc 1 948 9 view .LVU317
 1396              		.loc 1 948 13 is_stmt 0 view .LVU318
 1397 000c 094B     		ldr	r3, .L109
 1398 000e 1A68     		ldr	r2, [r3]
 1399              	.LVL122:
 949:../system/src/gd32f10x/gd32f10x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1400              		.loc 1 949 9 is_stmt 1 view .LVU319
 1401 0010 1968     		ldr	r1, [r3]
 1402              		.loc 1 949 17 is_stmt 0 view .LVU320
 1403 0012 21F48031 		bic	r1, r1, #65536
 1404 0016 1960     		str	r1, [r3]
 950:../system/src/gd32f10x/gd32f10x_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 1405              		.loc 1 950 9 is_stmt 1 view .LVU321
 1406              		.loc 1 950 24 is_stmt 0 view .LVU322
 1407 0018 42F48022 		orr	r2, r2, #262144
 1408              	.LVL123:
 1409              		.loc 1 950 17 view .LVU323
 1410 001c 1A60     		str	r2, [r3]
 951:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 1411              		.loc 1 951 9 is_stmt 1 view .LVU324
 1412 001e 7047     		bx	lr
 1413              	.LVL124:
 1414              	.L107:
 952:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* enable LXTAL to bypass mode */
 953:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_LXTAL:
 954:../system/src/gd32f10x/gd32f10x_rcu.c ****         reg = RCU_BDCTL;
 1415              		.loc 1 954 9 view .LVU325
 1416              		.loc 1 954 13 is_stmt 0 view .LVU326
 1417 0020 044B     		ldr	r3, .L109
 1418 0022 1A6A     		ldr	r2, [r3, #32]
 1419              	.LVL125:
 955:../system/src/gd32f10x/gd32f10x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1420              		.loc 1 955 9 is_stmt 1 view .LVU327
 1421 0024 196A     		ldr	r1, [r3, #32]
 1422              		.loc 1 955 19 is_stmt 0 view .LVU328
 1423 0026 21F00101 		bic	r1, r1, #1
 1424 002a 1962     		str	r1, [r3, #32]
 956:../system/src/gd32f10x/gd32f10x_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 1425              		.loc 1 956 9 is_stmt 1 view .LVU329
 1426              		.loc 1 956 26 is_stmt 0 view .LVU330
 1427 002c 42F00402 		orr	r2, r2, #4
 1428              	.LVL126:
 1429              		.loc 1 956 19 view .LVU331
 1430 0030 1A62     		str	r2, [r3, #32]
 957:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 1431              		.loc 1 957 9 is_stmt 1 view .LVU332
 958:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_IRC8M:
 959:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_IRC40K:
 960:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_PLL_CK:
 961:../system/src/gd32f10x/gd32f10x_rcu.c **** #ifdef GD32F10X_CL
 962:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_PLL1_CK:
 963:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_PLL2_CK:
 964:../system/src/gd32f10x/gd32f10x_rcu.c **** #endif /* GD32F10X_CL */
 965:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 966:../system/src/gd32f10x/gd32f10x_rcu.c ****     default:
 967:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 968:../system/src/gd32f10x/gd32f10x_rcu.c ****     }
 969:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 1432              		.loc 1 969 1 is_stmt 0 view .LVU333
 1433 0032 7047     		bx	lr
 1434              	.L110:
 1435              		.align	2
 1436              	.L109:
 1437 0034 00100240 		.word	1073876992
 1438              		.cfi_endproc
 1439              	.LFE85:
 1441              		.section	.text.rcu_osci_bypass_mode_disable,"ax",%progbits
 1442              		.align	1
 1443              		.global	rcu_osci_bypass_mode_disable
 1444              		.syntax unified
 1445              		.thumb
 1446              		.thumb_func
 1448              	rcu_osci_bypass_mode_disable:
 1449              	.LVL127:
 1450              	.LFB86:
 970:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 971:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
 972:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 973:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 974:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
 975:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 976:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 977:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
 978:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
 979:../system/src/gd32f10x/gd32f10x_rcu.c **** */
 980:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
 981:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 1451              		.loc 1 981 1 is_stmt 1 view -0
 1452              		.cfi_startproc
 1453              		@ args = 0, pretend = 0, frame = 0
 1454              		@ frame_needed = 0, uses_anonymous_args = 0
 1455              		@ link register save eliminated.
 982:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t reg;
 1456              		.loc 1 982 5 view .LVU335
 983:../system/src/gd32f10x/gd32f10x_rcu.c ****     
 984:../system/src/gd32f10x/gd32f10x_rcu.c ****     switch(osci){
 1457              		.loc 1 984 5 view .LVU336
 1458 0000 1028     		cmp	r0, #16
 1459 0002 03D0     		beq	.L112
 1460 0004 B0F5006F 		cmp	r0, #2048
 1461 0008 0AD0     		beq	.L113
 1462 000a 7047     		bx	lr
 1463              	.L112:
 985:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* disable HXTAL to bypass mode */
 986:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_HXTAL:
 987:../system/src/gd32f10x/gd32f10x_rcu.c ****         reg = RCU_CTL;
 1464              		.loc 1 987 9 view .LVU337
 1465              		.loc 1 987 13 is_stmt 0 view .LVU338
 1466 000c 094B     		ldr	r3, .L115
 1467 000e 1A68     		ldr	r2, [r3]
 1468              	.LVL128:
 988:../system/src/gd32f10x/gd32f10x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1469              		.loc 1 988 9 is_stmt 1 view .LVU339
 1470 0010 1968     		ldr	r1, [r3]
 1471              		.loc 1 988 17 is_stmt 0 view .LVU340
 1472 0012 21F48031 		bic	r1, r1, #65536
 1473 0016 1960     		str	r1, [r3]
 989:../system/src/gd32f10x/gd32f10x_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 1474              		.loc 1 989 9 is_stmt 1 view .LVU341
 1475              		.loc 1 989 24 is_stmt 0 view .LVU342
 1476 0018 22F48022 		bic	r2, r2, #262144
 1477              	.LVL129:
 1478              		.loc 1 989 17 view .LVU343
 1479 001c 1A60     		str	r2, [r3]
 990:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 1480              		.loc 1 990 9 is_stmt 1 view .LVU344
 1481 001e 7047     		bx	lr
 1482              	.LVL130:
 1483              	.L113:
 991:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* disable LXTAL to bypass mode */
 992:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_LXTAL:
 993:../system/src/gd32f10x/gd32f10x_rcu.c ****         reg = RCU_BDCTL;
 1484              		.loc 1 993 9 view .LVU345
 1485              		.loc 1 993 13 is_stmt 0 view .LVU346
 1486 0020 044B     		ldr	r3, .L115
 1487 0022 1A6A     		ldr	r2, [r3, #32]
 1488              	.LVL131:
 994:../system/src/gd32f10x/gd32f10x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1489              		.loc 1 994 9 is_stmt 1 view .LVU347
 1490 0024 196A     		ldr	r1, [r3, #32]
 1491              		.loc 1 994 19 is_stmt 0 view .LVU348
 1492 0026 21F00101 		bic	r1, r1, #1
 1493 002a 1962     		str	r1, [r3, #32]
 995:../system/src/gd32f10x/gd32f10x_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 1494              		.loc 1 995 9 is_stmt 1 view .LVU349
 1495              		.loc 1 995 26 is_stmt 0 view .LVU350
 1496 002c 22F00402 		bic	r2, r2, #4
 1497              	.LVL132:
 1498              		.loc 1 995 19 view .LVU351
 1499 0030 1A62     		str	r2, [r3, #32]
 996:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 1500              		.loc 1 996 9 is_stmt 1 view .LVU352
 997:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_IRC8M:
 998:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_IRC40K:
 999:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_PLL_CK:
1000:../system/src/gd32f10x/gd32f10x_rcu.c **** #ifdef GD32F10X_CL
1001:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_PLL1_CK:
1002:../system/src/gd32f10x/gd32f10x_rcu.c ****     case RCU_PLL2_CK:
1003:../system/src/gd32f10x/gd32f10x_rcu.c **** #endif /* GD32F10X_CL */
1004:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
1005:../system/src/gd32f10x/gd32f10x_rcu.c ****     default:
1006:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
1007:../system/src/gd32f10x/gd32f10x_rcu.c ****     }
1008:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 1501              		.loc 1 1008 1 is_stmt 0 view .LVU353
 1502 0032 7047     		bx	lr
 1503              	.L116:
 1504              		.align	2
 1505              	.L115:
 1506 0034 00100240 		.word	1073876992
 1507              		.cfi_endproc
 1508              	.LFE86:
 1510              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",%progbits
 1511              		.align	1
 1512              		.global	rcu_hxtal_clock_monitor_enable
 1513              		.syntax unified
 1514              		.thumb
 1515              		.thumb_func
 1517              	rcu_hxtal_clock_monitor_enable:
 1518              	.LFB87:
1009:../system/src/gd32f10x/gd32f10x_rcu.c **** 
1010:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
1011:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      enable the HXTAL clock monitor
1012:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  none
1013:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
1014:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
1015:../system/src/gd32f10x/gd32f10x_rcu.c **** */
1016:../system/src/gd32f10x/gd32f10x_rcu.c **** 
1017:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
1018:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 1519              		.loc 1 1018 1 is_stmt 1 view -0
 1520              		.cfi_startproc
 1521              		@ args = 0, pretend = 0, frame = 0
 1522              		@ frame_needed = 0, uses_anonymous_args = 0
 1523              		@ link register save eliminated.
1019:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CTL |= RCU_CTL_CKMEN;
 1524              		.loc 1 1019 5 view .LVU355
 1525 0000 024A     		ldr	r2, .L118
 1526 0002 1368     		ldr	r3, [r2]
 1527              		.loc 1 1019 13 is_stmt 0 view .LVU356
 1528 0004 43F40023 		orr	r3, r3, #524288
 1529 0008 1360     		str	r3, [r2]
1020:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 1530              		.loc 1 1020 1 view .LVU357
 1531 000a 7047     		bx	lr
 1532              	.L119:
 1533              		.align	2
 1534              	.L118:
 1535 000c 00100240 		.word	1073876992
 1536              		.cfi_endproc
 1537              	.LFE87:
 1539              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",%progbits
 1540              		.align	1
 1541              		.global	rcu_hxtal_clock_monitor_disable
 1542              		.syntax unified
 1543              		.thumb
 1544              		.thumb_func
 1546              	rcu_hxtal_clock_monitor_disable:
 1547              	.LFB88:
1021:../system/src/gd32f10x/gd32f10x_rcu.c **** 
1022:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
1023:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      disable the HXTAL clock monitor
1024:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  none
1025:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
1026:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
1027:../system/src/gd32f10x/gd32f10x_rcu.c **** */
1028:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
1029:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 1548              		.loc 1 1029 1 is_stmt 1 view -0
 1549              		.cfi_startproc
 1550              		@ args = 0, pretend = 0, frame = 0
 1551              		@ frame_needed = 0, uses_anonymous_args = 0
 1552              		@ link register save eliminated.
1030:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CTL &= ~RCU_CTL_CKMEN;
 1553              		.loc 1 1030 5 view .LVU359
 1554 0000 024A     		ldr	r2, .L121
 1555 0002 1368     		ldr	r3, [r2]
 1556              		.loc 1 1030 13 is_stmt 0 view .LVU360
 1557 0004 23F40023 		bic	r3, r3, #524288
 1558 0008 1360     		str	r3, [r2]
1031:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 1559              		.loc 1 1031 1 view .LVU361
 1560 000a 7047     		bx	lr
 1561              	.L122:
 1562              		.align	2
 1563              	.L121:
 1564 000c 00100240 		.word	1073876992
 1565              		.cfi_endproc
 1566              	.LFE88:
 1568              		.section	.text.rcu_irc8m_adjust_value_set,"ax",%progbits
 1569              		.align	1
 1570              		.global	rcu_irc8m_adjust_value_set
 1571              		.syntax unified
 1572              		.thumb
 1573              		.thumb_func
 1575              	rcu_irc8m_adjust_value_set:
 1576              	.LVL133:
 1577              	.LFB89:
1032:../system/src/gd32f10x/gd32f10x_rcu.c **** 
1033:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
1034:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      set the IRC8M adjust value
1035:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  irc8m_adjval: IRC8M adjust value, must be between 0 and 0x1F
1036:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
1037:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
1038:../system/src/gd32f10x/gd32f10x_rcu.c **** */
1039:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_irc8m_adjust_value_set(uint8_t irc8m_adjval)
1040:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 1578              		.loc 1 1040 1 is_stmt 1 view -0
 1579              		.cfi_startproc
 1580              		@ args = 0, pretend = 0, frame = 0
 1581              		@ frame_needed = 0, uses_anonymous_args = 0
 1582              		@ link register save eliminated.
1041:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t reg;
 1583              		.loc 1 1041 5 view .LVU363
1042:../system/src/gd32f10x/gd32f10x_rcu.c ****     
1043:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg = RCU_CTL;
 1584              		.loc 1 1043 5 view .LVU364
 1585              		.loc 1 1043 9 is_stmt 0 view .LVU365
 1586 0000 044A     		ldr	r2, .L124
 1587 0002 1368     		ldr	r3, [r2]
 1588              	.LVL134:
1044:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* reset the IRC8MADJ bits and set according to irc8m_adjval */
1045:../system/src/gd32f10x/gd32f10x_rcu.c ****     reg &= ~RCU_CTL_IRC8MADJ;
 1589              		.loc 1 1045 5 is_stmt 1 view .LVU366
 1590              		.loc 1 1045 9 is_stmt 0 view .LVU367
 1591 0004 23F0F803 		bic	r3, r3, #248
 1592              	.LVL135:
1046:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_CTL = (reg | ((irc8m_adjval & 0x1FU) << 3));
 1593              		.loc 1 1046 5 is_stmt 1 view .LVU368
 1594              		.loc 1 1046 46 is_stmt 0 view .LVU369
 1595 0008 C000     		lsls	r0, r0, #3
 1596              	.LVL136:
 1597              		.loc 1 1046 46 view .LVU370
 1598 000a C0B2     		uxtb	r0, r0
 1599              		.loc 1 1046 20 view .LVU371
 1600 000c 1843     		orrs	r0, r0, r3
 1601              		.loc 1 1046 13 view .LVU372
 1602 000e 1060     		str	r0, [r2]
1047:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 1603              		.loc 1 1047 1 view .LVU373
 1604 0010 7047     		bx	lr
 1605              	.L125:
 1606 0012 00BF     		.align	2
 1607              	.L124:
 1608 0014 00100240 		.word	1073876992
 1609              		.cfi_endproc
 1610              	.LFE89:
 1612              		.section	.text.rcu_deepsleep_voltage_set,"ax",%progbits
 1613              		.align	1
 1614              		.global	rcu_deepsleep_voltage_set
 1615              		.syntax unified
 1616              		.thumb
 1617              		.thumb_func
 1619              	rcu_deepsleep_voltage_set:
 1620              	.LVL137:
 1621              	.LFB90:
1048:../system/src/gd32f10x/gd32f10x_rcu.c **** 
1049:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
1050:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      deep-sleep mode voltage select
1051:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
1052:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
1053:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_2: the core voltage is 1.2V
1054:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_1: the core voltage is 1.1V
1055:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_0: the core voltage is 1.0V
1056:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_9: the core voltage is 0.9V
1057:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
1058:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     none
1059:../system/src/gd32f10x/gd32f10x_rcu.c **** */
1060:../system/src/gd32f10x/gd32f10x_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
1061:../system/src/gd32f10x/gd32f10x_rcu.c **** {    
 1622              		.loc 1 1061 1 is_stmt 1 view -0
 1623              		.cfi_startproc
 1624              		@ args = 0, pretend = 0, frame = 0
 1625              		@ frame_needed = 0, uses_anonymous_args = 0
 1626              		@ link register save eliminated.
1062:../system/src/gd32f10x/gd32f10x_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
 1627              		.loc 1 1062 5 view .LVU375
 1628              		.loc 1 1062 11 is_stmt 0 view .LVU376
 1629 0000 00F00700 		and	r0, r0, #7
 1630              	.LVL138:
1063:../system/src/gd32f10x/gd32f10x_rcu.c ****     RCU_DSV = dsvol;
 1631              		.loc 1 1063 5 is_stmt 1 view .LVU377
 1632              		.loc 1 1063 13 is_stmt 0 view .LVU378
 1633 0004 014B     		ldr	r3, .L127
 1634 0006 5863     		str	r0, [r3, #52]
1064:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 1635              		.loc 1 1064 1 view .LVU379
 1636 0008 7047     		bx	lr
 1637              	.L128:
 1638 000a 00BF     		.align	2
 1639              	.L127:
 1640 000c 00100240 		.word	1073876992
 1641              		.cfi_endproc
 1642              	.LFE90:
 1644              		.section	.text.rcu_clock_freq_get,"ax",%progbits
 1645              		.align	1
 1646              		.global	rcu_clock_freq_get
 1647              		.syntax unified
 1648              		.thumb
 1649              		.thumb_func
 1651              	rcu_clock_freq_get:
 1652              	.LVL139:
 1653              	.LFB91:
1065:../system/src/gd32f10x/gd32f10x_rcu.c **** 
1066:../system/src/gd32f10x/gd32f10x_rcu.c **** /*!
1067:../system/src/gd32f10x/gd32f10x_rcu.c ****     \brief      get the system clock, bus and peripheral clock frequency
1068:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[in]  clock: the clock frequency which to get
1069:../system/src/gd32f10x/gd32f10x_rcu.c ****                 only one parameter can be selected which is shown as below:
1070:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        CK_SYS: system clock frequency
1071:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        CK_AHB: AHB clock frequency
1072:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
1073:../system/src/gd32f10x/gd32f10x_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
1074:../system/src/gd32f10x/gd32f10x_rcu.c ****     \param[out] none
1075:../system/src/gd32f10x/gd32f10x_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2
1076:../system/src/gd32f10x/gd32f10x_rcu.c **** */
1077:../system/src/gd32f10x/gd32f10x_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
1078:../system/src/gd32f10x/gd32f10x_rcu.c **** {
 1654              		.loc 1 1078 1 is_stmt 1 view -0
 1655              		.cfi_startproc
 1656              		@ args = 0, pretend = 0, frame = 32
 1657              		@ frame_needed = 0, uses_anonymous_args = 0
 1658              		.loc 1 1078 1 is_stmt 0 view .LVU381
 1659 0000 10B5     		push	{r4, lr}
 1660              		.cfi_def_cfa_offset 8
 1661              		.cfi_offset 4, -8
 1662              		.cfi_offset 14, -4
 1663 0002 88B0     		sub	sp, sp, #32
 1664              		.cfi_def_cfa_offset 40
 1665 0004 8446     		mov	ip, r0
1079:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t sws, ck_freq = 0U;
 1666              		.loc 1 1079 5 is_stmt 1 view .LVU382
 1667              	.LVL140:
1080:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 1668              		.loc 1 1080 5 view .LVU383
1081:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t pllsel, predv0sel, pllmf,ck_src, idx, clk_exp;
 1669              		.loc 1 1081 5 view .LVU384
1082:../system/src/gd32f10x/gd32f10x_rcu.c **** #ifdef GD32F10X_CL
1083:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint32_t predv0, predv1, pll1mf;
1084:../system/src/gd32f10x/gd32f10x_rcu.c **** #endif /* GD32F10X_CL */
1085:../system/src/gd32f10x/gd32f10x_rcu.c **** 
1086:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
1087:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 1670              		.loc 1 1087 5 view .LVU385
 1671              		.loc 1 1087 13 is_stmt 0 view .LVU386
 1672 0006 324C     		ldr	r4, .L147
 1673 0008 94E80F00 		ldm	r4, {r0, r1, r2, r3}
 1674              	.LVL141:
 1675              		.loc 1 1087 13 view .LVU387
 1676 000c 0DF1200E 		add	lr, sp, #32
 1677 0010 0EE90F00 		stmdb	lr, {r0, r1, r2, r3}
1088:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1678              		.loc 1 1088 5 is_stmt 1 view .LVU388
 1679              		.loc 1 1088 13 is_stmt 0 view .LVU389
 1680 0014 02AB     		add	r3, sp, #8
 1681 0016 1034     		adds	r4, r4, #16
 1682 0018 94E80300 		ldm	r4, {r0, r1}
 1683 001c 83E80300 		stm	r3, {r0, r1}
1089:../system/src/gd32f10x/gd32f10x_rcu.c ****     uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1684              		.loc 1 1089 5 is_stmt 1 view .LVU390
 1685              		.loc 1 1089 13 is_stmt 0 view .LVU391
 1686 0020 6B46     		mov	r3, sp
 1687 0022 83E80300 		stm	r3, {r0, r1}
1090:../system/src/gd32f10x/gd32f10x_rcu.c **** 
1091:../system/src/gd32f10x/gd32f10x_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 1688              		.loc 1 1091 5 is_stmt 1 view .LVU392
 1689              		.loc 1 1091 11 is_stmt 0 view .LVU393
 1690 0026 2B4B     		ldr	r3, .L147+4
 1691 0028 5B68     		ldr	r3, [r3, #4]
 1692              		.loc 1 1091 9 view .LVU394
 1693 002a C3F38103 		ubfx	r3, r3, #2, #2
 1694              	.LVL142:
1092:../system/src/gd32f10x/gd32f10x_rcu.c ****     switch(sws){
 1695              		.loc 1 1092 5 is_stmt 1 view .LVU395
 1696 002e 022B     		cmp	r3, #2
 1697 0030 23D0     		beq	.L146
1093:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* IRC8M is selected as CK_SYS */
1094:../system/src/gd32f10x/gd32f10x_rcu.c ****     case SEL_IRC8M:
1095:../system/src/gd32f10x/gd32f10x_rcu.c ****         cksys_freq = IRC8M_VALUE;
 1698              		.loc 1 1095 20 is_stmt 0 view .LVU396
 1699 0032 2948     		ldr	r0, .L147+8
 1700              	.LVL143:
 1701              	.L130:
1096:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
1097:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* HXTAL is selected as CK_SYS */
1098:../system/src/gd32f10x/gd32f10x_rcu.c ****     case SEL_HXTAL:
1099:../system/src/gd32f10x/gd32f10x_rcu.c ****         cksys_freq = HXTAL_VALUE;
1100:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
1101:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* PLL is selected as CK_SYS */
1102:../system/src/gd32f10x/gd32f10x_rcu.c ****     case SEL_PLL:
1103:../system/src/gd32f10x/gd32f10x_rcu.c ****         /* PLL clock source selection, HXTAL or IRC8M/2 */
1104:../system/src/gd32f10x/gd32f10x_rcu.c ****         pllsel = (RCU_CFG0 & RCU_CFG0_PLLSEL);
1105:../system/src/gd32f10x/gd32f10x_rcu.c **** 
1106:../system/src/gd32f10x/gd32f10x_rcu.c ****         if(RCU_PLLSRC_HXTAL == pllsel) {
1107:../system/src/gd32f10x/gd32f10x_rcu.c ****             /* PLL clock source is HXTAL */
1108:../system/src/gd32f10x/gd32f10x_rcu.c ****             ck_src = HXTAL_VALUE;
1109:../system/src/gd32f10x/gd32f10x_rcu.c **** 
1110:../system/src/gd32f10x/gd32f10x_rcu.c **** #if (defined(GD32F10X_MD) || defined(GD32F10X_HD) || defined(GD32F10X_XD))
1111:../system/src/gd32f10x/gd32f10x_rcu.c ****             predv0sel = (RCU_CFG0 & RCU_CFG0_PREDV0);
1112:../system/src/gd32f10x/gd32f10x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
1113:../system/src/gd32f10x/gd32f10x_rcu.c ****             if(RCU_CFG0_PREDV0 == predv0sel){
1114:../system/src/gd32f10x/gd32f10x_rcu.c ****                 ck_src = HXTAL_VALUE/2U;
1115:../system/src/gd32f10x/gd32f10x_rcu.c ****             }
1116:../system/src/gd32f10x/gd32f10x_rcu.c **** #elif defined(GD32F10X_CL)
1117:../system/src/gd32f10x/gd32f10x_rcu.c ****             predv0sel = (RCU_CFG1 & RCU_CFG1_PREDV0SEL);
1118:../system/src/gd32f10x/gd32f10x_rcu.c ****             /* source clock use PLL1 */
1119:../system/src/gd32f10x/gd32f10x_rcu.c ****             if(RCU_PREDV0SRC_CKPLL1 == predv0sel){
1120:../system/src/gd32f10x/gd32f10x_rcu.c ****                 predv1 = (uint32_t)((RCU_CFG1 & RCU_CFG1_PREDV1) >> 4) + 1U;
1121:../system/src/gd32f10x/gd32f10x_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
1122:../system/src/gd32f10x/gd32f10x_rcu.c ****                 if(17U == pll1mf){
1123:../system/src/gd32f10x/gd32f10x_rcu.c ****                     pll1mf = 20U;
1124:../system/src/gd32f10x/gd32f10x_rcu.c ****                 }
1125:../system/src/gd32f10x/gd32f10x_rcu.c ****                 ck_src = (ck_src / predv1) * pll1mf;
1126:../system/src/gd32f10x/gd32f10x_rcu.c ****             }
1127:../system/src/gd32f10x/gd32f10x_rcu.c ****             predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U;
1128:../system/src/gd32f10x/gd32f10x_rcu.c ****             ck_src /= predv0;
1129:../system/src/gd32f10x/gd32f10x_rcu.c **** #endif /* GD32F10X_HD and GD32F10X_XD */
1130:../system/src/gd32f10x/gd32f10x_rcu.c ****         }else{
1131:../system/src/gd32f10x/gd32f10x_rcu.c ****             /* PLL clock source is IRC8M/2 */
1132:../system/src/gd32f10x/gd32f10x_rcu.c ****             ck_src = IRC8M_VALUE/2U;
1133:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
1134:../system/src/gd32f10x/gd32f10x_rcu.c **** 
1135:../system/src/gd32f10x/gd32f10x_rcu.c ****         /* PLL multiplication factor */
1136:../system/src/gd32f10x/gd32f10x_rcu.c ****         pllmf = GET_BITS(RCU_CFG0, 18, 21);
1137:../system/src/gd32f10x/gd32f10x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
1138:../system/src/gd32f10x/gd32f10x_rcu.c ****             pllmf |= 0x10U;
1139:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
1140:../system/src/gd32f10x/gd32f10x_rcu.c ****         if(pllmf < 15U){
1141:../system/src/gd32f10x/gd32f10x_rcu.c ****             pllmf += 2U;
1142:../system/src/gd32f10x/gd32f10x_rcu.c ****         }else{
1143:../system/src/gd32f10x/gd32f10x_rcu.c ****             pllmf += 1U;
1144:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
1145:../system/src/gd32f10x/gd32f10x_rcu.c **** 
1146:../system/src/gd32f10x/gd32f10x_rcu.c ****         cksys_freq = ck_src * pllmf;
1147:../system/src/gd32f10x/gd32f10x_rcu.c **** 
1148:../system/src/gd32f10x/gd32f10x_rcu.c ****     #ifdef GD32F10X_CL
1149:../system/src/gd32f10x/gd32f10x_rcu.c ****         if(15U == pllmf){
1150:../system/src/gd32f10x/gd32f10x_rcu.c ****             /* PLL source clock multiply by 6.5 */
1151:../system/src/gd32f10x/gd32f10x_rcu.c ****             cksys_freq = ck_src * 6U + ck_src / 2U;
1152:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
1153:../system/src/gd32f10x/gd32f10x_rcu.c ****     #endif /* GD32F10X_CL */
1154:../system/src/gd32f10x/gd32f10x_rcu.c **** 
1155:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
1156:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* IRC8M is selected as CK_SYS */
1157:../system/src/gd32f10x/gd32f10x_rcu.c ****     default:
1158:../system/src/gd32f10x/gd32f10x_rcu.c ****         cksys_freq = IRC8M_VALUE;
1159:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
1160:../system/src/gd32f10x/gd32f10x_rcu.c ****     }
1161:../system/src/gd32f10x/gd32f10x_rcu.c **** 
1162:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* calculate AHB clock frequency */
1163:../system/src/gd32f10x/gd32f10x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 1702              		.loc 1 1163 5 is_stmt 1 view .LVU397
 1703              		.loc 1 1163 11 is_stmt 0 view .LVU398
 1704 0034 2749     		ldr	r1, .L147+4
 1705 0036 4B68     		ldr	r3, [r1, #4]
 1706              		.loc 1 1163 9 view .LVU399
 1707 0038 C3F30313 		ubfx	r3, r3, #4, #4
 1708              	.LVL144:
1164:../system/src/gd32f10x/gd32f10x_rcu.c ****     clk_exp = ahb_exp[idx];
 1709              		.loc 1 1164 5 is_stmt 1 view .LVU400
 1710              		.loc 1 1164 22 is_stmt 0 view .LVU401
 1711 003c 2033     		adds	r3, r3, #32
 1712              	.LVL145:
 1713              		.loc 1 1164 22 view .LVU402
 1714 003e 6B44     		add	r3, sp, r3
 1715              	.LVL146:
 1716              		.loc 1 1164 22 view .LVU403
 1717 0040 13F8102C 		ldrb	r2, [r3, #-16]	@ zero_extendqisi2
 1718              	.LVL147:
1165:../system/src/gd32f10x/gd32f10x_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1719              		.loc 1 1165 5 is_stmt 1 view .LVU404
 1720              		.loc 1 1165 14 is_stmt 0 view .LVU405
 1721 0044 20FA02F2 		lsr	r2, r0, r2
 1722              	.LVL148:
1166:../system/src/gd32f10x/gd32f10x_rcu.c ****     
1167:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* calculate APB1 clock frequency */
1168:../system/src/gd32f10x/gd32f10x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 8, 10);
 1723              		.loc 1 1168 5 is_stmt 1 view .LVU406
 1724              		.loc 1 1168 11 is_stmt 0 view .LVU407
 1725 0048 4B68     		ldr	r3, [r1, #4]
 1726              	.LVL149:
 1727              		.loc 1 1168 9 view .LVU408
 1728 004a C3F30223 		ubfx	r3, r3, #8, #3
 1729              	.LVL150:
1169:../system/src/gd32f10x/gd32f10x_rcu.c ****     clk_exp = apb1_exp[idx];
 1730              		.loc 1 1169 5 is_stmt 1 view .LVU409
 1731              		.loc 1 1169 23 is_stmt 0 view .LVU410
 1732 004e 2033     		adds	r3, r3, #32
 1733              	.LVL151:
 1734              		.loc 1 1169 23 view .LVU411
 1735 0050 6B44     		add	r3, sp, r3
 1736              	.LVL152:
 1737              		.loc 1 1169 23 view .LVU412
 1738 0052 13F8183C 		ldrb	r3, [r3, #-24]	@ zero_extendqisi2
 1739              	.LVL153:
1170:../system/src/gd32f10x/gd32f10x_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 1740              		.loc 1 1170 5 is_stmt 1 view .LVU413
 1741              		.loc 1 1170 15 is_stmt 0 view .LVU414
 1742 0056 22FA03F4 		lsr	r4, r2, r3
 1743              	.LVL154:
1171:../system/src/gd32f10x/gd32f10x_rcu.c ****     
1172:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* calculate APB2 clock frequency */
1173:../system/src/gd32f10x/gd32f10x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 11, 13);
 1744              		.loc 1 1173 5 is_stmt 1 view .LVU415
 1745              		.loc 1 1173 11 is_stmt 0 view .LVU416
 1746 005a 4B68     		ldr	r3, [r1, #4]
 1747              	.LVL155:
 1748              		.loc 1 1173 9 view .LVU417
 1749 005c C3F3C223 		ubfx	r3, r3, #11, #3
 1750              	.LVL156:
1174:../system/src/gd32f10x/gd32f10x_rcu.c ****     clk_exp = apb2_exp[idx];
 1751              		.loc 1 1174 5 is_stmt 1 view .LVU418
 1752              		.loc 1 1174 23 is_stmt 0 view .LVU419
 1753 0060 2033     		adds	r3, r3, #32
 1754              	.LVL157:
 1755              		.loc 1 1174 23 view .LVU420
 1756 0062 6B44     		add	r3, sp, r3
 1757              	.LVL158:
 1758              		.loc 1 1174 23 view .LVU421
 1759 0064 13F8203C 		ldrb	r3, [r3, #-32]	@ zero_extendqisi2
 1760              	.LVL159:
1175:../system/src/gd32f10x/gd32f10x_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 1761              		.loc 1 1175 5 is_stmt 1 view .LVU422
 1762              		.loc 1 1175 15 is_stmt 0 view .LVU423
 1763 0068 22FA03F3 		lsr	r3, r2, r3
 1764              	.LVL160:
1176:../system/src/gd32f10x/gd32f10x_rcu.c ****     
1177:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* return the clocks frequency */
1178:../system/src/gd32f10x/gd32f10x_rcu.c ****     switch(clock){
 1765              		.loc 1 1178 5 is_stmt 1 view .LVU424
 1766 006c BCF1030F 		cmp	ip, #3
 1767 0070 24D8     		bhi	.L135
 1768 0072 DFE80CF0 		tbb	[pc, ip]
 1769              	.L137:
 1770 0076 26       		.byte	(.L129-.L137)/2
 1771 0077 25       		.byte	(.L139-.L137)/2
 1772 0078 28       		.byte	(.L138-.L137)/2
 1773 0079 2A       		.byte	(.L136-.L137)/2
 1774              	.LVL161:
 1775              		.p2align 1
 1776              	.L146:
1104:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 1777              		.loc 1 1104 9 view .LVU425
1104:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 1778              		.loc 1 1104 19 is_stmt 0 view .LVU426
 1779 007a 164B     		ldr	r3, .L147+4
 1780              	.LVL162:
1104:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 1781              		.loc 1 1104 19 view .LVU427
 1782 007c 5B68     		ldr	r3, [r3, #4]
 1783              	.LVL163:
1106:../system/src/gd32f10x/gd32f10x_rcu.c ****             /* PLL clock source is HXTAL */
 1784              		.loc 1 1106 9 is_stmt 1 view .LVU428
1106:../system/src/gd32f10x/gd32f10x_rcu.c ****             /* PLL clock source is HXTAL */
 1785              		.loc 1 1106 11 is_stmt 0 view .LVU429
 1786 007e 13F4803F 		tst	r3, #65536
 1787 0082 06D0     		beq	.L142
1108:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 1788              		.loc 1 1108 13 is_stmt 1 view .LVU430
 1789              	.LVL164:
1111:../system/src/gd32f10x/gd32f10x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
 1790              		.loc 1 1111 13 view .LVU431
1111:../system/src/gd32f10x/gd32f10x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
 1791              		.loc 1 1111 26 is_stmt 0 view .LVU432
 1792 0084 134B     		ldr	r3, .L147+4
 1793              	.LVL165:
1111:../system/src/gd32f10x/gd32f10x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
 1794              		.loc 1 1111 26 view .LVU433
 1795 0086 5B68     		ldr	r3, [r3, #4]
 1796              	.LVL166:
1113:../system/src/gd32f10x/gd32f10x_rcu.c ****                 ck_src = HXTAL_VALUE/2U;
 1797              		.loc 1 1113 13 is_stmt 1 view .LVU434
1113:../system/src/gd32f10x/gd32f10x_rcu.c ****                 ck_src = HXTAL_VALUE/2U;
 1798              		.loc 1 1113 15 is_stmt 0 view .LVU435
 1799 0088 13F4003F 		tst	r3, #131072
 1800 008c 10D1     		bne	.L143
1108:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 1801              		.loc 1 1108 20 view .LVU436
 1802 008e 124A     		ldr	r2, .L147+8
 1803 0090 00E0     		b	.L131
 1804              	.LVL167:
 1805              	.L142:
1132:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 1806              		.loc 1 1132 20 view .LVU437
 1807 0092 124A     		ldr	r2, .L147+12
 1808              	.LVL168:
 1809              	.L131:
1136:../system/src/gd32f10x/gd32f10x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1810              		.loc 1 1136 9 is_stmt 1 view .LVU438
1136:../system/src/gd32f10x/gd32f10x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1811              		.loc 1 1136 17 is_stmt 0 view .LVU439
 1812 0094 0F4B     		ldr	r3, .L147+4
 1813 0096 5868     		ldr	r0, [r3, #4]
1136:../system/src/gd32f10x/gd32f10x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1814              		.loc 1 1136 15 view .LVU440
 1815 0098 C0F38340 		ubfx	r0, r0, #18, #4
 1816              	.LVL169:
1137:../system/src/gd32f10x/gd32f10x_rcu.c ****             pllmf |= 0x10U;
 1817              		.loc 1 1137 9 is_stmt 1 view .LVU441
1137:../system/src/gd32f10x/gd32f10x_rcu.c ****             pllmf |= 0x10U;
 1818              		.loc 1 1137 13 is_stmt 0 view .LVU442
 1819 009c 5B68     		ldr	r3, [r3, #4]
1137:../system/src/gd32f10x/gd32f10x_rcu.c ****             pllmf |= 0x10U;
 1820              		.loc 1 1137 11 view .LVU443
 1821 009e 13F0006F 		tst	r3, #134217728
 1822 00a2 07D0     		beq	.L132
1138:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 1823              		.loc 1 1138 13 is_stmt 1 view .LVU444
1138:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 1824              		.loc 1 1138 19 is_stmt 0 view .LVU445
 1825 00a4 40F01000 		orr	r0, r0, #16
 1826              	.LVL170:
1140:../system/src/gd32f10x/gd32f10x_rcu.c ****             pllmf += 2U;
 1827              		.loc 1 1140 9 is_stmt 1 view .LVU446
 1828              	.L133:
1143:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 1829              		.loc 1 1143 13 view .LVU447
1143:../system/src/gd32f10x/gd32f10x_rcu.c ****         }
 1830              		.loc 1 1143 19 is_stmt 0 view .LVU448
 1831 00a8 0130     		adds	r0, r0, #1
 1832              	.LVL171:
 1833              	.L134:
1146:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 1834              		.loc 1 1146 9 is_stmt 1 view .LVU449
1146:../system/src/gd32f10x/gd32f10x_rcu.c **** 
 1835              		.loc 1 1146 20 is_stmt 0 view .LVU450
 1836 00aa 02FB00F0 		mul	r0, r2, r0
 1837              	.LVL172:
1155:../system/src/gd32f10x/gd32f10x_rcu.c ****     /* IRC8M is selected as CK_SYS */
 1838              		.loc 1 1155 9 is_stmt 1 view .LVU451
 1839 00ae C1E7     		b	.L130
 1840              	.LVL173:
 1841              	.L143:
1114:../system/src/gd32f10x/gd32f10x_rcu.c ****             }
 1842              		.loc 1 1114 24 is_stmt 0 view .LVU452
 1843 00b0 0A4A     		ldr	r2, .L147+12
 1844 00b2 EFE7     		b	.L131
 1845              	.LVL174:
 1846              	.L132:
1140:../system/src/gd32f10x/gd32f10x_rcu.c ****             pllmf += 2U;
 1847              		.loc 1 1140 9 is_stmt 1 view .LVU453
1140:../system/src/gd32f10x/gd32f10x_rcu.c ****             pllmf += 2U;
 1848              		.loc 1 1140 11 is_stmt 0 view .LVU454
 1849 00b4 0E28     		cmp	r0, #14
 1850 00b6 F7D8     		bhi	.L133
1141:../system/src/gd32f10x/gd32f10x_rcu.c ****         }else{
 1851              		.loc 1 1141 13 is_stmt 1 view .LVU455
1141:../system/src/gd32f10x/gd32f10x_rcu.c ****         }else{
 1852              		.loc 1 1141 19 is_stmt 0 view .LVU456
 1853 00b8 0230     		adds	r0, r0, #2
 1854              	.LVL175:
1141:../system/src/gd32f10x/gd32f10x_rcu.c ****         }else{
 1855              		.loc 1 1141 19 view .LVU457
 1856 00ba F6E7     		b	.L134
 1857              	.LVL176:
 1858              	.L135:
 1859              		.loc 1 1178 5 view .LVU458
 1860 00bc 0020     		movs	r0, #0
 1861              	.LVL177:
 1862              		.loc 1 1178 5 view .LVU459
 1863 00be 00E0     		b	.L129
 1864              	.LVL178:
 1865              	.L139:
1179:../system/src/gd32f10x/gd32f10x_rcu.c ****     case CK_SYS:
1180:../system/src/gd32f10x/gd32f10x_rcu.c ****         ck_freq = cksys_freq;
1181:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
1182:../system/src/gd32f10x/gd32f10x_rcu.c ****     case CK_AHB:
1183:../system/src/gd32f10x/gd32f10x_rcu.c ****         ck_freq = ahb_freq;
 1866              		.loc 1 1183 9 is_stmt 1 view .LVU460
1184:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 1867              		.loc 1 1184 9 view .LVU461
1183:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 1868              		.loc 1 1183 17 is_stmt 0 view .LVU462
 1869 00c0 1046     		mov	r0, r2
 1870              	.LVL179:
 1871              	.L129:
1185:../system/src/gd32f10x/gd32f10x_rcu.c ****     case CK_APB1:
1186:../system/src/gd32f10x/gd32f10x_rcu.c ****         ck_freq = apb1_freq;
1187:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
1188:../system/src/gd32f10x/gd32f10x_rcu.c ****     case CK_APB2:
1189:../system/src/gd32f10x/gd32f10x_rcu.c ****         ck_freq = apb2_freq;
1190:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
1191:../system/src/gd32f10x/gd32f10x_rcu.c ****     default:
1192:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
1193:../system/src/gd32f10x/gd32f10x_rcu.c ****     }
1194:../system/src/gd32f10x/gd32f10x_rcu.c ****     return ck_freq;
1195:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 1872              		.loc 1 1195 1 view .LVU463
 1873 00c2 08B0     		add	sp, sp, #32
 1874              		.cfi_remember_state
 1875              		.cfi_def_cfa_offset 8
 1876              		@ sp needed
 1877 00c4 10BD     		pop	{r4, pc}
 1878              	.LVL180:
 1879              	.L138:
 1880              		.cfi_restore_state
1186:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 1881              		.loc 1 1186 9 is_stmt 1 view .LVU464
1187:../system/src/gd32f10x/gd32f10x_rcu.c ****     case CK_APB2:
 1882              		.loc 1 1187 9 view .LVU465
1186:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 1883              		.loc 1 1186 17 is_stmt 0 view .LVU466
 1884 00c6 2046     		mov	r0, r4
 1885              	.LVL181:
1187:../system/src/gd32f10x/gd32f10x_rcu.c ****     case CK_APB2:
 1886              		.loc 1 1187 9 view .LVU467
 1887 00c8 FBE7     		b	.L129
 1888              	.LVL182:
 1889              	.L136:
1189:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 1890              		.loc 1 1189 9 is_stmt 1 view .LVU468
1190:../system/src/gd32f10x/gd32f10x_rcu.c ****     default:
 1891              		.loc 1 1190 9 view .LVU469
1189:../system/src/gd32f10x/gd32f10x_rcu.c ****         break;
 1892              		.loc 1 1189 17 is_stmt 0 view .LVU470
 1893 00ca 1846     		mov	r0, r3
 1894              	.LVL183:
1194:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 1895              		.loc 1 1194 5 is_stmt 1 view .LVU471
1194:../system/src/gd32f10x/gd32f10x_rcu.c **** }
 1896              		.loc 1 1194 12 is_stmt 0 view .LVU472
 1897 00cc F9E7     		b	.L129
 1898              	.L148:
 1899 00ce 00BF     		.align	2
 1900              	.L147:
 1901 00d0 00000000 		.word	.LANCHOR0
 1902 00d4 00100240 		.word	1073876992
 1903 00d8 00127A00 		.word	8000000
 1904 00dc 00093D00 		.word	4000000
 1905              		.cfi_endproc
 1906              	.LFE91:
 1908              		.section	.rodata
 1909              		.align	2
 1910              		.set	.LANCHOR0,. + 0
 1911              	.LC0:
 1912 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 1912      00000000 
 1912      01020304 
 1912      06
 1913 000d 070809   		.ascii	"\007\010\011"
 1914              	.LC1:
 1915 0010 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 1915      01020304 
 1916              		.text
 1917              	.Letext0:
 1918              		.file 2 "c:\\users\\dmitriy\\appdata\\roaming\\xpacks\\@xpack-dev-tools\\arm-none-eabi-gcc\\12.3.1
 1919              		.file 3 "../system/inc/cmsis/gd32f10x.h"
 1920              		.file 4 "../system/inc/gd32f10x/gd32f10x_rcu.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f10x_rcu.c
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:19     .text.rcu_periph_clock_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:25     .text.rcu_periph_clock_enable:00000000 rcu_periph_clock_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:53     .text.rcu_periph_clock_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:59     .text.rcu_periph_clock_disable:00000000 rcu_periph_clock_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:87     .text.rcu_periph_clock_sleep_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:93     .text.rcu_periph_clock_sleep_enable:00000000 rcu_periph_clock_sleep_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:121    .text.rcu_periph_clock_sleep_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:127    .text.rcu_periph_clock_sleep_disable:00000000 rcu_periph_clock_sleep_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:155    .text.rcu_periph_reset_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:161    .text.rcu_periph_reset_enable:00000000 rcu_periph_reset_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:189    .text.rcu_periph_reset_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:195    .text.rcu_periph_reset_disable:00000000 rcu_periph_reset_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:223    .text.rcu_bkp_reset_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:229    .text.rcu_bkp_reset_enable:00000000 rcu_bkp_reset_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:247    .text.rcu_bkp_reset_enable:0000000c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:252    .text.rcu_bkp_reset_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:258    .text.rcu_bkp_reset_disable:00000000 rcu_bkp_reset_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:276    .text.rcu_bkp_reset_disable:0000000c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:281    .text.rcu_system_clock_source_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:287    .text.rcu_system_clock_source_config:00000000 rcu_system_clock_source_config
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:316    .text.rcu_system_clock_source_config:00000010 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:321    .text.rcu_system_clock_source_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:327    .text.rcu_system_clock_source_get:00000000 rcu_system_clock_source_get
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:344    .text.rcu_system_clock_source_get:0000000c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:349    .text.rcu_ahb_clock_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:355    .text.rcu_ahb_clock_config:00000000 rcu_ahb_clock_config
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:384    .text.rcu_ahb_clock_config:00000010 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:389    .text.rcu_apb1_clock_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:395    .text.rcu_apb1_clock_config:00000000 rcu_apb1_clock_config
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:424    .text.rcu_apb1_clock_config:00000010 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:429    .text.rcu_apb2_clock_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:435    .text.rcu_apb2_clock_config:00000000 rcu_apb2_clock_config
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:464    .text.rcu_apb2_clock_config:00000010 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:469    .text.rcu_ckout0_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:475    .text.rcu_ckout0_config:00000000 rcu_ckout0_config
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:504    .text.rcu_ckout0_config:00000010 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:509    .text.rcu_pll_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:515    .text.rcu_pll_config:00000000 rcu_pll_config
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:551    .text.rcu_pll_config:00000014 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:556    .text.rcu_predv0_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:562    .text.rcu_predv0_config:00000000 rcu_predv0_config
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:601    .text.rcu_predv0_config:00000018 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:606    .text.rcu_adc_clock_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:612    .text.rcu_adc_clock_config:00000000 rcu_adc_clock_config
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:675    .text.rcu_adc_clock_config:00000034 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:681    .text.rcu_usb_clock_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:687    .text.rcu_usb_clock_config:00000000 rcu_usb_clock_config
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:716    .text.rcu_usb_clock_config:00000010 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:721    .text.rcu_rtc_clock_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:727    .text.rcu_rtc_clock_config:00000000 rcu_rtc_clock_config
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:756    .text.rcu_rtc_clock_config:00000010 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:761    .text.rcu_flag_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:767    .text.rcu_flag_get:00000000 rcu_flag_get
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:801    .text.rcu_all_reset_flag_clear:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:807    .text.rcu_all_reset_flag_clear:00000000 rcu_all_reset_flag_clear
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:825    .text.rcu_all_reset_flag_clear:0000000c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:830    .text.rcu_interrupt_flag_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:836    .text.rcu_interrupt_flag_get:00000000 rcu_interrupt_flag_get
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:870    .text.rcu_interrupt_flag_clear:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:876    .text.rcu_interrupt_flag_clear:00000000 rcu_interrupt_flag_clear
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:904    .text.rcu_interrupt_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:910    .text.rcu_interrupt_enable:00000000 rcu_interrupt_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:938    .text.rcu_interrupt_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:944    .text.rcu_interrupt_disable:00000000 rcu_interrupt_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:972    .text.rcu_osci_stab_wait:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:978    .text.rcu_osci_stab_wait:00000000 rcu_osci_stab_wait
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1236   .text.rcu_osci_stab_wait:000000e8 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1241   .text.rcu_deinit:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1247   .text.rcu_deinit:00000000 rcu_deinit
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1300   .text.rcu_deinit:0000004c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1305   .text.rcu_osci_on:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1311   .text.rcu_osci_on:00000000 rcu_osci_on
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1339   .text.rcu_osci_off:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1345   .text.rcu_osci_off:00000000 rcu_osci_off
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1373   .text.rcu_osci_bypass_mode_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1379   .text.rcu_osci_bypass_mode_enable:00000000 rcu_osci_bypass_mode_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1437   .text.rcu_osci_bypass_mode_enable:00000034 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1442   .text.rcu_osci_bypass_mode_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1448   .text.rcu_osci_bypass_mode_disable:00000000 rcu_osci_bypass_mode_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1506   .text.rcu_osci_bypass_mode_disable:00000034 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1511   .text.rcu_hxtal_clock_monitor_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1517   .text.rcu_hxtal_clock_monitor_enable:00000000 rcu_hxtal_clock_monitor_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1535   .text.rcu_hxtal_clock_monitor_enable:0000000c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1540   .text.rcu_hxtal_clock_monitor_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1546   .text.rcu_hxtal_clock_monitor_disable:00000000 rcu_hxtal_clock_monitor_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1564   .text.rcu_hxtal_clock_monitor_disable:0000000c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1569   .text.rcu_irc8m_adjust_value_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1575   .text.rcu_irc8m_adjust_value_set:00000000 rcu_irc8m_adjust_value_set
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1608   .text.rcu_irc8m_adjust_value_set:00000014 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1613   .text.rcu_deepsleep_voltage_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1619   .text.rcu_deepsleep_voltage_set:00000000 rcu_deepsleep_voltage_set
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1640   .text.rcu_deepsleep_voltage_set:0000000c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1645   .text.rcu_clock_freq_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1651   .text.rcu_clock_freq_get:00000000 rcu_clock_freq_get
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1770   .text.rcu_clock_freq_get:00000076 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1775   .text.rcu_clock_freq_get:0000007a $t
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1901   .text.rcu_clock_freq_get:000000d0 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccES2ar2.s:1909   .rodata:00000000 $d
                           .group:00000000 wm4.0.3ac34e011645c1b8d95761511e5c0518
                           .group:00000000 wm4.gd32f10x.h.39.34aa79a68d44b3fc31805fff8eeec626
                           .group:00000000 wm4.core_cm3.h.47.f403a0b1a9e3f5bd328e41f4fa5fc23b
                           .group:00000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:00000000 wm4.core_cmInstr.h.39.c66a1c911732cf6be44e58f2bee25308
                           .group:00000000 wm4.core_cm3.h.155.db3dfdf4b365cc230a717221b218ddd5
                           .group:00000000 wm4.gd32f10x.h.320.528bbe72ec64ad23b6e5473e267247b4
                           .group:00000000 wm4.gd32f10x_adc.h.44.619483e99e32c90a5f7c6ed512bbf95b
                           .group:00000000 wm4.gd32f10x_bkp.h.39.4da6e92b74c7310fa25e26e16145cf9d
                           .group:00000000 wm4.gd32f10x_can.h.41.99143e9b2de50f71c3392eea2d9e706b
                           .group:00000000 wm4.gd32f10x_crc.h.39.4c0c7ace19ba22146d7643de7dde24e0
                           .group:00000000 wm4.gd32f10x_dac.h.39.a3dd044652013a67f3cc1bbd4333b1f5
                           .group:00000000 wm4.gd32f10x_dma.h.40.e0e420e6b56a4398ac3aa49fe3f1eb37
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.stddef.h.185.882514a1a6169ceba9142f401cbe27c6
                           .group:00000000 wm4.stddef.h.39.f07083f9b666a9e5c52a336c758fdd72
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.gd32f10x_enet.h.44.638fb20a727f17a9f45c8bef0e4dc155
                           .group:00000000 wm4.gd32f10x_exmc.h.39.cd31f13ab884fb77a3b2d0dd19135c79
                           .group:00000000 wm4.gd32f10x_exti.h.39.f641ba5efef75aed967e0eca0d908b22
                           .group:00000000 wm4.gd32f10x_fmc.h.39.7e6aa836f91030dd1ff3782a069962bf
                           .group:00000000 wm4.gd32f10x_gpio.h.39.80b4d0c5aa2b4bb9a76b4f0ed7eb4f37
                           .group:00000000 wm4.gd32f10x_i2c.h.40.8897e5891a1cbe807de60657ffffdeb4
                           .group:00000000 wm4.gd32f10x_fwdgt.h.39.98d7bcc523d52c51b47267d3aa630510
                           .group:00000000 wm4.gd32f10x_dbg.h.40.7f011e3bfaf652db4fef79974773282c
                           .group:00000000 wm4.gd32f10x_misc.h.39.02269a148ed2e3625e137e1efd69eb5b
                           .group:00000000 wm4.gd32f10x_pmu.h.39.74926372d4607639ac6680132fe98aa1
                           .group:00000000 wm4.gd32f10x_rtc.h.39.8a002d392eec882fcd681ea51f1c73a0
                           .group:00000000 wm4.gd32f10x_sdio.h.39.f2faa8e3b059e0ddee4e4ee996fe3269
                           .group:00000000 wm4.gd32f10x_spi.h.39.902664de8fc67c732b453548a8b810bf
                           .group:00000000 wm4.gd32f10x_timer.h.39.bb5f06befe0b01a2e83ec1dec4ea7722
                           .group:00000000 wm4.gd32f10x_usart.h.39.77325e272b5abf9a7b4cf37f2c34644a
                           .group:00000000 wm4.gd32f10x_wwdgt.h.39.3fa1c00ac1b6c8ed1fb1e9f65bb3835a
                           .group:00000000 wm4.gd32f10x_rcu.h.44.82b297026844823e085d0c3fefd816d3

NO UNDEFINED SYMBOLS
