;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -14, <-20
	DJN -1, @-20
	MOV 0, @209
	SUB #12, @211
	SPL 0, 902
	JMN 2, #8
	JMN 2, #8
	SUB 200, 200
	SUB 200, 200
	SPL 0, <132
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	DJN @300, 90
	DJN @300, 90
	SUB #12, @200
	DAT #0, <132
	SPL @12, #200
	SPL @12, #200
	SPL @12, #200
	SUB 12, @10
	DJN -1, @-20
	MOV -14, <-20
	SUB @121, 103
	MOV -14, <-20
	MOV -14, <-20
	SUB #0, -13
	SLT 210, 64
	SUB #12, @200
	SUB #12, @200
	JMP @12, #200
	ADD 210, 64
	ADD -1, <-20
	ADD -1, <-20
	ADD -1, <-20
	ADD -1, <-20
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	MOV -14, <-20
	MOV -14, <-20
	SPL 0, <802
	MOV -14, <-20
	SPL 0, <802
	MOV -14, <-20
	CMP -207, <-120
	MOV -1, <-20
	DJN -1, @-20
	MOV 0, @209
