#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Jul 24 19:11:15 2021
# Process ID: 19714
# Current directory: /home/ad2039/G00StereoCamera/SCAM/SCAM.runs/design_1_v_gamma_lut_0_1_synth_1
# Command line: vivado -log design_1_v_gamma_lut_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_gamma_lut_0_1.tcl
# Log file: /home/ad2039/G00StereoCamera/SCAM/SCAM.runs/design_1_v_gamma_lut_0_1_synth_1/design_1_v_gamma_lut_0_1.vds
# Journal file: /home/ad2039/G00StereoCamera/SCAM/SCAM.runs/design_1_v_gamma_lut_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_v_gamma_lut_0_1.tcl -notrace
compile_c: Time (s): cpu = 00:00:48 ; elapsed = 00:01:05 . Memory (MB): peak = 1476.371 ; gain = 0.000 ; free physical = 3762 ; free virtual = 36287
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1497.746 ; gain = 0.000 ; free physical = 1420 ; free virtual = 33929
INFO: [Synth 8-638] synthesizing module 'design_1_v_gamma_lut_0_1' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/synth/design_1_v_gamma_lut_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_v_gamma_lut_0_1_v_gamma_lut_CTRL_s_axi' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/hdl/verilog/design_1_v_gamma_lut_0_1_v_gamma_lut_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'design_1_v_gamma_lut_0_1_v_gamma_lut_CTRL_s_axi_ram' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/hdl/verilog/design_1_v_gamma_lut_0_1_v_gamma_lut_CTRL_s_axi.v:659]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_gamma_lut_0_1_v_gamma_lut_CTRL_s_axi_ram' (1#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/hdl/verilog/design_1_v_gamma_lut_0_1_v_gamma_lut_CTRL_s_axi.v:659]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_gamma_lut_0_1_v_gamma_lut_CTRL_s_axi' (2#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/hdl/verilog/design_1_v_gamma_lut_0_1_v_gamma_lut_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'design_1_v_gamma_lut_0_1_reg_unsigned_short_s' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/hdl/verilog/design_1_v_gamma_lut_0_1_reg_unsigned_short_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_gamma_lut_0_1_reg_unsigned_short_s' (3#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/hdl/verilog/design_1_v_gamma_lut_0_1_reg_unsigned_short_s.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_gamma_lut_0_1_Gamma_lut_0_0_V' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/hdl/verilog/design_1_v_gamma_lut_0_1_Gamma_lut_0_0_V.v:46]
INFO: [Synth 8-638] synthesizing module 'design_1_v_gamma_lut_0_1_Gamma_lut_0_0_V_ram' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/hdl/verilog/design_1_v_gamma_lut_0_1_Gamma_lut_0_0_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_gamma_lut_0_1_Gamma_lut_0_0_V_ram' (5#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/hdl/verilog/design_1_v_gamma_lut_0_1_Gamma_lut_0_0_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_gamma_lut_0_1_Gamma_lut_0_0_V' (6#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/hdl/verilog/design_1_v_gamma_lut_0_1_Gamma_lut_0_0_V.v:46]
INFO: [Synth 8-638] synthesizing module 'design_1_v_gamma_lut_0_1_fifo_w8_d1_A' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/hdl/verilog/design_1_v_gamma_lut_0_1_fifo_w8_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_gamma_lut_0_1_fifo_w8_d1_A_shiftReg' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/hdl/verilog/design_1_v_gamma_lut_0_1_fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_gamma_lut_0_1_fifo_w8_d1_A_shiftReg' (9#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/hdl/verilog/design_1_v_gamma_lut_0_1_fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_gamma_lut_0_1_fifo_w8_d1_A' (10#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/hdl/verilog/design_1_v_gamma_lut_0_1_fifo_w8_d1_A.v:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_gamma_lut_0_1' (12#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_1/synth/design_1_v_gamma_lut_0_1.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1497.746 ; gain = 0.000 ; free physical = 800 ; free virtual = 33310
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1497.746 ; gain = 0.000 ; free physical = 667 ; free virtual = 33177
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2146.754 ; gain = 0.000 ; free physical = 15105 ; free virtual = 45854
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 2146.754 ; gain = 649.008 ; free physical = 15504 ; free virtual = 46257
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 2146.754 ; gain = 649.008 ; free physical = 15503 ; free virtual = 46256
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 2146.754 ; gain = 649.008 ; free physical = 15501 ; free virtual = 46254
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 2146.754 ; gain = 649.008 ; free physical = 15412 ; free virtual = 46173
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 2146.754 ; gain = 649.008 ; free physical = 18463 ; free virtual = 49287
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:29 . Memory (MB): peak = 2780.691 ; gain = 1282.945 ; free physical = 10905 ; free virtual = 41737
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:30 . Memory (MB): peak = 2801.707 ; gain = 1303.961 ; free physical = 10756 ; free virtual = 41592
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:31 . Memory (MB): peak = 2821.043 ; gain = 1323.297 ; free physical = 10474 ; free virtual = 41318
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:32 . Memory (MB): peak = 2821.043 ; gain = 1323.297 ; free physical = 10141 ; free virtual = 40979
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:32 . Memory (MB): peak = 2821.043 ; gain = 1323.297 ; free physical = 10139 ; free virtual = 40978
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:32 . Memory (MB): peak = 2821.043 ; gain = 1323.297 ; free physical = 10105 ; free virtual = 40944
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:32 . Memory (MB): peak = 2821.043 ; gain = 1323.297 ; free physical = 10104 ; free virtual = 40943
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:32 . Memory (MB): peak = 2821.043 ; gain = 1323.297 ; free physical = 10094 ; free virtual = 40933
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:32 . Memory (MB): peak = 2821.043 ; gain = 1323.297 ; free physical = 10095 ; free virtual = 40934

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY8     |     9|
|2     |LUT1       |    20|
|3     |LUT2       |    47|
|4     |LUT3       |   325|
|5     |LUT4       |   126|
|6     |LUT5       |   262|
|7     |LUT6       |   208|
|8     |MUXF7      |    34|
|9     |RAMB18E2_1 |     6|
|10    |RAMB36E2   |     3|
|11    |FDRE       |  1114|
|12    |FDSE       |    35|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:32 . Memory (MB): peak = 2821.043 ; gain = 1323.297 ; free physical = 10095 ; free virtual = 40934
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:34 . Memory (MB): peak = 2861.059 ; gain = 1384.688 ; free physical = 9766 ; free virtual = 40599
