EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A2 23386 16535
encoding utf-8
Sheet 1 16
Title "Overview"
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 6000 4400 1400 1100
U 61F621A7
F0 "Connectors" 118
F1 "P14.sch" 118
$EndSheet
$Sheet
S 4350 1300 1400 1100
U 620162E0
F0 "Latch" 118
F1 "P03.sch" 118
$EndSheet
$Sheet
S 7700 2850 1400 1100
U 61F921A8
F0 "CPU" 118
F1 "P10.sch" 118
$EndSheet
$Sheet
S 2650 4450 1400 1100
U 61FA3FFC
F0 "CLK_IO" 118
F1 "P12.sch" 118
$EndSheet
$Sheet
S 950  1300 1400 1100
U 6215F2A7
F0 "FDC+Latch" 118
F1 "P01.sch" 118
$EndSheet
$Sheet
S 2650 1300 1400 1100
U 62360F86
F0 "Timings" 118
F1 "P02.sch" 118
$EndSheet
$Sheet
S 2650 2850 1400 1100
U 623F8DAC
F0 "ROM" 118
F1 "P07.sch" 118
$EndSheet
$Sheet
S 950  2850 1400 1100
U 627500B5
F0 "State" 118
F1 "P06.sch" 118
$EndSheet
$Sheet
S 6000 2850 1400 1100
U 62192231
F0 "PIO" 118
F1 "P09.sch" 118
$EndSheet
$Sheet
S 950  4450 1400 1100
U 622D6264
F0 "AD Mux" 118
F1 "P11.sch" 118
$EndSheet
$Sheet
S 4350 2850 1400 1100
U 626150ED
F0 "Serial" 118
F1 "P08.sch" 118
$EndSheet
$Sheet
S 7700 1300 1400 1100
U 63E57914
F0 "CRTC" 118
F1 "P05.sch" 118
$EndSheet
$Sheet
S 6050 1300 1400 1100
U 62A37F3B
F0 "DRAM" 118
F1 "P04.sch" 118
$EndSheet
$Sheet
S 4350 4450 1400 1100
U 62047FF5
F0 "Power" 118
F1 "P13.sch" 118
$EndSheet
$Sheet
S 7700 4400 1400 1050
U 6295ECAF
F0 "Spare" 118
F1 "P15.sch" 118
$EndSheet
$EndSCHEMATC
