INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AI/project/project.gen/sources_1/ip/vio_1/sim/vio_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AI/project/project.gen/sources_1/ip/ila_1/sim/ila.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AI/project/project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AI/project/project.srcs/sources_1/new/bpsk_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bpsk_top
