{"Source Block": ["oh/elink/dv/elink_e16_model.v@3630:3640@HdlIdDef", "   wire [AW-1:0]\tsrcaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\ttran_written_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\twait_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\twr_fifo_full;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\twrite_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\twrite_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   // End of automatics\n\n   //##################################\n   //#    Interface with emesh\n   //# on input transactions only\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@3629:3639", "   wire [AW-1:0]\tsrcaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tsrcaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\ttran_written_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\twait_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\twr_fifo_full;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\twrite_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\twrite_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   // End of automatics\n\n   //##################################\n   //#    Interface with emesh\n"], ["oh/elink/dv/elink_e16_model.v@3630:3640", "   wire [AW-1:0]\tsrcaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\ttran_written_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\twait_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\twr_fifo_full;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\twrite_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\twrite_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   // End of automatics\n\n   //##################################\n   //#    Interface with emesh\n   //# on input transactions only\n"]], "Diff Content": {"Delete": [[3635, "   wire\t\t\twrite_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n"]], "Add": [[3635, "   wire\t\t\tc0_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n"], [3635, "   wire\t\t\tc0_fifo_full_rlc;\t// From c0_link_rxi_double_channel of link_rxi_double_channel.v\n"], [3635, "   wire\t\t\tc1_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n"], [3635, "   wire\t\t\tc2_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n"], [3635, "   wire\t\t\tc3_fifo_access;\t\t// From link_rxi_buffer of link_rxi_buffer.v\n"], [3635, "   wire\t\t\tc3_fifo_full_rlc;\t// From c3_link_rxi_double_channel of link_rxi_double_channel.v\n"], [3635, "   wire [14*LW-1:0]\trxi_assembled_tran_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n"]]}}