Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 21 19:35:54 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

INFO - synthesis: ../top.vhd(134): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(134): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 214
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 33
  Net : pll/p_clk, loads : 21
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : sincronismo/columna_4, loads : 32
  Net : n1029, loads : 32
  Net : sincronismo/char_code_3, loads : 30
  Net : sincronismo/char_code_2, loads : 25
  Net : sincronismo/char_code_1, loads : 24
  Net : sincronismo/n1006, loads : 21
  Net : sincronismo/columna_9, loads : 17
  Net : sincronismo/columna_8, loads : 17
  Net : sincronismo/columna_5, loads : 17
  Net : sincronismo/n1212, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |    1.000 MHz|   19.352 MHz|    33  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 76.820  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.688  secs
--------------------------------------------------------------
