--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf xem6010.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - hi_in<0> does not clock data to hi_out<1>
WARNING:Timing:3225 - Timing constraint COMP "hi_out<1>" OFFSET = OUT 11.93 ns 
   AFTER COMP "hi_in<0>" "RISING"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X31Y7.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      2.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y7.AQ       Tcko                  0.430   host/rst4
                                                       host/flop3
    SLICE_X31Y7.BX       net (fanout=2)        1.785   host/rst3
    SLICE_X31Y7.CLK      Tdick                 0.114   host/rst4
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      2.329ns (0.544ns logic, 1.785ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X32Y5.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.256ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.120 - 0.127)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y5.AQ       Tcko                  0.430   host/rst1
                                                       host/flop1
    SLICE_X32Y5.DX       net (fanout=1)        0.712   host/rst1
    SLICE_X32Y5.CLK      Tdick                 0.114   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (0.544ns logic, 0.712ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X31Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.929 - 0.829)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y5.DQ       Tcko                  0.476   host/rst2
                                                       host/flop2
    SLICE_X31Y7.AX       net (fanout=2)        0.691   host/rst2
    SLICE_X31Y7.CLK      Tdick                 0.114   host/rst4
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.281ns (0.590ns logic, 0.691ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X31Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.581ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (0.489 - 0.394)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y5.DQ       Tcko                  0.200   host/rst2
                                                       host/flop2
    SLICE_X31Y7.AX       net (fanout=2)        0.322   host/rst2
    SLICE_X31Y7.CLK      Tckdi       (-Th)    -0.059   host/rst4
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.581ns (0.259ns logic, 0.322ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X32Y5.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y5.AQ       Tcko                  0.198   host/rst1
                                                       host/flop1
    SLICE_X32Y5.DX       net (fanout=1)        0.280   host/rst1
    SLICE_X32Y5.CLK      Tckdi       (-Th)    -0.048   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.246ns logic, 0.280ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X31Y7.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.374ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y7.AQ       Tcko                  0.198   host/rst4
                                                       host/flop3
    SLICE_X31Y7.BX       net (fanout=2)        1.117   host/rst3
    SLICE_X31Y7.CLK      Tckdi       (-Th)    -0.059   host/rst4
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.257ns logic, 1.117ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CustomClk = PERIOD TIMEGRP "CustomClk" 9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CustomClk = PERIOD TIMEGRP "CustomClk" 9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y10.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X0Y34.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44637 paths analyzed, 8488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.588ns.
--------------------------------------------------------------------------------

Paths for end point host/delays[10].fdreout0 (OLOGIC_X2Y1.D1), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_0 (FF)
  Destination:          host/delays[10].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      18.992ns (Levels of Logic = 5)
  Clock Path Skew:      0.539ns (1.194 - 0.655)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_0 to host/delays[10].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y13.DQ      Tcko                  0.430   ok1<16>
                                                       host/core0/core0/ti_addr_0
    SLICE_X14Y49.A1      net (fanout=62)       5.827   ok1<16>
    SLICE_X14Y49.A       Tilo                  0.254   wo21/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       wo21/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X20Y59.B4      net (fanout=6)        1.766   wo21/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X20Y59.BMUX    Tilo                  0.298   wireOR/ok2<85>_wg_cy<3>
                                                       wo21/Mmux_ok2<15:0>21
    SLICE_X14Y52.B4      net (fanout=1)        1.355   wireOR/ok2<95>_wg_lut<1>
    SLICE_X14Y52.COUT    Topcyb                0.483   wo23/wirehold<8>
                                                       wireOR/ok2<95>_wg_lut<1>_rt
                                                       wireOR/ok2<95>_wg_cy<3>
    SLICE_X14Y53.CIN     net (fanout=1)        0.003   wireOR/ok2<95>_wg_cy<3>
    SLICE_X14Y53.CMUX    Tcinc                 0.302   N1863
                                                       wireOR/ok2<95>_wg_cy<6>
    SLICE_X15Y24.A1      net (fanout=1)        3.615   ok2<10>
    SLICE_X15Y24.AMUX    Tilo                  0.337   host/okCH<12>
                                                       host/core0/core0/Mmux_hi_dataout611
    OLOGIC_X2Y1.D1       net (fanout=1)        3.144   host/okCH<13>
    OLOGIC_X2Y1.CLK0     Todck                 1.178   host/fdreout0_hi_dataout<10>
                                                       host/delays[10].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     18.992ns (3.282ns logic, 15.710ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_0 (FF)
  Destination:          host/delays[10].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      18.658ns (Levels of Logic = 4)
  Clock Path Skew:      0.539ns (1.194 - 0.655)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_0 to host/delays[10].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y13.DQ      Tcko                  0.430   ok1<16>
                                                       host/core0/core0/ti_addr_0
    SLICE_X17Y48.A4      net (fanout=62)       5.326   ok1<16>
    SLICE_X17Y48.A       Tilo                  0.259   wo20/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       wo20/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X20Y60.D3      net (fanout=8)        2.116   wo20/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X20Y60.D       Tilo                  0.235   wireOR/ok2<95>_wg_lut<4>
                                                       wo20/Mmux_ok2<15:0>21
    SLICE_X14Y53.A3      net (fanout=1)        1.388   wireOR/ok2<95>_wg_lut<4>
    SLICE_X14Y53.CMUX    Topac                 0.630   N1863
                                                       wireOR/ok2<95>_wg_lut<4>_rt
                                                       wireOR/ok2<95>_wg_cy<6>
    SLICE_X15Y24.A1      net (fanout=1)        3.615   ok2<10>
    SLICE_X15Y24.AMUX    Tilo                  0.337   host/okCH<12>
                                                       host/core0/core0/Mmux_hi_dataout611
    OLOGIC_X2Y1.D1       net (fanout=1)        3.144   host/okCH<13>
    OLOGIC_X2Y1.CLK0     Todck                 1.178   host/fdreout0_hi_dataout<10>
                                                       host/delays[10].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     18.658ns (3.069ns logic, 15.589ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_5 (FF)
  Destination:          host/delays[10].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      18.537ns (Levels of Logic = 6)
  Clock Path Skew:      0.530ns (0.847 - 0.317)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_5 to host/delays[10].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y14.AQ      Tcko                  0.430   ok1<23>
                                                       host/core0/core0/ti_addr_5
    SLICE_X14Y49.B2      net (fanout=58)       4.871   ok1<21>
    SLICE_X14Y49.B       Tilo                  0.254   wo21/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       wo21/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X14Y49.A5      net (fanout=1)        0.247   wo21/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X14Y49.A       Tilo                  0.254   wo21/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       wo21/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X20Y59.B4      net (fanout=6)        1.766   wo21/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X20Y59.BMUX    Tilo                  0.298   wireOR/ok2<85>_wg_cy<3>
                                                       wo21/Mmux_ok2<15:0>21
    SLICE_X14Y52.B4      net (fanout=1)        1.355   wireOR/ok2<95>_wg_lut<1>
    SLICE_X14Y52.COUT    Topcyb                0.483   wo23/wirehold<8>
                                                       wireOR/ok2<95>_wg_lut<1>_rt
                                                       wireOR/ok2<95>_wg_cy<3>
    SLICE_X14Y53.CIN     net (fanout=1)        0.003   wireOR/ok2<95>_wg_cy<3>
    SLICE_X14Y53.CMUX    Tcinc                 0.302   N1863
                                                       wireOR/ok2<95>_wg_cy<6>
    SLICE_X15Y24.A1      net (fanout=1)        3.615   ok2<10>
    SLICE_X15Y24.AMUX    Tilo                  0.337   host/okCH<12>
                                                       host/core0/core0/Mmux_hi_dataout611
    OLOGIC_X2Y1.D1       net (fanout=1)        3.144   host/okCH<13>
    OLOGIC_X2Y1.CLK0     Todck                 1.178   host/fdreout0_hi_dataout<10>
                                                       host/delays[10].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     18.537ns (3.536ns logic, 15.001ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point host/delays[1].fdreout0 (OLOGIC_X13Y1.D1), 84 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_0 (FF)
  Destination:          host/delays[1].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      18.812ns (Levels of Logic = 3)
  Clock Path Skew:      0.540ns (1.195 - 0.655)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_0 to host/delays[1].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y13.DQ      Tcko                  0.430   ok1<16>
                                                       host/core0/core0/ti_addr_0
    SLICE_X11Y43.A2      net (fanout=62)       5.566   ok1<16>
    SLICE_X11Y43.A       Tilo                  0.259   wo23/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       wo23/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X20Y63.B4      net (fanout=16)       3.477   wo23/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X20Y63.CMUX    Topbc                 0.601   ok2<1>
                                                       wireOR/ok2<86>_wg_lut<5>
                                                       wireOR/ok2<86>_wg_cy<6>
    SLICE_X28Y26.D5      net (fanout=1)        5.013   ok2<1>
    SLICE_X28Y26.DMUX    Tilo                  0.298   host/okCH<7>
                                                       host/core0/core0/Mmux_hi_dataout1511
    OLOGIC_X13Y1.D1      net (fanout=1)        1.990   host/okCH<4>
    OLOGIC_X13Y1.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<1>
                                                       host/delays[1].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     18.812ns (2.766ns logic, 16.046ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_7 (FF)
  Destination:          host/delays[1].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      18.582ns (Levels of Logic = 3)
  Clock Path Skew:      0.531ns (0.848 - 0.317)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_7 to host/delays[1].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y14.CQ      Tcko                  0.430   ok1<23>
                                                       host/core0/core0/ti_addr_7
    SLICE_X13Y53.A1      net (fanout=56)       6.481   ok1<23>
    SLICE_X13Y53.A       Tilo                  0.259   poa0/ok2<16>8
                                                       poa0/ok2<16>83
    SLICE_X20Y63.B2      net (fanout=18)       2.332   ok2x<696>
    SLICE_X20Y63.CMUX    Topbc                 0.601   ok2<1>
                                                       wireOR/ok2<86>_wg_lut<5>
                                                       wireOR/ok2<86>_wg_cy<6>
    SLICE_X28Y26.D5      net (fanout=1)        5.013   ok2<1>
    SLICE_X28Y26.DMUX    Tilo                  0.298   host/okCH<7>
                                                       host/core0/core0/Mmux_hi_dataout1511
    OLOGIC_X13Y1.D1      net (fanout=1)        1.990   host/okCH<4>
    OLOGIC_X13Y1.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<1>
                                                       host/delays[1].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     18.582ns (2.766ns logic, 15.816ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_1 (FF)
  Destination:          host/delays[1].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      18.461ns (Levels of Logic = 4)
  Clock Path Skew:      0.530ns (0.848 - 0.318)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_1 to host/delays[1].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y15.AQ      Tcko                  0.476   ok1<20>
                                                       host/core0/core0/ti_addr_1
    SLICE_X11Y43.B1      net (fanout=61)       4.407   ok1<17>
    SLICE_X11Y43.B       Tilo                  0.259   wo23/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       wo23/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X11Y43.A4      net (fanout=1)        0.503   wo23/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X11Y43.A       Tilo                  0.259   wo23/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       wo23/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X20Y63.B4      net (fanout=16)       3.477   wo23/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X20Y63.CMUX    Topbc                 0.601   ok2<1>
                                                       wireOR/ok2<86>_wg_lut<5>
                                                       wireOR/ok2<86>_wg_cy<6>
    SLICE_X28Y26.D5      net (fanout=1)        5.013   ok2<1>
    SLICE_X28Y26.DMUX    Tilo                  0.298   host/okCH<7>
                                                       host/core0/core0/Mmux_hi_dataout1511
    OLOGIC_X13Y1.D1      net (fanout=1)        1.990   host/okCH<4>
    OLOGIC_X13Y1.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<1>
                                                       host/delays[1].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     18.461ns (3.071ns logic, 15.390ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point host/delays[2].fdreout0 (OLOGIC_X14Y3.D1), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_0 (FF)
  Destination:          host/delays[2].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      18.738ns (Levels of Logic = 5)
  Clock Path Skew:      0.533ns (0.846 - 0.313)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_0 to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y13.DQ      Tcko                  0.430   ok1<16>
                                                       host/core0/core0/ti_addr_0
    SLICE_X14Y49.A1      net (fanout=62)       5.827   ok1<16>
    SLICE_X14Y49.A       Tilo                  0.254   wo21/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       wo21/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X14Y54.B3      net (fanout=6)        1.251   wo21/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X14Y54.BMUX    Tilo                  0.326   SDRAM_FIFO_inst/pipe_out_word_count_ti<10>
                                                       wo21/Mmux_ok2<15:0>91
    SLICE_X24Y60.B3      net (fanout=1)        1.476   wireOR/ok2<87>_wg_lut<1>
    SLICE_X24Y60.COUT    Topcyb                0.448   wireOR/ok2<87>_wg_cy<3>
                                                       wireOR/ok2<87>_wg_lut<1>_rt
                                                       wireOR/ok2<87>_wg_cy<3>
    SLICE_X24Y61.CIN     net (fanout=1)        0.003   wireOR/ok2<87>_wg_cy<3>
    SLICE_X24Y61.CMUX    Tcinc                 0.296   ok2<2>
                                                       wireOR/ok2<87>_wg_cy<6>
    SLICE_X27Y25.D2      net (fanout=1)        3.694   ok2<2>
    SLICE_X27Y25.DMUX    Tilo                  0.337   host/okCH<3>
                                                       host/core0/core0/Mmux_hi_dataout1411
    OLOGIC_X14Y3.D1      net (fanout=1)        3.218   host/okCH<5>
    OLOGIC_X14Y3.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     18.738ns (3.269ns logic, 15.469ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_0 (FF)
  Destination:          host/delays[2].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      18.655ns (Levels of Logic = 3)
  Clock Path Skew:      0.533ns (0.846 - 0.313)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_0 to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y13.DQ      Tcko                  0.430   ok1<16>
                                                       host/core0/core0/ti_addr_0
    SLICE_X11Y43.A2      net (fanout=62)       5.566   ok1<16>
    SLICE_X11Y43.A       Tilo                  0.259   wo23/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       wo23/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X24Y61.B4      net (fanout=16)       3.372   wo23/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X24Y61.CMUX    Topbc                 0.601   ok2<2>
                                                       wireOR/ok2<87>_wg_lut<5>
                                                       wireOR/ok2<87>_wg_cy<6>
    SLICE_X27Y25.D2      net (fanout=1)        3.694   ok2<2>
    SLICE_X27Y25.DMUX    Tilo                  0.337   host/okCH<3>
                                                       host/core0/core0/Mmux_hi_dataout1411
    OLOGIC_X14Y3.D1      net (fanout=1)        3.218   host/okCH<5>
    OLOGIC_X14Y3.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     18.655ns (2.805ns logic, 15.850ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_7 (FF)
  Destination:          host/delays[2].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      18.439ns (Levels of Logic = 3)
  Clock Path Skew:      0.492ns (1.172 - 0.680)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_7 to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y14.CQ      Tcko                  0.430   ok1<23>
                                                       host/core0/core0/ti_addr_7
    SLICE_X13Y53.A1      net (fanout=56)       6.481   ok1<23>
    SLICE_X13Y53.A       Tilo                  0.259   poa0/ok2<16>8
                                                       poa0/ok2<16>83
    SLICE_X24Y61.B3      net (fanout=18)       2.241   ok2x<696>
    SLICE_X24Y61.CMUX    Topbc                 0.601   ok2<2>
                                                       wireOR/ok2<87>_wg_lut<5>
                                                       wireOR/ok2<87>_wg_cy<6>
    SLICE_X27Y25.D2      net (fanout=1)        3.694   ok2<2>
    SLICE_X27Y25.DMUX    Tilo                  0.337   host/okCH<3>
                                                       host/core0/core0/Mmux_hi_dataout1411
    OLOGIC_X14Y3.D1      net (fanout=1)        3.218   host/okCH<5>
    OLOGIC_X14Y3.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     18.439ns (2.805ns logic, 15.634ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X22Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/c0/dataout_0 (FF)
  Destination:          host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.075 - 0.070)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/c0/dataout_0 to host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y4.AQ       Tcko                  0.198   host/core0/core0/a0/c0/dataout<3>
                                                       host/core0/core0/a0/c0/dataout_0
    SLICE_X22Y4.AX       net (fanout=1)        0.263   host/core0/core0/a0/c0/dataout<0>
    SLICE_X22Y4.CLK      Tdh         (-Th)     0.120   host/core0/core0/a0/tok_mem_dataout<2>
                                                       host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.078ns logic, 0.263ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB (SLICE_X22Y4.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/c0/dataout_1 (FF)
  Destination:          host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.075 - 0.070)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/c0/dataout_1 to host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y4.BQ       Tcko                  0.198   host/core0/core0/a0/c0/dataout<3>
                                                       host/core0/core0/a0/c0/dataout_1
    SLICE_X22Y4.BX       net (fanout=1)        0.265   host/core0/core0/a0/c0/dataout<1>
    SLICE_X22Y4.CLK      Tdh         (-Th)     0.111   host/core0/core0/a0/tok_mem_dataout<2>
                                                       host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.087ns logic, 0.265ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC (SLICE_X22Y4.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/c0/dataout_2 (FF)
  Destination:          host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.075 - 0.070)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/c0/dataout_2 to host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y4.CQ       Tcko                  0.198   host/core0/core0/a0/c0/dataout<3>
                                                       host/core0/core0/a0/c0/dataout_2
    SLICE_X22Y4.CX       net (fanout=1)        0.261   host/core0/core0/a0/c0/dataout<2>
    SLICE_X22Y4.CLK      Tdh         (-Th)     0.098   host/core0/core0/a0/tok_mem_dataout<2>
                                                       host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.100ns logic, 0.261ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.840ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X2Y10.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X0Y34.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD       
  TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         
TS_okSysClk / 0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13345 paths analyzed, 1302 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.502ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (SLICE_X0Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.040ns (Levels of Logic = 1)
  Clock Path Skew:      -0.448ns (2.011 - 2.459)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y62.AQ       Tcko                  0.430   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X4Y69.B2       net (fanout=1)        1.281   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X4Y69.B        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X0Y86.SR       net (fanout=55)       1.861   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X0Y86.CLK      Trck                  0.233   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      4.040ns (0.898ns logic, 3.142ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (FF)
  Requirement:          12.800ns
  Data Path Delay:      4.617ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.696 - 0.767)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y62.AQ      Tcko                  0.525   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X4Y69.B6       net (fanout=4)        1.763   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X4Y69.B        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X0Y86.SR       net (fanout=55)       1.861   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X0Y86.CLK      Trck                  0.233   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      4.617ns (0.993ns logic, 3.624ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (SLICE_X0Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.029ns (Levels of Logic = 1)
  Clock Path Skew:      -0.448ns (2.011 - 2.459)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y62.AQ       Tcko                  0.430   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X4Y69.B2       net (fanout=1)        1.281   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X4Y69.B        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X0Y86.SR       net (fanout=55)       1.861   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X0Y86.CLK      Trck                  0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    -------------------------------------------------  ---------------------------
    Total                                      4.029ns (0.887ns logic, 3.142ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (FF)
  Requirement:          12.800ns
  Data Path Delay:      4.606ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.696 - 0.767)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y62.AQ      Tcko                  0.525   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X4Y69.B6       net (fanout=4)        1.763   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X4Y69.B        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X0Y86.SR       net (fanout=55)       1.861   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X0Y86.CLK      Trck                  0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    -------------------------------------------------  ---------------------------
    Total                                      4.606ns (0.982ns logic, 3.624ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4 (SLICE_X17Y70.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.038ns (Levels of Logic = 1)
  Clock Path Skew:      -0.424ns (2.035 - 2.459)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y62.AQ       Tcko                  0.430   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X4Y69.B2       net (fanout=1)        1.281   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X4Y69.B        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X17Y70.SR      net (fanout=55)       1.822   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X17Y70.CLK     Trck                  0.270   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.038ns (0.935ns logic, 3.103ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      4.615ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.720 - 0.767)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y62.AQ      Tcko                  0.525   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X4Y69.B6       net (fanout=4)        1.763   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X4Y69.B        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X17Y70.SR      net (fanout=55)       1.822   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X17Y70.CLK     Trck                  0.270   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.615ns (1.030ns logic, 3.585ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_okSysClk / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (SLICE_X7Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.038 - 0.031)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y70.AQ       Tcko                  0.198   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y68.SR       net (fanout=61)       0.262   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y68.CLK      Tcksr       (-Th)     0.139   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.059ns logic, 0.262ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (SLICE_X7Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.038 - 0.031)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y70.AQ       Tcko                  0.198   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y68.SR       net (fanout=61)       0.262   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y68.CLK      Tcksr       (-Th)     0.138   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.060ns logic, 0.262ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 (SLICE_X7Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.038 - 0.031)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y70.AQ       Tcko                  0.198   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y68.SR       net (fanout=61)       0.262   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y68.CLK      Tcksr       (-Th)     0.138   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.060ns logic, 0.262ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_okSysClk / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.401ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X2Y72.CLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" 
TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" TS_okSysClk /
        6.25 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" 
TS_okSysClk /         6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" TS_okSysClk /
        6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" 
TS_okSysClk /         1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4332 paths analyzed, 2055 endpoints analyzed, 9 failing endpoints
 9 timing errors detected. (9 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 4214.080ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9 (SLICE_X7Y91.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -13.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.359ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -11.411ns (4.497 - 15.908)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y91.DQ       Tcko                  0.525   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9
    SLICE_X7Y91.DX       net (fanout=1)        0.720   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
    SLICE_X7Y91.CLK      Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.639ns logic, 0.720ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (SLICE_X11Y94.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -13.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.359ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -11.411ns (4.501 - 15.912)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y94.AQ      Tcko                  0.525   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10
    SLICE_X11Y94.AX      net (fanout=1)        0.720   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<10>
    SLICE_X11Y94.CLK     Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.639ns logic, 0.720ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5 (SLICE_X7Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -13.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.294ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -11.411ns (4.495 - 15.906)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y90.BQ       Tcko                  0.525   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5
    SLICE_X7Y90.BX       net (fanout=1)        0.655   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5>
    SLICE_X7Y90.CLK      Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<4>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.294ns (0.639ns logic, 0.655ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_26 (SLICE_X10Y76.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7 (FF)
  Destination:          SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.260ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7 to SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7
    SLICE_X10Y76.CE      net (fanout=32)       0.170   SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7
    SLICE_X10Y76.CLK     Tckce       (-Th)     0.108   SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr<26>
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_26
    -------------------------------------------------  ---------------------------
    Total                                      0.260ns (0.090ns logic, 0.170ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_25 (SLICE_X10Y76.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7 (FF)
  Destination:          SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7 to SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7
    SLICE_X10Y76.CE      net (fanout=32)       0.170   SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7
    SLICE_X10Y76.CLK     Tckce       (-Th)     0.104   SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr<26>
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_25
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.094ns logic, 0.170ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_24 (SLICE_X10Y76.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7 (FF)
  Destination:          SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7 to SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7
    SLICE_X10Y76.CE      net (fanout=32)       0.170   SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7
    SLICE_X10Y76.CLK     Tckce       (-Th)     0.102   SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr<26>
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_24
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.096ns logic, 0.170ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y32.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y30.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y38.CLKB
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD 
TIMEGRP         "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 
HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1112349268 paths analyzed, 19575 endpoints analyzed, 4276 failing endpoints
 4276 timing errors detected. (4267 setup errors, 9 hold errors, 0 component switching limit errors)
 Minimum period is  24.860ns.
--------------------------------------------------------------------------------

Paths for end point analog_out_sequencer_4/stim_counter_0 (SLICE_X50Y111.A4), 7039 paths
--------------------------------------------------------------------------------
Slack (setup path):     -12.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd94 (FF)
  Destination:          analog_out_sequencer_4/stim_counter_0 (FF)
  Requirement:          11.904ns
  Data Path Delay:      24.762ns (Levels of Logic = 11)
  Clock Path Skew:      -0.063ns (0.687 - 0.750)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd94 to analog_out_sequencer_4/stim_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y49.BQ      Tcko                  0.430   main_state_FSM_FFd92
                                                       main_state_FSM_FFd94
    SLICE_X36Y43.A4      net (fanout=35)       1.285   main_state_FSM_FFd94
    SLICE_X36Y43.A       Tilo                  0.235   main_state_FSM_FFd62
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<10>111111
    SLICE_X35Y64.D5      net (fanout=1)        3.312   main_state[31]_in4x_A1[133]_select_720_OUT<10>111111
    SLICE_X35Y64.DMUX    Tilo                  0.337   main_state[31]_in4x_A1[133]_select_720_OUT<10>11111
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<102>1121
    SLICE_X37Y59.A1      net (fanout=5)        1.335   main_state[31]_in4x_A1[133]_select_720_OUT<102>112
    SLICE_X37Y59.A       Tilo                  0.259   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<66>111
    SLICE_X37Y59.B3      net (fanout=5)        0.789   main_state[31]_in4x_A1[133]_select_720_OUT<66>111
    SLICE_X37Y59.B       Tilo                  0.259   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<103>111
    SLICE_X37Y67.D3      net (fanout=18)       1.398   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
    SLICE_X37Y67.D       Tilo                  0.259   main_state[0]
                                                       main_state_main_state[0]1
    SLICE_X37Y84.A3      net (fanout=14)       2.023   main_state[0]
    SLICE_X37Y84.A       Tilo                  0.259   analog_out_sequencer_7/Mmux_DAC_out[15]_DAC_baseline[15]_mux_107_OUT110
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>11
    SLICE_X39Y89.C5      net (fanout=3)        1.105   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>1
    SLICE_X39Y89.CMUX    Tilo                  0.337   analog_out_sequencer_6/event_start_stim<15>
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_96_o<31>1
    SLICE_X38Y85.C1      net (fanout=241)      1.164   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_96_o
    SLICE_X38Y85.C       Tilo                  0.255   N975
                                                       analog_out_sequencer_1/out
    SLICE_X29Y85.B2      net (fanout=10)       1.795   analog_out_sequencer_1/n0125
    SLICE_X29Y85.B       Tilo                  0.259   analog_out_sequencer_1/counter<0>
                                                       analog_out_sequencer_1/_n0424
    SLICE_X55Y119.C3     net (fanout=8)        5.400   analog_out_sequencer_1/_n0424
    SLICE_X55Y119.C      Tilo                  0.259   analog_out_sequencer_4/stim_counter<1>
                                                       analog_out_sequencer_4/main_state[31]_stim_counter[7]_select_103_OUT<0>11
    SLICE_X50Y111.A4     net (fanout=8)        1.659   analog_out_sequencer_4/main_state[31]_stim_counter[7]_select_103_OUT<0>1
    SLICE_X50Y111.CLK    Tas                   0.349   analog_out_sequencer_4/stim_counter<0>
                                                       analog_out_sequencer_4/main_state[31]_stim_counter[7]_select_103_OUT<0>
                                                       analog_out_sequencer_4/stim_counter_0
    -------------------------------------------------  ---------------------------
    Total                                     24.762ns (3.497ns logic, 21.265ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd94 (FF)
  Destination:          analog_out_sequencer_4/stim_counter_0 (FF)
  Requirement:          11.904ns
  Data Path Delay:      24.510ns (Levels of Logic = 11)
  Clock Path Skew:      -0.063ns (0.687 - 0.750)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd94 to analog_out_sequencer_4/stim_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y49.BQ      Tcko                  0.430   main_state_FSM_FFd92
                                                       main_state_FSM_FFd94
    SLICE_X36Y43.A4      net (fanout=35)       1.285   main_state_FSM_FFd94
    SLICE_X36Y43.A       Tilo                  0.235   main_state_FSM_FFd62
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<10>111111
    SLICE_X35Y64.D5      net (fanout=1)        3.312   main_state[31]_in4x_A1[133]_select_720_OUT<10>111111
    SLICE_X35Y64.DMUX    Tilo                  0.337   main_state[31]_in4x_A1[133]_select_720_OUT<10>11111
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<102>1121
    SLICE_X37Y59.A1      net (fanout=5)        1.335   main_state[31]_in4x_A1[133]_select_720_OUT<102>112
    SLICE_X37Y59.A       Tilo                  0.259   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<66>111
    SLICE_X37Y59.B3      net (fanout=5)        0.789   main_state[31]_in4x_A1[133]_select_720_OUT<66>111
    SLICE_X37Y59.B       Tilo                  0.259   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<103>111
    SLICE_X37Y67.D3      net (fanout=18)       1.398   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
    SLICE_X37Y67.D       Tilo                  0.259   main_state[0]
                                                       main_state_main_state[0]1
    SLICE_X37Y84.A3      net (fanout=14)       2.023   main_state[0]
    SLICE_X37Y84.A       Tilo                  0.259   analog_out_sequencer_7/Mmux_DAC_out[15]_DAC_baseline[15]_mux_107_OUT110
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>11
    SLICE_X39Y89.C5      net (fanout=3)        1.105   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>1
    SLICE_X39Y89.C       Tilo                  0.259   analog_out_sequencer_6/event_start_stim<15>
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>2
    SLICE_X38Y85.C5      net (fanout=26)       0.990   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o
    SLICE_X38Y85.C       Tilo                  0.255   N975
                                                       analog_out_sequencer_1/out
    SLICE_X29Y85.B2      net (fanout=10)       1.795   analog_out_sequencer_1/n0125
    SLICE_X29Y85.B       Tilo                  0.259   analog_out_sequencer_1/counter<0>
                                                       analog_out_sequencer_1/_n0424
    SLICE_X55Y119.C3     net (fanout=8)        5.400   analog_out_sequencer_1/_n0424
    SLICE_X55Y119.C      Tilo                  0.259   analog_out_sequencer_4/stim_counter<1>
                                                       analog_out_sequencer_4/main_state[31]_stim_counter[7]_select_103_OUT<0>11
    SLICE_X50Y111.A4     net (fanout=8)        1.659   analog_out_sequencer_4/main_state[31]_stim_counter[7]_select_103_OUT<0>1
    SLICE_X50Y111.CLK    Tas                   0.349   analog_out_sequencer_4/stim_counter<0>
                                                       analog_out_sequencer_4/main_state[31]_stim_counter[7]_select_103_OUT<0>
                                                       analog_out_sequencer_4/stim_counter_0
    -------------------------------------------------  ---------------------------
    Total                                     24.510ns (3.419ns logic, 21.091ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd94 (FF)
  Destination:          analog_out_sequencer_4/stim_counter_0 (FF)
  Requirement:          11.904ns
  Data Path Delay:      24.397ns (Levels of Logic = 11)
  Clock Path Skew:      -0.063ns (0.687 - 0.750)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd94 to analog_out_sequencer_4/stim_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y49.BQ      Tcko                  0.430   main_state_FSM_FFd92
                                                       main_state_FSM_FFd94
    SLICE_X36Y43.A4      net (fanout=35)       1.285   main_state_FSM_FFd94
    SLICE_X36Y43.A       Tilo                  0.235   main_state_FSM_FFd62
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<10>111111
    SLICE_X35Y64.D5      net (fanout=1)        3.312   main_state[31]_in4x_A1[133]_select_720_OUT<10>111111
    SLICE_X35Y64.DMUX    Tilo                  0.337   main_state[31]_in4x_A1[133]_select_720_OUT<10>11111
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<102>1121
    SLICE_X37Y59.A1      net (fanout=5)        1.335   main_state[31]_in4x_A1[133]_select_720_OUT<102>112
    SLICE_X37Y59.A       Tilo                  0.259   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<66>111
    SLICE_X37Y59.B3      net (fanout=5)        0.789   main_state[31]_in4x_A1[133]_select_720_OUT<66>111
    SLICE_X37Y59.B       Tilo                  0.259   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<103>111
    SLICE_X37Y67.D3      net (fanout=18)       1.398   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
    SLICE_X37Y67.D       Tilo                  0.259   main_state[0]
                                                       main_state_main_state[0]1
    SLICE_X37Y89.C5      net (fanout=14)       2.324   main_state[0]
    SLICE_X37Y89.CMUX    Tilo                  0.337   analog_out_sequencer_1/waiting_for_trigger
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_90_o<31>1
    SLICE_X38Y85.D4      net (fanout=97)       1.152   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_90_o
    SLICE_X38Y85.D       Tilo                  0.254   N975
                                                       analog_out_sequencer_1/out_SW0
    SLICE_X38Y85.C4      net (fanout=1)        0.456   N975
    SLICE_X38Y85.C       Tilo                  0.255   N975
                                                       analog_out_sequencer_1/out
    SLICE_X29Y85.B2      net (fanout=10)       1.795   analog_out_sequencer_1/n0125
    SLICE_X29Y85.B       Tilo                  0.259   analog_out_sequencer_1/counter<0>
                                                       analog_out_sequencer_1/_n0424
    SLICE_X55Y119.C3     net (fanout=8)        5.400   analog_out_sequencer_1/_n0424
    SLICE_X55Y119.C      Tilo                  0.259   analog_out_sequencer_4/stim_counter<1>
                                                       analog_out_sequencer_4/main_state[31]_stim_counter[7]_select_103_OUT<0>11
    SLICE_X50Y111.A4     net (fanout=8)        1.659   analog_out_sequencer_4/main_state[31]_stim_counter[7]_select_103_OUT<0>1
    SLICE_X50Y111.CLK    Tas                   0.349   analog_out_sequencer_4/stim_counter<0>
                                                       analog_out_sequencer_4/main_state[31]_stim_counter[7]_select_103_OUT<0>
                                                       analog_out_sequencer_4/stim_counter_0
    -------------------------------------------------  ---------------------------
    Total                                     24.397ns (3.492ns logic, 20.905ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point analog_out_sequencer_4/counter_6 (SLICE_X55Y118.A2), 6514 paths
--------------------------------------------------------------------------------
Slack (setup path):     -12.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd94 (FF)
  Destination:          analog_out_sequencer_4/counter_6 (FF)
  Requirement:          11.904ns
  Data Path Delay:      24.199ns (Levels of Logic = 11)
  Clock Path Skew:      -0.062ns (0.688 - 0.750)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd94 to analog_out_sequencer_4/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y49.BQ      Tcko                  0.430   main_state_FSM_FFd92
                                                       main_state_FSM_FFd94
    SLICE_X36Y43.A4      net (fanout=35)       1.285   main_state_FSM_FFd94
    SLICE_X36Y43.A       Tilo                  0.235   main_state_FSM_FFd62
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<10>111111
    SLICE_X35Y64.D5      net (fanout=1)        3.312   main_state[31]_in4x_A1[133]_select_720_OUT<10>111111
    SLICE_X35Y64.DMUX    Tilo                  0.337   main_state[31]_in4x_A1[133]_select_720_OUT<10>11111
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<102>1121
    SLICE_X37Y59.A1      net (fanout=5)        1.335   main_state[31]_in4x_A1[133]_select_720_OUT<102>112
    SLICE_X37Y59.A       Tilo                  0.259   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<66>111
    SLICE_X37Y59.B3      net (fanout=5)        0.789   main_state[31]_in4x_A1[133]_select_720_OUT<66>111
    SLICE_X37Y59.B       Tilo                  0.259   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<103>111
    SLICE_X37Y67.D3      net (fanout=18)       1.398   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
    SLICE_X37Y67.D       Tilo                  0.259   main_state[0]
                                                       main_state_main_state[0]1
    SLICE_X37Y84.A3      net (fanout=14)       2.023   main_state[0]
    SLICE_X37Y84.A       Tilo                  0.259   analog_out_sequencer_7/Mmux_DAC_out[15]_DAC_baseline[15]_mux_107_OUT110
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>11
    SLICE_X39Y89.C5      net (fanout=3)        1.105   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>1
    SLICE_X39Y89.CMUX    Tilo                  0.337   analog_out_sequencer_6/event_start_stim<15>
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_96_o<31>1
    SLICE_X38Y85.C1      net (fanout=241)      1.164   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_96_o
    SLICE_X38Y85.C       Tilo                  0.255   N975
                                                       analog_out_sequencer_1/out
    SLICE_X29Y85.B2      net (fanout=10)       1.795   analog_out_sequencer_1/n0125
    SLICE_X29Y85.B       Tilo                  0.259   analog_out_sequencer_1/counter<0>
                                                       analog_out_sequencer_1/_n0424
    SLICE_X55Y119.C3     net (fanout=8)        5.400   analog_out_sequencer_1/_n0424
    SLICE_X55Y119.CMUX   Tilo                  0.337   analog_out_sequencer_4/stim_counter<1>
                                                       analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT<0>11
    SLICE_X55Y118.A2     net (fanout=16)       0.994   analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT<0>1
    SLICE_X55Y118.CLK    Tas                   0.373   analog_out_sequencer_4/counter<9>
                                                       analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT<6>
                                                       analog_out_sequencer_4/counter_6
    -------------------------------------------------  ---------------------------
    Total                                     24.199ns (3.599ns logic, 20.600ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd94 (FF)
  Destination:          analog_out_sequencer_4/counter_6 (FF)
  Requirement:          11.904ns
  Data Path Delay:      23.947ns (Levels of Logic = 11)
  Clock Path Skew:      -0.062ns (0.688 - 0.750)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd94 to analog_out_sequencer_4/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y49.BQ      Tcko                  0.430   main_state_FSM_FFd92
                                                       main_state_FSM_FFd94
    SLICE_X36Y43.A4      net (fanout=35)       1.285   main_state_FSM_FFd94
    SLICE_X36Y43.A       Tilo                  0.235   main_state_FSM_FFd62
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<10>111111
    SLICE_X35Y64.D5      net (fanout=1)        3.312   main_state[31]_in4x_A1[133]_select_720_OUT<10>111111
    SLICE_X35Y64.DMUX    Tilo                  0.337   main_state[31]_in4x_A1[133]_select_720_OUT<10>11111
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<102>1121
    SLICE_X37Y59.A1      net (fanout=5)        1.335   main_state[31]_in4x_A1[133]_select_720_OUT<102>112
    SLICE_X37Y59.A       Tilo                  0.259   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<66>111
    SLICE_X37Y59.B3      net (fanout=5)        0.789   main_state[31]_in4x_A1[133]_select_720_OUT<66>111
    SLICE_X37Y59.B       Tilo                  0.259   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<103>111
    SLICE_X37Y67.D3      net (fanout=18)       1.398   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
    SLICE_X37Y67.D       Tilo                  0.259   main_state[0]
                                                       main_state_main_state[0]1
    SLICE_X37Y84.A3      net (fanout=14)       2.023   main_state[0]
    SLICE_X37Y84.A       Tilo                  0.259   analog_out_sequencer_7/Mmux_DAC_out[15]_DAC_baseline[15]_mux_107_OUT110
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>11
    SLICE_X39Y89.C5      net (fanout=3)        1.105   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>1
    SLICE_X39Y89.C       Tilo                  0.259   analog_out_sequencer_6/event_start_stim<15>
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>2
    SLICE_X38Y85.C5      net (fanout=26)       0.990   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o
    SLICE_X38Y85.C       Tilo                  0.255   N975
                                                       analog_out_sequencer_1/out
    SLICE_X29Y85.B2      net (fanout=10)       1.795   analog_out_sequencer_1/n0125
    SLICE_X29Y85.B       Tilo                  0.259   analog_out_sequencer_1/counter<0>
                                                       analog_out_sequencer_1/_n0424
    SLICE_X55Y119.C3     net (fanout=8)        5.400   analog_out_sequencer_1/_n0424
    SLICE_X55Y119.CMUX   Tilo                  0.337   analog_out_sequencer_4/stim_counter<1>
                                                       analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT<0>11
    SLICE_X55Y118.A2     net (fanout=16)       0.994   analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT<0>1
    SLICE_X55Y118.CLK    Tas                   0.373   analog_out_sequencer_4/counter<9>
                                                       analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT<6>
                                                       analog_out_sequencer_4/counter_6
    -------------------------------------------------  ---------------------------
    Total                                     23.947ns (3.521ns logic, 20.426ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd94 (FF)
  Destination:          analog_out_sequencer_4/counter_6 (FF)
  Requirement:          11.904ns
  Data Path Delay:      23.834ns (Levels of Logic = 11)
  Clock Path Skew:      -0.062ns (0.688 - 0.750)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd94 to analog_out_sequencer_4/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y49.BQ      Tcko                  0.430   main_state_FSM_FFd92
                                                       main_state_FSM_FFd94
    SLICE_X36Y43.A4      net (fanout=35)       1.285   main_state_FSM_FFd94
    SLICE_X36Y43.A       Tilo                  0.235   main_state_FSM_FFd62
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<10>111111
    SLICE_X35Y64.D5      net (fanout=1)        3.312   main_state[31]_in4x_A1[133]_select_720_OUT<10>111111
    SLICE_X35Y64.DMUX    Tilo                  0.337   main_state[31]_in4x_A1[133]_select_720_OUT<10>11111
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<102>1121
    SLICE_X37Y59.A1      net (fanout=5)        1.335   main_state[31]_in4x_A1[133]_select_720_OUT<102>112
    SLICE_X37Y59.A       Tilo                  0.259   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<66>111
    SLICE_X37Y59.B3      net (fanout=5)        0.789   main_state[31]_in4x_A1[133]_select_720_OUT<66>111
    SLICE_X37Y59.B       Tilo                  0.259   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<103>111
    SLICE_X37Y67.D3      net (fanout=18)       1.398   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
    SLICE_X37Y67.D       Tilo                  0.259   main_state[0]
                                                       main_state_main_state[0]1
    SLICE_X37Y89.C5      net (fanout=14)       2.324   main_state[0]
    SLICE_X37Y89.CMUX    Tilo                  0.337   analog_out_sequencer_1/waiting_for_trigger
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_90_o<31>1
    SLICE_X38Y85.D4      net (fanout=97)       1.152   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_90_o
    SLICE_X38Y85.D       Tilo                  0.254   N975
                                                       analog_out_sequencer_1/out_SW0
    SLICE_X38Y85.C4      net (fanout=1)        0.456   N975
    SLICE_X38Y85.C       Tilo                  0.255   N975
                                                       analog_out_sequencer_1/out
    SLICE_X29Y85.B2      net (fanout=10)       1.795   analog_out_sequencer_1/n0125
    SLICE_X29Y85.B       Tilo                  0.259   analog_out_sequencer_1/counter<0>
                                                       analog_out_sequencer_1/_n0424
    SLICE_X55Y119.C3     net (fanout=8)        5.400   analog_out_sequencer_1/_n0424
    SLICE_X55Y119.CMUX   Tilo                  0.337   analog_out_sequencer_4/stim_counter<1>
                                                       analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT<0>11
    SLICE_X55Y118.A2     net (fanout=16)       0.994   analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT<0>1
    SLICE_X55Y118.CLK    Tas                   0.373   analog_out_sequencer_4/counter<9>
                                                       analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT<6>
                                                       analog_out_sequencer_4/counter_6
    -------------------------------------------------  ---------------------------
    Total                                     23.834ns (3.594ns logic, 20.240ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point analog_out_sequencer_4/counter_11 (SLICE_X52Y118.B1), 6514 paths
--------------------------------------------------------------------------------
Slack (setup path):     -12.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd94 (FF)
  Destination:          analog_out_sequencer_4/counter_11 (FF)
  Requirement:          11.904ns
  Data Path Delay:      24.163ns (Levels of Logic = 11)
  Clock Path Skew:      -0.062ns (0.688 - 0.750)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd94 to analog_out_sequencer_4/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y49.BQ      Tcko                  0.430   main_state_FSM_FFd92
                                                       main_state_FSM_FFd94
    SLICE_X36Y43.A4      net (fanout=35)       1.285   main_state_FSM_FFd94
    SLICE_X36Y43.A       Tilo                  0.235   main_state_FSM_FFd62
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<10>111111
    SLICE_X35Y64.D5      net (fanout=1)        3.312   main_state[31]_in4x_A1[133]_select_720_OUT<10>111111
    SLICE_X35Y64.DMUX    Tilo                  0.337   main_state[31]_in4x_A1[133]_select_720_OUT<10>11111
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<102>1121
    SLICE_X37Y59.A1      net (fanout=5)        1.335   main_state[31]_in4x_A1[133]_select_720_OUT<102>112
    SLICE_X37Y59.A       Tilo                  0.259   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<66>111
    SLICE_X37Y59.B3      net (fanout=5)        0.789   main_state[31]_in4x_A1[133]_select_720_OUT<66>111
    SLICE_X37Y59.B       Tilo                  0.259   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<103>111
    SLICE_X37Y67.D3      net (fanout=18)       1.398   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
    SLICE_X37Y67.D       Tilo                  0.259   main_state[0]
                                                       main_state_main_state[0]1
    SLICE_X37Y84.A3      net (fanout=14)       2.023   main_state[0]
    SLICE_X37Y84.A       Tilo                  0.259   analog_out_sequencer_7/Mmux_DAC_out[15]_DAC_baseline[15]_mux_107_OUT110
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>11
    SLICE_X39Y89.C5      net (fanout=3)        1.105   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>1
    SLICE_X39Y89.CMUX    Tilo                  0.337   analog_out_sequencer_6/event_start_stim<15>
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_96_o<31>1
    SLICE_X38Y85.C1      net (fanout=241)      1.164   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_96_o
    SLICE_X38Y85.C       Tilo                  0.255   N975
                                                       analog_out_sequencer_1/out
    SLICE_X29Y85.B2      net (fanout=10)       1.795   analog_out_sequencer_1/n0125
    SLICE_X29Y85.B       Tilo                  0.259   analog_out_sequencer_1/counter<0>
                                                       analog_out_sequencer_1/_n0424
    SLICE_X55Y119.C3     net (fanout=8)        5.400   analog_out_sequencer_1/_n0424
    SLICE_X55Y119.CMUX   Tilo                  0.337   analog_out_sequencer_4/stim_counter<1>
                                                       analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT<0>11
    SLICE_X52Y118.B1     net (fanout=16)       0.992   analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT<0>1
    SLICE_X52Y118.CLK    Tas                   0.339   analog_out_sequencer_4/counter<13>
                                                       analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT<11>
                                                       analog_out_sequencer_4/counter_11
    -------------------------------------------------  ---------------------------
    Total                                     24.163ns (3.565ns logic, 20.598ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd94 (FF)
  Destination:          analog_out_sequencer_4/counter_11 (FF)
  Requirement:          11.904ns
  Data Path Delay:      23.911ns (Levels of Logic = 11)
  Clock Path Skew:      -0.062ns (0.688 - 0.750)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd94 to analog_out_sequencer_4/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y49.BQ      Tcko                  0.430   main_state_FSM_FFd92
                                                       main_state_FSM_FFd94
    SLICE_X36Y43.A4      net (fanout=35)       1.285   main_state_FSM_FFd94
    SLICE_X36Y43.A       Tilo                  0.235   main_state_FSM_FFd62
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<10>111111
    SLICE_X35Y64.D5      net (fanout=1)        3.312   main_state[31]_in4x_A1[133]_select_720_OUT<10>111111
    SLICE_X35Y64.DMUX    Tilo                  0.337   main_state[31]_in4x_A1[133]_select_720_OUT<10>11111
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<102>1121
    SLICE_X37Y59.A1      net (fanout=5)        1.335   main_state[31]_in4x_A1[133]_select_720_OUT<102>112
    SLICE_X37Y59.A       Tilo                  0.259   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<66>111
    SLICE_X37Y59.B3      net (fanout=5)        0.789   main_state[31]_in4x_A1[133]_select_720_OUT<66>111
    SLICE_X37Y59.B       Tilo                  0.259   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<103>111
    SLICE_X37Y67.D3      net (fanout=18)       1.398   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
    SLICE_X37Y67.D       Tilo                  0.259   main_state[0]
                                                       main_state_main_state[0]1
    SLICE_X37Y84.A3      net (fanout=14)       2.023   main_state[0]
    SLICE_X37Y84.A       Tilo                  0.259   analog_out_sequencer_7/Mmux_DAC_out[15]_DAC_baseline[15]_mux_107_OUT110
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>11
    SLICE_X39Y89.C5      net (fanout=3)        1.105   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>1
    SLICE_X39Y89.C       Tilo                  0.259   analog_out_sequencer_6/event_start_stim<15>
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o<31>2
    SLICE_X38Y85.C5      net (fanout=26)       0.990   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_92_o
    SLICE_X38Y85.C       Tilo                  0.255   N975
                                                       analog_out_sequencer_1/out
    SLICE_X29Y85.B2      net (fanout=10)       1.795   analog_out_sequencer_1/n0125
    SLICE_X29Y85.B       Tilo                  0.259   analog_out_sequencer_1/counter<0>
                                                       analog_out_sequencer_1/_n0424
    SLICE_X55Y119.C3     net (fanout=8)        5.400   analog_out_sequencer_1/_n0424
    SLICE_X55Y119.CMUX   Tilo                  0.337   analog_out_sequencer_4/stim_counter<1>
                                                       analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT<0>11
    SLICE_X52Y118.B1     net (fanout=16)       0.992   analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT<0>1
    SLICE_X52Y118.CLK    Tas                   0.339   analog_out_sequencer_4/counter<13>
                                                       analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT<11>
                                                       analog_out_sequencer_4/counter_11
    -------------------------------------------------  ---------------------------
    Total                                     23.911ns (3.487ns logic, 20.424ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd94 (FF)
  Destination:          analog_out_sequencer_4/counter_11 (FF)
  Requirement:          11.904ns
  Data Path Delay:      23.798ns (Levels of Logic = 11)
  Clock Path Skew:      -0.062ns (0.688 - 0.750)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd94 to analog_out_sequencer_4/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y49.BQ      Tcko                  0.430   main_state_FSM_FFd92
                                                       main_state_FSM_FFd94
    SLICE_X36Y43.A4      net (fanout=35)       1.285   main_state_FSM_FFd94
    SLICE_X36Y43.A       Tilo                  0.235   main_state_FSM_FFd62
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<10>111111
    SLICE_X35Y64.D5      net (fanout=1)        3.312   main_state[31]_in4x_A1[133]_select_720_OUT<10>111111
    SLICE_X35Y64.DMUX    Tilo                  0.337   main_state[31]_in4x_A1[133]_select_720_OUT<10>11111
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<102>1121
    SLICE_X37Y59.A1      net (fanout=5)        1.335   main_state[31]_in4x_A1[133]_select_720_OUT<102>112
    SLICE_X37Y59.A       Tilo                  0.259   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<66>111
    SLICE_X37Y59.B3      net (fanout=5)        0.789   main_state[31]_in4x_A1[133]_select_720_OUT<66>111
    SLICE_X37Y59.B       Tilo                  0.259   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
                                                       main_state[31]_in4x_A1[133]_select_720_OUT<103>111
    SLICE_X37Y67.D3      net (fanout=18)       1.398   main_state[31]_in4x_A1[133]_select_720_OUT<103>11
    SLICE_X37Y67.D       Tilo                  0.259   main_state[0]
                                                       main_state_main_state[0]1
    SLICE_X37Y89.C5      net (fanout=14)       2.324   main_state[0]
    SLICE_X37Y89.CMUX    Tilo                  0.337   analog_out_sequencer_1/waiting_for_trigger
                                                       analog_out_sequencer_1/main_state[31]_GND_74_o_equal_90_o<31>1
    SLICE_X38Y85.D4      net (fanout=97)       1.152   analog_out_sequencer_1/main_state[31]_GND_74_o_equal_90_o
    SLICE_X38Y85.D       Tilo                  0.254   N975
                                                       analog_out_sequencer_1/out_SW0
    SLICE_X38Y85.C4      net (fanout=1)        0.456   N975
    SLICE_X38Y85.C       Tilo                  0.255   N975
                                                       analog_out_sequencer_1/out
    SLICE_X29Y85.B2      net (fanout=10)       1.795   analog_out_sequencer_1/n0125
    SLICE_X29Y85.B       Tilo                  0.259   analog_out_sequencer_1/counter<0>
                                                       analog_out_sequencer_1/_n0424
    SLICE_X55Y119.C3     net (fanout=8)        5.400   analog_out_sequencer_1/_n0424
    SLICE_X55Y119.CMUX   Tilo                  0.337   analog_out_sequencer_4/stim_counter<1>
                                                       analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT<0>11
    SLICE_X52Y118.B1     net (fanout=16)       0.992   analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT<0>1
    SLICE_X52Y118.CLK    Tas                   0.339   analog_out_sequencer_4/counter<13>
                                                       analog_out_sequencer_4/main_state[31]_counter[15]_select_102_OUT<11>
                                                       analog_out_sequencer_4/counter_11
    -------------------------------------------------  ---------------------------
    Total                                     23.798ns (3.560ns logic, 20.238ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (SLICE_X4Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -4.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (FF)
  Requirement:          6.381ns
  Data Path Delay:      0.762ns (Levels of Logic = 0)
  Clock Path Skew:      11.411ns (15.908 - 4.497)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y84.AQ       Tcko                  0.405   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1
    SLICE_X4Y84.BX       net (fanout=1)        0.450   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1>
    SLICE_X4Y84.CLK      Tckdi       (-Th)     0.093   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.762ns (0.312ns logic, 0.450ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X4Y84.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -4.613ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0 (FF)
  Requirement:          6.381ns
  Data Path Delay:      0.847ns (Levels of Logic = 0)
  Clock Path Skew:      11.411ns (15.908 - 4.497)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y84.AMUX     Tshcko                0.488   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0
    SLICE_X4Y84.AX       net (fanout=1)        0.452   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0>
    SLICE_X4Y84.CLK      Tckdi       (-Th)     0.093   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.847ns (0.395ns logic, 0.452ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7 (SLICE_X5Y83.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -4.587ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7 (FF)
  Requirement:          6.381ns
  Data Path Delay:      0.875ns (Levels of Logic = 0)
  Clock Path Skew:      11.413ns (15.910 - 4.497)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y84.DQ       Tcko                  0.405   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7
    SLICE_X5Y83.DX       net (fanout=1)        0.424   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
    SLICE_X5Y83.CLK      Tckdi       (-Th)    -0.046   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.451ns logic, 0.424ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y10.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X0Y34.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<1>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.419ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  5.511ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      6.750ns (Levels of Logic = 1)
  Clock Path Delay:     -0.606ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.718   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X49Y12.CLK     net (fanout=611)      1.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.606ns (-5.511ns logic, 4.905ns route)

  Maximum Data Path at Slow Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y12.AQ      Tcko                  0.430   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)        3.598   host/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.750ns (3.152ns logic, 3.598ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.165ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.374ns (Levels of Logic = 1)
  Clock Path Delay:     0.066ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.295   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X49Y12.CLK     net (fanout=611)      0.704   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.066ns (-1.699ns logic, 1.765ns route)

  Minimum Data Path at Fast Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y12.AQ      Tcko                  0.198   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)        1.780   host/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (1.594ns logic, 1.780ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors)
 Minimum allowable offset is  13.576ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X6Y79.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.246ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.547ns (Levels of Logic = 2)
  Clock Path Delay:     -0.754ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp504.IMUX.10
    SLICE_X17Y13.A3      net (fanout=15)       3.717   hi_in_7_IBUF
    SLICE_X17Y13.AMUX    Tilo                  0.337   stim_sequencer_B1/main_state[31]_stim_on[15]_select_256_OUT<5>1
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X6Y79.SR       net (fanout=31)       6.757   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X6Y79.CLK      Trck                  0.179   host/core0/core0/a0/d0/dna_read
                                                       host/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     12.547ns (2.073ns logic, 10.474ns route)
                                                       (16.5% logic, 83.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X6Y79.CLK      net (fanout=611)      1.421   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.754ns (-4.752ns logic, 3.998ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_0 (SLICE_X31Y16.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_dataout_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.914ns (Levels of Logic = 5)
  Clock Path Delay:     -0.796ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp504.IMUX.10
    SLICE_X29Y10.D1      net (fanout=15)       5.075   hi_in_7_IBUF
    SLICE_X29Y10.DMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y10.C4      net (fanout=2)        0.331   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y10.C       Tilo                  0.259   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X16Y14.A2      net (fanout=1)        1.547   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X16Y14.A       Tilo                  0.235   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X31Y16.A1      net (fanout=16)       2.200   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X31Y16.CLK     Tas                   0.373   ok1<2>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>2
                                                       host/core0/core0/ti_dataout_0
    -------------------------------------------------  ---------------------------
    Total                                     11.914ns (2.761ns logic, 9.153ns route)
                                                       (23.2% logic, 76.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X31Y16.CLK     net (fanout=611)      1.379   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.796ns (-4.752ns logic, 3.956ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_12 (SLICE_X30Y20.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.424ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_dataout_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.829ns (Levels of Logic = 5)
  Clock Path Delay:     -0.802ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp504.IMUX.10
    SLICE_X29Y10.D1      net (fanout=15)       5.075   hi_in_7_IBUF
    SLICE_X29Y10.DMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y10.C4      net (fanout=2)        0.331   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y10.C       Tilo                  0.259   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X16Y14.A2      net (fanout=1)        1.547   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X16Y14.A       Tilo                  0.235   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X30Y20.C1      net (fanout=16)       2.149   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X30Y20.CLK     Tas                   0.339   ok1<13>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<12>1
                                                       host/core0/core0/ti_dataout_12
    -------------------------------------------------  ---------------------------
    Total                                     11.829ns (2.727ns logic, 9.102ns route)
                                                       (23.1% logic, 76.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X30Y20.CLK     net (fanout=611)      1.373   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.802ns (-4.752ns logic, 3.950ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/des_running (SLICE_X11Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.725ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/des_running (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.575ns (Levels of Logic = 2)
  Clock Path Delay:     0.075ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp504.IMUX.10
    SLICE_X7Y6.D3        net (fanout=15)       1.121   hi_in_7_IBUF
    SLICE_X7Y6.DMUX      Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X11Y6.SR       net (fanout=18)       0.339   host/core0/core0/a0/reset_sync
    SLICE_X11Y6.CLK      Tremck      (-Th)    -0.149   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/des_running
    -------------------------------------------------  ---------------------------
    Total                                      2.575ns (1.115ns logic, 1.460ns route)
                                                       (43.3% logic, 56.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X11Y6.CLK      net (fanout=611)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-1.826ns logic, 1.901ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_12 (SLICE_X11Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.726ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/edna_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.576ns (Levels of Logic = 2)
  Clock Path Delay:     0.075ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp504.IMUX.10
    SLICE_X7Y6.D3        net (fanout=15)       1.121   hi_in_7_IBUF
    SLICE_X7Y6.DMUX      Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X11Y6.SR       net (fanout=18)       0.339   host/core0/core0/a0/reset_sync
    SLICE_X11Y6.CLK      Tremck      (-Th)    -0.150   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/edna_12
    -------------------------------------------------  ---------------------------
    Total                                      2.576ns (1.116ns logic, 1.460ns route)
                                                       (43.3% logic, 56.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X11Y6.CLK      net (fanout=611)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-1.826ns logic, 1.901ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_11 (SLICE_X11Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.755ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/edna_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.605ns (Levels of Logic = 2)
  Clock Path Delay:     0.075ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/a0/edna_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp504.IMUX.10
    SLICE_X7Y6.D3        net (fanout=15)       1.121   hi_in_7_IBUF
    SLICE_X7Y6.DMUX      Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X11Y6.SR       net (fanout=18)       0.339   host/core0/core0/a0/reset_sync
    SLICE_X11Y6.CLK      Tremck      (-Th)    -0.179   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/edna_11
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (1.145ns logic, 1.460ns route)
                                                       (44.0% logic, 56.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/edna_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X11Y6.CLK      net (fanout=611)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-1.826ns logic, 1.901ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 13 failing endpoints
 13 timing errors detected. (13 setup errors, 0 hold errors)
 Minimum allowable offset is  14.823ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X6Y79.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.493ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      13.794ns (Levels of Logic = 2)
  Clock Path Delay:     -0.754ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp504.IMUX.9
    SLICE_X17Y13.A4      net (fanout=14)       4.964   hi_in_6_IBUF
    SLICE_X17Y13.AMUX    Tilo                  0.337   stim_sequencer_B1/main_state[31]_stim_on[15]_select_256_OUT<5>1
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X6Y79.SR       net (fanout=31)       6.757   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X6Y79.CLK      Trck                  0.179   host/core0/core0/a0/d0/dna_read
                                                       host/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     13.794ns (2.073ns logic, 11.721ns route)
                                                       (15.0% logic, 85.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X6Y79.CLK      net (fanout=611)      1.421   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.754ns (-4.752ns logic, 3.998ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/div_2 (SLICE_X4Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.337ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.638ns (Levels of Logic = 2)
  Clock Path Delay:     -0.754ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp504.IMUX.9
    SLICE_X17Y13.A4      net (fanout=14)       4.964   hi_in_6_IBUF
    SLICE_X17Y13.AMUX    Tilo                  0.337   stim_sequencer_B1/main_state[31]_stim_on[15]_select_256_OUT<5>1
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y63.SR       net (fanout=31)       5.454   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y63.CLK      Trck                  0.326   host/core0/core0/a0/d0/div<4>
                                                       host/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     12.638ns (2.220ns logic, 10.418ns route)
                                                       (17.6% logic, 82.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X4Y63.CLK      net (fanout=611)      1.421   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.754ns (-4.752ns logic, 3.998ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_5 (SLICE_X5Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.328ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.629ns (Levels of Logic = 2)
  Clock Path Delay:     -0.754ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/cycle_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp504.IMUX.9
    SLICE_X17Y13.A4      net (fanout=14)       4.964   hi_in_6_IBUF
    SLICE_X17Y13.AMUX    Tilo                  0.337   stim_sequencer_B1/main_state[31]_stim_on[15]_select_256_OUT<5>1
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y64.SR       net (fanout=31)       5.422   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y64.CLK      Trck                  0.349   host/core0/core0/a0/d0/cycle<5>
                                                       host/core0/core0/a0/d0/cycle_5
    -------------------------------------------------  ---------------------------
    Total                                     12.629ns (2.243ns logic, 10.386ns route)
                                                       (17.8% logic, 82.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X5Y64.CLK      net (fanout=611)      1.421   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.754ns (-4.752ns logic, 3.998ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/des_running (SLICE_X11Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.738ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/des_running (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.588ns (Levels of Logic = 2)
  Clock Path Delay:     0.075ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp504.IMUX.9
    SLICE_X7Y6.D5        net (fanout=14)       1.134   hi_in_6_IBUF
    SLICE_X7Y6.DMUX      Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X11Y6.SR       net (fanout=18)       0.339   host/core0/core0/a0/reset_sync
    SLICE_X11Y6.CLK      Tremck      (-Th)    -0.149   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/des_running
    -------------------------------------------------  ---------------------------
    Total                                      2.588ns (1.115ns logic, 1.473ns route)
                                                       (43.1% logic, 56.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X11Y6.CLK      net (fanout=611)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-1.826ns logic, 1.901ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_12 (SLICE_X11Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.739ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/edna_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.589ns (Levels of Logic = 2)
  Clock Path Delay:     0.075ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp504.IMUX.9
    SLICE_X7Y6.D5        net (fanout=14)       1.134   hi_in_6_IBUF
    SLICE_X7Y6.DMUX      Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X11Y6.SR       net (fanout=18)       0.339   host/core0/core0/a0/reset_sync
    SLICE_X11Y6.CLK      Tremck      (-Th)    -0.150   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/edna_12
    -------------------------------------------------  ---------------------------
    Total                                      2.589ns (1.116ns logic, 1.473ns route)
                                                       (43.1% logic, 56.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X11Y6.CLK      net (fanout=611)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-1.826ns logic, 1.901ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_11 (SLICE_X11Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.768ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/edna_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.618ns (Levels of Logic = 2)
  Clock Path Delay:     0.075ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/a0/edna_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp504.IMUX.9
    SLICE_X7Y6.D5        net (fanout=14)       1.134   hi_in_6_IBUF
    SLICE_X7Y6.DMUX      Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X11Y6.SR       net (fanout=18)       0.339   host/core0/core0/a0/reset_sync
    SLICE_X11Y6.CLK      Tremck      (-Th)    -0.179   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/edna_11
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (1.145ns logic, 1.473ns route)
                                                       (43.7% logic, 56.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/edna_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X11Y6.CLK      net (fanout=611)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-1.826ns logic, 1.901ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors)
 Minimum allowable offset is  13.626ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X6Y79.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.296ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.597ns (Levels of Logic = 2)
  Clock Path Delay:     -0.754ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp504.IMUX.8
    SLICE_X17Y13.A2      net (fanout=14)       3.767   hi_in_5_IBUF
    SLICE_X17Y13.AMUX    Tilo                  0.337   stim_sequencer_B1/main_state[31]_stim_on[15]_select_256_OUT<5>1
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X6Y79.SR       net (fanout=31)       6.757   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X6Y79.CLK      Trck                  0.179   host/core0/core0/a0/d0/dna_read
                                                       host/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     12.597ns (2.073ns logic, 10.524ns route)
                                                       (16.5% logic, 83.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X6Y79.CLK      net (fanout=611)      1.421   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.754ns (-4.752ns logic, 3.998ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_0 (SLICE_X31Y16.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.575ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_dataout_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.684ns (Levels of Logic = 5)
  Clock Path Delay:     -0.796ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp504.IMUX.8
    SLICE_X29Y10.D2      net (fanout=14)       4.845   hi_in_5_IBUF
    SLICE_X29Y10.DMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y10.C4      net (fanout=2)        0.331   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y10.C       Tilo                  0.259   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X16Y14.A2      net (fanout=1)        1.547   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X16Y14.A       Tilo                  0.235   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X31Y16.A1      net (fanout=16)       2.200   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X31Y16.CLK     Tas                   0.373   ok1<2>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>2
                                                       host/core0/core0/ti_dataout_0
    -------------------------------------------------  ---------------------------
    Total                                     11.684ns (2.761ns logic, 8.923ns route)
                                                       (23.6% logic, 76.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X31Y16.CLK     net (fanout=611)      1.379   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.796ns (-4.752ns logic, 3.956ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_12 (SLICE_X30Y20.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.654ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_dataout_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.599ns (Levels of Logic = 5)
  Clock Path Delay:     -0.802ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp504.IMUX.8
    SLICE_X29Y10.D2      net (fanout=14)       4.845   hi_in_5_IBUF
    SLICE_X29Y10.DMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y10.C4      net (fanout=2)        0.331   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y10.C       Tilo                  0.259   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X16Y14.A2      net (fanout=1)        1.547   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X16Y14.A       Tilo                  0.235   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X30Y20.C1      net (fanout=16)       2.149   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X30Y20.CLK     Tas                   0.339   ok1<13>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<12>1
                                                       host/core0/core0/ti_dataout_12
    -------------------------------------------------  ---------------------------
    Total                                     11.599ns (2.727ns logic, 8.872ns route)
                                                       (23.5% logic, 76.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X30Y20.CLK     net (fanout=611)      1.373   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.802ns (-4.752ns logic, 3.950ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/des_running (SLICE_X11Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.011ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/des_running (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.861ns (Levels of Logic = 2)
  Clock Path Delay:     0.075ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp504.IMUX.8
    SLICE_X7Y6.D2        net (fanout=14)       1.407   hi_in_5_IBUF
    SLICE_X7Y6.DMUX      Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X11Y6.SR       net (fanout=18)       0.339   host/core0/core0/a0/reset_sync
    SLICE_X11Y6.CLK      Tremck      (-Th)    -0.149   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/des_running
    -------------------------------------------------  ---------------------------
    Total                                      2.861ns (1.115ns logic, 1.746ns route)
                                                       (39.0% logic, 61.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X11Y6.CLK      net (fanout=611)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-1.826ns logic, 1.901ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_12 (SLICE_X11Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.012ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/edna_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.862ns (Levels of Logic = 2)
  Clock Path Delay:     0.075ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp504.IMUX.8
    SLICE_X7Y6.D2        net (fanout=14)       1.407   hi_in_5_IBUF
    SLICE_X7Y6.DMUX      Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X11Y6.SR       net (fanout=18)       0.339   host/core0/core0/a0/reset_sync
    SLICE_X11Y6.CLK      Tremck      (-Th)    -0.150   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/edna_12
    -------------------------------------------------  ---------------------------
    Total                                      2.862ns (1.116ns logic, 1.746ns route)
                                                       (39.0% logic, 61.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X11Y6.CLK      net (fanout=611)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-1.826ns logic, 1.901ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_11 (SLICE_X11Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.041ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/edna_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.891ns (Levels of Logic = 2)
  Clock Path Delay:     0.075ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/a0/edna_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp504.IMUX.8
    SLICE_X7Y6.D2        net (fanout=14)       1.407   hi_in_5_IBUF
    SLICE_X7Y6.DMUX      Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X11Y6.SR       net (fanout=18)       0.339   host/core0/core0/a0/reset_sync
    SLICE_X11Y6.CLK      Tremck      (-Th)    -0.179   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/edna_11
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (1.145ns logic, 1.746ns route)
                                                       (39.6% logic, 60.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/edna_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X11Y6.CLK      net (fanout=611)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-1.826ns logic, 1.901ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors)
 Minimum allowable offset is  13.983ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X6Y79.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.653ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.954ns (Levels of Logic = 2)
  Clock Path Delay:     -0.754ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp504.IMUX.7
    SLICE_X17Y13.A1      net (fanout=14)       4.124   hi_in_4_IBUF
    SLICE_X17Y13.AMUX    Tilo                  0.337   stim_sequencer_B1/main_state[31]_stim_on[15]_select_256_OUT<5>1
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X6Y79.SR       net (fanout=31)       6.757   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X6Y79.CLK      Trck                  0.179   host/core0/core0/a0/d0/dna_read
                                                       host/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     12.954ns (2.073ns logic, 10.881ns route)
                                                       (16.0% logic, 84.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X6Y79.CLK      net (fanout=611)      1.421   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.754ns (-4.752ns logic, 3.998ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_0 (SLICE_X31Y16.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.194ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_dataout_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.453ns (Levels of Logic = 5)
  Clock Path Delay:     -0.796ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp504.IMUX.7
    SLICE_X29Y10.D4      net (fanout=14)       5.614   hi_in_4_IBUF
    SLICE_X29Y10.DMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y10.C4      net (fanout=2)        0.331   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y10.C       Tilo                  0.259   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X16Y14.A2      net (fanout=1)        1.547   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X16Y14.A       Tilo                  0.235   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X31Y16.A1      net (fanout=16)       2.200   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X31Y16.CLK     Tas                   0.373   ok1<2>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>2
                                                       host/core0/core0/ti_dataout_0
    -------------------------------------------------  ---------------------------
    Total                                     12.453ns (2.761ns logic, 9.692ns route)
                                                       (22.2% logic, 77.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X31Y16.CLK     net (fanout=611)      1.379   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.796ns (-4.752ns logic, 3.956ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_12 (SLICE_X30Y20.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.115ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_dataout_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      12.368ns (Levels of Logic = 5)
  Clock Path Delay:     -0.802ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp504.IMUX.7
    SLICE_X29Y10.D4      net (fanout=14)       5.614   hi_in_4_IBUF
    SLICE_X29Y10.DMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y10.C4      net (fanout=2)        0.331   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y10.C       Tilo                  0.259   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X16Y14.A2      net (fanout=1)        1.547   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X16Y14.A       Tilo                  0.235   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X30Y20.C1      net (fanout=16)       2.149   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X30Y20.CLK     Tas                   0.339   ok1<13>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<12>1
                                                       host/core0/core0/ti_dataout_12
    -------------------------------------------------  ---------------------------
    Total                                     12.368ns (2.727ns logic, 9.641ns route)
                                                       (22.0% logic, 78.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X30Y20.CLK     net (fanout=611)      1.373   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.802ns (-4.752ns logic, 3.950ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/des_running (SLICE_X11Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.261ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/des_running (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.111ns (Levels of Logic = 2)
  Clock Path Delay:     0.075ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp504.IMUX.7
    SLICE_X7Y6.D1        net (fanout=14)       1.657   hi_in_4_IBUF
    SLICE_X7Y6.DMUX      Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X11Y6.SR       net (fanout=18)       0.339   host/core0/core0/a0/reset_sync
    SLICE_X11Y6.CLK      Tremck      (-Th)    -0.149   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/des_running
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (1.115ns logic, 1.996ns route)
                                                       (35.8% logic, 64.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X11Y6.CLK      net (fanout=611)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-1.826ns logic, 1.901ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_12 (SLICE_X11Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.262ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/edna_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.112ns (Levels of Logic = 2)
  Clock Path Delay:     0.075ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp504.IMUX.7
    SLICE_X7Y6.D1        net (fanout=14)       1.657   hi_in_4_IBUF
    SLICE_X7Y6.DMUX      Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X11Y6.SR       net (fanout=18)       0.339   host/core0/core0/a0/reset_sync
    SLICE_X11Y6.CLK      Tremck      (-Th)    -0.150   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/edna_12
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (1.116ns logic, 1.996ns route)
                                                       (35.9% logic, 64.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X11Y6.CLK      net (fanout=611)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-1.826ns logic, 1.901ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_11 (SLICE_X11Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.291ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/edna_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.141ns (Levels of Logic = 2)
  Clock Path Delay:     0.075ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/a0/edna_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp504.IMUX.7
    SLICE_X7Y6.D1        net (fanout=14)       1.657   hi_in_4_IBUF
    SLICE_X7Y6.DMUX      Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X11Y6.SR       net (fanout=18)       0.339   host/core0/core0/a0/reset_sync
    SLICE_X11Y6.CLK      Tremck      (-Th)    -0.179   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/edna_11
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (1.145ns logic, 1.996ns route)
                                                       (36.5% logic, 63.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/edna_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X11Y6.CLK      net (fanout=611)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-1.826ns logic, 1.901ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.650ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X31Y8.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.480ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.594ns (Levels of Logic = 2)
  Clock Path Delay:     -0.781ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp504.IMUX.6
    SLICE_X21Y5.A2       net (fanout=1)        2.812   hi_in_3_IBUF
    SLICE_X21Y5.AMUX     Tilo                  0.337   host/core0/core0/a0/c0/dataout<7>
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X31Y8.SR       net (fanout=2)        1.478   host/core0/core0/hi_cmd<2>_0
    SLICE_X31Y8.CLK      Tsrck                 0.410   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.594ns (2.304ns logic, 4.290ns route)
                                                       (34.9% logic, 65.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X31Y8.CLK      net (fanout=611)      1.394   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.781ns (-4.752ns logic, 3.971ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X29Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.837ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.261ns (Levels of Logic = 2)
  Clock Path Delay:     -0.757ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp504.IMUX.6
    SLICE_X21Y5.A2       net (fanout=1)        2.812   hi_in_3_IBUF
    SLICE_X21Y5.A        Tilo                  0.259   host/core0/core0/a0/c0/dataout<7>
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X29Y6.SR       net (fanout=1)        1.220   host/core0/core0/hi_cmd<2>_2
    SLICE_X29Y6.CLK      Tsrck                 0.413   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.261ns (2.229ns logic, 4.032ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y6.CLK      net (fanout=611)      1.418   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.757ns (-4.752ns logic, 3.995ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.840ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.258ns (Levels of Logic = 2)
  Clock Path Delay:     -0.757ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp504.IMUX.6
    SLICE_X21Y5.A2       net (fanout=1)        2.812   hi_in_3_IBUF
    SLICE_X21Y5.A        Tilo                  0.259   host/core0/core0/a0/c0/dataout<7>
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X29Y6.SR       net (fanout=1)        1.220   host/core0/core0/hi_cmd<2>_2
    SLICE_X29Y6.CLK      Tsrck                 0.410   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.258ns (2.226ns logic, 4.032ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y6.CLK      net (fanout=611)      1.418   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.757ns (-4.752ns logic, 3.995ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X27Y8.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.945ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.595ns (Levels of Logic = 2)
  Clock Path Delay:     0.075ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp504.IMUX.6
    SLICE_X21Y5.A2       net (fanout=1)        1.285   hi_in_3_IBUF
    SLICE_X21Y5.AMUX     Tilo                  0.203   host/core0/core0/a0/c0/dataout<7>
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X27Y8.SR       net (fanout=2)        0.471   host/core0/core0/hi_cmd<2>_0
    SLICE_X27Y8.CLK      Tcksr       (-Th)     0.127   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.595ns (0.839ns logic, 1.756ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y8.CLK      net (fanout=611)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-1.826ns logic, 1.901ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.037ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.689ns (Levels of Logic = 2)
  Clock Path Delay:     0.077ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp504.IMUX.6
    SLICE_X21Y5.A2       net (fanout=1)        1.285   hi_in_3_IBUF
    SLICE_X21Y5.A        Tilo                  0.156   host/core0/core0/a0/c0/dataout<7>
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X29Y6.SR       net (fanout=1)        0.616   host/core0/core0/hi_cmd<2>_2
    SLICE_X29Y6.CLK      Tcksr       (-Th)     0.131   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.689ns (0.788ns logic, 1.901ns route)
                                                       (29.3% logic, 70.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y6.CLK      net (fanout=611)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.077ns (-1.826ns logic, 1.903ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X29Y6.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.040ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.692ns (Levels of Logic = 2)
  Clock Path Delay:     0.077ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp504.IMUX.6
    SLICE_X21Y5.A2       net (fanout=1)        1.285   hi_in_3_IBUF
    SLICE_X21Y5.A        Tilo                  0.156   host/core0/core0/a0/c0/dataout<7>
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X29Y6.SR       net (fanout=1)        0.616   host/core0/core0/hi_cmd<2>_2
    SLICE_X29Y6.CLK      Tcksr       (-Th)     0.128   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (0.791ns logic, 1.901ns route)
                                                       (29.4% logic, 70.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y6.CLK      net (fanout=611)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.077ns (-1.826ns logic, 1.903ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.560ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X28Y9.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.570ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.529ns (Levels of Logic = 4)
  Clock Path Delay:     -0.756ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp504.IMUX.5
    SLICE_X31Y8.A5       net (fanout=2)        3.663   hi_in_2_IBUF
    SLICE_X31Y8.AMUX     Tilo                  0.337   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X28Y9.B2       net (fanout=1)        1.145   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X28Y9.B        Tilo                  0.235   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X28Y9.C4       net (fanout=1)        0.371   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X28Y9.CLK      Tas                   0.221   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.529ns (2.350ns logic, 5.179ns route)
                                                       (31.2% logic, 68.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X28Y9.CLK      net (fanout=611)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.756ns (-4.752ns logic, 3.996ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.555ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.543ns (Levels of Logic = 2)
  Clock Path Delay:     -0.757ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp504.IMUX.5
    SLICE_X31Y8.A5       net (fanout=2)        3.663   hi_in_2_IBUF
    SLICE_X31Y8.A        Tilo                  0.259   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X29Y6.AX       net (fanout=1)        0.950   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X29Y6.CLK      Tdick                 0.114   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.543ns (1.930ns logic, 4.613ns route)
                                                       (29.5% logic, 70.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y6.CLK      net (fanout=611)      1.418   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.757ns (-4.752ns logic, 3.995ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X27Y8.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.893ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.203ns (Levels of Logic = 2)
  Clock Path Delay:     -0.759ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp504.IMUX.5
    SLICE_X29Y6.B1       net (fanout=2)        3.341   hi_in_2_IBUF
    SLICE_X29Y6.B        Tilo                  0.259   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X27Y8.DX       net (fanout=1)        0.932   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X27Y8.CLK      Tdick                 0.114   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (1.930ns logic, 4.273ns route)
                                                       (31.1% logic, 68.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y8.CLK      net (fanout=611)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.759ns (-4.752ns logic, 3.993ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X29Y6.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.965ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.617ns (Levels of Logic = 2)
  Clock Path Delay:     0.077ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp504.IMUX.5
    SLICE_X29Y6.B1       net (fanout=2)        1.639   hi_in_2_IBUF
    SLICE_X29Y6.CLK      Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (0.978ns logic, 1.639ns route)
                                                       (37.4% logic, 62.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y6.CLK      net (fanout=611)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.077ns (-1.826ns logic, 1.903ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X31Y8.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.209ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.837ns (Levels of Logic = 2)
  Clock Path Delay:     0.053ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp504.IMUX.5
    SLICE_X31Y8.A5       net (fanout=2)        1.859   hi_in_2_IBUF
    SLICE_X31Y8.CLK      Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.837ns (0.978ns logic, 1.859ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X31Y8.CLK      net (fanout=611)      0.716   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.053ns (-1.826ns logic, 1.879ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X27Y8.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.452ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.102ns (Levels of Logic = 2)
  Clock Path Delay:     0.075ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp504.IMUX.5
    SLICE_X29Y6.B1       net (fanout=2)        1.639   hi_in_2_IBUF
    SLICE_X29Y6.B        Tilo                  0.156   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X27Y8.DX       net (fanout=1)        0.485   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X27Y8.CLK      Tckdi       (-Th)    -0.059   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.102ns (0.978ns logic, 2.124ns route)
                                                       (31.5% logic, 68.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y8.CLK      net (fanout=611)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-1.826ns logic, 1.901ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.227ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X28Y9.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.903ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.196ns (Levels of Logic = 4)
  Clock Path Delay:     -0.756ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp504.IMUX.4
    SLICE_X31Y8.A4       net (fanout=2)        4.330   hi_in_1_IBUF
    SLICE_X31Y8.AMUX     Tilo                  0.337   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X28Y9.B2       net (fanout=1)        1.145   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X28Y9.B        Tilo                  0.235   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X28Y9.C4       net (fanout=1)        0.371   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X28Y9.CLK      Tas                   0.221   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      8.196ns (2.350ns logic, 5.846ns route)
                                                       (28.7% logic, 71.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X28Y9.CLK      net (fanout=611)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.756ns (-4.752ns logic, 3.996ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X27Y8.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.645ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.451ns (Levels of Logic = 2)
  Clock Path Delay:     -0.759ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp504.IMUX.4
    SLICE_X29Y6.B4       net (fanout=2)        4.589   hi_in_1_IBUF
    SLICE_X29Y6.B        Tilo                  0.259   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X27Y8.DX       net (fanout=1)        0.932   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X27Y8.CLK      Tdick                 0.114   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      7.451ns (1.930ns logic, 5.521ns route)
                                                       (25.9% logic, 74.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y8.CLK      net (fanout=611)      1.416   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.759ns (-4.752ns logic, 3.993ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.888ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.210ns (Levels of Logic = 2)
  Clock Path Delay:     -0.757ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp504.IMUX.4
    SLICE_X31Y8.A4       net (fanout=2)        4.330   hi_in_1_IBUF
    SLICE_X31Y8.A        Tilo                  0.259   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X29Y6.AX       net (fanout=1)        0.950   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X29Y6.CLK      Tdick                 0.114   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      7.210ns (1.930ns logic, 5.280ns route)
                                                       (26.8% logic, 73.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y6.CLK      net (fanout=611)      1.418   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.757ns (-4.752ns logic, 3.995ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X31Y8.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.628ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.256ns (Levels of Logic = 2)
  Clock Path Delay:     0.053ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp504.IMUX.4
    SLICE_X31Y8.A4       net (fanout=2)        2.278   hi_in_1_IBUF
    SLICE_X31Y8.CLK      Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (0.978ns logic, 2.278ns route)
                                                       (30.0% logic, 70.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X31Y8.CLK      net (fanout=611)      0.716   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.053ns (-1.826ns logic, 1.879ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X29Y6.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.816ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.468ns (Levels of Logic = 2)
  Clock Path Delay:     0.077ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp504.IMUX.4
    SLICE_X29Y6.B4       net (fanout=2)        2.490   hi_in_1_IBUF
    SLICE_X29Y6.CLK      Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.468ns (0.978ns logic, 2.490ns route)
                                                       (28.2% logic, 71.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y6.CLK      net (fanout=611)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.077ns (-1.826ns logic, 1.903ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X29Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.192ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.844ns (Levels of Logic = 2)
  Clock Path Delay:     0.077ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp504.IMUX.4
    SLICE_X31Y8.A4       net (fanout=2)        2.278   hi_in_1_IBUF
    SLICE_X31Y8.A        Tilo                  0.156   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X29Y6.AX       net (fanout=1)        0.588   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X29Y6.CLK      Tckdi       (-Th)    -0.059   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (0.978ns logic, 2.866ns route)
                                                       (25.4% logic, 74.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X29Y6.CLK      net (fanout=611)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.077ns (-1.826ns logic, 1.903ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.818ns.
--------------------------------------------------------------------------------

Paths for end point host/delays[5].fdrein0 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          host/delays[5].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     -0.212ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       host/delays[5].iobf0/IBUF
                                                       ProtoComp500.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   host/iobf0_hi_datain<5>
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   host/delays[5].iodelay_inst
                                                       host/delays[5].iodelay_inst
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   host/iodly0_datain<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   host/hi_datain<5>
                                                       ProtoComp551.D2OFFBYP_SRC.5
                                                       host/delays[5].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y0.CLK0    net (fanout=611)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.212ns (-4.752ns logic, 4.540ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[15].fdrein0 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          host/delays[15].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     -0.212ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to host/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       host/delays[15].iobf0/IBUF
                                                       ProtoComp500.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   host/iobf0_hi_datain<15>
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   host/delays[15].iodelay_inst
                                                       host/delays[15].iodelay_inst
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   host/iodly0_datain<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   host/hi_datain<15>
                                                       ProtoComp551.D2OFFBYP_SRC.15
                                                       host/delays[15].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X25Y1.CLK0    net (fanout=611)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.212ns (-4.752ns logic, 4.540ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[6].fdrein0 (ILOGIC_X1Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.035ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<6> (PAD)
  Destination:          host/delays[6].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     -0.189ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<6> to host/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB2.I                Tiopi                 1.557   hi_inout<6>
                                                       hi_inout<6>
                                                       host/delays[6].iobf0/IBUF
                                                       ProtoComp500.IMUX.6
    IODELAY_X1Y0.IDATAIN net (fanout=1)        0.153   host/iobf0_hi_datain<6>
    IODELAY_X1Y0.DATAOUT Tioddo_IDATAIN        5.082   host/delays[6].iodelay_inst
                                                       host/delays[6].iodelay_inst
    ILOGIC_X1Y0.DDLY     net (fanout=1)        0.007   host/iodly0_datain<6>
    ILOGIC_X1Y0.CLK0     Tidockd               0.532   host/hi_datain<6>
                                                       ProtoComp551.D2OFFBYP_SRC.6
                                                       host/delays[6].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X1Y0.CLK0     net (fanout=611)      1.986   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.189ns (-4.752ns logic, 4.563ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point host/delays[8].fdrein0 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.554ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          host/delays[8].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     0.346ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to host/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       host/delays[8].iobf0/IBUF
                                                       ProtoComp500.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   host/iobf0_hi_datain<8>
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   host/delays[8].iodelay_inst
                                                       host/delays[8].iodelay_inst
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   host/iodly0_datain<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   host/hi_datain<8>
                                                       ProtoComp551.D2OFFBYP_SRC.8
                                                       host/delays[8].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X8Y3.CLK0     net (fanout=611)      1.009   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (-1.826ns logic, 2.172ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[2].fdrein0 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.574ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          host/delays[2].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     0.326ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to host/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       host/delays[2].iobf0/IBUF
                                                       ProtoComp500.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   host/iobf0_hi_datain<2>
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   host/delays[2].iodelay_inst
                                                       host/delays[2].iodelay_inst
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   host/iodly0_datain<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<2>
                                                       ProtoComp551.D2OFFBYP_SRC.2
                                                       host/delays[2].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X14Y3.CLK0    net (fanout=611)      0.989   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (-1.826ns logic, 2.152ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[3].fdrein0 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.574ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          host/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     0.324ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       host/delays[3].iobf0/IBUF
                                                       ProtoComp500.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   host/iobf0_hi_datain<3>
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   host/delays[3].iodelay_inst
                                                       host/delays[3].iodelay_inst
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   host/iodly0_datain<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<3>
                                                       ProtoComp551.D2OFFBYP_SRC.3
                                                       host/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y2.CLK0    net (fanout=611)      0.987   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (-1.826ns logic, 2.150ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.564ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (Y7.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.066ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[8].fdreout0 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     0.049ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[8].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.718   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=611)      2.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.049ns (-5.511ns logic, 5.560ns route)

  Maximum Data Path at Slow Process Corner: host/delays[8].fdreout0 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.OQ       Tockq                 1.080   host/fdreout0_hi_dataout<8>
                                                       host/delays[8].fdreout0
    Y7.O                 net (fanout=1)        0.438   host/fdreout0_hi_dataout<8>
    Y7.PAD               Tioop                 2.722   hi_inout<8>
                                                       host/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.447ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[8].fdreout1 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     0.049ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[8].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.718   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=611)      2.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.049ns (-5.511ns logic, 5.560ns route)

  Maximum Data Path at Slow Process Corner: host/delays[8].fdreout1 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.TQ       Tockq                 0.699   host/fdreout0_hi_dataout<8>
                                                       host/delays[8].fdreout1
    Y7.T                 net (fanout=1)        0.438   host/fdreout1_hi_drive<8>
    Y7.PAD               Tiotp                 2.722   hi_inout<8>
                                                       host/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (Y13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.086ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout0 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     0.029ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.718   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=611)      2.383   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.029ns (-5.511ns logic, 5.540ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout0 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    Y13.O                net (fanout=1)        0.438   host/fdreout0_hi_dataout<2>
    Y13.PAD              Tioop                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.467ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout1 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     0.029ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.718   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=611)      2.383   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.029ns (-5.511ns logic, 5.540ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout1 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout1
    Y13.T                net (fanout=1)        0.438   host/fdreout1_hi_drive<2>
    Y13.PAD              Tiotp                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (AB18.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.088ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     0.027ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.718   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=611)      2.381   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.027ns (-5.511ns logic, 5.538ns route)

  Maximum Data Path at Slow Process Corner: host/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout0
    AB18.O               net (fanout=1)        0.438   host/fdreout0_hi_dataout<3>
    AB18.PAD             Tioop                 2.722   hi_inout<3>
                                                       host/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.469ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     0.027ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.718   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=611)      2.381   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.027ns (-5.511ns logic, 5.538ns route)

  Maximum Data Path at Slow Process Corner: host/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout1
    AB18.T               net (fanout=1)        0.438   host/fdreout1_hi_drive<3>
    AB18.PAD             Tiotp                 2.722   hi_inout<3>
                                                       host/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.020ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[15].fdreout0 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     0.295ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.295   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=611)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (-1.699ns logic, 1.994ns route)

  Minimum Data Path at Fast Process Corner: host/delays[15].fdreout0 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout0
    AA20.O               net (fanout=1)        0.268   host/fdreout0_hi_dataout<15>
    AA20.PAD             Tioop                 1.396   hi_inout<15>
                                                       host/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.912ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[15].fdreout1 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     0.295ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[15].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.295   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=611)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (-1.699ns logic, 1.994ns route)

  Minimum Data Path at Fast Process Corner: host/delays[15].fdreout1 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout1
    AA20.T               net (fanout=1)        0.268   host/fdreout1_hi_drive<15>
    AA20.PAD             Tiotp                 1.396   hi_inout<15>
                                                       host/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<5> (V15.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.021ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[5].fdreout0 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     0.296ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.295   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=611)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (-1.699ns logic, 1.995ns route)

  Minimum Data Path at Fast Process Corner: host/delays[5].fdreout0 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout0
    V15.O                net (fanout=1)        0.268   host/fdreout0_hi_dataout<5>
    V15.PAD              Tioop                 1.396   hi_inout<5>
                                                       host/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.913ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[5].fdreout1 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     0.296ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[5].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.295   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=611)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (-1.699ns logic, 1.995ns route)

  Minimum Data Path at Fast Process Corner: host/delays[5].fdreout1 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout1
    V15.T                net (fanout=1)        0.268   host/fdreout1_hi_drive<5>
    V15.PAD              Tiotp                 1.396   hi_inout<5>
                                                       host/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.044ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[6].fdreout0 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[6].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.295   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=611)      0.957   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.699ns logic, 2.018ns route)

  Minimum Data Path at Fast Process Corner: host/delays[6].fdreout0 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.OQ       Tockq                 0.336   host/fdreout0_hi_dataout<6>
                                                       host/delays[6].fdreout0
    AB2.O                net (fanout=1)        0.268   host/fdreout0_hi_dataout<6>
    AB2.PAD              Tioop                 1.396   hi_inout<6>
                                                       host/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.936ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[6].fdreout1 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     0.319ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[6].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp504.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        0.295   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=611)      0.957   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (-1.699ns logic, 2.018ns route)

  Minimum Data Path at Fast Process Corner: host/delays[6].fdreout1 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.TQ       Tockq                 0.228   host/fdreout0_hi_dataout<6>
                                                       host/delays[6].fdreout1
    AB2.T                net (fanout=1)        0.268   host/fdreout1_hi_drive<6>
    AB2.PAD              Tiotp                 1.396   hi_inout<6>
                                                       host/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     18.588ns|            0|            0|            3|        44637|
| TS_host_dcm_clk0              |     20.830ns|     18.588ns|          N/A|            0|            0|        44637|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_okSysClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okSysClk                    |     10.000ns|      5.340ns|   6584.500ns|            0|         4285|            0|   1112366945|
| TS_SDRAM_FIFO_inst_memc3_infra|     12.800ns|      9.502ns|          N/A|            0|            0|        13345|            0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in                          |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_180     |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_0       |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      6.400ns|   4214.080ns|          N/A|            9|            0|         4332|            0|
| structure_inst_clk0_bufg_in   |             |             |             |             |             |             |             |
| TS_variable_freq_clk_generator|     11.905ns|     24.860ns|          N/A|         4276|            0|   1112349268|            0|
| _inst_clkout_i                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

6 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    9.227(R)|      SLOW  |   -2.928(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    8.560(R)|      SLOW  |   -2.265(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    7.650(R)|      SLOW  |   -2.245(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |   13.983(R)|      SLOW  |   -2.761(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |   13.626(R)|      SLOW  |   -2.511(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |   14.823(R)|      SLOW  |   -2.238(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |   13.576(R)|      SLOW  |   -2.225(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    7.793(R)|      SLOW  |   -1.608(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    7.793(R)|      SLOW  |   -1.608(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    7.759(R)|      SLOW  |   -1.574(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    7.759(R)|      SLOW  |   -1.574(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    7.761(R)|      SLOW  |   -1.576(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    7.818(R)|      SLOW  |   -1.633(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    7.795(R)|      SLOW  |   -1.610(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    7.795(R)|      SLOW  |   -1.610(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    7.739(R)|      SLOW  |   -1.554(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    7.795(R)|      SLOW  |   -1.610(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    7.795(R)|      SLOW  |   -1.610(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    7.795(R)|      SLOW  |   -1.610(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    7.795(R)|      SLOW  |   -1.610(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    7.759(R)|      SLOW  |   -1.574(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    7.761(R)|      SLOW  |   -1.576(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    7.818(R)|      SLOW  |   -1.633(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         4.516(R)|      SLOW  |         1.937(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         4.516(R)|      SLOW  |         1.937(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         4.544(R)|      SLOW  |         1.965(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         4.542(R)|      SLOW  |         1.963(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         4.542(R)|      SLOW  |         1.963(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         4.492(R)|      SLOW  |         1.913(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         4.515(R)|      SLOW  |         1.936(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         4.515(R)|      SLOW  |         1.936(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         4.564(R)|      SLOW  |         1.985(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         4.515(R)|      SLOW  |         1.936(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         4.515(R)|      SLOW  |         1.936(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         4.515(R)|      SLOW  |         1.936(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         4.515(R)|      SLOW  |         1.936(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         4.541(R)|      SLOW  |         1.962(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         4.541(R)|      SLOW  |         1.962(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         4.491(R)|      SLOW  |         1.912(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         6.419(R)|      SLOW  |         3.165(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1_in        |   24.860|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   18.588|    7.911|    6.432|    1.943|
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 11.351; Ideal Clock Offset To Actual Clock 4.986; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |   13.576(R)|      SLOW  |   -2.225(R)|      FAST  |   -0.246|    9.725|       -4.986|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      13.576|         -  |      -2.225|         -  |   -0.246|    9.725|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 12.585; Ideal Clock Offset To Actual Clock 5.616; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |   14.823(R)|      SLOW  |   -2.238(R)|      FAST  |   -1.493|    9.738|       -5.616|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      14.823|         -  |      -2.238|         -  |   -1.493|    9.738|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 11.115; Ideal Clock Offset To Actual Clock 5.153; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |   13.626(R)|      SLOW  |   -2.511(R)|      FAST  |   -0.296|   10.011|       -5.153|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      13.626|         -  |      -2.511|         -  |   -0.296|   10.011|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 11.222; Ideal Clock Offset To Actual Clock 5.457; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |   13.983(R)|      SLOW  |   -2.761(R)|      FAST  |   -0.653|   10.261|       -5.457|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      13.983|         -  |      -2.761|         -  |   -0.653|   10.261|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.405; Ideal Clock Offset To Actual Clock 1.233; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    7.650(R)|      SLOW  |   -2.245(R)|      FAST  |    6.480|    8.945|       -1.233|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.650|         -  |      -2.245|         -  |    6.480|    8.945|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 6.295; Ideal Clock Offset To Actual Clock 1.697; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    8.560(R)|      SLOW  |   -2.265(R)|      FAST  |    5.570|    8.965|       -1.697|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.560|         -  |      -2.265|         -  |    5.570|    8.965|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 6.299; Ideal Clock Offset To Actual Clock 2.363; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    9.227(R)|      SLOW  |   -2.928(R)|      FAST  |    4.903|    9.628|       -2.363|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.227|         -  |      -2.928|         -  |    4.903|    9.628|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 6.264; Ideal Clock Offset To Actual Clock -0.229; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    7.793(R)|      SLOW  |   -1.608(R)|      FAST  |    2.037|    1.608|        0.214|
hi_inout<1>       |    7.793(R)|      SLOW  |   -1.608(R)|      FAST  |    2.037|    1.608|        0.214|
hi_inout<2>       |    7.759(R)|      SLOW  |   -1.574(R)|      FAST  |    2.071|    1.574|        0.249|
hi_inout<3>       |    7.759(R)|      SLOW  |   -1.574(R)|      FAST  |    2.071|    1.574|        0.249|
hi_inout<4>       |    7.761(R)|      SLOW  |   -1.576(R)|      FAST  |    2.069|    1.576|        0.246|
hi_inout<5>       |    7.818(R)|      SLOW  |   -1.633(R)|      FAST  |    2.012|    1.633|        0.190|
hi_inout<6>       |    7.795(R)|      SLOW  |   -1.610(R)|      FAST  |    2.035|    1.610|        0.213|
hi_inout<7>       |    7.795(R)|      SLOW  |   -1.610(R)|      FAST  |    2.035|    1.610|        0.213|
hi_inout<8>       |    7.739(R)|      SLOW  |   -1.554(R)|      FAST  |    2.091|    1.554|        0.269|
hi_inout<9>       |    7.795(R)|      SLOW  |   -1.610(R)|      FAST  |    2.035|    1.610|        0.213|
hi_inout<10>      |    7.795(R)|      SLOW  |   -1.610(R)|      FAST  |    2.035|    1.610|        0.213|
hi_inout<11>      |    7.795(R)|      SLOW  |   -1.610(R)|      FAST  |    2.035|    1.610|        0.213|
hi_inout<12>      |    7.795(R)|      SLOW  |   -1.610(R)|      FAST  |    2.035|    1.610|        0.213|
hi_inout<13>      |    7.759(R)|      SLOW  |   -1.574(R)|      FAST  |    2.071|    1.574|        0.249|
hi_inout<14>      |    7.761(R)|      SLOW  |   -1.576(R)|      FAST  |    2.069|    1.576|        0.246|
hi_inout<15>      |    7.818(R)|      SLOW  |   -1.633(R)|      FAST  |    2.012|    1.633|        0.190|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.818|         -  |      -1.554|         -  |    2.012|    1.554|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        6.419|      SLOW  |        3.165|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.073 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        4.516|      SLOW  |        1.937|      FAST  |         0.025|
hi_inout<1>                                    |        4.516|      SLOW  |        1.937|      FAST  |         0.025|
hi_inout<2>                                    |        4.544|      SLOW  |        1.965|      FAST  |         0.053|
hi_inout<3>                                    |        4.542|      SLOW  |        1.963|      FAST  |         0.051|
hi_inout<4>                                    |        4.542|      SLOW  |        1.963|      FAST  |         0.051|
hi_inout<5>                                    |        4.492|      SLOW  |        1.913|      FAST  |         0.001|
hi_inout<6>                                    |        4.515|      SLOW  |        1.936|      FAST  |         0.024|
hi_inout<7>                                    |        4.515|      SLOW  |        1.936|      FAST  |         0.024|
hi_inout<8>                                    |        4.564|      SLOW  |        1.985|      FAST  |         0.073|
hi_inout<9>                                    |        4.515|      SLOW  |        1.936|      FAST  |         0.024|
hi_inout<10>                                   |        4.515|      SLOW  |        1.936|      FAST  |         0.024|
hi_inout<11>                                   |        4.515|      SLOW  |        1.936|      FAST  |         0.024|
hi_inout<12>                                   |        4.515|      SLOW  |        1.936|      FAST  |         0.024|
hi_inout<13>                                   |        4.541|      SLOW  |        1.962|      FAST  |         0.050|
hi_inout<14>                                   |        4.541|      SLOW  |        1.962|      FAST  |         0.050|
hi_inout<15>                                   |        4.491|      SLOW  |        1.912|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 4304  Score: 13241806  (Setup/Max: 13202400, Hold: 39406)

Constraints cover 1112412644 paths, 0 nets, and 75508 connections

Design statistics:
   Minimum period: 4214.080ns{1}   (Maximum frequency:   0.237MHz)
   Minimum input required time before clock:  14.823ns
   Minimum output required time after clock:   6.419ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 02 16:35:45 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 614 MB



