
=== PERFECT FLAGS ===============================================================

PERFECT_BRANCH_PRED = 0
PERFECT_DCACHE      = 0
PERFECT_ICACHE      = 0
PERFECT_TRACE_CACHE = 1
ORACLE_DISAMBIG     = 0

=== STRUCTURES AND POLICIES =====================================================

FETCH QUEUE = 64
RENAMER:
   ACTIVE LIST = 256
   PHYSICAL REGISTER FILE = 320 (auto-sized w.r.t. Active List)
   BRANCH CHECKPOINTS = 32
SCHEDULER:
   ISSUE QUEUE = 64
   PARTITIONS = 4
   PRESTEER = 0
   IDEAL AGE-BASED = 0
LOAD/STORE UNIT:
   LOAD QUEUE = 128
   STORE QUEUE = 128
   MEMORY DEPENDENCE PREDICTOR: MDP-ctr (max ctr: 31)
   SPLIT STORES = 0

=== PIPELINE STAGE WIDTHS =======================================================

FETCH WIDTH = 8
DISPATCH WIDTH = 8
ISSUE WIDTH = 16
RETIRE WIDTH = 8

=== EXECUTION LANES =============================================================

        |latency |   BR   |   LS   |  ALU_S |  ALU_C | LS_FP  | ALU_FP |  MTF   |
        +--------+--------+--------+--------+--------+--------+--------+--------+
lane 0  |    3   |        |   x    |        |        |   x    |        |        |
lane 1  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 2  |    3   |        |        |        |   x    |        |   x    |        |
lane 3  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 4  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 5  |    3   |        |   x    |        |        |   x    |        |        |
lane 6  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 7  |    3   |        |        |        |   x    |        |   x    |        |
lane 8  |    3   |        |   x    |        |        |   x    |        |        |
lane 9  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 10  |    3   |        |        |        |   x    |        |   x    |        |
lane 11  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 12  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 13  |    3   |        |   x    |        |        |   x    |        |        |
lane 14  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 15  |    3   |        |        |        |   x    |        |   x    |        |

=== MEMORY HIERARCHY ============================================================

L1 I$:
   64 KB, 8-way set-associative, 64 B block size
   hit latency = 1 cycles (superseded by fetch unit's pipeline depth)
   MHSRs = 32
L1 D$:
   64 KB, 4-way set-associative, 64 B block size
   hit latency = 1 cycles (superseded by load/store lane's pipeline depth)
   MHSRs = 128
L2$:
   1 MB, 8-way set-associative, 64 B block size
   hit latency = 10 cycles 
   MHSRs = 128
L3$:
   8 MB, 16-way set-associative, 128 B block size
   hit latency = 30 cycles 
   MHSRs = 128
   miss latency = 100 cycles

=== BRANCH PREDICTOR ============================================================

BQ_SIZE = 352 (auto-sized)
BTB_ENTRIES = 8192
BTB_ASSOC = 4
RAS_SIZE = 64
COND_BRANCH_PRED_PER_CYCLE = 3
CBP_ALGORITHM = gshare
CBP_PC_LENGTH = 20
CBP_BHR_LENGTH = 16
IBP_PC_LENGTH = 20
IBP_BHR_LENGTH = 16
ENABLE_TRACE_CACHE = 1

=== VALUE PREDICTOR ============================================================

VALUE PREDICTOR = stride (Project 4 spec. implementation)

COST ACCOUNTING
  One SVP entry:
    tag	:  10 bits // num_tag_bits
    conf	:  4 bits // formula: (uint64_t)ceil(log2((double)(confmax+1)))
    retired_value	:  64 bits //RISCV64 integer size.
    stride	:  64 bits //RISCV64 integer size. Competition opportunity: truncate stride to far fewer bits based on stride distribution of stride-predictable instructions.
    instance ctr	:  9 bits //formula: (uint64_t)ceil(log2((double)VPQsize))
    -------------------------
    bits/SVP entry: 151  One VPQ entry:
    PC_tag	: 10 bits  // num_tag_bits
    PC_index	: 10 bits  // num_tag_bits
    value	: 64 bits  // num_tag_bits
    -------------------------
    bits/VPQ entry: 84
  Total storage cost (bits) = 154624 (1024 SVP entries x 151 bits/SVP entry) + 25200 (300 VPQ entries x 84 bits/VPQ entry) = 179824 bits
  Total storage cost (bytes) = 22478 B

=== INTERNAL SIMULATOR STRUCTURES ===============================================

PAYLOAD_BUFFER_SIZE = 1024

=== END CONFIGURATION ===========================================================

[stats]
commit_count : 20000
cycle_count : 9456
exception_count : 0
ld_vio_count : 18
split_count : 0
[rates]
ipc_rate : 2.12
BRANCH PREDICTION MEASUREMENTS---------------------
Type                      n          m     mr  mpki
All                    2726        113  4.15%  5.65
Branch                 1969        113  5.74%  5.65
Jump Direct             226          0  0.00%  0.00
Call Direct             266          0  0.00%  0.00
Jump Indirect             0          0  -nan%  0.00
Call Indirect             0          0  -nan%  0.00
Return                  265          0  0.00%  0.00
(Number of Jump Indirects whose target was the next sequential PC = 0)
BTB MEASUREMENTS-----------------------------------
BTB misses (fetch cycles squashed due to a BTB miss) = 0 (0.00% of all cycles)
LSU MEASUREMENTS-----------------------------------
LOADS (retired)
  loads            = 5889
  disambig. stall  = 668 (11.34%)
     disambig. stall: addr. unknown = 668 (11.34%)
        true dep. stall             = 144 (2.45%)
        false dep. stall            = 524 (8.90%)
     disambig. stall: value or size = 0 (0.00%)
  load violations  = 18 (0.31%)
  forward          = 1637 (27.80%)
  miss stall       = 118 (2.00%)
STORES (retired)
  stores           = 2701
  miss stall       = 0 (0.00%)
MDP quick stats
  false stalls     = 524
  load violations  = 18
VPU MEASUREMENTS-----------------------------------
vpmeas_ineligible		:	5427
	vpmeas_ineligible_type:	5427
	vpmeas_ineligible_drop:	0

vpmeas_eligible		:	14573
	vpmeas_miss:	200
	vpmeas_conf_corr:	7537
	vpmeas_conf_incorr:	41
	vpmeas_unconf_corr:	50
	vpmeas_unconf_incorr:	6745
