Using setup-synopsys from S17
Assuming your OS is amd64
You are now set up to run the synopsys tools.

Working directory is /research/ece/lnis/USERS/boston/vlsi_projects/aes/synthesis

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP3 for linux64 - Apr 18, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
### This is the script for optimizing the verilog
#----------------------------------------------------------------------#
#                        DESIGN DEFINITION                             #
#----------------------------------------------------------------------#
set design_name  aes
aes
set design_dir   "."
.
### EDIT $design_name.cstr.tcl for timing and other constraints!
############## technology files #########################
### can include multiple .db files in string.
### Utah
#set lib_name  "UofU_Digital_v1_2"
#set lib_db    "UofU_Digital_v1_2.db"
#set lib_dir   "/uusoc/facility/cad_common/local/Cadence/lib/UofU_Digital_v1_2/"
### set lib_pdb   physical db defs
## UWashington 130nm:
#set lib_name  "static184cg_1.5V_25C"
#set lib_db    "static184cg_1.5V_25C.db"
#set lib_dir   "/uusoc/facility/cad_common/local/Cadence/lib/cg_lib13_v096/"
##set lib_pdb   physical db defs
## Artisan 130nm:
#set lib_name  "typical"
#set lib_db    "typical.db"
#set lib_dir   "/uusoc/facility/cad_common/IBM/Artisan/8RF-1.2v/aci/sc-x/synopsys/"
#set lib_pdb   "ibm13svt_8lm_2thick_3rf.pdb"
## Artisan 65nm:
set lib_name  "scadv12_cmos10sf_rvt_tt_1p0v_25c"
scadv12_cmos10sf_rvt_tt_1p0v_25c
set lib_db    "scadv12_cmos10sf_rvt_tt_1p0v_25c.db"
scadv12_cmos10sf_rvt_tt_1p0v_25c.db
set lib_dir   "/uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys"
/uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys
##set lib_pdb
############# custom library files #############################
#set custom_cells ../lib/custom-cells.v
#set custom_seq   ../lib/custom-sequentials.v
################################################
#            DC configuration variables
# Milkyway related variables
set mw_design_library $design_name.mw
aes.mw
#set mw_power_net   VDD
#set mw_ground_net  VSS
set mw_logic1_net  VDD
VDD
set mw_logic0_net  VSS
VSS
set mw_power_port  VDD
VDD
set mw_ground_port VSS
VSS
##set mw_tech_file /.../milkyway/tcbn90ghphvt_130a/techfiles/tsmcn90_7lm_6x6.tf
##set mw_reference_library [list /../milkyway/tcbn90ghphvt_130a /../milkyway/tcbn90ghplvt_130a]
# db and cache configuration
set cache_read  {}
set cache_write {}
set allow_newer_db_files       true
true
set write_compressed_db_files  true
true
set sh_source_uses_search_path true
true
#################################################
# Define checkpoint function
proc checkpoint {name} {
  echo "CPU-$name: [cputime -self -child]"
  echo "MEM-$name: [mem]"
  echo "CLK-$name: [clock seconds]"
}
#----------------------------------------------------------------------#
#                             DESIGN SETUP                             #
#----------------------------------------------------------------------#
set search_path [concat  . $design_dir $lib_dir $search_path]
. . /uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys . /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/minpower/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/syn_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/sim_ver
set search_path "$search_path ${synopsys_root}/libraries/syn"
. . /uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys . /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/minpower/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/syn_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/sim_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn
set search_path "$search_path ${synopsys_root}/dw/sim_ver"
. . /uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys . /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/minpower/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/syn_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/sim_ver /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn /uusoc/facility/cad_common/Synopsys/SYN-S17/dw/sim_ver
################################################################
# DC library definitions
set local_link_library [list ]
set target_library $lib_db
scadv12_cmos10sf_rvt_tt_1p0v_25c.db
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set link_library [concat * $lib_db $synthetic_library]
* scadv12_cmos10sf_rvt_tt_1p0v_25c.db dw_foundation.sldb
if [info exists lib_pdb] {
    set physical_library $lib_pdb
} else {
    set physical_library [list ]
}
set symbol_library [list ]
################################################################
if [info exists dc_shell_mode] {
    set suppress_errors "$suppress_errors TRANS-1 TIM-111 TIM-164 OPT-109 UID-101 TIM-134 DDB-74"
}
 TRANS-1 TIM-111 TIM-164 OPT-109 UID-101 TIM-134 DDB-74
checkpoint setup
CPU-setup: 1
MEM-setup: 49896
CLK-setup: 1651949215
#----------------------------------------------------------------------#
#                        READ DB FROM RTLOPT                           #
#----------------------------------------------------------------------#
read_file -format ddc $design_name.rtlopt.ddc
Loading db file '/uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys/scadv12_cmos10sf_rvt_tt_1p0v_25c.db'
Loading db file '/uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn/dw_foundation.sldb'
Loading db file '/uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn/gtech.db'
Loading db file '/uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn/standard.sldb'
  Loading link library 'scadv12_cmos10sf_rvt_tt_1p0v_25c'
  Loading link library 'gtech'
Reading ddc file '/research/ece/lnis/USERS/boston/vlsi_projects/aes/synthesis/aes.rtlopt.ddc'.
Loaded 7 designs.
Current design is 'aes'.
aes aes_core aes_encipher_block aes_decipher_block aes_key_mem aes_sbox aes_inv_sbox
checkpoint read
CPU-read: 2
MEM-read: 218272
CLK-read: 1651949217
current_design $design_name
Current design is 'aes'.
{aes}
link

  Linking design 'aes'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (7 designs)               /research/ece/lnis/USERS/boston/vlsi_projects/aes/synthesis/aes.rtlopt.ddc, etc
  scadv12_cmos10sf_rvt_tt_1p0v_25c (library) /uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys/scadv12_cmos10sf_rvt_tt_1p0v_25c.db
  dw_foundation.sldb (library) /uusoc/facility/cad_common/Synopsys/SYN-S17/libraries/syn/dw_foundation.sldb

1
checkpoint link
CPU-link: 2
MEM-link: 218272
CLK-link: 1651949217
#----------------------------------------------------------------------#
#                           READ CONSTRAINTS                           #
#----------------------------------------------------------------------#
current_design $design_name
Current design is 'aes'.
{aes}
#set formality_link_debug true
set svf_file_records_change_names_changes true
true
set enable_dw_datapath_in_svf true
true
#set enable_ununiquify_in_svf true
set hlo_write_svf_info true
true
set synlib_fmlink_output_verilog true
true
set enable_constant_propagation_in_svf true
true
set_svf $design_name.dcopt.svf
1
set_vsdc $design_name.dcopt.vsdc
1
current_design  $design_name
Current design is 'aes'.
{aes}
source $design_name.cstr.tcl
Current design is 'aes'.
Using operating conditions 'tt_1p0v_25c' found in library 'scadv12_cmos10sf_rvt_tt_1p0v_25c'.
Warning: overriding result from previous dont_touch_network command on object clk. (UID-1329)
###source $design_name.tcl
checkpoint cstr
CPU-cstr: 2
MEM-cstr: 218272
CLK-cstr: 1651949217
#----------------------------------------------------------------------#
#                                COMPILE                               #
#----------------------------------------------------------------------#
#current_design $design_name
#set ungroup_record_report_info true
list_designs -show_file

/research/ece/lnis/USERS/boston/vlsi_projects/aes/synthesis/aes.rtlopt.ddc
aes (*)                 aes_encipher_block      aes_sbox
aes_core                aes_inv_sbox
aes_decipher_block      aes_key_mem
1
current_design $design_name
Current design is 'aes'.
{aes}
echo "Start: [cputime -self -child]"
Start: 2
## Do retiming?:x
set_optimize_registers true
1
check_design
 
****************************************
check_design summary:
Version:     M-2016.12-SP3
Date:        Sat May  7 12:46:57 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              10
    Cells do not drive (LINT-1)                                    10
--------------------------------------------------------------------------------

Warning: In design 'aes', cell 'C2341' does not drive any nets. (LINT-1)
Warning: In design 'aes', cell 'C2354' does not drive any nets. (LINT-1)
Warning: In design 'aes_encipher_block', cell 'C2748' does not drive any nets. (LINT-1)
Warning: In design 'aes_encipher_block', cell 'C2756' does not drive any nets. (LINT-1)
Warning: In design 'aes_encipher_block', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'aes_decipher_block', cell 'C5614' does not drive any nets. (LINT-1)
Warning: In design 'aes_decipher_block', cell 'C5623' does not drive any nets. (LINT-1)
Warning: In design 'aes_decipher_block', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'aes_key_mem', cell 'C12290' does not drive any nets. (LINT-1)
Warning: In design 'aes_key_mem', cell 'C12307' does not drive any nets. (LINT-1)
1
## clock gate design
insert_clock_gating
Warning: Clock gating insertion with insert_clock_gating is deprecated and will be removed in a future release; instead use the compile -gate_clock command. (PWR-729)
Information: Performing clock-gating on design aes


Clock Gate Insertion Report
===============================================================================
| Gated |                   | Include |      | Enable | Setup | Width | Clock |
| Group |  Flip-Flop Name   | Exclude | Bits | Cond.  | Cond. | Cond. | Gated |
===============================================================================
|       |                   |         |      |        |       |       |       |
|       |  GATED REGISTERS  |         |      |        |       |       |       |
| cg0   |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | key_reg_reg[0][31] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][30] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][29] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][28] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][27] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][26] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][25] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][24] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][23] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][22] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][21] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][20] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][19] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][18] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][17] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][16] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][15] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][14] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][13] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][12] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][11] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][10] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[0][9] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[0][8] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[0][7] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[0][6] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[0][5] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[0][4] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[0][3] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[0][2] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[0][1] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[0][0] |    -    |  1   |        |       |       |       |
| cg1   |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | key_reg_reg[1][31] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][30] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][29] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][28] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][27] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][26] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][25] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][24] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][23] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][22] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][21] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][20] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][19] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][18] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][17] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][16] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][15] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][14] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][13] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][12] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][11] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][10] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[1][9] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[1][8] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[1][7] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[1][6] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[1][5] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[1][4] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[1][3] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[1][2] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[1][1] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[1][0] |    -    |  1   |        |       |       |       |
| cg2   |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | key_reg_reg[2][31] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][30] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][29] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][28] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][27] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][26] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][25] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][24] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][23] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][22] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][21] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][20] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][19] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][18] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][17] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][16] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][15] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][14] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][13] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][12] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][11] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][10] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[2][9] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[2][8] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[2][7] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[2][6] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[2][5] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[2][4] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[2][3] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[2][2] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[2][1] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[2][0] |    -    |  1   |        |       |       |       |
| cg3   |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | key_reg_reg[3][31] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][30] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][29] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][28] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][27] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][26] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][25] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][24] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][23] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][22] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][21] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][20] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][19] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][18] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][17] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][16] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][15] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][14] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][13] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][12] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][11] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][10] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[3][9] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[3][8] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[3][7] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[3][6] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[3][5] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[3][4] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[3][3] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[3][2] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[3][1] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[3][0] |    -    |  1   |        |       |       |       |
| cg4   |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | key_reg_reg[4][31] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][30] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][29] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][28] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][27] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][26] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][25] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][24] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][23] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][22] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][21] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][20] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][19] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][18] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][17] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][16] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][15] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][14] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][13] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][12] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][11] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][10] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[4][9] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[4][8] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[4][7] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[4][6] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[4][5] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[4][4] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[4][3] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[4][2] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[4][1] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[4][0] |    -    |  1   |        |       |       |       |
| cg5   |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | key_reg_reg[5][31] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][30] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][29] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][28] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][27] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][26] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][25] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][24] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][23] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][22] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][21] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][20] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][19] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][18] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][17] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][16] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][15] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][14] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][13] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][12] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][11] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][10] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[5][9] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[5][8] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[5][7] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[5][6] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[5][5] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[5][4] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[5][3] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[5][2] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[5][1] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[5][0] |    -    |  1   |        |       |       |       |
| cg6   |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | key_reg_reg[6][31] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][30] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][29] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][28] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][27] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][26] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][25] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][24] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][23] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][22] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][21] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][20] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][19] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][18] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][17] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][16] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][15] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][14] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][13] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][12] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][11] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][10] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[6][9] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[6][8] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[6][7] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[6][6] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[6][5] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[6][4] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[6][3] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[6][2] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[6][1] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[6][0] |    -    |  1   |        |       |       |       |
| cg7   |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | key_reg_reg[7][31] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][30] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][29] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][28] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][27] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][26] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][25] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][24] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][23] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][22] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][21] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][20] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][19] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][18] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][17] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][16] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][15] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][14] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][13] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][12] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][11] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][10] |   -    |  1   |        |       |       |       |
|       | key_reg_reg[7][9] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[7][8] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[7][7] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[7][6] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[7][5] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[7][4] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[7][3] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[7][2] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[7][1] |    -    |  1   |        |       |       |       |
|       | key_reg_reg[7][0] |    -    |  1   |        |       |       |       |
| cg8   |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | block_reg_reg[0][31] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][30] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][29] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][28] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][27] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][26] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][25] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][24] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][23] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][22] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][21] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][20] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][19] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][18] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][17] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][16] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][15] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][14] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][13] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][12] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][11] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][10] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[0][9] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[0][8] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[0][7] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[0][6] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[0][5] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[0][4] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[0][3] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[0][2] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[0][1] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[0][0] |   -   |  1   |        |       |       |       |
| cg9   |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | block_reg_reg[1][31] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][30] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][29] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][28] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][27] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][26] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][25] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][24] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][23] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][22] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][21] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][20] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][19] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][18] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][17] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][16] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][15] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][14] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][13] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][12] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][11] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][10] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[1][9] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[1][8] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[1][7] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[1][6] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[1][5] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[1][4] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[1][3] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[1][2] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[1][1] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[1][0] |   -   |  1   |        |       |       |       |
| cg10  |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | block_reg_reg[2][31] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][30] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][29] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][28] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][27] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][26] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][25] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][24] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][23] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][22] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][21] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][20] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][19] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][18] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][17] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][16] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][15] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][14] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][13] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][12] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][11] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][10] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[2][9] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[2][8] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[2][7] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[2][6] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[2][5] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[2][4] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[2][3] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[2][2] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[2][1] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[2][0] |   -   |  1   |        |       |       |       |
| cg11  |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | block_reg_reg[3][31] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][30] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][29] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][28] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][27] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][26] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][25] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][24] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][23] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][22] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][21] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][20] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][19] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][18] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][17] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][16] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][15] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][14] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][13] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][12] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][11] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][10] |  -   |  1   |        |       |       |       |
|       | block_reg_reg[3][9] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[3][8] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[3][7] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[3][6] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[3][5] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[3][4] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[3][3] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[3][2] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[3][1] |   -   |  1   |        |       |       |       |
|       | block_reg_reg[3][0] |   -   |  1   |        |       |       |       |
|       |                   |         |      |        |       |       |       |
|       | UNGATED REGISTERS |         |      |        |       |       |       |
|       |   next_reg_reg    |    -    |  1   |   no   |  ??   |  ??   |  no   |
|       |   init_reg_reg    |    -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[127] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[126] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[125] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[124] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[123] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[122] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[121] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[120] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[119] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[118] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[117] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[116] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[115] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[114] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[113] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[112] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[111] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[110] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[109] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[108] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[107] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[106] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[105] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[104] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[103] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[102] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[101] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[100] |   -   |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[99] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[98] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[97] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[96] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[95] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[94] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[93] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[92] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[91] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[90] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[89] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[88] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[87] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[86] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[85] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[84] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[83] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[82] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[81] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[80] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[79] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[78] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[77] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[76] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[75] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[74] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[73] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[72] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[71] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[70] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[69] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[68] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[67] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[66] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[65] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[64] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[63] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[62] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[61] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[60] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[59] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[58] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[57] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[56] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[55] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[54] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[53] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[52] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[51] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[50] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[49] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[48] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[47] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[46] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[45] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[44] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[43] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[42] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[41] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[40] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[39] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[38] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[37] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[36] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[35] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[34] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[33] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[32] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[31] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[30] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[29] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[28] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[27] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[26] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[25] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[24] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[23] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[22] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[21] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[20] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[19] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[18] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[17] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[16] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[15] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[14] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[13] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[12] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[11] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[10] |   -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[9] |    -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[8] |    -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[7] |    -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[6] |    -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[5] |    -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[4] |    -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[3] |    -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[2] |    -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[1] |    -    |  1   |   no   |  ??   |  ??   |  no   |
|       | result_reg_reg[0] |    -    |  1   |   no   |  ??   |  ??   |  no   |
|       |  keylen_reg_reg   |    -    |  1   |  yes   |  yes  |  no   |  no   |
|       |  encdec_reg_reg   |    -    |  1   |  yes   |  yes  |  no   |  no   |
|       |   valid_reg_reg   |    -    |  1   |   no   |  ??   |  ??   |  no   |
|       |   ready_reg_reg   |    -    |  1   |   no   |  ??   |  ??   |  no   |
===============================================================================

Summary:
Flip-Flops                        Banks                   Bit-Width
                              number  percentage      number  percentage
Clock gated (total):            12           63        384           74
Clock not gated because
   Bank was excluded:            0            0          0            0
   Bank width too small:         2           10          2            0
   Enable condition not met:     5           26        132           25
   Setup condition violated:     0            0          0            0
Total:                          19          100        518          100


Information: Performing clock-gating on design aes_core


Clock Gate Insertion Report
===============================================================================
| Gated |                   | Include |      | Enable | Setup | Width | Clock |
| Group |  Flip-Flop Name   | Exclude | Bits | Cond.  | Cond. | Cond. | Gated |
===============================================================================
|       |                   |         |      |        |       |       |       |
|       |  GATED REGISTERS  |         |      |        |       |       |       |
| cg0   |                   |         |  4   |  yes   |  yes  |  yes  |  yes  |
|       | aes_core_ctrl_reg_reg[1] | - |  1  |        |       |       |       |
|       | aes_core_ctrl_reg_reg[0] | - |  1  |        |       |       |       |
|       |   ready_reg_reg   |    -    |  1   |        |       |       |       |
|       | result_valid_reg_reg |  -   |  1   |        |       |       |  (1)  |
|       |                   |         |      |        |       |       |       |
|       | UNGATED REGISTERS |         |      |        |       |       |       |
===============================================================================
(1): enhanced clock gated register

Summary:
Flip-Flops                        Banks                   Bit-Width
                              number  percentage      number  percentage
Clock gated (total):             3          100          4          100
Clock not gated because
   Bank was excluded:            0            0          0            0
   Bank width too small:         0            0          0            0
   Enable condition not met:     0            0          0            0
   Setup condition violated:     0            0          0            0
Total:                           3          100          4          100


Information: Performing clock-gating on design aes_sbox
Information: Performing clock-gating on design aes_key_mem


Clock Gate Insertion Report
===============================================================================
| Gated |                   | Include |      | Enable | Setup | Width | Clock |
| Group |  Flip-Flop Name   | Exclude | Bits | Cond.  | Cond. | Cond. | Gated |
===============================================================================
|       |                   |         |      |        |       |       |       |
|       |  GATED REGISTERS  |         |      |        |       |       |       |
| cg0   |                   |         |  4   |  yes   |  yes  |  yes  |  yes  |
|       | round_ctr_reg_reg[3] |  -   |  1   |        |       |       |       |
|       | round_ctr_reg_reg[2] |  -   |  1   |        |       |       |       |
|       | round_ctr_reg_reg[1] |  -   |  1   |        |       |       |       |
|       | round_ctr_reg_reg[0] |  -   |  1   |        |       |       |       |
| cg1   |                   |         | 128  |  yes   |  yes  |  yes  |  yes  |
|       | prev_key0_reg_reg[127] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[126] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[125] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[124] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[123] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[122] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[121] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[120] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[119] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[118] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[117] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[116] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[115] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[114] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[113] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[112] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[111] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[110] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[109] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[108] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[107] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[106] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[105] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[104] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[103] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[102] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[101] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[100] | -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[99] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[98] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[97] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[96] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[95] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[94] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[93] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[92] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[91] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[90] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[89] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[88] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[87] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[86] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[85] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[84] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[83] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[82] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[81] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[80] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[79] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[78] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[77] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[76] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[75] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[74] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[73] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[72] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[71] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[70] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[69] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[68] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[67] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[66] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[65] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[64] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[63] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[62] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[61] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[60] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[59] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[58] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[57] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[56] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[55] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[54] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[53] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[52] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[51] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[50] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[49] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[48] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[47] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[46] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[45] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[44] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[43] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[42] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[41] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[40] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[39] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[38] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[37] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[36] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[35] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[34] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[33] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[32] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[31] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[30] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[29] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[28] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[27] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[26] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[25] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[24] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[23] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[22] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[21] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[20] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[19] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[18] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[17] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[16] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[15] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[14] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[13] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[12] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[11] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[10] |  -  |  1   |        |       |       |       |
|       | prev_key0_reg_reg[9] |  -   |  1   |        |       |       |       |
|       | prev_key0_reg_reg[8] |  -   |  1   |        |       |       |       |
|       | prev_key0_reg_reg[7] |  -   |  1   |        |       |       |       |
|       | prev_key0_reg_reg[6] |  -   |  1   |        |       |       |       |
|       | prev_key0_reg_reg[5] |  -   |  1   |        |       |       |       |
|       | prev_key0_reg_reg[4] |  -   |  1   |        |       |       |       |
|       | prev_key0_reg_reg[3] |  -   |  1   |        |       |       |       |
|       | prev_key0_reg_reg[2] |  -   |  1   |        |       |       |       |
|       | prev_key0_reg_reg[1] |  -   |  1   |        |       |       |       |
|       | prev_key0_reg_reg[0] |  -   |  1   |        |       |       |       |
| cg2   |                   |         |  9   |  yes   |  yes  |  yes  |  yes  |
|       |  rcon_reg_reg[7]  |    -    |  1   |        |       |       |       |
|       |  rcon_reg_reg[6]  |    -    |  1   |        |       |       |       |
|       |  rcon_reg_reg[5]  |    -    |  1   |        |       |       |       |
|       |  rcon_reg_reg[4]  |    -    |  1   |        |       |       |       |
|       |  rcon_reg_reg[3]  |    -    |  1   |        |       |       |       |
|       |  rcon_reg_reg[2]  |    -    |  1   |        |       |       |       |
|       |  rcon_reg_reg[1]  |    -    |  1   |        |       |       |       |
|       |  rcon_reg_reg[0]  |    -    |  1   |        |       |       |       |
|       |   ready_reg_reg   |    -    |  1   |        |       |       |  (1)  |
| cg3   |                   |         | 128  |  yes   |  yes  |  yes  |  yes  |
|       | key_mem_reg[0][127] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][126] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][125] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][124] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][123] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][122] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][121] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][120] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][119] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][118] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][117] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][116] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][115] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][114] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][113] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][112] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][111] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][110] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][109] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][108] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][107] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][106] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][105] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][104] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][103] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][102] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][101] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][100] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[0][99] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][98] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][97] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][96] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][95] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][94] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][93] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][92] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][91] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][90] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][89] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][88] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][87] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][86] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][85] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][84] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][83] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][82] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][81] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][80] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][79] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][78] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][77] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][76] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][75] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][74] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][73] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][72] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][71] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][70] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][69] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][68] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][67] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][66] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][65] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][64] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][63] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][62] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][61] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][60] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][59] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][58] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][57] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][56] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][55] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][54] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][53] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][52] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][51] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][50] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][49] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][48] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][47] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][46] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][45] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][44] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][43] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][42] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][41] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][40] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][39] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][38] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][37] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][36] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][35] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][34] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][33] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][32] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][31] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][30] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][29] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][28] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][27] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][26] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][25] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][24] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][23] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][22] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][21] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][20] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][19] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][18] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][17] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][16] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][15] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][14] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][13] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][12] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][11] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][10] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[0][9] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[0][8] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[0][7] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[0][6] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[0][5] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[0][4] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[0][3] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[0][2] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[0][1] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[0][0] |    -    |  1   |        |       |       |       |
| cg4   |                   |         | 128  |  yes   |  yes  |  yes  |  yes  |
|       | key_mem_reg[1][127] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][126] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][125] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][124] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][123] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][122] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][121] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][120] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][119] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][118] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][117] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][116] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][115] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][114] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][113] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][112] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][111] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][110] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][109] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][108] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][107] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][106] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][105] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][104] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][103] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][102] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][101] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][100] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[1][99] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][98] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][97] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][96] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][95] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][94] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][93] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][92] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][91] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][90] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][89] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][88] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][87] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][86] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][85] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][84] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][83] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][82] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][81] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][80] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][79] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][78] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][77] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][76] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][75] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][74] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][73] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][72] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][71] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][70] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][69] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][68] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][67] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][66] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][65] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][64] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][63] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][62] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][61] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][60] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][59] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][58] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][57] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][56] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][55] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][54] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][53] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][52] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][51] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][50] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][49] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][48] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][47] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][46] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][45] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][44] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][43] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][42] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][41] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][40] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][39] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][38] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][37] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][36] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][35] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][34] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][33] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][32] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][31] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][30] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][29] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][28] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][27] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][26] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][25] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][24] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][23] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][22] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][21] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][20] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][19] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][18] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][17] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][16] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][15] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][14] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][13] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][12] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][11] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][10] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[1][9] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[1][8] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[1][7] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[1][6] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[1][5] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[1][4] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[1][3] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[1][2] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[1][1] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[1][0] |    -    |  1   |        |       |       |       |
| cg5   |                   |         | 128  |  yes   |  yes  |  yes  |  yes  |
|       | key_mem_reg[2][127] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][126] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][125] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][124] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][123] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][122] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][121] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][120] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][119] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][118] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][117] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][116] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][115] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][114] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][113] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][112] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][111] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][110] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][109] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][108] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][107] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][106] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][105] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][104] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][103] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][102] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][101] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][100] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[2][99] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][98] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][97] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][96] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][95] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][94] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][93] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][92] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][91] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][90] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][89] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][88] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][87] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][86] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][85] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][84] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][83] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][82] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][81] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][80] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][79] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][78] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][77] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][76] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][75] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][74] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][73] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][72] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][71] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][70] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][69] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][68] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][67] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][66] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][65] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][64] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][63] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][62] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][61] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][60] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][59] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][58] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][57] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][56] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][55] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][54] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][53] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][52] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][51] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][50] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][49] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][48] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][47] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][46] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][45] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][44] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][43] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][42] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][41] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][40] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][39] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][38] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][37] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][36] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][35] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][34] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][33] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][32] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][31] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][30] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][29] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][28] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][27] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][26] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][25] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][24] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][23] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][22] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][21] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][20] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][19] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][18] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][17] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][16] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][15] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][14] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][13] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][12] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][11] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][10] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[2][9] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[2][8] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[2][7] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[2][6] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[2][5] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[2][4] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[2][3] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[2][2] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[2][1] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[2][0] |    -    |  1   |        |       |       |       |
| cg6   |                   |         | 128  |  yes   |  yes  |  yes  |  yes  |
|       | key_mem_reg[3][127] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][126] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][125] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][124] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][123] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][122] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][121] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][120] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][119] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][118] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][117] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][116] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][115] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][114] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][113] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][112] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][111] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][110] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][109] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][108] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][107] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][106] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][105] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][104] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][103] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][102] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][101] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][100] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[3][99] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][98] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][97] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][96] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][95] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][94] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][93] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][92] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][91] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][90] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][89] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][88] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][87] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][86] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][85] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][84] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][83] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][82] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][81] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][80] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][79] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][78] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][77] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][76] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][75] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][74] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][73] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][72] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][71] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][70] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][69] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][68] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][67] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][66] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][65] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][64] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][63] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][62] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][61] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][60] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][59] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][58] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][57] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][56] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][55] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][54] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][53] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][52] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][51] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][50] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][49] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][48] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][47] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][46] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][45] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][44] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][43] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][42] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][41] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][40] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][39] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][38] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][37] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][36] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][35] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][34] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][33] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][32] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][31] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][30] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][29] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][28] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][27] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][26] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][25] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][24] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][23] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][22] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][21] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][20] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][19] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][18] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][17] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][16] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][15] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][14] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][13] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][12] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][11] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][10] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[3][9] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[3][8] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[3][7] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[3][6] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[3][5] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[3][4] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[3][3] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[3][2] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[3][1] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[3][0] |    -    |  1   |        |       |       |       |
| cg7   |                   |         | 128  |  yes   |  yes  |  yes  |  yes  |
|       | key_mem_reg[4][127] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][126] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][125] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][124] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][123] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][122] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][121] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][120] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][119] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][118] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][117] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][116] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][115] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][114] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][113] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][112] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][111] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][110] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][109] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][108] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][107] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][106] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][105] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][104] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][103] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][102] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][101] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][100] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[4][99] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][98] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][97] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][96] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][95] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][94] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][93] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][92] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][91] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][90] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][89] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][88] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][87] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][86] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][85] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][84] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][83] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][82] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][81] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][80] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][79] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][78] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][77] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][76] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][75] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][74] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][73] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][72] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][71] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][70] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][69] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][68] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][67] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][66] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][65] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][64] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][63] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][62] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][61] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][60] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][59] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][58] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][57] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][56] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][55] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][54] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][53] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][52] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][51] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][50] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][49] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][48] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][47] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][46] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][45] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][44] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][43] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][42] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][41] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][40] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][39] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][38] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][37] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][36] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][35] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][34] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][33] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][32] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][31] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][30] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][29] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][28] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][27] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][26] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][25] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][24] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][23] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][22] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][21] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][20] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][19] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][18] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][17] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][16] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][15] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][14] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][13] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][12] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][11] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][10] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[4][9] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[4][8] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[4][7] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[4][6] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[4][5] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[4][4] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[4][3] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[4][2] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[4][1] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[4][0] |    -    |  1   |        |       |       |       |
| cg8   |                   |         | 128  |  yes   |  yes  |  yes  |  yes  |
|       | key_mem_reg[5][127] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][126] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][125] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][124] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][123] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][122] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][121] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][120] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][119] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][118] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][117] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][116] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][115] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][114] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][113] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][112] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][111] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][110] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][109] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][108] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][107] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][106] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][105] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][104] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][103] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][102] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][101] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][100] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[5][99] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][98] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][97] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][96] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][95] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][94] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][93] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][92] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][91] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][90] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][89] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][88] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][87] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][86] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][85] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][84] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][83] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][82] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][81] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][80] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][79] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][78] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][77] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][76] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][75] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][74] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][73] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][72] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][71] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][70] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][69] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][68] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][67] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][66] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][65] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][64] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][63] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][62] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][61] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][60] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][59] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][58] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][57] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][56] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][55] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][54] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][53] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][52] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][51] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][50] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][49] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][48] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][47] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][46] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][45] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][44] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][43] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][42] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][41] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][40] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][39] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][38] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][37] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][36] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][35] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][34] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][33] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][32] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][31] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][30] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][29] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][28] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][27] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][26] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][25] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][24] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][23] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][22] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][21] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][20] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][19] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][18] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][17] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][16] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][15] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][14] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][13] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][12] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][11] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][10] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[5][9] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[5][8] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[5][7] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[5][6] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[5][5] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[5][4] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[5][3] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[5][2] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[5][1] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[5][0] |    -    |  1   |        |       |       |       |
| cg9   |                   |         | 128  |  yes   |  yes  |  yes  |  yes  |
|       | key_mem_reg[6][127] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][126] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][125] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][124] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][123] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][122] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][121] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][120] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][119] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][118] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][117] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][116] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][115] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][114] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][113] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][112] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][111] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][110] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][109] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][108] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][107] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][106] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][105] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][104] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][103] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][102] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][101] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][100] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[6][99] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][98] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][97] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][96] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][95] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][94] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][93] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][92] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][91] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][90] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][89] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][88] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][87] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][86] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][85] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][84] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][83] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][82] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][81] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][80] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][79] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][78] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][77] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][76] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][75] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][74] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][73] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][72] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][71] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][70] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][69] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][68] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][67] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][66] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][65] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][64] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][63] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][62] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][61] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][60] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][59] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][58] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][57] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][56] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][55] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][54] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][53] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][52] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][51] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][50] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][49] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][48] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][47] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][46] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][45] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][44] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][43] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][42] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][41] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][40] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][39] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][38] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][37] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][36] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][35] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][34] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][33] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][32] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][31] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][30] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][29] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][28] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][27] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][26] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][25] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][24] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][23] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][22] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][21] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][20] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][19] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][18] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][17] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][16] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][15] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][14] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][13] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][12] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][11] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][10] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[6][9] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[6][8] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[6][7] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[6][6] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[6][5] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[6][4] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[6][3] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[6][2] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[6][1] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[6][0] |    -    |  1   |        |       |       |       |
| cg10  |                   |         | 128  |  yes   |  yes  |  yes  |  yes  |
|       | key_mem_reg[7][127] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][126] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][125] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][124] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][123] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][122] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][121] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][120] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][119] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][118] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][117] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][116] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][115] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][114] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][113] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][112] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][111] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][110] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][109] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][108] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][107] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][106] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][105] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][104] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][103] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][102] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][101] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][100] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[7][99] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][98] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][97] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][96] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][95] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][94] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][93] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][92] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][91] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][90] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][89] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][88] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][87] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][86] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][85] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][84] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][83] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][82] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][81] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][80] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][79] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][78] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][77] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][76] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][75] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][74] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][73] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][72] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][71] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][70] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][69] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][68] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][67] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][66] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][65] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][64] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][63] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][62] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][61] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][60] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][59] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][58] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][57] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][56] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][55] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][54] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][53] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][52] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][51] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][50] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][49] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][48] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][47] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][46] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][45] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][44] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][43] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][42] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][41] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][40] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][39] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][38] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][37] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][36] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][35] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][34] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][33] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][32] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][31] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][30] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][29] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][28] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][27] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][26] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][25] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][24] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][23] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][22] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][21] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][20] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][19] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][18] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][17] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][16] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][15] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][14] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][13] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][12] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][11] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][10] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[7][9] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[7][8] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[7][7] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[7][6] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[7][5] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[7][4] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[7][3] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[7][2] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[7][1] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[7][0] |    -    |  1   |        |       |       |       |
| cg11  |                   |         | 128  |  yes   |  yes  |  yes  |  yes  |
|       | key_mem_reg[8][127] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][126] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][125] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][124] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][123] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][122] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][121] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][120] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][119] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][118] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][117] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][116] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][115] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][114] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][113] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][112] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][111] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][110] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][109] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][108] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][107] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][106] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][105] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][104] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][103] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][102] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][101] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][100] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[8][99] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][98] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][97] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][96] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][95] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][94] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][93] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][92] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][91] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][90] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][89] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][88] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][87] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][86] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][85] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][84] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][83] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][82] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][81] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][80] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][79] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][78] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][77] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][76] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][75] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][74] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][73] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][72] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][71] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][70] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][69] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][68] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][67] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][66] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][65] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][64] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][63] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][62] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][61] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][60] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][59] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][58] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][57] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][56] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][55] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][54] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][53] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][52] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][51] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][50] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][49] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][48] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][47] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][46] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][45] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][44] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][43] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][42] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][41] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][40] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][39] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][38] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][37] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][36] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][35] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][34] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][33] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][32] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][31] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][30] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][29] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][28] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][27] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][26] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][25] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][24] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][23] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][22] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][21] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][20] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][19] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][18] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][17] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][16] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][15] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][14] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][13] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][12] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][11] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][10] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[8][9] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[8][8] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[8][7] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[8][6] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[8][5] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[8][4] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[8][3] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[8][2] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[8][1] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[8][0] |    -    |  1   |        |       |       |       |
| cg12  |                   |         | 128  |  yes   |  yes  |  yes  |  yes  |
|       | key_mem_reg[9][127] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][126] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][125] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][124] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][123] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][122] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][121] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][120] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][119] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][118] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][117] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][116] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][115] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][114] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][113] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][112] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][111] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][110] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][109] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][108] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][107] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][106] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][105] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][104] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][103] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][102] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][101] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][100] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[9][99] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][98] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][97] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][96] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][95] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][94] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][93] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][92] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][91] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][90] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][89] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][88] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][87] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][86] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][85] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][84] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][83] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][82] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][81] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][80] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][79] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][78] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][77] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][76] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][75] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][74] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][73] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][72] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][71] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][70] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][69] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][68] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][67] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][66] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][65] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][64] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][63] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][62] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][61] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][60] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][59] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][58] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][57] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][56] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][55] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][54] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][53] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][52] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][51] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][50] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][49] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][48] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][47] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][46] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][45] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][44] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][43] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][42] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][41] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][40] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][39] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][38] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][37] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][36] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][35] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][34] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][33] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][32] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][31] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][30] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][29] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][28] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][27] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][26] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][25] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][24] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][23] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][22] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][21] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][20] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][19] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][18] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][17] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][16] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][15] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][14] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][13] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][12] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][11] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][10] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[9][9] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[9][8] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[9][7] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[9][6] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[9][5] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[9][4] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[9][3] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[9][2] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[9][1] |    -    |  1   |        |       |       |       |
|       | key_mem_reg[9][0] |    -    |  1   |        |       |       |       |
| cg13  |                   |         | 128  |  yes   |  yes  |  yes  |  yes  |
|       | key_mem_reg[10][127] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][126] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][125] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][124] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][123] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][122] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][121] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][120] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][119] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][118] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][117] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][116] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][115] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][114] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][113] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][112] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][111] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][110] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][109] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][108] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][107] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][106] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][105] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][104] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][103] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][102] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][101] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][100] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[10][99] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][98] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][97] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][96] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][95] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][94] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][93] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][92] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][91] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][90] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][89] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][88] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][87] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][86] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][85] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][84] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][83] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][82] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][81] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][80] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][79] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][78] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][77] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][76] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][75] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][74] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][73] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][72] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][71] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][70] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][69] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][68] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][67] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][66] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][65] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][64] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][63] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][62] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][61] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][60] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][59] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][58] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][57] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][56] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][55] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][54] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][53] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][52] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][51] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][50] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][49] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][48] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][47] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][46] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][45] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][44] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][43] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][42] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][41] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][40] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][39] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][38] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][37] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][36] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][35] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][34] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][33] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][32] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][31] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][30] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][29] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][28] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][27] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][26] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][25] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][24] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][23] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][22] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][21] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][20] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][19] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][18] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][17] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][16] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][15] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][14] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][13] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][12] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][11] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][10] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[10][9] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[10][8] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[10][7] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[10][6] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[10][5] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[10][4] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[10][3] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[10][2] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[10][1] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[10][0] |   -    |  1   |        |       |       |       |
| cg14  |                   |         | 128  |  yes   |  yes  |  yes  |  yes  |
|       | key_mem_reg[11][127] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][126] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][125] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][124] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][123] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][122] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][121] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][120] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][119] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][118] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][117] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][116] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][115] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][114] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][113] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][112] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][111] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][110] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][109] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][108] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][107] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][106] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][105] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][104] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][103] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][102] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][101] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][100] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[11][99] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][98] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][97] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][96] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][95] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][94] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][93] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][92] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][91] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][90] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][89] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][88] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][87] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][86] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][85] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][84] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][83] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][82] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][81] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][80] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][79] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][78] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][77] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][76] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][75] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][74] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][73] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][72] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][71] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][70] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][69] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][68] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][67] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][66] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][65] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][64] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][63] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][62] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][61] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][60] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][59] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][58] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][57] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][56] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][55] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][54] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][53] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][52] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][51] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][50] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][49] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][48] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][47] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][46] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][45] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][44] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][43] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][42] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][41] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][40] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][39] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][38] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][37] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][36] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][35] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][34] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][33] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][32] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][31] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][30] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][29] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][28] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][27] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][26] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][25] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][24] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][23] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][22] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][21] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][20] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][19] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][18] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][17] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][16] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][15] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][14] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][13] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][12] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][11] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][10] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[11][9] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[11][8] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[11][7] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[11][6] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[11][5] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[11][4] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[11][3] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[11][2] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[11][1] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[11][0] |   -    |  1   |        |       |       |       |
| cg15  |                   |         | 128  |  yes   |  yes  |  yes  |  yes  |
|       | key_mem_reg[12][127] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][126] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][125] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][124] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][123] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][122] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][121] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][120] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][119] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][118] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][117] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][116] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][115] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][114] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][113] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][112] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][111] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][110] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][109] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][108] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][107] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][106] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][105] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][104] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][103] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][102] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][101] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][100] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[12][99] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][98] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][97] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][96] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][95] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][94] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][93] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][92] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][91] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][90] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][89] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][88] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][87] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][86] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][85] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][84] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][83] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][82] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][81] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][80] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][79] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][78] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][77] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][76] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][75] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][74] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][73] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][72] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][71] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][70] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][69] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][68] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][67] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][66] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][65] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][64] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][63] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][62] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][61] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][60] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][59] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][58] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][57] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][56] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][55] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][54] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][53] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][52] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][51] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][50] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][49] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][48] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][47] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][46] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][45] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][44] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][43] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][42] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][41] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][40] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][39] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][38] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][37] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][36] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][35] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][34] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][33] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][32] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][31] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][30] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][29] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][28] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][27] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][26] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][25] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][24] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][23] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][22] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][21] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][20] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][19] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][18] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][17] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][16] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][15] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][14] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][13] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][12] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][11] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][10] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[12][9] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[12][8] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[12][7] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[12][6] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[12][5] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[12][4] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[12][3] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[12][2] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[12][1] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[12][0] |   -    |  1   |        |       |       |       |
| cg16  |                   |         | 128  |  yes   |  yes  |  yes  |  yes  |
|       | key_mem_reg[13][127] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][126] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][125] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][124] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][123] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][122] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][121] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][120] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][119] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][118] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][117] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][116] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][115] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][114] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][113] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][112] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][111] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][110] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][109] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][108] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][107] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][106] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][105] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][104] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][103] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][102] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][101] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][100] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[13][99] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][98] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][97] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][96] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][95] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][94] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][93] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][92] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][91] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][90] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][89] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][88] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][87] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][86] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][85] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][84] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][83] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][82] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][81] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][80] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][79] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][78] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][77] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][76] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][75] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][74] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][73] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][72] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][71] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][70] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][69] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][68] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][67] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][66] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][65] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][64] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][63] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][62] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][61] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][60] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][59] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][58] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][57] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][56] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][55] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][54] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][53] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][52] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][51] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][50] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][49] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][48] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][47] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][46] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][45] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][44] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][43] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][42] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][41] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][40] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][39] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][38] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][37] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][36] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][35] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][34] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][33] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][32] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][31] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][30] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][29] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][28] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][27] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][26] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][25] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][24] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][23] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][22] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][21] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][20] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][19] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][18] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][17] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][16] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][15] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][14] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][13] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][12] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][11] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][10] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[13][9] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[13][8] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[13][7] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[13][6] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[13][5] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[13][4] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[13][3] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[13][2] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[13][1] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[13][0] |   -    |  1   |        |       |       |       |
| cg17  |                   |         | 128  |  yes   |  yes  |  yes  |  yes  |
|       | key_mem_reg[14][127] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][126] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][125] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][124] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][123] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][122] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][121] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][120] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][119] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][118] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][117] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][116] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][115] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][114] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][113] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][112] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][111] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][110] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][109] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][108] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][107] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][106] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][105] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][104] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][103] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][102] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][101] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][100] |  -   |  1   |        |       |       |       |
|       | key_mem_reg[14][99] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][98] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][97] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][96] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][95] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][94] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][93] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][92] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][91] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][90] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][89] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][88] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][87] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][86] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][85] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][84] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][83] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][82] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][81] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][80] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][79] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][78] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][77] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][76] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][75] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][74] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][73] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][72] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][71] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][70] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][69] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][68] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][67] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][66] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][65] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][64] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][63] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][62] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][61] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][60] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][59] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][58] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][57] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][56] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][55] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][54] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][53] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][52] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][51] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][50] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][49] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][48] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][47] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][46] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][45] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][44] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][43] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][42] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][41] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][40] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][39] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][38] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][37] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][36] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][35] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][34] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][33] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][32] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][31] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][30] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][29] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][28] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][27] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][26] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][25] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][24] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][23] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][22] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][21] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][20] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][19] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][18] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][17] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][16] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][15] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][14] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][13] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][12] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][11] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][10] |   -   |  1   |        |       |       |       |
|       | key_mem_reg[14][9] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[14][8] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[14][7] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[14][6] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[14][5] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[14][4] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[14][3] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[14][2] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[14][1] |   -    |  1   |        |       |       |       |
|       | key_mem_reg[14][0] |   -    |  1   |        |       |       |       |
| cg18  |                   |         |  3   |  yes   |  yes  |  yes  |  yes  |
|       | key_mem_ctrl_reg_reg[2] | - |  1   |        |       |       |       |
|       | key_mem_ctrl_reg_reg[1] | - |  1   |        |       |       |       |
|       | key_mem_ctrl_reg_reg[0] | - |  1   |        |       |       |       |
| cg19  |                   |         | 128  |  yes   |  yes  |  yes  |  yes  |
|       | prev_key1_reg_reg[127] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[126] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[125] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[124] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[123] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[122] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[121] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[120] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[119] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[118] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[117] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[116] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[115] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[114] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[113] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[112] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[111] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[110] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[109] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[108] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[107] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[106] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[105] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[104] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[103] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[102] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[101] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[100] | -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[99] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[98] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[97] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[96] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[95] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[94] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[93] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[92] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[91] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[90] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[89] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[88] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[87] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[86] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[85] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[84] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[83] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[82] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[81] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[80] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[79] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[78] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[77] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[76] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[75] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[74] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[73] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[72] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[71] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[70] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[69] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[68] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[67] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[66] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[65] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[64] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[63] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[62] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[61] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[60] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[59] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[58] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[57] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[56] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[55] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[54] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[53] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[52] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[51] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[50] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[49] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[48] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[47] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[46] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[45] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[44] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[43] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[42] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[41] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[40] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[39] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[38] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[37] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[36] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[35] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[34] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[33] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[32] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[31] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[30] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[29] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[28] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[27] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[26] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[25] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[24] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[23] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[22] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[21] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[20] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[19] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[18] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[17] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[16] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[15] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[14] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[13] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[12] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[11] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[10] |  -  |  1   |        |       |       |       |
|       | prev_key1_reg_reg[9] |  -   |  1   |        |       |       |       |
|       | prev_key1_reg_reg[8] |  -   |  1   |        |       |       |       |
|       | prev_key1_reg_reg[7] |  -   |  1   |        |       |       |       |
|       | prev_key1_reg_reg[6] |  -   |  1   |        |       |       |       |
|       | prev_key1_reg_reg[5] |  -   |  1   |        |       |       |       |
|       | prev_key1_reg_reg[4] |  -   |  1   |        |       |       |       |
|       | prev_key1_reg_reg[3] |  -   |  1   |        |       |       |       |
|       | prev_key1_reg_reg[2] |  -   |  1   |        |       |       |       |
|       | prev_key1_reg_reg[1] |  -   |  1   |        |       |       |       |
|       | prev_key1_reg_reg[0] |  -   |  1   |        |       |       |       |
|       |                   |         |      |        |       |       |       |
|       | UNGATED REGISTERS |         |      |        |       |       |       |
===============================================================================
(1): enhanced clock gated register

Summary:
Flip-Flops                        Banks                   Bit-Width
                              number  percentage      number  percentage
Clock gated (total):            21          100       2192          100
Clock not gated because
   Bank was excluded:            0            0          0            0
   Bank width too small:         0            0          0            0
   Enable condition not met:     0            0          0            0
   Setup condition violated:     0            0          0            0
Total:                          21          100       2192          100


Information: Performing clock-gating on design aes_decipher_block


Clock Gate Insertion Report
===============================================================================
| Gated |                   | Include |      | Enable | Setup | Width | Clock |
| Group |  Flip-Flop Name   | Exclude | Bits | Cond.  | Cond. | Cond. | Gated |
===============================================================================
|       |                   |         |      |        |       |       |       |
|       |  GATED REGISTERS  |         |      |        |       |       |       |
| cg0   |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | block_w3_reg_reg[31] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[30] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[29] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[28] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[27] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[26] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[25] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[24] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[23] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[22] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[21] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[20] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[19] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[18] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[17] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[16] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[15] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[14] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[13] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[12] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[11] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[10] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[9] |   -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[8] |   -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[7] |   -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[6] |   -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[5] |   -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[4] |   -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[3] |   -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[2] |   -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[1] |   -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[0] |   -   |  1   |        |       |       |       |
| cg1   |                   |         |  4   |  yes   |  yes  |  yes  |  yes  |
|       | round_ctr_reg_reg[3] |  -   |  1   |        |       |       |       |
|       | round_ctr_reg_reg[2] |  -   |  1   |        |       |       |       |
|       | round_ctr_reg_reg[1] |  -   |  1   |        |       |       |       |
|       | round_ctr_reg_reg[0] |  -   |  1   |        |       |       |       |
| cg2   |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | block_w2_reg_reg[31] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[30] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[29] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[28] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[27] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[26] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[25] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[24] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[23] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[22] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[21] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[20] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[19] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[18] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[17] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[16] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[15] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[14] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[13] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[12] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[11] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[10] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[9] |   -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[8] |   -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[7] |   -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[6] |   -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[5] |   -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[4] |   -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[3] |   -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[2] |   -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[1] |   -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[0] |   -   |  1   |        |       |       |       |
| cg3   |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | block_w1_reg_reg[31] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[30] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[29] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[28] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[27] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[26] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[25] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[24] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[23] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[22] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[21] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[20] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[19] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[18] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[17] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[16] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[15] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[14] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[13] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[12] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[11] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[10] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[9] |   -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[8] |   -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[7] |   -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[6] |   -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[5] |   -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[4] |   -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[3] |   -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[2] |   -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[1] |   -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[0] |   -   |  1   |        |       |       |       |
| cg4   |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | block_w0_reg_reg[31] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[30] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[29] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[28] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[27] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[26] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[25] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[24] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[23] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[22] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[21] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[20] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[19] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[18] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[17] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[16] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[15] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[14] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[13] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[12] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[11] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[10] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[9] |   -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[8] |   -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[7] |   -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[6] |   -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[5] |   -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[4] |   -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[3] |   -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[2] |   -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[1] |   -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[0] |   -   |  1   |        |       |       |       |
|       |                   |         |      |        |       |       |       |
|       | UNGATED REGISTERS |         |      |        |       |       |       |
|       | dec_ctrl_reg_reg[1] |   -   |  1   |  yes   |  yes  |  no   |  no   |
|       | dec_ctrl_reg_reg[0] |   -   |  1   |  yes   |  yes  |  no   |  no   |
|       |   ready_reg_reg   |    -    |  1   |  yes   |  yes  |  no   |  no   |
|       | sword_ctr_reg_reg[1] |  -   |  1   |  yes   |  yes  |  no   |  no   |
|       | sword_ctr_reg_reg[0] |  -   |  1   |  yes   |  yes  |  no   |  no   |
===============================================================================

Summary:
Flip-Flops                        Banks                   Bit-Width
                              number  percentage      number  percentage
Clock gated (total):             5           62        132           96
Clock not gated because
   Bank was excluded:            0            0          0            0
   Bank width too small:         3           37          5            3
   Enable condition not met:     0            0          0            0
   Setup condition violated:     0            0          0            0
Total:                           8          100        137          100


Information: Performing clock-gating on design aes_inv_sbox
Information: Performing clock-gating on design aes_encipher_block


Clock Gate Insertion Report
===============================================================================
| Gated |                   | Include |      | Enable | Setup | Width | Clock |
| Group |  Flip-Flop Name   | Exclude | Bits | Cond.  | Cond. | Cond. | Gated |
===============================================================================
|       |                   |         |      |        |       |       |       |
|       |  GATED REGISTERS  |         |      |        |       |       |       |
| cg0   |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | block_w3_reg_reg[31] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[30] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[29] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[28] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[27] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[26] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[25] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[24] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[23] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[22] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[21] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[20] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[19] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[18] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[17] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[16] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[15] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[14] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[13] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[12] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[11] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[10] |  -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[9] |   -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[8] |   -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[7] |   -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[6] |   -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[5] |   -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[4] |   -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[3] |   -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[2] |   -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[1] |   -   |  1   |        |       |       |       |
|       | block_w3_reg_reg[0] |   -   |  1   |        |       |       |       |
| cg1   |                   |         |  5   |  yes   |  yes  |  yes  |  yes  |
|       | round_ctr_reg_reg[3] |  -   |  1   |        |       |       |       |
|       | round_ctr_reg_reg[2] |  -   |  1   |        |       |       |       |
|       | round_ctr_reg_reg[1] |  -   |  1   |        |       |       |       |
|       | round_ctr_reg_reg[0] |  -   |  1   |        |       |       |       |
|       |   ready_reg_reg   |    -    |  1   |        |       |       |  (1)  |
| cg2   |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | block_w2_reg_reg[31] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[30] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[29] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[28] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[27] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[26] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[25] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[24] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[23] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[22] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[21] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[20] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[19] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[18] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[17] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[16] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[15] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[14] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[13] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[12] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[11] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[10] |  -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[9] |   -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[8] |   -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[7] |   -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[6] |   -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[5] |   -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[4] |   -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[3] |   -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[2] |   -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[1] |   -   |  1   |        |       |       |       |
|       | block_w2_reg_reg[0] |   -   |  1   |        |       |       |       |
| cg3   |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | block_w1_reg_reg[31] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[30] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[29] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[28] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[27] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[26] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[25] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[24] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[23] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[22] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[21] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[20] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[19] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[18] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[17] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[16] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[15] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[14] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[13] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[12] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[11] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[10] |  -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[9] |   -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[8] |   -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[7] |   -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[6] |   -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[5] |   -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[4] |   -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[3] |   -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[2] |   -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[1] |   -   |  1   |        |       |       |       |
|       | block_w1_reg_reg[0] |   -   |  1   |        |       |       |       |
| cg4   |                   |         |  32  |  yes   |  yes  |  yes  |  yes  |
|       | block_w0_reg_reg[31] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[30] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[29] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[28] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[27] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[26] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[25] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[24] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[23] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[22] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[21] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[20] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[19] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[18] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[17] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[16] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[15] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[14] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[13] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[12] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[11] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[10] |  -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[9] |   -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[8] |   -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[7] |   -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[6] |   -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[5] |   -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[4] |   -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[3] |   -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[2] |   -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[1] |   -   |  1   |        |       |       |       |
|       | block_w0_reg_reg[0] |   -   |  1   |        |       |       |       |
|       |                   |         |      |        |       |       |       |
|       | UNGATED REGISTERS |         |      |        |       |       |       |
|       | enc_ctrl_reg_reg[1] |   -   |  1   |  yes   |  yes  |  no   |  no   |
|       | enc_ctrl_reg_reg[0] |   -   |  1   |  yes   |  yes  |  no   |  no   |
|       | sword_ctr_reg_reg[1] |  -   |  1   |  yes   |  yes  |  no   |  no   |
|       | sword_ctr_reg_reg[0] |  -   |  1   |  yes   |  yes  |  no   |  no   |
===============================================================================
(1): enhanced clock gated register

Summary:
Flip-Flops                        Banks                   Bit-Width
                              number  percentage      number  percentage
Clock gated (total):             6           75        133           97
Clock not gated because
   Bank was excluded:            0            0          0            0
   Bank width too small:         2           25          4            2
   Enable condition not met:     0            0          0            0
   Setup condition violated:     0            0          0            0
Total:                           8          100        137          100


1
## compile design
compile -area_effort high -map_effort high
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.3 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.3 |     *     |
============================================================================

Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 68 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SNPS_CLOCK_GATE_HIGH_aes_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_aes_core'
  Mapping integrated clock gating circuitry
  Processing 'aes_sbox'
  Processing 'SNPS_CLOCK_GATE_HIGH_aes_key_mem_0'
  Mapping integrated clock gating circuitry
  Processing 'aes_key_mem'
Information: Added key list 'DesignWare' to design 'aes_key_mem'. (DDB-72)
  Processing 'SNPS_CLOCK_GATE_HIGH_aes_decipher_block_0'
  Mapping integrated clock gating circuitry
  Processing 'aes_inv_sbox'
  Processing 'aes_decipher_block'
Information: Added key list 'DesignWare' to design 'aes_decipher_block'. (DDB-72)
  Processing 'SNPS_CLOCK_GATE_HIGH_aes_encipher_block_0'
  Mapping integrated clock gating circuitry
  Processing 'aes_encipher_block'
Information: Added key list 'DesignWare' to design 'aes_encipher_block'. (DDB-72)
  Processing 'aes_core'
  Processing 'aes'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Mapping 'aes_DW_cmp_0'
  Mapping 'aes_DW_cmp_1'
  Mapping 'aes_DW_cmp_2'
  Mapping 'aes_DW_cmp_3'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'aes'. (DDB-72)
Information: Checking pipeline property of design aes. (RTDC-137)
Information: Pipeline detection aborted. Reason: cell core/keymem/round_ctr_reg_reg[1] is on a feedback loop. (RTDC-138)
Information: Aborted pipeline detection on design aes. (RTDC-140)
Information: Checkpoint guidance is generated in the .svf file. (INFO-122)
  Retiming aes (top)
Warning: There are buffer or inverter cells in the
	clock tree. The clock tree has to be recreated after
	retiming. (RTDC-47)
  Preferred flip-flop is DFFQX1A12TR with setup = 0.02

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	core/enc_block/*cell*45661 (BUFX16A12TR)
	core/enc_block/*cell*45666 (BUFX16A12TR)
	core/enc_block/*cell*45665 (BUFX16A12TR)
	core/enc_block/*cell*45664 (BUFX16A12TR)
	core/enc_block/*cell*45663 (BUFX16A12TR)
	core/enc_block/*cell*45662 (BUFX16A12TR)
	core/dec_block/*cell*45766 (BUFX16A12TR)
	core/dec_block/*cell*45771 (BUFX16A12TR)
	core/dec_block/*cell*45770 (BUFX16A12TR)
	core/dec_block/*cell*45769 (BUFX16A12TR)
	core/dec_block/*cell*45768 (BUFX16A12TR)
	core/dec_block/*cell*45767 (BUFX16A12TR)
	core/keymem/*cell*45900 (BUFX11BA12TR)
	core/keymem/*cell*45995 (BUFX11BA12TR)
	core/keymem/*cell*45994 (BUFX11BA12TR)
	core/keymem/*cell*45993 (BUFX11BA12TR)
	core/keymem/*cell*45992 (BUFX11BA12TR)
	core/keymem/*cell*45991 (BUFX11BA12TR)
	core/keymem/*cell*45990 (BUFX11BA12TR)
	core/keymem/*cell*45989 (BUFX11BA12TR)
	core/keymem/*cell*45988 (BUFX11BA12TR)
	core/keymem/*cell*45987 (BUFX11BA12TR)
	core/keymem/*cell*45986 (BUFX11BA12TR)
	core/keymem/*cell*45985 (BUFX11BA12TR)
	core/keymem/*cell*45984 (BUFX11BA12TR)
	core/keymem/*cell*45983 (BUFX11BA12TR)
	core/keymem/*cell*45982 (BUFX11BA12TR)
	core/keymem/*cell*45981 (BUFX11BA12TR)
	core/keymem/*cell*45980 (BUFX11BA12TR)
	core/keymem/*cell*45979 (BUFX11BA12TR)
	core/keymem/*cell*45978 (BUFX11BA12TR)
	core/keymem/*cell*45977 (BUFX11BA12TR)
	core/keymem/*cell*45976 (BUFX11BA12TR)
	core/keymem/*cell*45975 (BUFX11BA12TR)
	core/keymem/*cell*45974 (BUFX11BA12TR)
	core/keymem/*cell*45973 (BUFX11BA12TR)
	core/keymem/*cell*45972 (BUFX11BA12TR)
	core/keymem/*cell*45971 (BUFX11BA12TR)
	core/keymem/*cell*45970 (BUFX11BA12TR)
	core/keymem/*cell*45969 (BUFX11BA12TR)
	core/keymem/*cell*45968 (BUFX11BA12TR)
	core/keymem/*cell*45967 (BUFX11BA12TR)
	core/keymem/*cell*45966 (BUFX11BA12TR)
	core/keymem/*cell*45965 (BUFX11BA12TR)
	core/keymem/*cell*45964 (BUFX11BA12TR)
	core/keymem/*cell*45963 (BUFX11BA12TR)
	core/keymem/*cell*45962 (BUFX11BA12TR)
	core/keymem/*cell*45961 (BUFX11BA12TR)
	core/keymem/*cell*45960 (BUFX11BA12TR)
	core/keymem/*cell*45959 (BUFX11BA12TR)
	core/keymem/*cell*45958 (BUFX11BA12TR)
	core/keymem/*cell*45957 (BUFX11BA12TR)
	core/keymem/*cell*45956 (BUFX11BA12TR)
	core/keymem/*cell*45955 (BUFX11BA12TR)
	core/keymem/*cell*45954 (BUFX11BA12TR)
	core/keymem/*cell*45953 (BUFX11BA12TR)
	core/keymem/*cell*45952 (BUFX11BA12TR)
	core/keymem/*cell*45951 (BUFX11BA12TR)
	core/keymem/*cell*45950 (BUFX11BA12TR)
	core/keymem/*cell*45949 (BUFX11BA12TR)
	core/keymem/*cell*45948 (BUFX11BA12TR)
	core/keymem/*cell*45947 (BUFX11BA12TR)
	core/keymem/*cell*45946 (BUFX11BA12TR)
	core/keymem/*cell*45945 (BUFX11BA12TR)
	core/keymem/*cell*45944 (BUFX11BA12TR)
	core/keymem/*cell*45943 (BUFX11BA12TR)
	core/keymem/*cell*45942 (BUFX11BA12TR)
	core/keymem/*cell*45941 (BUFX11BA12TR)
	core/keymem/*cell*45940 (BUFX11BA12TR)
	core/keymem/*cell*45939 (BUFX11BA12TR)
	core/keymem/*cell*45938 (BUFX11BA12TR)
	core/keymem/*cell*45937 (BUFX11BA12TR)
	core/keymem/*cell*45936 (BUFX11BA12TR)
	core/keymem/*cell*45935 (BUFX11BA12TR)
	core/keymem/*cell*45934 (BUFX11BA12TR)
	core/keymem/*cell*45933 (BUFX11BA12TR)
	core/keymem/*cell*45932 (BUFX11BA12TR)
	core/keymem/*cell*45931 (BUFX11BA12TR)
	core/keymem/*cell*45930 (BUFX11BA12TR)
	core/keymem/*cell*45929 (BUFX11BA12TR)
	core/keymem/*cell*45928 (BUFX11BA12TR)
	core/keymem/*cell*45927 (BUFX11BA12TR)
	core/keymem/*cell*45926 (BUFX11BA12TR)
	core/keymem/*cell*45925 (BUFX11BA12TR)
	core/keymem/*cell*45924 (BUFX11BA12TR)
	core/keymem/*cell*45923 (BUFX11BA12TR)
	core/keymem/*cell*45922 (BUFX11BA12TR)
	core/keymem/*cell*45921 (BUFX11BA12TR)
	core/keymem/*cell*45920 (BUFX11BA12TR)
	core/keymem/*cell*45919 (BUFX11BA12TR)
	core/keymem/*cell*45918 (BUFX11BA12TR)
	core/keymem/*cell*45917 (BUFX11BA12TR)
	core/keymem/*cell*45916 (BUFX11BA12TR)
	core/keymem/*cell*45915 (BUFX11BA12TR)
	core/keymem/*cell*45914 (BUFX11BA12TR)
	core/keymem/*cell*45913 (BUFX11BA12TR)
	core/keymem/*cell*45912 (BUFX11BA12TR)
	core/keymem/*cell*45911 (BUFX11BA12TR)
	core/keymem/*cell*45910 (BUFX11BA12TR)
	core/keymem/*cell*45909 (BUFX11BA12TR)
	core/keymem/*cell*45908 (BUFX11BA12TR)
	core/keymem/*cell*45907 (BUFX11BA12TR)
	core/keymem/*cell*45906 (BUFX11BA12TR)
	core/keymem/*cell*45905 (BUFX11BA12TR)
	core/keymem/*cell*45904 (BUFX11BA12TR)
	core/keymem/*cell*45903 (BUFX11BA12TR)
	core/keymem/*cell*45902 (BUFX11BA12TR)
	core/keymem/*cell*45901 (BUFX11BA12TR)
	core/*cell*44334 (INVX4BA12TR)
	*cell*45472 (BUFX16BA12TR)
	*cell*45488 (BUFX16BA12TR)
	*cell*45487 (BUFX16BA12TR)
	*cell*45486 (BUFX16BA12TR)
	*cell*45485 (BUFX16BA12TR)
	*cell*45484 (BUFX16BA12TR)
	*cell*45483 (BUFX16BA12TR)
	*cell*45482 (BUFX16BA12TR)
	*cell*45481 (BUFX16BA12TR)
	*cell*45480 (BUFX16BA12TR)
	*cell*45479 (BUFX16BA12TR)
	*cell*45478 (BUFX16BA12TR)
	*cell*45477 (BUFX16BA12TR)
	*cell*45494 (BUFX16BA12TR)
	*cell*45493 (BUFX16BA12TR)
	*cell*45492 (BUFX16BA12TR)
	*cell*45491 (BUFX16BA12TR)
	*cell*45490 (BUFX16BA12TR)
	*cell*45489 (BUFX16BA12TR)
	*cell*45476 (BUFX16BA12TR)
	*cell*45475 (BUFX16BA12TR)
	*cell*45474 (BUFX16BA12TR)
	*cell*45473 (BUFX16BA12TR)
	core/enc_block/*cell*44341 (INVX4BA12TR)
	core/dec_block/*cell*44440 (INVX4BA12TR)
	core/keymem/*cell*46027 (BUFX16BA12TR)
	core/keymem/*cell*45996 (BUFX16BA12TR)
	core/keymem/*cell*45997 (BUFX16BA12TR)
	core/keymem/*cell*45998 (BUFX16BA12TR)
	core/keymem/*cell*45999 (BUFX16BA12TR)
	core/keymem/*cell*46000 (BUFX16BA12TR)
	core/keymem/*cell*46001 (BUFX16BA12TR)
	core/keymem/*cell*46002 (BUFX16BA12TR)
	core/keymem/*cell*46003 (BUFX16BA12TR)
	core/keymem/*cell*46004 (BUFX16BA12TR)
	core/keymem/*cell*46005 (BUFX16BA12TR)
	core/keymem/*cell*46006 (BUFX16BA12TR)
	core/keymem/*cell*46007 (BUFX16BA12TR)
	core/keymem/*cell*46008 (BUFX16BA12TR)
	core/keymem/*cell*46009 (BUFX16BA12TR)
	core/keymem/*cell*46010 (BUFX16BA12TR)
	core/keymem/*cell*46011 (BUFX16BA12TR)
	core/keymem/*cell*46012 (BUFX16BA12TR)
	core/keymem/*cell*46013 (BUFX16BA12TR)
	core/keymem/*cell*46014 (BUFX16BA12TR)
	core/keymem/*cell*46015 (BUFX16BA12TR)
	core/keymem/*cell*46016 (BUFX16BA12TR)
	core/keymem/*cell*46017 (BUFX16BA12TR)
	core/keymem/*cell*46018 (BUFX16BA12TR)
	core/keymem/*cell*46019 (BUFX16BA12TR)
	core/keymem/*cell*46020 (BUFX16BA12TR)
	core/keymem/*cell*46021 (BUFX16BA12TR)
	core/keymem/*cell*46022 (BUFX16BA12TR)
	core/keymem/*cell*46023 (BUFX16BA12TR)
	core/keymem/*cell*46024 (BUFX16BA12TR)
	core/keymem/*cell*46025 (BUFX16BA12TR)
	core/keymem/*cell*46026 (BUFX16BA12TR)
	*cell*45495 (BUFX16A12TR)
	*cell*45500 (BUFX16A12TR)
	*cell*45499 (BUFX16A12TR)
	*cell*45498 (BUFX16A12TR)
	*cell*45497 (BUFX16A12TR)
	*cell*45496 (BUFX16A12TR)
	*cell*45502 (BUFX16A12TR)
	*cell*45501 (BUFX16A12TR)
	core/keymem/*cell*46038 (BUFX16A12TR)
	core/keymem/*cell*46028 (BUFX16A12TR)
	core/keymem/*cell*46029 (BUFX16A12TR)
	core/keymem/*cell*46030 (BUFX16A12TR)
	core/keymem/*cell*46031 (BUFX16A12TR)
	core/keymem/*cell*46032 (BUFX16A12TR)
	core/keymem/*cell*46033 (BUFX16A12TR)
	core/keymem/*cell*46034 (BUFX16A12TR)
	core/keymem/*cell*46035 (BUFX16A12TR)
	core/keymem/*cell*46036 (BUFX16A12TR)
	core/keymem/*cell*46037 (BUFX16A12TR)
	*cell*45506 (BUFX16BA12TR)
	*cell*45504 (BUFX16BA12TR)
	*cell*45505 (BUFX16BA12TR)
	*cell*45503 (BUFX16BA12TR)
	core/keymem/*cell*46039 (BUFX16BA12TR)
	core/keymem/*cell*46044 (BUFX16BA12TR)
	core/keymem/*cell*46043 (BUFX16BA12TR)
	core/keymem/*cell*46042 (BUFX16BA12TR)
	core/keymem/*cell*46041 (BUFX16BA12TR)
	core/keymem/*cell*46040 (BUFX16BA12TR)
	*cell*44333 (INVX4BA12TR)
	core/keymem/*cell*44612 (INVX4BA12TR)

 (RTDC-115)

  Retiming base-clock clock, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.78
  Critical path length = 1.78
  Clock correction = 0.22 (clock-to-Q delay = 0.10, setup = 0.02, uncertainty = 0.10)
  Mapping Optimization (Phase 1)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:26  128286.6      0.13       7.0      19.9                                0.00  
    0:00:26  128284.8      0.11       4.2      19.9                                0.00  
    0:00:26  128284.8      0.11       4.2      19.9                                0.00  
    0:00:26  128281.8      0.11       3.9      19.9                                0.00  
    0:00:26  128281.8      0.11       3.9      19.9                                0.00  
    0:00:31   67166.4      1.37    2459.1       1.2                                0.00  
    0:00:34   68406.6      1.25    2154.8       1.2                                0.00  
    0:00:35   68163.6      1.31    2467.7       1.2                                0.00  
    0:00:36   68251.8      1.30    2454.2       1.2                                0.00  
    0:00:37   68268.6      1.38    2561.9       1.2                                0.00  
    0:00:37   68258.4      1.38    2382.7       1.2                                0.00  
    0:00:38   68274.6      1.24    2144.4       1.2                                0.00  
    0:00:38   68284.8      1.20    2145.9       1.2                                0.00  
    0:00:38   68288.4      1.13    2053.7       1.2                                0.00  
    0:00:39   68283.0      1.15    1968.2       1.2                                0.00  
    0:00:39   68296.8      1.05    1866.0       1.2                                0.00  
    0:00:39   68312.4      1.01    1801.8       1.2                                0.00  
    0:00:39   68361.6      0.98    1761.2       1.2                                0.00  
    0:00:39   68400.0      0.89    1582.4       1.2                                0.00  
    0:00:40   68401.2      0.87    1557.2       1.2                                0.00  
    0:00:40   68463.6      0.79    1398.0       1.2                                0.00  
    0:00:40   68473.8      0.75    1317.3       1.2                                0.00  
    0:00:40   68486.4      0.75    1314.5       1.2                                0.00  
    0:00:40   68516.4      0.75    1310.5       1.2                                0.00  
    0:00:40   68516.4      0.75    1310.5       1.2                                0.00  
    0:00:40   68516.4      0.75    1310.5       1.2                                0.00  
    0:00:40   68516.4      0.75    1310.5       1.1                                0.00  
    0:00:40   68516.4      0.75    1310.5       1.1                                0.00  
    0:00:40   68516.4      0.75    1310.5       1.1                                0.00  
    0:00:40   68516.4      0.75    1310.5       1.1                                0.00  
    0:00:41   68740.8      0.68    1216.2       1.1 core/keymem/clock_r_REG1368_S7/D      0.00  
    0:00:41   68984.4      0.63    1096.6       1.1 core/keymem/clock_r_REG380_S11/D      0.00  
    0:00:41   69229.2      0.56    1004.1       1.1 core/keymem/clock_r_REG500_S8/D      0.00  
    0:00:42   69631.2      0.47     775.7       0.9 core/keymem/clock_r_REG2027_S7/D      0.00  
    0:00:43   69960.0      0.39     651.9       0.7 core/keymem/clock_r_REG386_S12/D      0.00  
    0:00:43   70251.0      0.34     564.7       0.3 core/keymem/clock_r_REG2454_S11/D      0.00  
    0:00:44   70408.2      0.28     469.7       0.2 core/keymem/clock_r_REG716_S7/D      0.00  
    0:00:46   72302.4      0.13     123.5       0.1 core/dec_block/clock_r_REG172_S23/D      0.00  
    0:00:47   72764.4      0.05      16.3       0.1                                0.00  
    0:00:47   72826.8      0.02       3.0       0.1                                0.00  
    0:00:48   72826.2      0.00       0.0       0.2                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:48   72826.2      0.00       0.0       0.2                                0.00  
    0:00:48   72826.2      0.00       0.0       0.2                                0.00  
    0:00:48   72820.2      0.00       0.0       0.2                                0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:48   72820.2      0.00       0.0       0.2                               -0.01  
    0:00:48   72805.2      0.00       0.0       0.0                               -0.01  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:48   72805.2      0.00       0.0       0.0                               -0.01  
    0:00:48   72805.2      0.00       0.0       0.0                               -0.01  
    0:00:49   72264.0      0.11       9.1       0.0                               -0.01  
    0:00:49   71962.8      0.10      14.6       0.0                               -0.01  
    0:00:50   71790.0      0.10      13.7       0.0                               -0.01  
    0:00:50   71625.0      0.10      15.1       0.0                               -0.01  
    0:00:50   71490.0      0.17      69.9       0.0                               -0.01  
    0:00:51   71383.2      0.17      70.0       0.0                               -0.01  
    0:00:51   71281.8      0.17      70.2       0.0                               -0.01  
    0:00:51   71191.8      0.17      70.8       0.0                               -0.01  
    0:00:52   71113.2      0.17      71.3       0.0                               -0.01  
    0:00:52   71041.8      0.17      71.4       0.0                               -0.01  
    0:00:52   70982.4      0.17      73.2       0.0                               -0.01  
    0:00:52   70932.6      0.17      74.8       0.0                               -0.01  
    0:00:53   70890.0      0.17      76.3       0.0                               -0.01  
    0:00:53   70856.4      0.17      81.2       0.0                               -0.01  
    0:00:53   70831.2      0.18     276.4       0.0                               -0.01  
    0:00:53   70810.8      0.18     285.7       0.0                               -0.01  
    0:00:53   70810.8      0.18     285.7       0.0                               -0.01  
    0:00:54   70909.8      0.03       9.5       0.0 core/keymem/clock_r_REG386_S12/D     -0.01  
    0:00:55   70930.2      0.01       3.1       0.0 core/dec_block/clock_r_REG171_S21/D     -0.01  
    0:00:56   70964.4      0.00       0.5       0.0 core/keymem/clock_r_REG1043_S17/D     -0.01  
    0:00:56   70966.2      0.00       0.0       0.0                               -0.01  
    0:00:57   69076.8      0.30     246.2       0.0                               -0.01  
    0:00:57   68712.6      0.31     337.0       0.0                               -0.01  
    0:00:57   68640.0      0.33     403.1       0.0                               -0.01  
    0:00:57   68635.8      0.33     403.1       0.0                               -0.01  
    0:00:57   68635.8      0.33     403.1       0.0                               -0.01  
    0:00:57   68635.8      0.33     403.1       0.0                               -0.01  
    0:00:57   68635.8      0.33     403.1       0.0                               -0.01  
    0:00:57   68635.8      0.33     403.1       0.0                               -0.01  
    0:00:58   68893.8      0.19     260.1       0.0 core/keymem/clock_r_REG1610_S11/D     -0.01  
    0:00:59   69145.2      0.14     195.7       0.0 core/keymem/clock_r_REG2166_S10/D     -0.01  
    0:01:00   69425.4      0.11      88.0       0.0 core/dec_block/clock_r_REG204_S25/D     -0.01  
    0:01:00   69532.8      0.08      82.6       0.0 core/keymem/clock_r_REG386_S12/D     -0.01  
    0:01:01   69696.6      0.06      67.7       0.0 core/keymem/clock_r_REG386_S12/D     -0.01  
    0:01:02   69855.0      0.05      39.9       0.0 core/keymem/clock_r_REG1941_S12/D     -0.01  
    0:01:04   70552.2      0.01       0.6       0.0 core/dec_block/clock_r_REG165_S21/D     -0.01  
    0:01:05   70567.2      0.00       0.0       0.0                                0.00  
Loading db file '/uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys/scadv12_cmos10sf_rvt_tt_1p0v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#compile -area_effort high -power_effort high
#compile -area_effort high -power_effort high -map_effort medium -ungroup_all
#compile -area_effort high -power_effort high -map_effort high -ungroup_all -verify_effort high
## guarantee naming consistency
source namingrules.dc

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
aes             cell    clk_gate_key_reg_reg[0] clk_gate_key_reg_reg_0_
aes             cell    clk_gate_key_reg_reg[1] clk_gate_key_reg_reg_1_
aes             cell    clk_gate_key_reg_reg[2] clk_gate_key_reg_reg_2_
aes             cell    clk_gate_key_reg_reg[3] clk_gate_key_reg_reg_3_
aes             cell    clk_gate_key_reg_reg[4] clk_gate_key_reg_reg_4_
aes             cell    clk_gate_key_reg_reg[5] clk_gate_key_reg_reg_5_
aes             cell    clk_gate_key_reg_reg[6] clk_gate_key_reg_reg_6_
aes             cell    clk_gate_key_reg_reg[7] clk_gate_key_reg_reg_7_
aes             cell    clk_gate_block_reg_reg[0] clk_gate_block_reg_reg_0_
aes             cell    clk_gate_block_reg_reg[1] clk_gate_block_reg_reg_1_
aes             cell    clk_gate_block_reg_reg[2] clk_gate_block_reg_reg_2_
aes             cell    clk_gate_block_reg_reg[3] clk_gate_block_reg_reg_3_
aes             net     n40                     n400
aes             net     n41                     n410
aes             net     n42                     n420
aes             net     n43                     n430
aes             net     n44                     n440
aes             net     n45                     n450
aes             net     n46                     n460
aes             net     n47                     n470
aes             net     n53                     n530
aes             net     n54                     n540
aes             net     n55                     n550
aes             net     n56                     n560
aes             net     n62                     n620
aes             net     n64                     n640
aes             net     n108                    n1080
aes             net     n109                    n1090
aes_core        port    next                    next0
aes_core        port    block                   block0
aes_core        port    block[127]              block0[127]
aes_core        port    block[126]              block0[126]
aes_core        port    block[125]              block0[125]
aes_core        port    block[124]              block0[124]
aes_core        port    block[123]              block0[123]
aes_core        port    block[122]              block0[122]
aes_core        port    block[121]              block0[121]
aes_core        port    block[120]              block0[120]
aes_core        port    block[119]              block0[119]
aes_core        port    block[118]              block0[118]
aes_core        port    block[117]              block0[117]
aes_core        port    block[116]              block0[116]
aes_core        port    block[115]              block0[115]
aes_core        port    block[114]              block0[114]
aes_core        port    block[113]              block0[113]
aes_core        port    block[112]              block0[112]
aes_core        port    block[111]              block0[111]
aes_core        port    block[110]              block0[110]
aes_core        port    block[109]              block0[109]
aes_core        port    block[108]              block0[108]
aes_core        port    block[107]              block0[107]
aes_core        port    block[106]              block0[106]
aes_core        port    block[105]              block0[105]
aes_core        port    block[104]              block0[104]
aes_core        port    block[103]              block0[103]
aes_core        port    block[102]              block0[102]
aes_core        port    block[101]              block0[101]
aes_core        port    block[100]              block0[100]
aes_core        port    block[99]               block0[99]
aes_core        port    block[98]               block0[98]
aes_core        port    block[97]               block0[97]
aes_core        port    block[96]               block0[96]
aes_core        port    block[95]               block0[95]
aes_core        port    block[94]               block0[94]
aes_core        port    block[93]               block0[93]
aes_core        port    block[92]               block0[92]
aes_core        port    block[91]               block0[91]
aes_core        port    block[90]               block0[90]
aes_core        port    block[89]               block0[89]
aes_core        port    block[88]               block0[88]
aes_core        port    block[87]               block0[87]
aes_core        port    block[86]               block0[86]
aes_core        port    block[85]               block0[85]
aes_core        port    block[84]               block0[84]
aes_core        port    block[83]               block0[83]
aes_core        port    block[82]               block0[82]
aes_core        port    block[81]               block0[81]
aes_core        port    block[80]               block0[80]
aes_core        port    block[79]               block0[79]
aes_core        port    block[78]               block0[78]
aes_core        port    block[77]               block0[77]
aes_core        port    block[76]               block0[76]
aes_core        port    block[75]               block0[75]
aes_core        port    block[74]               block0[74]
aes_core        port    block[73]               block0[73]
aes_core        port    block[72]               block0[72]
aes_core        port    block[71]               block0[71]
aes_core        port    block[70]               block0[70]
aes_core        port    block[69]               block0[69]
aes_core        port    block[68]               block0[68]
aes_core        port    block[67]               block0[67]
aes_core        port    block[66]               block0[66]
aes_core        port    block[65]               block0[65]
aes_core        port    block[64]               block0[64]
aes_core        port    block[63]               block0[63]
aes_core        port    block[62]               block0[62]
aes_core        port    block[61]               block0[61]
aes_core        port    block[60]               block0[60]
aes_core        port    block[59]               block0[59]
aes_core        port    block[58]               block0[58]
aes_core        port    block[57]               block0[57]
aes_core        port    block[56]               block0[56]
aes_core        port    block[55]               block0[55]
aes_core        port    block[54]               block0[54]
aes_core        port    block[53]               block0[53]
aes_core        port    block[52]               block0[52]
aes_core        port    block[51]               block0[51]
aes_core        port    block[50]               block0[50]
aes_core        port    block[49]               block0[49]
aes_core        port    block[48]               block0[48]
aes_core        port    block[47]               block0[47]
aes_core        port    block[46]               block0[46]
aes_core        port    block[45]               block0[45]
aes_core        port    block[44]               block0[44]
aes_core        port    block[43]               block0[43]
aes_core        port    block[42]               block0[42]
aes_core        port    block[41]               block0[41]
aes_core        port    block[40]               block0[40]
aes_core        port    block[39]               block0[39]
aes_core        port    block[38]               block0[38]
aes_core        port    block[37]               block0[37]
aes_core        port    block[36]               block0[36]
aes_core        port    block[35]               block0[35]
aes_core        port    block[34]               block0[34]
aes_core        port    block[33]               block0[33]
aes_core        port    block[32]               block0[32]
aes_core        port    block[31]               block0[31]
aes_core        port    block[30]               block0[30]
aes_core        port    block[29]               block0[29]
aes_core        port    block[28]               block0[28]
aes_core        port    block[27]               block0[27]
aes_core        port    block[26]               block0[26]
aes_core        port    block[25]               block0[25]
aes_core        port    block[24]               block0[24]
aes_core        port    block[23]               block0[23]
aes_core        port    block[22]               block0[22]
aes_core        port    block[21]               block0[21]
aes_core        port    block[20]               block0[20]
aes_core        port    block[19]               block0[19]
aes_core        port    block[18]               block0[18]
aes_core        port    block[17]               block0[17]
aes_core        port    block[16]               block0[16]
aes_core        port    block[15]               block0[15]
aes_core        port    block[14]               block0[14]
aes_core        port    block[13]               block0[13]
aes_core        port    block[12]               block0[12]
aes_core        port    block[11]               block0[11]
aes_core        port    block[10]               block0[10]
aes_core        port    block[9]                block0[9]
aes_core        port    block[8]                block0[8]
aes_core        port    block[7]                block0[7]
aes_core        port    block[6]                block0[6]
aes_core        port    block[5]                block0[5]
aes_core        port    block[4]                block0[4]
aes_core        port    block[3]                block0[3]
aes_core        port    block[2]                block0[2]
aes_core        port    block[1]                block0[1]
aes_core        port    block[0]                block0[0]
aes_core        net     block                   block0
aes_core        net     block[127]              block0[127]
aes_core        net     block[126]              block0[126]
aes_core        net     block[125]              block0[125]
aes_core        net     block[124]              block0[124]
aes_core        net     block[123]              block0[123]
aes_core        net     block[122]              block0[122]
aes_core        net     block[121]              block0[121]
aes_core        net     block[120]              block0[120]
aes_core        net     block[119]              block0[119]
aes_core        net     block[118]              block0[118]
aes_core        net     block[117]              block0[117]
aes_core        net     block[116]              block0[116]
aes_core        net     block[115]              block0[115]
aes_core        net     block[114]              block0[114]
aes_core        net     block[113]              block0[113]
aes_core        net     block[112]              block0[112]
aes_core        net     block[111]              block0[111]
aes_core        net     block[110]              block0[110]
aes_core        net     block[109]              block0[109]
aes_core        net     block[108]              block0[108]
aes_core        net     block[107]              block0[107]
aes_core        net     block[106]              block0[106]
aes_core        net     block[105]              block0[105]
aes_core        net     block[104]              block0[104]
aes_core        net     block[103]              block0[103]
aes_core        net     block[102]              block0[102]
aes_core        net     block[101]              block0[101]
aes_core        net     block[100]              block0[100]
aes_core        net     block[99]               block0[99]
aes_core        net     block[98]               block0[98]
aes_core        net     block[97]               block0[97]
aes_core        net     block[96]               block0[96]
aes_core        net     block[95]               block0[95]
aes_core        net     block[94]               block0[94]
aes_core        net     block[93]               block0[93]
aes_core        net     block[92]               block0[92]
aes_core        net     block[91]               block0[91]
aes_core        net     block[90]               block0[90]
aes_core        net     block[89]               block0[89]
aes_core        net     block[88]               block0[88]
aes_core        net     block[87]               block0[87]
aes_core        net     block[86]               block0[86]
aes_core        net     block[85]               block0[85]
aes_core        net     block[84]               block0[84]
aes_core        net     block[83]               block0[83]
aes_core        net     block[82]               block0[82]
aes_core        net     block[81]               block0[81]
aes_core        net     block[80]               block0[80]
aes_core        net     block[79]               block0[79]
aes_core        net     block[78]               block0[78]
aes_core        net     block[77]               block0[77]
aes_core        net     block[76]               block0[76]
aes_core        net     block[75]               block0[75]
aes_core        net     block[74]               block0[74]
aes_core        net     block[73]               block0[73]
aes_core        net     block[72]               block0[72]
aes_core        net     block[71]               block0[71]
aes_core        net     block[70]               block0[70]
aes_core        net     block[69]               block0[69]
aes_core        net     block[68]               block0[68]
aes_core        net     block[67]               block0[67]
aes_core        net     block[66]               block0[66]
aes_core        net     block[65]               block0[65]
aes_core        net     block[64]               block0[64]
aes_core        net     block[63]               block0[63]
aes_core        net     block[62]               block0[62]
aes_core        net     block[61]               block0[61]
aes_core        net     block[60]               block0[60]
aes_core        net     block[59]               block0[59]
aes_core        net     block[58]               block0[58]
aes_core        net     block[57]               block0[57]
aes_core        net     block[56]               block0[56]
aes_core        net     block[55]               block0[55]
aes_core        net     block[54]               block0[54]
aes_core        net     block[53]               block0[53]
aes_core        net     block[52]               block0[52]
aes_core        net     block[51]               block0[51]
aes_core        net     block[50]               block0[50]
aes_core        net     block[49]               block0[49]
aes_core        net     block[48]               block0[48]
aes_core        net     block[47]               block0[47]
aes_core        net     block[46]               block0[46]
aes_core        net     block[45]               block0[45]
aes_core        net     block[44]               block0[44]
aes_core        net     block[43]               block0[43]
aes_core        net     block[42]               block0[42]
aes_core        net     block[41]               block0[41]
aes_core        net     block[40]               block0[40]
aes_core        net     block[39]               block0[39]
aes_core        net     block[38]               block0[38]
aes_core        net     block[37]               block0[37]
aes_core        net     block[36]               block0[36]
aes_core        net     block[35]               block0[35]
aes_core        net     block[34]               block0[34]
aes_core        net     block[33]               block0[33]
aes_core        net     block[32]               block0[32]
aes_core        net     block[31]               block0[31]
aes_core        net     block[30]               block0[30]
aes_core        net     block[29]               block0[29]
aes_core        net     block[28]               block0[28]
aes_core        net     block[27]               block0[27]
aes_core        net     block[26]               block0[26]
aes_core        net     block[25]               block0[25]
aes_core        net     block[24]               block0[24]
aes_core        net     block[23]               block0[23]
aes_core        net     block[22]               block0[22]
aes_core        net     block[21]               block0[21]
aes_core        net     block[20]               block0[20]
aes_core        net     block[19]               block0[19]
aes_core        net     block[18]               block0[18]
aes_core        net     block[17]               block0[17]
aes_core        net     block[16]               block0[16]
aes_core        net     block[15]               block0[15]
aes_core        net     block[14]               block0[14]
aes_core        net     block[13]               block0[13]
aes_core        net     block[12]               block0[12]
aes_core        net     block[11]               block0[11]
aes_core        net     block[10]               block0[10]
aes_core        net     block[9]                block0[9]
aes_core        net     block[8]                block0[8]
aes_core        net     block[7]                block0[7]
aes_core        net     block[6]                block0[6]
aes_core        net     block[5]                block0[5]
aes_core        net     block[4]                block0[4]
aes_core        net     block[3]                block0[3]
aes_core        net     block[2]                block0[2]
aes_core        net     block[1]                block0[1]
aes_core        net     block[0]                block0[0]
aes_core        net     next                    next0
aes_core        net     aes_core_ctrl_reg[0]    aes_core_ctrl_reg_0_
aes_encipher_block port next                    next0
aes_encipher_block port block                   block0
aes_encipher_block port block[127]              block0[127]
aes_encipher_block port block[126]              block0[126]
aes_encipher_block port block[125]              block0[125]
aes_encipher_block port block[124]              block0[124]
aes_encipher_block port block[123]              block0[123]
aes_encipher_block port block[122]              block0[122]
aes_encipher_block port block[121]              block0[121]
aes_encipher_block port block[120]              block0[120]
aes_encipher_block port block[119]              block0[119]
aes_encipher_block port block[118]              block0[118]
aes_encipher_block port block[117]              block0[117]
aes_encipher_block port block[116]              block0[116]
aes_encipher_block port block[115]              block0[115]
aes_encipher_block port block[114]              block0[114]
aes_encipher_block port block[113]              block0[113]
aes_encipher_block port block[112]              block0[112]
aes_encipher_block port block[111]              block0[111]
aes_encipher_block port block[110]              block0[110]
aes_encipher_block port block[109]              block0[109]
aes_encipher_block port block[108]              block0[108]
aes_encipher_block port block[107]              block0[107]
aes_encipher_block port block[106]              block0[106]
aes_encipher_block port block[105]              block0[105]
aes_encipher_block port block[104]              block0[104]
aes_encipher_block port block[103]              block0[103]
aes_encipher_block port block[102]              block0[102]
aes_encipher_block port block[101]              block0[101]
aes_encipher_block port block[100]              block0[100]
aes_encipher_block port block[99]               block0[99]
aes_encipher_block port block[98]               block0[98]
aes_encipher_block port block[97]               block0[97]
aes_encipher_block port block[96]               block0[96]
aes_encipher_block port block[95]               block0[95]
aes_encipher_block port block[94]               block0[94]
aes_encipher_block port block[93]               block0[93]
aes_encipher_block port block[92]               block0[92]
aes_encipher_block port block[91]               block0[91]
aes_encipher_block port block[90]               block0[90]
aes_encipher_block port block[89]               block0[89]
aes_encipher_block port block[88]               block0[88]
aes_encipher_block port block[87]               block0[87]
aes_encipher_block port block[86]               block0[86]
aes_encipher_block port block[85]               block0[85]
aes_encipher_block port block[84]               block0[84]
aes_encipher_block port block[83]               block0[83]
aes_encipher_block port block[82]               block0[82]
aes_encipher_block port block[81]               block0[81]
aes_encipher_block port block[80]               block0[80]
aes_encipher_block port block[79]               block0[79]
aes_encipher_block port block[78]               block0[78]
aes_encipher_block port block[77]               block0[77]
aes_encipher_block port block[76]               block0[76]
aes_encipher_block port block[75]               block0[75]
aes_encipher_block port block[74]               block0[74]
aes_encipher_block port block[73]               block0[73]
aes_encipher_block port block[72]               block0[72]
aes_encipher_block port block[71]               block0[71]
aes_encipher_block port block[70]               block0[70]
aes_encipher_block port block[69]               block0[69]
aes_encipher_block port block[68]               block0[68]
aes_encipher_block port block[67]               block0[67]
aes_encipher_block port block[66]               block0[66]
aes_encipher_block port block[65]               block0[65]
aes_encipher_block port block[64]               block0[64]
aes_encipher_block port block[63]               block0[63]
aes_encipher_block port block[62]               block0[62]
aes_encipher_block port block[61]               block0[61]
aes_encipher_block port block[60]               block0[60]
aes_encipher_block port block[59]               block0[59]
aes_encipher_block port block[58]               block0[58]
aes_encipher_block port block[57]               block0[57]
aes_encipher_block port block[56]               block0[56]
aes_encipher_block port block[55]               block0[55]
aes_encipher_block port block[54]               block0[54]
aes_encipher_block port block[53]               block0[53]
aes_encipher_block port block[52]               block0[52]
aes_encipher_block port block[51]               block0[51]
aes_encipher_block port block[50]               block0[50]
aes_encipher_block port block[49]               block0[49]
aes_encipher_block port block[48]               block0[48]
aes_encipher_block port block[47]               block0[47]
aes_encipher_block port block[46]               block0[46]
aes_encipher_block port block[45]               block0[45]
aes_encipher_block port block[44]               block0[44]
aes_encipher_block port block[43]               block0[43]
aes_encipher_block port block[42]               block0[42]
aes_encipher_block port block[41]               block0[41]
aes_encipher_block port block[40]               block0[40]
aes_encipher_block port block[39]               block0[39]
aes_encipher_block port block[38]               block0[38]
aes_encipher_block port block[37]               block0[37]
aes_encipher_block port block[36]               block0[36]
aes_encipher_block port block[35]               block0[35]
aes_encipher_block port block[34]               block0[34]
aes_encipher_block port block[33]               block0[33]
aes_encipher_block port block[32]               block0[32]
aes_encipher_block port block[31]               block0[31]
aes_encipher_block port block[30]               block0[30]
aes_encipher_block port block[29]               block0[29]
aes_encipher_block port block[28]               block0[28]
aes_encipher_block port block[27]               block0[27]
aes_encipher_block port block[26]               block0[26]
aes_encipher_block port block[25]               block0[25]
aes_encipher_block port block[24]               block0[24]
aes_encipher_block port block[23]               block0[23]
aes_encipher_block port block[22]               block0[22]
aes_encipher_block port block[21]               block0[21]
aes_encipher_block port block[20]               block0[20]
aes_encipher_block port block[19]               block0[19]
aes_encipher_block port block[18]               block0[18]
aes_encipher_block port block[17]               block0[17]
aes_encipher_block port block[16]               block0[16]
aes_encipher_block port block[15]               block0[15]
aes_encipher_block port block[14]               block0[14]
aes_encipher_block port block[13]               block0[13]
aes_encipher_block port block[12]               block0[12]
aes_encipher_block port block[11]               block0[11]
aes_encipher_block port block[10]               block0[10]
aes_encipher_block port block[9]                block0[9]
aes_encipher_block port block[8]                block0[8]
aes_encipher_block port block[7]                block0[7]
aes_encipher_block port block[6]                block0[6]
aes_encipher_block port block[5]                block0[5]
aes_encipher_block port block[4]                block0[4]
aes_encipher_block port block[3]                block0[3]
aes_encipher_block port block[2]                block0[2]
aes_encipher_block port block[1]                block0[1]
aes_encipher_block port block[0]                block0[0]
aes_encipher_block net  block                   block0
aes_encipher_block net  block[127]              block0[127]
aes_encipher_block net  block[126]              block0[126]
aes_encipher_block net  block[125]              block0[125]
aes_encipher_block net  block[124]              block0[124]
aes_encipher_block net  block[123]              block0[123]
aes_encipher_block net  block[122]              block0[122]
aes_encipher_block net  block[121]              block0[121]
aes_encipher_block net  block[120]              block0[120]
aes_encipher_block net  block[119]              block0[119]
aes_encipher_block net  block[118]              block0[118]
aes_encipher_block net  block[117]              block0[117]
aes_encipher_block net  block[116]              block0[116]
aes_encipher_block net  block[115]              block0[115]
aes_encipher_block net  block[114]              block0[114]
aes_encipher_block net  block[113]              block0[113]
aes_encipher_block net  block[112]              block0[112]
aes_encipher_block net  block[111]              block0[111]
aes_encipher_block net  block[110]              block0[110]
aes_encipher_block net  block[109]              block0[109]
aes_encipher_block net  block[108]              block0[108]
aes_encipher_block net  block[107]              block0[107]
aes_encipher_block net  block[106]              block0[106]
aes_encipher_block net  block[105]              block0[105]
aes_encipher_block net  block[104]              block0[104]
aes_encipher_block net  block[103]              block0[103]
aes_encipher_block net  block[102]              block0[102]
aes_encipher_block net  block[101]              block0[101]
aes_encipher_block net  block[100]              block0[100]
aes_encipher_block net  block[99]               block0[99]
aes_encipher_block net  block[98]               block0[98]
aes_encipher_block net  block[97]               block0[97]
aes_encipher_block net  block[96]               block0[96]
aes_encipher_block net  block[95]               block0[95]
aes_encipher_block net  block[94]               block0[94]
aes_encipher_block net  block[93]               block0[93]
aes_encipher_block net  block[92]               block0[92]
aes_encipher_block net  block[91]               block0[91]
aes_encipher_block net  block[90]               block0[90]
aes_encipher_block net  block[89]               block0[89]
aes_encipher_block net  block[88]               block0[88]
aes_encipher_block net  block[87]               block0[87]
aes_encipher_block net  block[86]               block0[86]
aes_encipher_block net  block[85]               block0[85]
aes_encipher_block net  block[84]               block0[84]
aes_encipher_block net  block[83]               block0[83]
aes_encipher_block net  block[82]               block0[82]
aes_encipher_block net  block[81]               block0[81]
aes_encipher_block net  block[80]               block0[80]
aes_encipher_block net  block[79]               block0[79]
aes_encipher_block net  block[78]               block0[78]
aes_encipher_block net  block[77]               block0[77]
aes_encipher_block net  block[76]               block0[76]
aes_encipher_block net  block[75]               block0[75]
aes_encipher_block net  block[74]               block0[74]
aes_encipher_block net  block[73]               block0[73]
aes_encipher_block net  block[72]               block0[72]
aes_encipher_block net  block[71]               block0[71]
aes_encipher_block net  block[70]               block0[70]
aes_encipher_block net  block[69]               block0[69]
aes_encipher_block net  block[68]               block0[68]
aes_encipher_block net  block[67]               block0[67]
aes_encipher_block net  block[66]               block0[66]
aes_encipher_block net  block[65]               block0[65]
aes_encipher_block net  block[64]               block0[64]
aes_encipher_block net  block[63]               block0[63]
aes_encipher_block net  block[62]               block0[62]
aes_encipher_block net  block[61]               block0[61]
aes_encipher_block net  block[60]               block0[60]
aes_encipher_block net  block[59]               block0[59]
aes_encipher_block net  block[58]               block0[58]
aes_encipher_block net  block[57]               block0[57]
aes_encipher_block net  block[56]               block0[56]
aes_encipher_block net  block[55]               block0[55]
aes_encipher_block net  block[54]               block0[54]
aes_encipher_block net  block[53]               block0[53]
aes_encipher_block net  block[52]               block0[52]
aes_encipher_block net  block[51]               block0[51]
aes_encipher_block net  block[50]               block0[50]
aes_encipher_block net  block[49]               block0[49]
aes_encipher_block net  block[48]               block0[48]
aes_encipher_block net  block[47]               block0[47]
aes_encipher_block net  block[46]               block0[46]
aes_encipher_block net  block[45]               block0[45]
aes_encipher_block net  block[44]               block0[44]
aes_encipher_block net  block[43]               block0[43]
aes_encipher_block net  block[42]               block0[42]
aes_encipher_block net  block[41]               block0[41]
aes_encipher_block net  block[40]               block0[40]
aes_encipher_block net  block[39]               block0[39]
aes_encipher_block net  block[38]               block0[38]
aes_encipher_block net  block[37]               block0[37]
aes_encipher_block net  block[36]               block0[36]
aes_encipher_block net  block[35]               block0[35]
aes_encipher_block net  block[34]               block0[34]
aes_encipher_block net  block[33]               block0[33]
aes_encipher_block net  block[32]               block0[32]
aes_encipher_block net  block[31]               block0[31]
aes_encipher_block net  block[30]               block0[30]
aes_encipher_block net  block[29]               block0[29]
aes_encipher_block net  block[28]               block0[28]
aes_encipher_block net  block[27]               block0[27]
aes_encipher_block net  block[26]               block0[26]
aes_encipher_block net  block[25]               block0[25]
aes_encipher_block net  block[24]               block0[24]
aes_encipher_block net  block[23]               block0[23]
aes_encipher_block net  block[22]               block0[22]
aes_encipher_block net  block[21]               block0[21]
aes_encipher_block net  block[20]               block0[20]
aes_encipher_block net  block[19]               block0[19]
aes_encipher_block net  block[18]               block0[18]
aes_encipher_block net  block[17]               block0[17]
aes_encipher_block net  block[16]               block0[16]
aes_encipher_block net  block[15]               block0[15]
aes_encipher_block net  block[14]               block0[14]
aes_encipher_block net  block[13]               block0[13]
aes_encipher_block net  block[12]               block0[12]
aes_encipher_block net  block[11]               block0[11]
aes_encipher_block net  block[10]               block0[10]
aes_encipher_block net  block[9]                block0[9]
aes_encipher_block net  block[8]                block0[8]
aes_encipher_block net  block[7]                block0[7]
aes_encipher_block net  block[6]                block0[6]
aes_encipher_block net  block[5]                block0[5]
aes_encipher_block net  block[4]                block0[4]
aes_encipher_block net  block[3]                block0[3]
aes_encipher_block net  block[2]                block0[2]
aes_encipher_block net  block[1]                block0[1]
aes_encipher_block net  block[0]                block0[0]
aes_encipher_block net  next                    next0
aes_decipher_block port next                    next0
aes_decipher_block port block                   block0
aes_decipher_block port block[127]              block0[127]
aes_decipher_block port block[126]              block0[126]
aes_decipher_block port block[125]              block0[125]
aes_decipher_block port block[124]              block0[124]
aes_decipher_block port block[123]              block0[123]
aes_decipher_block port block[122]              block0[122]
aes_decipher_block port block[121]              block0[121]
aes_decipher_block port block[120]              block0[120]
aes_decipher_block port block[119]              block0[119]
aes_decipher_block port block[118]              block0[118]
aes_decipher_block port block[117]              block0[117]
aes_decipher_block port block[116]              block0[116]
aes_decipher_block port block[115]              block0[115]
aes_decipher_block port block[114]              block0[114]
aes_decipher_block port block[113]              block0[113]
aes_decipher_block port block[112]              block0[112]
aes_decipher_block port block[111]              block0[111]
aes_decipher_block port block[110]              block0[110]
aes_decipher_block port block[109]              block0[109]
aes_decipher_block port block[108]              block0[108]
aes_decipher_block port block[107]              block0[107]
aes_decipher_block port block[106]              block0[106]
aes_decipher_block port block[105]              block0[105]
aes_decipher_block port block[104]              block0[104]
aes_decipher_block port block[103]              block0[103]
aes_decipher_block port block[102]              block0[102]
aes_decipher_block port block[101]              block0[101]
aes_decipher_block port block[100]              block0[100]
aes_decipher_block port block[99]               block0[99]
aes_decipher_block port block[98]               block0[98]
aes_decipher_block port block[97]               block0[97]
aes_decipher_block port block[96]               block0[96]
aes_decipher_block port block[95]               block0[95]
aes_decipher_block port block[94]               block0[94]
aes_decipher_block port block[93]               block0[93]
aes_decipher_block port block[92]               block0[92]
aes_decipher_block port block[91]               block0[91]
aes_decipher_block port block[90]               block0[90]
aes_decipher_block port block[89]               block0[89]
aes_decipher_block port block[88]               block0[88]
aes_decipher_block port block[87]               block0[87]
aes_decipher_block port block[86]               block0[86]
aes_decipher_block port block[85]               block0[85]
aes_decipher_block port block[84]               block0[84]
aes_decipher_block port block[83]               block0[83]
aes_decipher_block port block[82]               block0[82]
aes_decipher_block port block[81]               block0[81]
aes_decipher_block port block[80]               block0[80]
aes_decipher_block port block[79]               block0[79]
aes_decipher_block port block[78]               block0[78]
aes_decipher_block port block[77]               block0[77]
aes_decipher_block port block[76]               block0[76]
aes_decipher_block port block[75]               block0[75]
aes_decipher_block port block[74]               block0[74]
aes_decipher_block port block[73]               block0[73]
aes_decipher_block port block[72]               block0[72]
aes_decipher_block port block[71]               block0[71]
aes_decipher_block port block[70]               block0[70]
aes_decipher_block port block[69]               block0[69]
aes_decipher_block port block[68]               block0[68]
aes_decipher_block port block[67]               block0[67]
aes_decipher_block port block[66]               block0[66]
aes_decipher_block port block[65]               block0[65]
aes_decipher_block port block[64]               block0[64]
aes_decipher_block port block[63]               block0[63]
aes_decipher_block port block[62]               block0[62]
aes_decipher_block port block[61]               block0[61]
aes_decipher_block port block[60]               block0[60]
aes_decipher_block port block[59]               block0[59]
aes_decipher_block port block[58]               block0[58]
aes_decipher_block port block[57]               block0[57]
aes_decipher_block port block[56]               block0[56]
aes_decipher_block port block[55]               block0[55]
aes_decipher_block port block[54]               block0[54]
aes_decipher_block port block[53]               block0[53]
aes_decipher_block port block[52]               block0[52]
aes_decipher_block port block[51]               block0[51]
aes_decipher_block port block[50]               block0[50]
aes_decipher_block port block[49]               block0[49]
aes_decipher_block port block[48]               block0[48]
aes_decipher_block port block[47]               block0[47]
aes_decipher_block port block[46]               block0[46]
aes_decipher_block port block[45]               block0[45]
aes_decipher_block port block[44]               block0[44]
aes_decipher_block port block[43]               block0[43]
aes_decipher_block port block[42]               block0[42]
aes_decipher_block port block[41]               block0[41]
aes_decipher_block port block[40]               block0[40]
aes_decipher_block port block[39]               block0[39]
aes_decipher_block port block[38]               block0[38]
aes_decipher_block port block[37]               block0[37]
aes_decipher_block port block[36]               block0[36]
aes_decipher_block port block[35]               block0[35]
aes_decipher_block port block[34]               block0[34]
aes_decipher_block port block[33]               block0[33]
aes_decipher_block port block[32]               block0[32]
aes_decipher_block port block[31]               block0[31]
aes_decipher_block port block[30]               block0[30]
aes_decipher_block port block[29]               block0[29]
aes_decipher_block port block[28]               block0[28]
aes_decipher_block port block[27]               block0[27]
aes_decipher_block port block[26]               block0[26]
aes_decipher_block port block[25]               block0[25]
aes_decipher_block port block[24]               block0[24]
aes_decipher_block port block[23]               block0[23]
aes_decipher_block port block[22]               block0[22]
aes_decipher_block port block[21]               block0[21]
aes_decipher_block port block[20]               block0[20]
aes_decipher_block port block[19]               block0[19]
aes_decipher_block port block[18]               block0[18]
aes_decipher_block port block[17]               block0[17]
aes_decipher_block port block[16]               block0[16]
aes_decipher_block port block[15]               block0[15]
aes_decipher_block port block[14]               block0[14]
aes_decipher_block port block[13]               block0[13]
aes_decipher_block port block[12]               block0[12]
aes_decipher_block port block[11]               block0[11]
aes_decipher_block port block[10]               block0[10]
aes_decipher_block port block[9]                block0[9]
aes_decipher_block port block[8]                block0[8]
aes_decipher_block port block[7]                block0[7]
aes_decipher_block port block[6]                block0[6]
aes_decipher_block port block[5]                block0[5]
aes_decipher_block port block[4]                block0[4]
aes_decipher_block port block[3]                block0[3]
aes_decipher_block port block[2]                block0[2]
aes_decipher_block port block[1]                block0[1]
aes_decipher_block port block[0]                block0[0]
aes_decipher_block net  block                   block0
aes_decipher_block net  block[127]              block0[127]
aes_decipher_block net  block[126]              block0[126]
aes_decipher_block net  block[125]              block0[125]
aes_decipher_block net  block[124]              block0[124]
aes_decipher_block net  block[123]              block0[123]
aes_decipher_block net  block[122]              block0[122]
aes_decipher_block net  block[121]              block0[121]
aes_decipher_block net  block[120]              block0[120]
aes_decipher_block net  block[119]              block0[119]
aes_decipher_block net  block[118]              block0[118]
aes_decipher_block net  block[117]              block0[117]
aes_decipher_block net  block[116]              block0[116]
aes_decipher_block net  block[115]              block0[115]
aes_decipher_block net  block[114]              block0[114]
aes_decipher_block net  block[113]              block0[113]
aes_decipher_block net  block[112]              block0[112]
aes_decipher_block net  block[111]              block0[111]
aes_decipher_block net  block[110]              block0[110]
aes_decipher_block net  block[109]              block0[109]
aes_decipher_block net  block[108]              block0[108]
aes_decipher_block net  block[107]              block0[107]
aes_decipher_block net  block[106]              block0[106]
aes_decipher_block net  block[105]              block0[105]
aes_decipher_block net  block[104]              block0[104]
aes_decipher_block net  block[103]              block0[103]
aes_decipher_block net  block[102]              block0[102]
aes_decipher_block net  block[101]              block0[101]
aes_decipher_block net  block[100]              block0[100]
aes_decipher_block net  block[99]               block0[99]
aes_decipher_block net  block[98]               block0[98]
aes_decipher_block net  block[97]               block0[97]
aes_decipher_block net  block[96]               block0[96]
aes_decipher_block net  block[95]               block0[95]
aes_decipher_block net  block[94]               block0[94]
aes_decipher_block net  block[93]               block0[93]
aes_decipher_block net  block[92]               block0[92]
aes_decipher_block net  block[91]               block0[91]
aes_decipher_block net  block[90]               block0[90]
aes_decipher_block net  block[89]               block0[89]
aes_decipher_block net  block[88]               block0[88]
aes_decipher_block net  block[87]               block0[87]
aes_decipher_block net  block[86]               block0[86]
aes_decipher_block net  block[85]               block0[85]
aes_decipher_block net  block[84]               block0[84]
aes_decipher_block net  block[83]               block0[83]
aes_decipher_block net  block[82]               block0[82]
aes_decipher_block net  block[81]               block0[81]
aes_decipher_block net  block[80]               block0[80]
aes_decipher_block net  block[79]               block0[79]
aes_decipher_block net  block[78]               block0[78]
aes_decipher_block net  block[77]               block0[77]
aes_decipher_block net  block[76]               block0[76]
aes_decipher_block net  block[75]               block0[75]
aes_decipher_block net  block[74]               block0[74]
aes_decipher_block net  block[73]               block0[73]
aes_decipher_block net  block[72]               block0[72]
aes_decipher_block net  block[71]               block0[71]
aes_decipher_block net  block[70]               block0[70]
aes_decipher_block net  block[69]               block0[69]
aes_decipher_block net  block[68]               block0[68]
aes_decipher_block net  block[67]               block0[67]
aes_decipher_block net  block[66]               block0[66]
aes_decipher_block net  block[65]               block0[65]
aes_decipher_block net  block[64]               block0[64]
aes_decipher_block net  block[63]               block0[63]
aes_decipher_block net  block[62]               block0[62]
aes_decipher_block net  block[61]               block0[61]
aes_decipher_block net  block[60]               block0[60]
aes_decipher_block net  block[59]               block0[59]
aes_decipher_block net  block[58]               block0[58]
aes_decipher_block net  block[57]               block0[57]
aes_decipher_block net  block[56]               block0[56]
aes_decipher_block net  block[55]               block0[55]
aes_decipher_block net  block[54]               block0[54]
aes_decipher_block net  block[53]               block0[53]
aes_decipher_block net  block[52]               block0[52]
aes_decipher_block net  block[51]               block0[51]
aes_decipher_block net  block[50]               block0[50]
aes_decipher_block net  block[49]               block0[49]
aes_decipher_block net  block[48]               block0[48]
aes_decipher_block net  block[47]               block0[47]
aes_decipher_block net  block[46]               block0[46]
aes_decipher_block net  block[45]               block0[45]
aes_decipher_block net  block[44]               block0[44]
aes_decipher_block net  block[43]               block0[43]
aes_decipher_block net  block[42]               block0[42]
aes_decipher_block net  block[41]               block0[41]
aes_decipher_block net  block[40]               block0[40]
aes_decipher_block net  block[39]               block0[39]
aes_decipher_block net  block[38]               block0[38]
aes_decipher_block net  block[37]               block0[37]
aes_decipher_block net  block[36]               block0[36]
aes_decipher_block net  block[35]               block0[35]
aes_decipher_block net  block[34]               block0[34]
aes_decipher_block net  block[33]               block0[33]
aes_decipher_block net  block[32]               block0[32]
aes_decipher_block net  block[31]               block0[31]
aes_decipher_block net  block[30]               block0[30]
aes_decipher_block net  block[29]               block0[29]
aes_decipher_block net  block[28]               block0[28]
aes_decipher_block net  block[27]               block0[27]
aes_decipher_block net  block[26]               block0[26]
aes_decipher_block net  block[25]               block0[25]
aes_decipher_block net  block[24]               block0[24]
aes_decipher_block net  block[23]               block0[23]
aes_decipher_block net  block[22]               block0[22]
aes_decipher_block net  block[21]               block0[21]
aes_decipher_block net  block[20]               block0[20]
aes_decipher_block net  block[19]               block0[19]
aes_decipher_block net  block[18]               block0[18]
aes_decipher_block net  block[17]               block0[17]
aes_decipher_block net  block[16]               block0[16]
aes_decipher_block net  block[15]               block0[15]
aes_decipher_block net  block[14]               block0[14]
aes_decipher_block net  block[13]               block0[13]
aes_decipher_block net  block[12]               block0[12]
aes_decipher_block net  block[11]               block0[11]
aes_decipher_block net  block[10]               block0[10]
aes_decipher_block net  block[9]                block0[9]
aes_decipher_block net  block[8]                block0[8]
aes_decipher_block net  block[7]                block0[7]
aes_decipher_block net  block[6]                block0[6]
aes_decipher_block net  block[5]                block0[5]
aes_decipher_block net  block[4]                block0[4]
aes_decipher_block net  block[3]                block0[3]
aes_decipher_block net  block[2]                block0[2]
aes_decipher_block net  block[1]                block0[1]
aes_decipher_block net  block[0]                block0[0]
aes_decipher_block net  next                    next0
aes_key_mem     cell    clk_gate_key_mem_reg[0] clk_gate_key_mem_reg_0_
aes_key_mem     cell    clk_gate_key_mem_reg[1] clk_gate_key_mem_reg_1_
aes_key_mem     cell    clk_gate_key_mem_reg[2] clk_gate_key_mem_reg_2_
aes_key_mem     cell    clk_gate_key_mem_reg[3] clk_gate_key_mem_reg_3_
aes_key_mem     cell    clk_gate_key_mem_reg[4] clk_gate_key_mem_reg_4_
aes_key_mem     cell    clk_gate_key_mem_reg[5] clk_gate_key_mem_reg_5_
aes_key_mem     cell    clk_gate_key_mem_reg[6] clk_gate_key_mem_reg_6_
aes_key_mem     cell    clk_gate_key_mem_reg[7] clk_gate_key_mem_reg_7_
aes_key_mem     cell    clk_gate_key_mem_reg[8] clk_gate_key_mem_reg_8_
aes_key_mem     cell    clk_gate_key_mem_reg[9] clk_gate_key_mem_reg_9_
aes_key_mem     cell    clk_gate_key_mem_reg[10] clk_gate_key_mem_reg_10_
aes_key_mem     cell    clk_gate_key_mem_reg[11] clk_gate_key_mem_reg_11_
aes_key_mem     cell    clk_gate_key_mem_reg[12] clk_gate_key_mem_reg_12_
aes_key_mem     cell    clk_gate_key_mem_reg[13] clk_gate_key_mem_reg_13_
aes_key_mem     cell    clk_gate_key_mem_reg[14] clk_gate_key_mem_reg_14_
aes_key_mem     net     *Logic0*                n_Logic0_
aes_key_mem     net     n28                     n28010
aes_key_mem     net     n29                     n29010
aes_key_mem     net     n30                     n30010
aes_key_mem     net     n31                     n31100
aes_key_mem     net     n50                     n5010
aes_key_mem     net     n52                     n5210
aes_key_mem     net     n54                     n5410
aes_key_mem     net     n56                     n5610
aes_key_mem     net     n58                     n5810
aes_key_mem     net     n60                     n6010
aes_key_mem     net     n64                     n6410
aes_key_mem     net     n66                     n6610
aes_key_mem     net     n68                     n6810
aes_key_mem     net     n70                     n7010
aes_key_mem     net     n72                     n7210
aes_key_mem     net     n74                     n7410
aes_key_mem     net     n76                     n7610
aes_key_mem     net     n78                     n7810
aes_key_mem     net     n280                    n28000
aes_key_mem     net     n290                    n29000
aes_key_mem     net     n300                    n30000
aes_key_mem     net     n2800                   n28001
aes_key_mem     net     n2900                   n29001
aes_key_mem     net     n3000                   n30001
aes_key_mem     net     n3110                   n31101
aes_sbox        net     new_sboxw[1]            new_sboxw_1_
aes_sbox        net     new_sboxw[30]           new_sboxw_30_
aes_sbox        net     new_sboxw[8]            new_sboxw_8_
aes_sbox        net     new_sboxw[0]            new_sboxw_0_

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
aes             cell    clk_gate_key_reg_reg_0_ clk_gate_key_reg_reg_0_0
aes             cell    clk_gate_key_reg_reg_1_ clk_gate_key_reg_reg_1_0
aes             cell    clk_gate_key_reg_reg_2_ clk_gate_key_reg_reg_2_0
aes             cell    clk_gate_key_reg_reg_3_ clk_gate_key_reg_reg_3_0
aes             cell    clk_gate_key_reg_reg_4_ clk_gate_key_reg_reg_4_0
aes             cell    clk_gate_key_reg_reg_5_ clk_gate_key_reg_reg_5_0
aes             cell    clk_gate_key_reg_reg_6_ clk_gate_key_reg_reg_6_0
aes             cell    clk_gate_key_reg_reg_7_ clk_gate_key_reg_reg_7_0
aes             cell    clk_gate_block_reg_reg_0_ clk_gate_block_reg_reg_0_0
aes             cell    clk_gate_block_reg_reg_1_ clk_gate_block_reg_reg_1_0
aes             cell    clk_gate_block_reg_reg_2_ clk_gate_block_reg_reg_2_0
aes             cell    clk_gate_block_reg_reg_3_ clk_gate_block_reg_reg_3_0
1
echo "End: [cputime -self -child]"
End: 69
checkpoint compile
CPU-compile: 69
MEM-compile: 250176
CLK-compile: 1651949284
check_design
 
****************************************
check_design summary:
Version:     M-2016.12-SP3
Date:        Sat May  7 12:48:04 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              75
    Connected to power or ground (LINT-32)                         43
    Nets connected to multiple pins on same cell (LINT-33)         32
--------------------------------------------------------------------------------

Warning: In design 'aes', a pin on submodule 'clk_gate_key_reg_reg_0_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes', a pin on submodule 'clk_gate_key_reg_reg_1_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes', a pin on submodule 'clk_gate_key_reg_reg_2_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes', a pin on submodule 'clk_gate_key_reg_reg_3_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes', a pin on submodule 'clk_gate_key_reg_reg_4_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes', a pin on submodule 'clk_gate_key_reg_reg_5_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes', a pin on submodule 'clk_gate_key_reg_reg_6_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes', a pin on submodule 'clk_gate_key_reg_reg_7_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes', a pin on submodule 'clk_gate_block_reg_reg_0_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes', a pin on submodule 'clk_gate_block_reg_reg_1_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes', a pin on submodule 'clk_gate_block_reg_reg_2_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes', a pin on submodule 'clk_gate_block_reg_reg_3_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_core', a pin on submodule 'clk_gate_aes_core_ctrl_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_encipher_block', a pin on submodule 'clk_gate_block_w3_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_encipher_block', a pin on submodule 'clk_gate_round_ctr_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_encipher_block', a pin on submodule 'clk_gate_block_w2_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_encipher_block', a pin on submodule 'clk_gate_block_w1_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_encipher_block', a pin on submodule 'clk_gate_block_w0_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_decipher_block', a pin on submodule 'clk_gate_block_w3_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_decipher_block', a pin on submodule 'clk_gate_round_ctr_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_decipher_block', a pin on submodule 'clk_gate_block_w2_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_decipher_block', a pin on submodule 'clk_gate_block_w1_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_decipher_block', a pin on submodule 'clk_gate_block_w0_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_round_ctr_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_prev_key0_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_rcon_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_key_mem_reg_0_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_key_mem_reg_1_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_key_mem_reg_2_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_key_mem_reg_3_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_key_mem_reg_4_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_key_mem_reg_5_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_key_mem_reg_6_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_key_mem_reg_7_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_key_mem_reg_8_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_key_mem_reg_9_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_key_mem_reg_10_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_key_mem_reg_11_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_key_mem_reg_12_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_key_mem_reg_13_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_key_mem_reg_14_' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_key_mem_ctrl_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes_key_mem', a pin on submodule 'clk_gate_prev_key1_reg_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[0]' is connected to pins 'encdec', 'key[224]'', 'key[192]', 'key[160]', 'key[128]', 'key[96]', 'key[64]', 'key[32]', 'key[0]', 'block0[96]', 'block0[64]', 'block0[32]', 'block0[0]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[31]' is connected to pins 'key[255]', 'key[223]'', 'key[191]', 'key[159]', 'key[127]', 'key[95]', 'key[63]', 'key[31]', 'block0[127]', 'block0[95]', 'block0[63]', 'block0[31]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[30]' is connected to pins 'key[254]', 'key[222]'', 'key[190]', 'key[158]', 'key[126]', 'key[94]', 'key[62]', 'key[30]', 'block0[126]', 'block0[94]', 'block0[62]', 'block0[30]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[29]' is connected to pins 'key[253]', 'key[221]'', 'key[189]', 'key[157]', 'key[125]', 'key[93]', 'key[61]', 'key[29]', 'block0[125]', 'block0[93]', 'block0[61]', 'block0[29]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[28]' is connected to pins 'key[252]', 'key[220]'', 'key[188]', 'key[156]', 'key[124]', 'key[92]', 'key[60]', 'key[28]', 'block0[124]', 'block0[92]', 'block0[60]', 'block0[28]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[27]' is connected to pins 'key[251]', 'key[219]'', 'key[187]', 'key[155]', 'key[123]', 'key[91]', 'key[59]', 'key[27]', 'block0[123]', 'block0[91]', 'block0[59]', 'block0[27]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[26]' is connected to pins 'key[250]', 'key[218]'', 'key[186]', 'key[154]', 'key[122]', 'key[90]', 'key[58]', 'key[26]', 'block0[122]', 'block0[90]', 'block0[58]', 'block0[26]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[25]' is connected to pins 'key[249]', 'key[217]'', 'key[185]', 'key[153]', 'key[121]', 'key[89]', 'key[57]', 'key[25]', 'block0[121]', 'block0[89]', 'block0[57]', 'block0[25]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[24]' is connected to pins 'key[248]', 'key[216]'', 'key[184]', 'key[152]', 'key[120]', 'key[88]', 'key[56]', 'key[24]', 'block0[120]', 'block0[88]', 'block0[56]', 'block0[24]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[23]' is connected to pins 'key[247]', 'key[215]'', 'key[183]', 'key[151]', 'key[119]', 'key[87]', 'key[55]', 'key[23]', 'block0[119]', 'block0[87]', 'block0[55]', 'block0[23]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[22]' is connected to pins 'key[246]', 'key[214]'', 'key[182]', 'key[150]', 'key[118]', 'key[86]', 'key[54]', 'key[22]', 'block0[118]', 'block0[86]', 'block0[54]', 'block0[22]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[21]' is connected to pins 'key[245]', 'key[213]'', 'key[181]', 'key[149]', 'key[117]', 'key[85]', 'key[53]', 'key[21]', 'block0[117]', 'block0[85]', 'block0[53]', 'block0[21]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[20]' is connected to pins 'key[244]', 'key[212]'', 'key[180]', 'key[148]', 'key[116]', 'key[84]', 'key[52]', 'key[20]', 'block0[116]', 'block0[84]', 'block0[52]', 'block0[20]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[19]' is connected to pins 'key[243]', 'key[211]'', 'key[179]', 'key[147]', 'key[115]', 'key[83]', 'key[51]', 'key[19]', 'block0[115]', 'block0[83]', 'block0[51]', 'block0[19]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[18]' is connected to pins 'key[242]', 'key[210]'', 'key[178]', 'key[146]', 'key[114]', 'key[82]', 'key[50]', 'key[18]', 'block0[114]', 'block0[82]', 'block0[50]', 'block0[18]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[17]' is connected to pins 'key[241]', 'key[209]'', 'key[177]', 'key[145]', 'key[113]', 'key[81]', 'key[49]', 'key[17]', 'block0[113]', 'block0[81]', 'block0[49]', 'block0[17]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[16]' is connected to pins 'key[240]', 'key[208]'', 'key[176]', 'key[144]', 'key[112]', 'key[80]', 'key[48]', 'key[16]', 'block0[112]', 'block0[80]', 'block0[48]', 'block0[16]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[15]' is connected to pins 'key[239]', 'key[207]'', 'key[175]', 'key[143]', 'key[111]', 'key[79]', 'key[47]', 'key[15]', 'block0[111]', 'block0[79]', 'block0[47]', 'block0[15]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[14]' is connected to pins 'key[238]', 'key[206]'', 'key[174]', 'key[142]', 'key[110]', 'key[78]', 'key[46]', 'key[14]', 'block0[110]', 'block0[78]', 'block0[46]', 'block0[14]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[13]' is connected to pins 'key[237]', 'key[205]'', 'key[173]', 'key[141]', 'key[109]', 'key[77]', 'key[45]', 'key[13]', 'block0[109]', 'block0[77]', 'block0[45]', 'block0[13]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[12]' is connected to pins 'key[236]', 'key[204]'', 'key[172]', 'key[140]', 'key[108]', 'key[76]', 'key[44]', 'key[12]', 'block0[108]', 'block0[76]', 'block0[44]', 'block0[12]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[11]' is connected to pins 'key[235]', 'key[203]'', 'key[171]', 'key[139]', 'key[107]', 'key[75]', 'key[43]', 'key[11]', 'block0[107]', 'block0[75]', 'block0[43]', 'block0[11]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[10]' is connected to pins 'key[234]', 'key[202]'', 'key[170]', 'key[138]', 'key[106]', 'key[74]', 'key[42]', 'key[10]', 'block0[106]', 'block0[74]', 'block0[42]', 'block0[10]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[9]' is connected to pins 'key[233]', 'key[201]'', 'key[169]', 'key[137]', 'key[105]', 'key[73]', 'key[41]', 'key[9]', 'block0[105]', 'block0[73]', 'block0[41]', 'block0[9]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[8]' is connected to pins 'key[232]', 'key[200]'', 'key[168]', 'key[136]', 'key[104]', 'key[72]', 'key[40]', 'key[8]', 'block0[104]', 'block0[72]', 'block0[40]', 'block0[8]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[7]' is connected to pins 'key[231]', 'key[199]'', 'key[167]', 'key[135]', 'key[103]', 'key[71]', 'key[39]', 'key[7]', 'block0[103]', 'block0[71]', 'block0[39]', 'block0[7]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[6]' is connected to pins 'key[230]', 'key[198]'', 'key[166]', 'key[134]', 'key[102]', 'key[70]', 'key[38]', 'key[6]', 'block0[102]', 'block0[70]', 'block0[38]', 'block0[6]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[5]' is connected to pins 'key[229]', 'key[197]'', 'key[165]', 'key[133]', 'key[101]', 'key[69]', 'key[37]', 'key[5]', 'block0[101]', 'block0[69]', 'block0[37]', 'block0[5]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[4]' is connected to pins 'key[228]', 'key[196]'', 'key[164]', 'key[132]', 'key[100]', 'key[68]', 'key[36]', 'key[4]', 'block0[100]', 'block0[68]', 'block0[36]', 'block0[4]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[3]' is connected to pins 'key[227]', 'key[195]'', 'key[163]', 'key[131]', 'key[99]', 'key[67]', 'key[35]', 'key[3]', 'block0[99]', 'block0[67]', 'block0[35]', 'block0[3]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[2]' is connected to pins 'key[226]', 'key[194]'', 'key[162]', 'key[130]', 'key[98]', 'key[66]', 'key[34]', 'key[2]', 'block0[98]', 'block0[66]', 'block0[34]', 'block0[2]'.
Warning: In design 'aes', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net 'write_data[1]' is connected to pins 'key[225]', 'key[193]'', 'key[161]', 'key[129]', 'key[97]', 'key[65]', 'key[33]', 'key[1]', 'block0[97]', 'block0[65]', 'block0[33]', 'block0[1]'.
1
#----------------------------------------------------------------------#
#                           FINAL QOR REPORT                           #
#----------------------------------------------------------------------#
current_design $design_name
Current design is 'aes'.
{aes}
file delete $design_name.profile_post.out
report_qor
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : aes
Version: M-2016.12-SP3
Date   : Sat May  7 12:48:04 2022
****************************************


  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:              34.00
  Critical Path Length:          1.83
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         49
  Hierarchical Port Count:       2155
  Leaf Cell Count:              12307
  Buf/Inv Cell Count:            1808
  Buf Cell Count:                 409
  Inv Cell Count:                1399
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      9272
  Sequential Cell Count:         3035
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    34372.799778
  Noncombinational Area: 36194.399972
  Buf/Inv Area:           4370.999954
  Total Buffer Area:          1414.80
  Total Inverter Area:        2956.20
  Macro/Black Box Area:      0.000000
  Net Area:             889877.751160
  -----------------------------------
  Cell Area:             70567.199750
  Design Area:          960444.950910


  Design Rules
  -----------------------------------
  Total Number of Nets:         12357
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: lnissrv4

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   13.35
  Logic Optimization:                  8.84
  Mapping Optimization:               39.16
  -----------------------------------------
  Overall Compile Time:               65.96
  Overall Compile Wall Clock Time:    66.67

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
report_area
 
****************************************
Report : area
Design : aes
Version: M-2016.12-SP3
Date   : Sat May  7 12:48:04 2022
****************************************

Library(s) Used:

    scadv12_cmos10sf_rvt_tt_1p0v_25c (File: /uusoc/facility/cad_common/Artisan/GF/cmos65g/aci/sc-adv12/synopsys/scadv12_cmos10sf_rvt_tt_1p0v_25c.db)

Number of ports:                         2231
Number of nets:                         14512
Number of cells:                        12362
Number of combinational cells:           9272
Number of sequential cells:              3041
Number of macros/black boxes:               0
Number of buf/inv:                       1808
Number of references:                      41

Combinational area:              34372.799778
Buf/Inv area:                     4370.999954
Noncombinational area:           36194.399972
Macro/Black Box area:                0.000000
Net Interconnect area:          889877.751160

Total cell area:                 70567.199750
Total area:                     960444.950910
1
report_timing -attributes
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes
Version: M-2016.12-SP3
Date   : Sat May  7 12:48:04 2022
****************************************

Operating Conditions: tt_1p0v_25c   Library: scadv12_cmos10sf_rvt_tt_1p0v_25c
Wire Load Model Mode: segmented

  Startpoint: core/enc_block/clock_r_REG2575_S3
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: core/keymem/clock_r_REG1274_S12
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes                cmos10sf_wl5          scadv12_cmos10sf_rvt_tt_1p0v_25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                   Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/enc_block/clock_r_REG2575_S3/CK (DFFRPQX4A12TR)
                                                          0.00       0.00 r
  core/enc_block/clock_r_REG2575_S3/Q (DFFRPQX4A12TR)     0.09       0.09 f
  core/enc_block/U39/Y (INVX4BA12TR)                      0.02       0.11 r
  core/enc_block/U105/Y (OR2X2A12TR)                      0.05       0.16 r
  core/enc_block/U58/Y (AOI21X8A12TR)                     0.03       0.19 f
  core/enc_block/U28/Y (OAI22X3A12TR)                     0.06       0.25 r
  core/enc_block/U47/Y (NOR2BX6A12TR)                     0.03       0.28 f
  core/enc_block/U46/Y (BUFX11A12TR)                      0.04       0.32 f
  core/enc_block/U72/Y (NAND2X8A12TR)                     0.02       0.34 r
  core/enc_block/U44/Y (INVX4A12TR)                       0.02       0.36 f
  core/enc_block/U86/Y (BUFX16A12TR)                      0.04       0.41 f
  core/enc_block/U50/Y (AOI22X0P7A12TR)                   0.06       0.47 r
  core/enc_block/U170/Y (OAI221X2A12TR)                   0.06       0.53 f
  core/enc_block/sboxw[0] (aes_encipher_block)            0.00       0.53 f
  core/U65/Y (AO22X1P4A12TR)                              0.10       0.64 f
  core/sbox_inst/sboxw[0] (aes_sbox)                      0.00       0.64 f
  core/sbox_inst/U1717/Y (INVX2A12TR)                     0.07       0.71 r
  core/sbox_inst/U370/Y (NAND2X1A12TR)                    0.07       0.78 f
  core/sbox_inst/U1526/Y (INVX2A12TR)                     0.07       0.85 r
  core/sbox_inst/U702/Y (INVX6BA12TR)                     0.04       0.89 f
  core/sbox_inst/U825/Y (NAND2X8MA12TR)                   0.04       0.93 r
  core/sbox_inst/U41/Y (INVX11A12TR)                      0.02       0.95 f
  core/sbox_inst/U217/Y (BUFHX6A12TR)                     0.05       1.00 f
  core/sbox_inst/U213/Y (NAND2X1A12TR)                    0.05       1.05 r
  core/sbox_inst/U1425/Y (OA21X1A12TR)                    0.06       1.11 r
  core/sbox_inst/U61/Y (NAND4X2MA12TR)                    0.04       1.15 f
  core/sbox_inst/U57/Y (AND2X3A12TR)                      0.05       1.20 f
  core/sbox_inst/U60/Y (NOR3X2A12TR)                      0.03       1.23 r
  core/sbox_inst/U64/Y (OAI211X0P7A12TR)                  0.06       1.29 f
  core/sbox_inst/U1683/Y (AOI22X1A12TR)                   0.06       1.35 r
  core/sbox_inst/U375/Y (OA22X1A12TR)                     0.08       1.43 r
  core/sbox_inst/U663/Y (INVX4A12TR)                      0.04       1.47 f
  core/sbox_inst/new_sboxw[0] (aes_sbox)                  0.00       1.47 f
  core/keymem/new_sboxw[0] (aes_key_mem)                  0.00       1.47 f
  core/keymem/U831/Y (INVX0P5BA12TR)                      0.06       1.53 r
  core/keymem/U146/Y (XOR2X0P5A12TR)                      0.05       1.58 f
  core/keymem/U142/Y (NAND2X1A12TR)                       0.03       1.61 r
  core/keymem/U145/Y (AND3X1A12TR)                        0.06       1.67 r
  core/keymem/U208/Y (OAI221X2A12TR)                      0.05       1.72 f
  core/keymem/U449/Y (OAI21BX4A12TR)                      0.11       1.83 f
  core/keymem/clock_r_REG1274_S12/D (DFFRPQX0P5A12TR)     0.00       1.83 f
  data arrival time                                                  1.83

  clock clock (rise edge)                                 2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.10       1.90
  core/keymem/clock_r_REG1274_S12/CK (DFFRPQX0P5A12TR)
                                                          0.00       1.90 r
  library setup time                                     -0.07       1.83
  data required time                                                 1.83
  -----------------------------------------------------------------------------------------------
  data required time                                                 1.83
  data arrival time                                                 -1.83
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
report_constraints
 
****************************************
Report : constraint
Design : aes
Version: M-2016.12-SP3
Date   : Sat May  7 12:48:04 2022
****************************************


                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost
    -----------------------------------------------------
    clock                        0.00      1.00      0.00
    default                      0.00      1.00      0.00
    -----------------------------------------------------
    max_delay/setup                                  0.00

                              Total Neg  Critical
    Group (critical_range)      Slack    Endpoints   Cost
    -----------------------------------------------------
    clock                        0.00         0      0.00
    default                      0.00         0      0.00
    -----------------------------------------------------
    critical_range                                   0.00

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost
    -----------------------------------------------------
    clock                        0.00      1.00      0.00
    default                      0.00      1.00      0.00
    -----------------------------------------------------
    min_delay/hold                                   0.00


    Constraint                                       Cost
    -----------------------------------------------------
    max_transition                                   0.00 (MET)
    max_fanout                                       0.00 (MET)
    max_capacitance                                  0.00 (MET)
    max_delay/setup                                  0.00 (MET)
    sequential_clock_pulse_width                     0.00 (MET)
    critical_range                                   0.00 (MET)
    min_delay/hold                                   0.00 (MET)
    min_period                                       0.00 (MET)


1
checkpoint report
CPU-report: 69
MEM-report: 250176
CLK-report: 1651949284
#----------------------------------------------------------------------#
#                                 WRITE                                #
#----------------------------------------------------------------------#
current_design $design_name
Current design is 'aes'.
{aes}
write -format ddc -hierarchy -output $design_name.dcopt.ddc
Writing ddc file 'aes.dcopt.ddc'.
1
write -format verilog -hierarchy -output $design_name.dcopt.v
Writing verilog file '/research/ece/lnis/USERS/boston/vlsi_projects/aes/synthesis/aes.dcopt.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write -format verilog -hierarchy -output ./../pnr/design_files/$design_name.dcopt.v
Writing verilog file '/research/ece/lnis/USERS/boston/vlsi_projects/aes/pnr/design_files/aes.dcopt.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdc $design_name.dcopt.sdc
1
write_sdc ./../pnr/design_files/$design_name.dcopt.sdc
1
write_sdf -context verilog $design_name.dcopt.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/research/ece/lnis/USERS/boston/vlsi_projects/aes/synthesis/aes.dcopt.sdf'. (WT-3)
1
redirect $design_name.dcopt.constraints { report_constraints -all_violators -verbose -significant_digits 3}
redirect $design_name.dcopt.paths { report_timing -path end -delay max -max_paths 2000 -nworst 100 -significant_digits 3}
redirect $design_name.dcopt.fullpaths { report_timing -path full -delay max -max_paths 2000 -nworst 100 -significant_digits 3}
redirect $design_name.dcopt.area { report_area }
redirect $design_name.dcopt.power { report_power }
# write_mw_verilog -design $design_name $design_name.mw.v
write_parasitics -format reduced -output $design_name.spef
Information: Writing parasitics to file '/research/ece/lnis/USERS/boston/vlsi_projects/aes/synthesis/aes.spef'. (WP-3)
1
checkpoint write
CPU-write: 89
MEM-write: 1113864
CLK-write: 1651949305
exit

Thank you...
