Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan  7 19:32:02 2021
| Host         : DESKTOP-1P7FONU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file snake_game_timing_summary_routed.rpt -pb snake_game_timing_summary_routed.pb -rpx snake_game_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_game
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: View/clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.451        0.000                      0                 2166        0.043        0.000                      0                 2166        4.500        0.000                       0                  1624  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.451        0.000                      0                 2166        0.043        0.000                      0                 2166        4.500        0.000                       0                  1624  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 View/map1[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/start_point_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 1.358ns (23.236%)  route 4.486ns (76.764%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.552     5.103    View/clk_IBUF_BUFG
    SLICE_X50Y64         FDRE                                         r  View/map1[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  View/map1[-1111111109]/Q
                         net (fo=104, routed)         1.464     7.086    Logic/start_point_reg_0[2]
    SLICE_X32Y70         MUXF7 (Prop_muxf7_S_O)       0.296     7.382 r  Logic/start_point_reg_i_72/O
                         net (fo=1, routed)           0.000     7.382    Logic/start_point_reg_i_72_n_0
    SLICE_X32Y70         MUXF8 (Prop_muxf8_I0_O)      0.104     7.486 r  Logic/start_point_reg_i_24/O
                         net (fo=1, routed)           1.454     8.940    View/start_point_reg_16
    SLICE_X42Y67         LUT6 (Prop_lut6_I1_O)        0.316     9.256 r  View/start_point_reg_i_6/O
                         net (fo=1, routed)           0.878    10.134    View/start_point_reg_i_6_n_0
    SLICE_X51Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.258 r  View/start_point_reg_i_1/O
                         net (fo=1, routed)           0.690    10.948    View/map[4]
    DSP48_X1Y24          DSP48E1                                      r  View/start_point_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.525    14.896    View/clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  View/start_point_reg/CLK
                         clock pessimism              0.259    15.156    
                         clock uncertainty           -0.035    15.121    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722    11.399    View/start_point_reg
  -------------------------------------------------------------------
                         required time                         11.399    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 Logic/snake_pos_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_tile_type_reg[2][0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 2.781ns (30.391%)  route 6.370ns (69.609%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.616     5.167    Logic/clk_IBUF_BUFG
    SLICE_X58Y65         FDSE                                         r  Logic/snake_pos_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDSE (Prop_fdse_C_Q)         0.456     5.623 r  Logic/snake_pos_reg[2][1]/Q
                         net (fo=159, routed)         1.382     7.005    Logic/snake_pos_reg_n_0_[2][1]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.129 r  Logic/left_snake_body_direction[2][3]_i_15/O
                         net (fo=1, routed)           0.000     7.129    Logic/left_snake_body_direction[2][3]_i_15_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.662 r  Logic/left_snake_body_direction_reg[2][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.662    Logic/left_snake_body_direction_reg[2][3]_i_7_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.977 f  Logic/left_snake_body_direction_reg[2][3]_i_8/O[3]
                         net (fo=1, routed)           0.659     8.637    Logic/left_snake_body_direction_reg[2][3]_i_8_n_4
    SLICE_X53Y80         LUT4 (Prop_lut4_I2_O)        0.307     8.944 r  Logic/left_snake_body_direction[2][3]_i_6/O
                         net (fo=2, routed)           0.441     9.384    Logic/left_snake_body_direction[2][3]_i_6_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.508 f  Logic/left_snake_body_direction[2][3]_i_4/O
                         net (fo=5, routed)           1.214    10.723    Logic/left_snake_body_direction[2][3]_i_4_n_0
    SLICE_X54Y83         LUT4 (Prop_lut4_I0_O)        0.150    10.873 f  Logic/left_snake_body_direction[2][2]_i_2/O
                         net (fo=2, routed)           0.609    11.482    Logic/left_snake_body_direction[2][2]_i_2_n_0
    SLICE_X54Y82         LUT4 (Prop_lut4_I1_O)        0.320    11.802 r  Logic/snake_tile_type[2][3]_i_18/O
                         net (fo=3, routed)           0.736    12.538    Logic/snake_tile_type[2][3]_i_18_n_0
    SLICE_X54Y82         LUT4 (Prop_lut4_I2_O)        0.328    12.866 r  Logic/snake_tile_type[2][3]_i_12/O
                         net (fo=5, routed)           0.679    13.545    Logic/snake_tile_type[2][3]_i_12_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.669 r  Logic/snake_tile_type[2][3]_i_2/O
                         net (fo=4, routed)           0.649    14.318    Logic/snake_tile_type[2][3]_i_2_n_0
    SLICE_X55Y82         FDSE                                         r  Logic/snake_tile_type_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.431    14.802    Logic/clk_IBUF_BUFG
    SLICE_X55Y82         FDSE                                         r  Logic/snake_tile_type_reg[2][0]/C
                         clock pessimism              0.259    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X55Y82         FDSE (Setup_fdse_C_CE)      -0.205    14.821    Logic/snake_tile_type_reg[2][0]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -14.318    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 Logic/snake_pos_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_tile_type_reg[2][1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 2.781ns (30.391%)  route 6.370ns (69.609%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.616     5.167    Logic/clk_IBUF_BUFG
    SLICE_X58Y65         FDSE                                         r  Logic/snake_pos_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDSE (Prop_fdse_C_Q)         0.456     5.623 r  Logic/snake_pos_reg[2][1]/Q
                         net (fo=159, routed)         1.382     7.005    Logic/snake_pos_reg_n_0_[2][1]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.129 r  Logic/left_snake_body_direction[2][3]_i_15/O
                         net (fo=1, routed)           0.000     7.129    Logic/left_snake_body_direction[2][3]_i_15_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.662 r  Logic/left_snake_body_direction_reg[2][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.662    Logic/left_snake_body_direction_reg[2][3]_i_7_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.977 f  Logic/left_snake_body_direction_reg[2][3]_i_8/O[3]
                         net (fo=1, routed)           0.659     8.637    Logic/left_snake_body_direction_reg[2][3]_i_8_n_4
    SLICE_X53Y80         LUT4 (Prop_lut4_I2_O)        0.307     8.944 r  Logic/left_snake_body_direction[2][3]_i_6/O
                         net (fo=2, routed)           0.441     9.384    Logic/left_snake_body_direction[2][3]_i_6_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.508 f  Logic/left_snake_body_direction[2][3]_i_4/O
                         net (fo=5, routed)           1.214    10.723    Logic/left_snake_body_direction[2][3]_i_4_n_0
    SLICE_X54Y83         LUT4 (Prop_lut4_I0_O)        0.150    10.873 f  Logic/left_snake_body_direction[2][2]_i_2/O
                         net (fo=2, routed)           0.609    11.482    Logic/left_snake_body_direction[2][2]_i_2_n_0
    SLICE_X54Y82         LUT4 (Prop_lut4_I1_O)        0.320    11.802 r  Logic/snake_tile_type[2][3]_i_18/O
                         net (fo=3, routed)           0.736    12.538    Logic/snake_tile_type[2][3]_i_18_n_0
    SLICE_X54Y82         LUT4 (Prop_lut4_I2_O)        0.328    12.866 r  Logic/snake_tile_type[2][3]_i_12/O
                         net (fo=5, routed)           0.679    13.545    Logic/snake_tile_type[2][3]_i_12_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.669 r  Logic/snake_tile_type[2][3]_i_2/O
                         net (fo=4, routed)           0.649    14.318    Logic/snake_tile_type[2][3]_i_2_n_0
    SLICE_X55Y82         FDSE                                         r  Logic/snake_tile_type_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.431    14.802    Logic/clk_IBUF_BUFG
    SLICE_X55Y82         FDSE                                         r  Logic/snake_tile_type_reg[2][1]/C
                         clock pessimism              0.259    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X55Y82         FDSE (Setup_fdse_C_CE)      -0.205    14.821    Logic/snake_tile_type_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -14.318    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 Logic/snake_pos_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_tile_type_reg[2][2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 2.781ns (30.391%)  route 6.370ns (69.609%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.616     5.167    Logic/clk_IBUF_BUFG
    SLICE_X58Y65         FDSE                                         r  Logic/snake_pos_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDSE (Prop_fdse_C_Q)         0.456     5.623 r  Logic/snake_pos_reg[2][1]/Q
                         net (fo=159, routed)         1.382     7.005    Logic/snake_pos_reg_n_0_[2][1]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.129 r  Logic/left_snake_body_direction[2][3]_i_15/O
                         net (fo=1, routed)           0.000     7.129    Logic/left_snake_body_direction[2][3]_i_15_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.662 r  Logic/left_snake_body_direction_reg[2][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.662    Logic/left_snake_body_direction_reg[2][3]_i_7_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.977 f  Logic/left_snake_body_direction_reg[2][3]_i_8/O[3]
                         net (fo=1, routed)           0.659     8.637    Logic/left_snake_body_direction_reg[2][3]_i_8_n_4
    SLICE_X53Y80         LUT4 (Prop_lut4_I2_O)        0.307     8.944 r  Logic/left_snake_body_direction[2][3]_i_6/O
                         net (fo=2, routed)           0.441     9.384    Logic/left_snake_body_direction[2][3]_i_6_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.508 f  Logic/left_snake_body_direction[2][3]_i_4/O
                         net (fo=5, routed)           1.214    10.723    Logic/left_snake_body_direction[2][3]_i_4_n_0
    SLICE_X54Y83         LUT4 (Prop_lut4_I0_O)        0.150    10.873 f  Logic/left_snake_body_direction[2][2]_i_2/O
                         net (fo=2, routed)           0.609    11.482    Logic/left_snake_body_direction[2][2]_i_2_n_0
    SLICE_X54Y82         LUT4 (Prop_lut4_I1_O)        0.320    11.802 r  Logic/snake_tile_type[2][3]_i_18/O
                         net (fo=3, routed)           0.736    12.538    Logic/snake_tile_type[2][3]_i_18_n_0
    SLICE_X54Y82         LUT4 (Prop_lut4_I2_O)        0.328    12.866 r  Logic/snake_tile_type[2][3]_i_12/O
                         net (fo=5, routed)           0.679    13.545    Logic/snake_tile_type[2][3]_i_12_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.669 r  Logic/snake_tile_type[2][3]_i_2/O
                         net (fo=4, routed)           0.649    14.318    Logic/snake_tile_type[2][3]_i_2_n_0
    SLICE_X55Y82         FDSE                                         r  Logic/snake_tile_type_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.431    14.802    Logic/clk_IBUF_BUFG
    SLICE_X55Y82         FDSE                                         r  Logic/snake_tile_type_reg[2][2]/C
                         clock pessimism              0.259    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X55Y82         FDSE (Setup_fdse_C_CE)      -0.205    14.821    Logic/snake_tile_type_reg[2][2]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -14.318    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 Logic/snake_pos_reg[2][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_tile_type_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 2.781ns (30.391%)  route 6.370ns (69.609%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.616     5.167    Logic/clk_IBUF_BUFG
    SLICE_X58Y65         FDSE                                         r  Logic/snake_pos_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDSE (Prop_fdse_C_Q)         0.456     5.623 r  Logic/snake_pos_reg[2][1]/Q
                         net (fo=159, routed)         1.382     7.005    Logic/snake_pos_reg_n_0_[2][1]
    SLICE_X52Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.129 r  Logic/left_snake_body_direction[2][3]_i_15/O
                         net (fo=1, routed)           0.000     7.129    Logic/left_snake_body_direction[2][3]_i_15_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.662 r  Logic/left_snake_body_direction_reg[2][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.662    Logic/left_snake_body_direction_reg[2][3]_i_7_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.977 f  Logic/left_snake_body_direction_reg[2][3]_i_8/O[3]
                         net (fo=1, routed)           0.659     8.637    Logic/left_snake_body_direction_reg[2][3]_i_8_n_4
    SLICE_X53Y80         LUT4 (Prop_lut4_I2_O)        0.307     8.944 r  Logic/left_snake_body_direction[2][3]_i_6/O
                         net (fo=2, routed)           0.441     9.384    Logic/left_snake_body_direction[2][3]_i_6_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.508 f  Logic/left_snake_body_direction[2][3]_i_4/O
                         net (fo=5, routed)           1.214    10.723    Logic/left_snake_body_direction[2][3]_i_4_n_0
    SLICE_X54Y83         LUT4 (Prop_lut4_I0_O)        0.150    10.873 f  Logic/left_snake_body_direction[2][2]_i_2/O
                         net (fo=2, routed)           0.609    11.482    Logic/left_snake_body_direction[2][2]_i_2_n_0
    SLICE_X54Y82         LUT4 (Prop_lut4_I1_O)        0.320    11.802 r  Logic/snake_tile_type[2][3]_i_18/O
                         net (fo=3, routed)           0.736    12.538    Logic/snake_tile_type[2][3]_i_18_n_0
    SLICE_X54Y82         LUT4 (Prop_lut4_I2_O)        0.328    12.866 r  Logic/snake_tile_type[2][3]_i_12/O
                         net (fo=5, routed)           0.679    13.545    Logic/snake_tile_type[2][3]_i_12_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.669 r  Logic/snake_tile_type[2][3]_i_2/O
                         net (fo=4, routed)           0.649    14.318    Logic/snake_tile_type[2][3]_i_2_n_0
    SLICE_X55Y82         FDRE                                         r  Logic/snake_tile_type_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.431    14.802    Logic/clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  Logic/snake_tile_type_reg[2][3]/C
                         clock pessimism              0.259    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X55Y82         FDRE (Setup_fdre_C_CE)      -0.205    14.821    Logic/snake_tile_type_reg[2][3]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -14.318    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 View/map1[-1111111110]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/start_point_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 1.450ns (25.077%)  route 4.332ns (74.923%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.542     5.093    View/clk_IBUF_BUFG
    SLICE_X45Y68         FDRE                                         r  View/map1[-1111111110]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  View/map1[-1111111110]_rep/Q
                         net (fo=82, routed)          1.527     7.077    Logic/start_point_reg_i_288_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.201 r  Logic/start_point_reg_i_363/O
                         net (fo=1, routed)           0.000     7.201    Logic/start_point_reg_i_363_n_0
    SLICE_X33Y69         MUXF7 (Prop_muxf7_I0_O)      0.212     7.413 r  Logic/start_point_reg_i_288/O
                         net (fo=1, routed)           0.000     7.413    Logic/start_point_reg_i_288_n_0
    SLICE_X33Y69         MUXF8 (Prop_muxf8_I1_O)      0.094     7.507 r  Logic/start_point_reg_i_132/O
                         net (fo=1, routed)           0.612     8.118    View/start_point_reg_i_17_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.316     8.434 r  View/start_point_reg_i_54/O
                         net (fo=1, routed)           0.573     9.007    View/start_point_reg_i_54_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.131 r  View/start_point_reg_i_17/O
                         net (fo=1, routed)           0.865     9.997    View/start_point_reg_i_17_n_0
    SLICE_X49Y62         LUT5 (Prop_lut5_I0_O)        0.124    10.121 r  View/start_point_reg_i_4/O
                         net (fo=1, routed)           0.755    10.876    View/map[1]
    DSP48_X1Y24          DSP48E1                                      r  View/start_point_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.525    14.896    View/clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  View/start_point_reg/CLK
                         clock pessimism              0.259    15.156    
                         clock uncertainty           -0.035    15.121    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722    11.399    View/start_point_reg
  -------------------------------------------------------------------
                         required time                         11.399    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 View/map1[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/start_point_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 1.358ns (23.638%)  route 4.387ns (76.362%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.552     5.103    View/clk_IBUF_BUFG
    SLICE_X50Y64         FDRE                                         r  View/map1[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  View/map1[-1111111109]/Q
                         net (fo=104, routed)         1.711     7.333    Logic/start_point_reg_0[2]
    SLICE_X31Y77         MUXF7 (Prop_muxf7_S_O)       0.296     7.629 r  Logic/start_point_reg_i_152/O
                         net (fo=1, routed)           0.000     7.629    Logic/start_point_reg_i_152_n_0
    SLICE_X31Y77         MUXF8 (Prop_muxf8_I0_O)      0.104     7.733 r  Logic/start_point_reg_i_64/O
                         net (fo=1, routed)           1.213     8.946    View/start_point_reg_5
    SLICE_X41Y68         LUT6 (Prop_lut6_I4_O)        0.316     9.262 r  View/start_point_reg_i_20/O
                         net (fo=1, routed)           0.849    10.110    View/start_point_reg_i_20_n_0
    SLICE_X49Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.234 r  View/start_point_reg_i_5/O
                         net (fo=1, routed)           0.614    10.848    View/map[0]
    DSP48_X1Y24          DSP48E1                                      r  View/start_point_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.525    14.896    View/clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  View/start_point_reg/CLK
                         clock pessimism              0.259    15.156    
                         clock uncertainty           -0.035    15.121    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722    11.399    View/start_point_reg
  -------------------------------------------------------------------
                         required time                         11.399    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 Logic/snake_pos_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_tile_type_reg[3][2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 2.637ns (30.005%)  route 6.152ns (69.995%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.545     5.096    Logic/clk_IBUF_BUFG
    SLICE_X56Y69         FDRE                                         r  Logic/snake_pos_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.518     5.614 r  Logic/snake_pos_reg[2][2]/Q
                         net (fo=158, routed)         1.213     6.828    Logic/snake_pos_reg_n_0_[2][2]
    SLICE_X61Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.952 r  Logic/left_snake_body_direction[3][3]_i_14/O
                         net (fo=1, routed)           0.000     6.952    Logic/left_snake_body_direction[3][3]_i_14_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.350 r  Logic/left_snake_body_direction_reg[3][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.350    Logic/left_snake_body_direction_reg[3][3]_i_7_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.684 f  Logic/left_snake_body_direction_reg[3][3]_i_11/O[1]
                         net (fo=1, routed)           0.831     8.515    Logic/left_snake_body_direction_reg[3][3]_i_11_n_6
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.303     8.818 r  Logic/left_snake_body_direction[3][3]_i_6/O
                         net (fo=6, routed)           0.618     9.436    Logic/left_snake_body_direction[3][3]_i_6_n_0
    SLICE_X61Y80         LUT5 (Prop_lut5_I0_O)        0.150     9.586 r  Logic/left_snake_body_direction[3][3]_i_4/O
                         net (fo=5, routed)           0.790    10.376    Logic/left_snake_body_direction[3][3]_i_4_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I3_O)        0.326    10.702 f  Logic/left_snake_body_direction[3][3]_i_1/O
                         net (fo=7, routed)           1.176    11.878    Logic/left_snake_body_direction[3][3]_i_1_n_0
    SLICE_X62Y83         LUT4 (Prop_lut4_I1_O)        0.152    12.030 f  Logic/snake_tile_type[3][3]_i_5/O
                         net (fo=2, routed)           0.877    12.907    Logic/snake_tile_type[3][3]_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.332    13.239 r  Logic/snake_tile_type[3][3]_i_1/O
                         net (fo=4, routed)           0.646    13.885    Logic/snake_tile_type[3][3]_i_1_n_0
    SLICE_X60Y83         FDSE                                         r  Logic/snake_tile_type_reg[3][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.498    14.869    Logic/clk_IBUF_BUFG
    SLICE_X60Y83         FDSE                                         r  Logic/snake_tile_type_reg[3][2]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y83         FDSE (Setup_fdse_C_S)       -0.524    14.569    Logic/snake_tile_type_reg[3][2]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -13.885    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 Logic/snake_pos_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_tile_type_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 2.637ns (30.005%)  route 6.152ns (69.995%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.545     5.096    Logic/clk_IBUF_BUFG
    SLICE_X56Y69         FDRE                                         r  Logic/snake_pos_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.518     5.614 r  Logic/snake_pos_reg[2][2]/Q
                         net (fo=158, routed)         1.213     6.828    Logic/snake_pos_reg_n_0_[2][2]
    SLICE_X61Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.952 r  Logic/left_snake_body_direction[3][3]_i_14/O
                         net (fo=1, routed)           0.000     6.952    Logic/left_snake_body_direction[3][3]_i_14_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.350 r  Logic/left_snake_body_direction_reg[3][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.350    Logic/left_snake_body_direction_reg[3][3]_i_7_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.684 f  Logic/left_snake_body_direction_reg[3][3]_i_11/O[1]
                         net (fo=1, routed)           0.831     8.515    Logic/left_snake_body_direction_reg[3][3]_i_11_n_6
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.303     8.818 r  Logic/left_snake_body_direction[3][3]_i_6/O
                         net (fo=6, routed)           0.618     9.436    Logic/left_snake_body_direction[3][3]_i_6_n_0
    SLICE_X61Y80         LUT5 (Prop_lut5_I0_O)        0.150     9.586 r  Logic/left_snake_body_direction[3][3]_i_4/O
                         net (fo=5, routed)           0.790    10.376    Logic/left_snake_body_direction[3][3]_i_4_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I3_O)        0.326    10.702 f  Logic/left_snake_body_direction[3][3]_i_1/O
                         net (fo=7, routed)           1.176    11.878    Logic/left_snake_body_direction[3][3]_i_1_n_0
    SLICE_X62Y83         LUT4 (Prop_lut4_I1_O)        0.152    12.030 f  Logic/snake_tile_type[3][3]_i_5/O
                         net (fo=2, routed)           0.877    12.907    Logic/snake_tile_type[3][3]_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.332    13.239 r  Logic/snake_tile_type[3][3]_i_1/O
                         net (fo=4, routed)           0.646    13.885    Logic/snake_tile_type[3][3]_i_1_n_0
    SLICE_X60Y83         FDRE                                         r  Logic/snake_tile_type_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.498    14.869    Logic/clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  Logic/snake_tile_type_reg[3][3]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y83         FDRE (Setup_fdre_C_R)       -0.524    14.569    Logic/snake_tile_type_reg[3][3]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -13.885    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 Logic/snake_pos_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_tile_type_reg[3][0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 2.637ns (30.005%)  route 6.152ns (69.995%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.545     5.096    Logic/clk_IBUF_BUFG
    SLICE_X56Y69         FDRE                                         r  Logic/snake_pos_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.518     5.614 r  Logic/snake_pos_reg[2][2]/Q
                         net (fo=158, routed)         1.213     6.828    Logic/snake_pos_reg_n_0_[2][2]
    SLICE_X61Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.952 r  Logic/left_snake_body_direction[3][3]_i_14/O
                         net (fo=1, routed)           0.000     6.952    Logic/left_snake_body_direction[3][3]_i_14_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.350 r  Logic/left_snake_body_direction_reg[3][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.350    Logic/left_snake_body_direction_reg[3][3]_i_7_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.684 f  Logic/left_snake_body_direction_reg[3][3]_i_11/O[1]
                         net (fo=1, routed)           0.831     8.515    Logic/left_snake_body_direction_reg[3][3]_i_11_n_6
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.303     8.818 r  Logic/left_snake_body_direction[3][3]_i_6/O
                         net (fo=6, routed)           0.618     9.436    Logic/left_snake_body_direction[3][3]_i_6_n_0
    SLICE_X61Y80         LUT5 (Prop_lut5_I0_O)        0.150     9.586 r  Logic/left_snake_body_direction[3][3]_i_4/O
                         net (fo=5, routed)           0.790    10.376    Logic/left_snake_body_direction[3][3]_i_4_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I3_O)        0.326    10.702 f  Logic/left_snake_body_direction[3][3]_i_1/O
                         net (fo=7, routed)           1.176    11.878    Logic/left_snake_body_direction[3][3]_i_1_n_0
    SLICE_X62Y83         LUT4 (Prop_lut4_I1_O)        0.152    12.030 f  Logic/snake_tile_type[3][3]_i_5/O
                         net (fo=2, routed)           0.877    12.907    Logic/snake_tile_type[3][3]_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.332    13.239 r  Logic/snake_tile_type[3][3]_i_1/O
                         net (fo=4, routed)           0.646    13.885    Logic/snake_tile_type[3][3]_i_1_n_0
    SLICE_X61Y83         FDSE                                         r  Logic/snake_tile_type_reg[3][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        1.498    14.869    Logic/clk_IBUF_BUFG
    SLICE_X61Y83         FDSE                                         r  Logic/snake_tile_type_reg[3][0]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y83         FDSE (Setup_fdse_C_S)       -0.429    14.664    Logic/snake_tile_type_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -13.885    
  -------------------------------------------------------------------
                         slack                                  0.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[11][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[28][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.456%)  route 0.235ns (62.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.556     1.469    Logic/clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  Logic/calc_map_reg[11][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Logic/calc_map_reg[11][1]/Q
                         net (fo=1, routed)           0.235     1.846    Logic/calc_map_reg[11]_88[1]
    SLICE_X33Y63         FDRE                                         r  Logic/map_reg[28][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.822     1.981    Logic/clk_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  Logic/map_reg[28][1]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X33Y63         FDRE (Hold_fdre_C_D)         0.072     1.803    Logic/map_reg[28][1]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[117][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[150][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.589%)  route 0.234ns (62.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.552     1.465    Logic/clk_IBUF_BUFG
    SLICE_X33Y81         FDRE                                         r  Logic/calc_map_reg[117][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Logic/calc_map_reg[117][3]/Q
                         net (fo=1, routed)           0.234     1.841    Logic/calc_map_reg[117]_45[3]
    SLICE_X36Y78         FDRE                                         r  Logic/map_reg[150][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.816     1.974    Logic/clk_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  Logic/map_reg[150][3]/C
                         clock pessimism             -0.250     1.724    
    SLICE_X36Y78         FDRE (Hold_fdre_C_D)         0.070     1.794    Logic/map_reg[150][3]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 View/pixel_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/ram1/RAM_reg_0_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.164ns (29.078%)  route 0.400ns (70.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.562     1.475    View/clk_IBUF_BUFG
    SLICE_X52Y53         FDRE                                         r  View/pixel_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  View/pixel_addr_reg[13]/Q
                         net (fo=24, routed)          0.400     2.039    View/ram1/Q[13]
    RAMB36_X1Y9          RAMB36E1                                     r  View/ram1/RAM_reg_0_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.881     2.039    View/ram1/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  View/ram1/RAM_reg_0_3/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.978    View/ram1/RAM_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[27][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[46][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.677%)  route 0.254ns (64.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.559     1.472    Logic/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  Logic/calc_map_reg[27][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Logic/calc_map_reg[27][2]/Q
                         net (fo=1, routed)           0.254     1.868    Logic/calc_map_reg[27]_70[2]
    SLICE_X35Y57         FDRE                                         r  Logic/map_reg[46][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.826     1.984    Logic/clk_IBUF_BUFG
    SLICE_X35Y57         FDRE                                         r  Logic/map_reg[46][2]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X35Y57         FDRE (Hold_fdre_C_D)         0.066     1.800    Logic/map_reg[46][2]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[58][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[83][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.552     1.465    Logic/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  Logic/calc_map_reg[58][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Logic/calc_map_reg[58][2]/Q
                         net (fo=1, routed)           0.056     1.662    Logic/calc_map_reg[58]_128[2]
    SLICE_X55Y71         FDRE                                         r  Logic/map_reg[83][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.821     1.979    Logic/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  Logic/map_reg[83][2]/C
                         clock pessimism             -0.513     1.465    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.076     1.541    Logic/map_reg[83][2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[17][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.556     1.469    Logic/clk_IBUF_BUFG
    SLICE_X35Y61         FDRE                                         r  Logic/calc_map_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Logic/calc_map_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.666    Logic/calc_map_reg[0]_62[3]
    SLICE_X35Y61         FDRE                                         r  Logic/map_reg[17][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.825     1.983    Logic/clk_IBUF_BUFG
    SLICE_X35Y61         FDRE                                         r  Logic/map_reg[17][3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.076     1.545    Logic/map_reg[17][3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[38][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[59][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.558     1.471    Logic/clk_IBUF_BUFG
    SLICE_X41Y57         FDRE                                         r  Logic/calc_map_reg[38][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Logic/calc_map_reg[38][3]/Q
                         net (fo=1, routed)           0.056     1.668    Logic/calc_map_reg[38]_16[3]
    SLICE_X41Y57         FDRE                                         r  Logic/map_reg[59][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.828     1.986    Logic/clk_IBUF_BUFG
    SLICE_X41Y57         FDRE                                         r  Logic/map_reg[59][3]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.076     1.547    Logic/map_reg[59][3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[87][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[116][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.553     1.466    Logic/clk_IBUF_BUFG
    SLICE_X49Y79         FDRE                                         r  Logic/calc_map_reg[87][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Logic/calc_map_reg[87][4]/Q
                         net (fo=1, routed)           0.056     1.663    Logic/calc_map_reg[87]_102[4]
    SLICE_X49Y79         FDRE                                         r  Logic/map_reg[116][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.821     1.979    Logic/clk_IBUF_BUFG
    SLICE_X49Y79         FDRE                                         r  Logic/map_reg[116][4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.075     1.541    Logic/map_reg[116][4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[64][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[89][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.558     1.471    Logic/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  Logic/calc_map_reg[64][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Logic/calc_map_reg[64][2]/Q
                         net (fo=1, routed)           0.056     1.668    Logic/calc_map_reg[64]_25[2]
    SLICE_X49Y65         FDRE                                         r  Logic/map_reg[89][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.826     1.984    Logic/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  Logic/map_reg[89][2]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.075     1.546    Logic/map_reg[89][2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[88][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[117][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.552     1.465    Logic/clk_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  Logic/calc_map_reg[88][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Logic/calc_map_reg[88][2]/Q
                         net (fo=1, routed)           0.056     1.662    Logic/calc_map_reg[88]_131[2]
    SLICE_X53Y78         FDRE                                         r  Logic/map_reg[117][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1623, routed)        0.821     1.979    Logic/clk_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  Logic/map_reg[117][2]/C
                         clock pessimism             -0.513     1.465    
    SLICE_X53Y78         FDRE (Hold_fdre_C_D)         0.075     1.540    Logic/map_reg[117][2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   View/ram1/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   View/ram1/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   View/ram1/RAM_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   View/ram1/RAM_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   View/ram1/RAM_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   View/ram1/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   View/ram1/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   View/ram1/RAM_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  View/ram1/RAM_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   View/ram1/RAM_reg_1_8/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y61  Logic/map_reg[17][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y61  Logic/map_reg[17][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y61  Logic/map_reg[17][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y63  Logic/map_reg[18][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y64  Logic/map_reg[18][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y64  Logic/map_reg[18][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y63  Logic/map_reg[19][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y63  Logic/map_reg[19][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y62  Logic/map_reg[19][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y63  Logic/map_reg[19][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y76  Logic/map_reg[148][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y76  Logic/map_reg[148][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y76  Logic/map_reg[148][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y77  Logic/map_reg[150][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y77  Logic/map_reg[151][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y77  Logic/map_reg[151][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y76  Logic/map_reg[152][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y76  Logic/map_reg[152][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y76  Logic/map_reg[152][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y77  Logic/map_reg[154][0]/C



