
ubuntu-preinstalled/ipcrm:     file format elf32-littlearm


Disassembly of section .init:

00000bcc <.init>:
 bcc:	push	{r3, lr}
 bd0:	bl	14a8 <strspn@plt+0x640>
 bd4:	pop	{r3, pc}

Disassembly of section .plt:

00000bd8 <raise@plt-0x14>:
 bd8:	push	{lr}		; (str lr, [sp, #-4]!)
 bdc:	ldr	lr, [pc, #4]	; be8 <raise@plt-0x4>
 be0:	add	lr, pc, lr
 be4:	ldr	pc, [lr, #8]!
 be8:	andeq	r3, r1, r4, lsl #6

00000bec <raise@plt>:
 bec:	add	ip, pc, #0, 12
 bf0:	add	ip, ip, #77824	; 0x13000
 bf4:	ldr	pc, [ip, #772]!	; 0x304

00000bf8 <strcmp@plt>:
 bf8:	add	ip, pc, #0, 12
 bfc:	add	ip, ip, #77824	; 0x13000
 c00:	ldr	pc, [ip, #764]!	; 0x2fc

00000c04 <__cxa_finalize@plt>:
 c04:	add	ip, pc, #0, 12
 c08:	add	ip, ip, #77824	; 0x13000
 c0c:	ldr	pc, [ip, #756]!	; 0x2f4

00000c10 <strtol@plt>:
 c10:	add	ip, pc, #0, 12
 c14:	add	ip, ip, #77824	; 0x13000
 c18:	ldr	pc, [ip, #748]!	; 0x2ec

00000c1c <strcspn@plt>:
 c1c:	add	ip, pc, #0, 12
 c20:	add	ip, ip, #77824	; 0x13000
 c24:	ldr	pc, [ip, #740]!	; 0x2e4

00000c28 <free@plt>:
 c28:	add	ip, pc, #0, 12
 c2c:	add	ip, ip, #77824	; 0x13000
 c30:	ldr	pc, [ip, #732]!	; 0x2dc

00000c34 <ferror@plt>:
 c34:	add	ip, pc, #0, 12
 c38:	add	ip, ip, #77824	; 0x13000
 c3c:	ldr	pc, [ip, #724]!	; 0x2d4

00000c40 <strndup@plt>:
 c40:			; <UNDEFINED> instruction: 0xe7fd4778
 c44:	add	ip, pc, #0, 12
 c48:	add	ip, ip, #77824	; 0x13000
 c4c:	ldr	pc, [ip, #712]!	; 0x2c8

00000c50 <_exit@plt>:
 c50:	add	ip, pc, #0, 12
 c54:	add	ip, ip, #77824	; 0x13000
 c58:	ldr	pc, [ip, #704]!	; 0x2c0

00000c5c <memcpy@plt>:
 c5c:	add	ip, pc, #0, 12
 c60:	add	ip, ip, #77824	; 0x13000
 c64:	ldr	pc, [ip, #696]!	; 0x2b8

00000c68 <shmget@plt>:
 c68:	add	ip, pc, #0, 12
 c6c:	add	ip, ip, #77824	; 0x13000
 c70:	ldr	pc, [ip, #688]!	; 0x2b0

00000c74 <__strtoull_internal@plt>:
 c74:	add	ip, pc, #0, 12
 c78:	add	ip, ip, #77824	; 0x13000
 c7c:	ldr	pc, [ip, #680]!	; 0x2a8

00000c80 <dcgettext@plt>:
 c80:	add	ip, pc, #0, 12
 c84:	add	ip, ip, #77824	; 0x13000
 c88:	ldr	pc, [ip, #672]!	; 0x2a0

00000c8c <strdup@plt>:
 c8c:			; <UNDEFINED> instruction: 0xe7fd4778
 c90:	add	ip, pc, #0, 12
 c94:	add	ip, ip, #77824	; 0x13000
 c98:	ldr	pc, [ip, #660]!	; 0x294

00000c9c <__stack_chk_fail@plt>:
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #77824	; 0x13000
 ca4:	ldr	pc, [ip, #652]!	; 0x28c

00000ca8 <msgctl@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #77824	; 0x13000
 cb0:	ldr	pc, [ip, #644]!	; 0x284

00000cb4 <textdomain@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #77824	; 0x13000
 cbc:	ldr	pc, [ip, #636]!	; 0x27c

00000cc0 <err@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #77824	; 0x13000
 cc8:	ldr	pc, [ip, #628]!	; 0x274

00000ccc <__fpending@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #77824	; 0x13000
 cd4:	ldr	pc, [ip, #620]!	; 0x26c

00000cd8 <shmctl@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #77824	; 0x13000
 ce0:	ldr	pc, [ip, #612]!	; 0x264

00000ce4 <malloc@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #77824	; 0x13000
 cec:	ldr	pc, [ip, #604]!	; 0x25c

00000cf0 <__libc_start_main@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #77824	; 0x13000
 cf8:	ldr	pc, [ip, #596]!	; 0x254

00000cfc <__gmon_start__@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #77824	; 0x13000
 d04:	ldr	pc, [ip, #588]!	; 0x24c

00000d08 <getopt_long@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #77824	; 0x13000
 d10:	ldr	pc, [ip, #580]!	; 0x244

00000d14 <__ctype_b_loc@plt>:
 d14:	add	ip, pc, #0, 12
 d18:	add	ip, ip, #77824	; 0x13000
 d1c:	ldr	pc, [ip, #572]!	; 0x23c

00000d20 <exit@plt>:
 d20:	add	ip, pc, #0, 12
 d24:	add	ip, ip, #77824	; 0x13000
 d28:	ldr	pc, [ip, #564]!	; 0x234

00000d2c <strtoul@plt>:
 d2c:	add	ip, pc, #0, 12
 d30:	add	ip, ip, #77824	; 0x13000
 d34:	ldr	pc, [ip, #556]!	; 0x22c

00000d38 <strlen@plt>:
 d38:	add	ip, pc, #0, 12
 d3c:	add	ip, ip, #77824	; 0x13000
 d40:	ldr	pc, [ip, #548]!	; 0x224

00000d44 <strchr@plt>:
 d44:	add	ip, pc, #0, 12
 d48:	add	ip, ip, #77824	; 0x13000
 d4c:	ldr	pc, [ip, #540]!	; 0x21c

00000d50 <warnx@plt>:
 d50:	add	ip, pc, #0, 12
 d54:	add	ip, ip, #77824	; 0x13000
 d58:	ldr	pc, [ip, #532]!	; 0x214

00000d5c <__errno_location@plt>:
 d5c:	add	ip, pc, #0, 12
 d60:	add	ip, ip, #77824	; 0x13000
 d64:	ldr	pc, [ip, #524]!	; 0x20c

00000d68 <__cxa_atexit@plt>:
 d68:			; <UNDEFINED> instruction: 0xe7fd4778
 d6c:	add	ip, pc, #0, 12
 d70:	add	ip, ip, #77824	; 0x13000
 d74:	ldr	pc, [ip, #512]!	; 0x200

00000d78 <__vasprintf_chk@plt>:
 d78:	add	ip, pc, #0, 12
 d7c:	add	ip, ip, #77824	; 0x13000
 d80:	ldr	pc, [ip, #504]!	; 0x1f8

00000d84 <semget@plt>:
 d84:	add	ip, pc, #0, 12
 d88:	add	ip, ip, #77824	; 0x13000
 d8c:	ldr	pc, [ip, #496]!	; 0x1f0

00000d90 <fgetc@plt>:
 d90:	add	ip, pc, #0, 12
 d94:	add	ip, ip, #77824	; 0x13000
 d98:	ldr	pc, [ip, #488]!	; 0x1e8

00000d9c <__printf_chk@plt>:
 d9c:	add	ip, pc, #0, 12
 da0:	add	ip, ip, #77824	; 0x13000
 da4:	ldr	pc, [ip, #480]!	; 0x1e0

00000da8 <strtod@plt>:
 da8:	add	ip, pc, #0, 12
 dac:	add	ip, ip, #77824	; 0x13000
 db0:	ldr	pc, [ip, #472]!	; 0x1d8

00000db4 <__fprintf_chk@plt>:
 db4:	add	ip, pc, #0, 12
 db8:	add	ip, ip, #77824	; 0x13000
 dbc:	ldr	pc, [ip, #464]!	; 0x1d0

00000dc0 <fclose@plt>:
 dc0:	add	ip, pc, #0, 12
 dc4:	add	ip, ip, #77824	; 0x13000
 dc8:	ldr	pc, [ip, #456]!	; 0x1c8

00000dcc <semctl@plt>:
 dcc:	add	ip, pc, #0, 12
 dd0:	add	ip, ip, #77824	; 0x13000
 dd4:	ldr	pc, [ip, #448]!	; 0x1c0

00000dd8 <setlocale@plt>:
 dd8:	add	ip, pc, #0, 12
 ddc:	add	ip, ip, #77824	; 0x13000
 de0:	ldr	pc, [ip, #440]!	; 0x1b8

00000de4 <errx@plt>:
 de4:	add	ip, pc, #0, 12
 de8:	add	ip, ip, #77824	; 0x13000
 dec:	ldr	pc, [ip, #432]!	; 0x1b0

00000df0 <warn@plt>:
 df0:	add	ip, pc, #0, 12
 df4:	add	ip, ip, #77824	; 0x13000
 df8:	ldr	pc, [ip, #424]!	; 0x1a8

00000dfc <fputc@plt>:
 dfc:	add	ip, pc, #0, 12
 e00:	add	ip, ip, #77824	; 0x13000
 e04:	ldr	pc, [ip, #416]!	; 0x1a0

00000e08 <localeconv@plt>:
 e08:	add	ip, pc, #0, 12
 e0c:	add	ip, ip, #77824	; 0x13000
 e10:	ldr	pc, [ip, #408]!	; 0x198

00000e14 <__strtoll_internal@plt>:
 e14:	add	ip, pc, #0, 12
 e18:	add	ip, ip, #77824	; 0x13000
 e1c:	ldr	pc, [ip, #400]!	; 0x190

00000e20 <msgget@plt>:
 e20:	add	ip, pc, #0, 12
 e24:	add	ip, ip, #77824	; 0x13000
 e28:	ldr	pc, [ip, #392]!	; 0x188

00000e2c <bindtextdomain@plt>:
 e2c:	add	ip, pc, #0, 12
 e30:	add	ip, ip, #77824	; 0x13000
 e34:	ldr	pc, [ip, #384]!	; 0x180

00000e38 <fputs@plt>:
 e38:	add	ip, pc, #0, 12
 e3c:	add	ip, ip, #77824	; 0x13000
 e40:	ldr	pc, [ip, #376]!	; 0x178

00000e44 <strncmp@plt>:
 e44:	add	ip, pc, #0, 12
 e48:	add	ip, ip, #77824	; 0x13000
 e4c:	ldr	pc, [ip, #368]!	; 0x170

00000e50 <abort@plt>:
 e50:	add	ip, pc, #0, 12
 e54:	add	ip, ip, #77824	; 0x13000
 e58:	ldr	pc, [ip, #360]!	; 0x168

00000e5c <__snprintf_chk@plt>:
 e5c:	add	ip, pc, #0, 12
 e60:	add	ip, ip, #77824	; 0x13000
 e64:	ldr	pc, [ip, #352]!	; 0x160

00000e68 <strspn@plt>:
 e68:	add	ip, pc, #0, 12
 e6c:	add	ip, ip, #77824	; 0x13000
 e70:	ldr	pc, [ip, #344]!	; 0x158

Disassembly of section .text:

00000e78 <.text>:
     e78:	strcs	pc, [ip, #-2271]	; 0xfffff721
     e7c:			; <UNDEFINED> instruction: 0xf8df2801
     e80:	ldrbtmi	r3, [sl], #-1292	; 0xfffffaf4
     e84:	svcmi	0x00f0e92d
     e88:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
     e8c:	strhi	pc, [r0, #-2271]	; 0xfffff721
     e90:	movwls	r6, #22555	; 0x581b
     e94:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     e98:	ldrshtle	r4, [fp], #-72	; 0xffffffb8
     e9c:			; <UNDEFINED> instruction: 0xf8df460d
     ea0:			; <UNDEFINED> instruction: 0xf8df14f4
     ea4:			; <UNDEFINED> instruction: 0x460464f4
     ea8:	andcs	r4, r6, r9, ror r4
     eac:	svc	0x0094f7ff
     eb0:			; <UNDEFINED> instruction: 0xf8df447e
     eb4:	ldrtmi	r1, [r0], -r8, ror #9
     eb8:			; <UNDEFINED> instruction: 0xf7ff4479
     ebc:			; <UNDEFINED> instruction: 0x4630efb8
     ec0:	mrc	7, 7, APSR_nzcv, cr8, cr15, {7}
     ec4:	ldrbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     ec8:			; <UNDEFINED> instruction: 0xf0024478
     ecc:	stmdavs	lr!, {r0, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
     ed0:	ldrbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
     ed4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
     ed8:	mcr	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     edc:	cmple	r9, r0, lsl #16
     ee0:	stccs	6, cr4, [r2], {7}
     ee4:	eorhi	pc, r4, #64, 6
     ee8:	ldrthi	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
     eec:	strcc	r3, [r4, #-3074]	; 0xfffff3fe
     ef0:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
     ef4:			; <UNDEFINED> instruction: 0x260044f8
     ef8:	strbmi	lr, [r1], -sl
     efc:	andcs	r2, r0, r5, lsl #4
     f00:			; <UNDEFINED> instruction: 0xf7ff3601
     f04:	stmdavs	r9!, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
     f08:	svc	0x0022f7ff
     f0c:	andsle	r3, r4, r1, lsl #24
     f10:	strbmi	r2, [r9], -sl, lsl #4
     f14:	svceq	0x0004f855
     f18:	svc	0x0008f7ff
     f1c:			; <UNDEFINED> instruction: 0xf9939b04
     f20:	strmi	r1, [r2], -r0
     f24:	mvnle	r2, r0, lsl #18
     f28:			; <UNDEFINED> instruction: 0xf0004638
     f2c:	stmdacs	r0, {r0, r5, r8, r9, fp, ip, sp, lr, pc}
     f30:	stccc	0, cr13, [r1], {236}	; 0xec
     f34:	streq	pc, [r1], -r6, lsl #2
     f38:	mvfcsdz	f5, #2.0
     f3c:	mvnhi	pc, r0, asr #32
     f40:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     f44:	ldrtmi	r2, [r0], -r5, lsl #4
     f48:			; <UNDEFINED> instruction: 0xf7ff4479
     f4c:			; <UNDEFINED> instruction: 0x4601ee9a
     f50:			; <UNDEFINED> instruction: 0xf7ff2001
     f54:			; <UNDEFINED> instruction: 0xf8dfef24
     f58:			; <UNDEFINED> instruction: 0xf8df2458
     f5c:	ldrbtmi	r3, [sl], #-1072	; 0xfffffbd0
     f60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     f64:	subsmi	r9, sl, r5, lsl #22
     f68:	mvnhi	pc, r0, asr #32
     f6c:	andlt	r4, r7, r0, lsr r6
     f70:	svchi	0x00f0e8bd
     f74:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     f78:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
     f7c:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
     f80:			; <UNDEFINED> instruction: 0xf8dfb150
     f84:			; <UNDEFINED> instruction: 0x46301434
     f88:			; <UNDEFINED> instruction: 0xf7ff4479
     f8c:	stmdblt	r8!, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
     f90:	str	r2, [r6, r1, lsl #14]!
     f94:	ldrb	r2, [lr, r0, lsl #12]
     f98:	str	r2, [r2, r2, lsl #14]!
     f9c:	ldrge	pc, [ip], #-2271	; 0xfffff721
     fa0:	bleq	3d0e4 <strspn@plt+0x3c27c>
     fa4:	ldrls	pc, [r8], #-2271	; 0xfffff721
     fa8:			; <UNDEFINED> instruction: 0xf8df465e
     fac:	ldrbtmi	r3, [sl], #1048	; 0x418
     fb0:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
     fb4:	movwcs	r9, #13059	; 0x3303
     fb8:	andcs	r9, r0, #134217728	; 0x8000000
     fbc:	andls	r4, r0, #87031808	; 0x5300000
     fc0:	strbmi	r4, [sl], -r9, lsr #12
     fc4:			; <UNDEFINED> instruction: 0xf7ff4620
     fc8:	mcrrne	14, 10, lr, r3, cr0
     fcc:	sbcshi	pc, r7, r0
     fd0:	stmdacs	r9!, {r0, r2, r3, r6, fp, ip, sp}
     fd4:	orrhi	pc, lr, r0, lsl #4
     fd8:			; <UNDEFINED> instruction: 0xf010e8df
     fdc:	strheq	r0, [ip, r1]
     fe0:	orreq	r0, ip, ip, lsl #3
     fe4:	orreq	r0, ip, r6, lsr #1
     fe8:	strheq	r0, [ip, ip]
     fec:	addseq	r0, r3, ip, lsl #3
     ff0:	orreq	r0, ip, ip, lsl #3
     ff4:	orreq	r0, ip, ip, lsl #3
     ff8:	orreq	r0, ip, ip, lsl #3
     ffc:	orreq	r0, ip, ip, lsl #3
    1000:	orreq	r0, ip, ip, lsl #3
    1004:	orreq	r0, ip, r2, ror r0
    1008:	orreq	r0, ip, ip, lsl #3
    100c:	orreq	r0, ip, ip, lsl #3
    1010:	rsceq	r0, r5, ip, lsl #3
    1014:	orreq	r0, ip, ip, lsl #3
    1018:	orreq	r0, ip, ip, lsl #3
    101c:	orreq	r0, ip, fp, asr r0
    1020:	orreq	r0, ip, ip, lsl #3
    1024:	orreq	r0, ip, r5, asr #32
    1028:	orreq	r0, ip, lr, lsr #32
    102c:	eoreq	r0, sl, ip, lsl #3
    1030:	movwcs	r9, #6659	; 0x1a03
    1034:	bfi	r6, r3, #0, #1
    1038:	andcs	r4, r5, #232448	; 0x38c00
    103c:	andcs	r4, r0, r3, ror #19
    1040:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1044:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    1048:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
    104c:	ldrtmi	r4, [r8], -r1, lsl #12
    1050:			; <UNDEFINED> instruction: 0xf97ef001
    1054:	strmi	r2, [r2], -r0, lsl #2
    1058:			; <UNDEFINED> instruction: 0xf0002001
    105c:	stmdacs	r0, {r0, r3, r7, r9, fp, ip, sp, lr, pc}
    1060:	strcc	sp, [r1], -fp, lsr #1
    1064:	blmi	ff63af10 <strspn@plt+0xff63a0a8>
    1068:	ldmibmi	r9, {r0, r2, r9, sp}^
    106c:			; <UNDEFINED> instruction: 0xf8582000
    1070:	ldrbtmi	r3, [r9], #-3
    1074:			; <UNDEFINED> instruction: 0xf7ff681f
    1078:	strmi	lr, [r1], -r4, lsl #28
    107c:			; <UNDEFINED> instruction: 0xf0014638
    1080:	tstcs	r0, r7, ror #18	; <UNPREDICTABLE>
    1084:	andcs	r4, r2, r2, lsl #12
    1088:	blx	1cbd090 <strspn@plt+0x1cbc228>
    108c:	addsle	r2, r4, r0, lsl #16
    1090:	blmi	ff37b034 <strspn@plt+0xff37a1cc>
    1094:	stmibmi	pc, {r0, r2, r9, sp}^	; <UNPREDICTABLE>
    1098:			; <UNDEFINED> instruction: 0xf8582000
    109c:	ldrbtmi	r3, [r9], #-3
    10a0:			; <UNDEFINED> instruction: 0xf7ff681f
    10a4:	strmi	lr, [r1], -lr, ror #27
    10a8:			; <UNDEFINED> instruction: 0xf0014638
    10ac:	tstcs	r0, r1, asr r9	; <UNPREDICTABLE>
    10b0:	andcs	r4, r0, r2, lsl #12
    10b4:	blx	173d0bc <strspn@plt+0x173c254>
    10b8:			; <UNDEFINED> instruction: 0xf43f2800
    10bc:			; <UNDEFINED> instruction: 0xe7d0af7e
    10c0:			; <UNDEFINED> instruction: 0xf8584bc1
    10c4:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
    10c8:	svccs	0x00009302
    10cc:	stmibmi	r2, {r1, r4, r6, ip, lr, pc}^
    10d0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    10d4:	ldc	7, cr15, [r0, #1020]	; 0x3fc
    10d8:	suble	r2, r7, r0, lsl #16
    10dc:			; <UNDEFINED> instruction: 0x463849bf
    10e0:			; <UNDEFINED> instruction: 0xf7ff4479
    10e4:	stmdacs	r0, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    10e8:	ldmibmi	sp!, {r3, r4, r6, ip, lr, pc}
    10ec:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    10f0:	stc	7, cr15, [r2, #1020]	; 0x3fc
    10f4:			; <UNDEFINED> instruction: 0xf0402800
    10f8:	movwcs	r8, #4410	; 0x113a
    10fc:	ldrmi	r9, [fp], r2, lsl #6
    1100:	ldmibmi	r8!, {r0, r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    1104:	andcs	r2, r0, r5, lsl #4
    1108:			; <UNDEFINED> instruction: 0xf7ff4479
    110c:	bmi	fedbc7fc <strspn@plt+0xfedbb994>
    1110:			; <UNDEFINED> instruction: 0xf8584bb6
    1114:	ldrbtmi	r2, [fp], #-2
    1118:			; <UNDEFINED> instruction: 0x46016812
    111c:			; <UNDEFINED> instruction: 0xf7ff2001
    1120:	andcs	lr, r0, lr, lsr lr
    1124:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
    1128:	andcs	r4, r2, r7, lsr #23
    112c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1130:			; <UNDEFINED> instruction: 0xf0006819
    1134:	vmlane.f64	d15, d18, d11
    1138:			; <UNDEFINED> instruction: 0x2101db93
    113c:	blmi	fe8bafd0 <strspn@plt+0xfe8ba168>
    1140:			; <UNDEFINED> instruction: 0xf8582000
    1144:	ldmdavs	r9, {r0, r1, ip, sp}
    1148:	blx	fe03d152 <strspn@plt+0xfe03c2ea>
    114c:	blle	fe20895c <strspn@plt+0xfe207af4>
    1150:	str	r2, [lr, r1, lsl #2]!
    1154:	mulcs	r1, ip, fp
    1158:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    115c:			; <UNDEFINED> instruction: 0xf0006819
    1160:	vmovne.16	d2[1], pc
    1164:	svcge	0x007df6ff
    1168:	ldrb	r2, [r5, -r1, lsl #2]!
    116c:	bleq	7d2b0 <strspn@plt+0x7c448>
    1170:	str	r9, [r2, -r2]!
    1174:			; <UNDEFINED> instruction: 0xf04f2303
    1178:	movwls	r0, #11009	; 0x2b01
    117c:			; <UNDEFINED> instruction: 0xf1bbe71d
    1180:			; <UNDEFINED> instruction: 0xf0400f00
    1184:	blmi	fe6a14c0 <strspn@plt+0xfe6a0658>
    1188:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    118c:	adcmi	r6, r3, #3866624	; 0x3b0000
    1190:	sbcshi	pc, sp, r0, asr #5
    1194:	svclt	0x00183e00
    1198:	ldrb	r2, [ip], r1, lsl #12
    119c:			; <UNDEFINED> instruction: 0xf04f2302
    11a0:	movwls	r0, #11009	; 0x2b01
    11a4:	blmi	fe4fadd0 <strspn@plt+0xfe4f9f68>
    11a8:	ldmibmi	r3, {r0, r2, r9, sp}
    11ac:			; <UNDEFINED> instruction: 0xf8582000
    11b0:	ldrbtmi	r3, [r9], #-3
    11b4:			; <UNDEFINED> instruction: 0xf7ff681c
    11b8:	strtmi	lr, [r1], -r4, ror #26
    11bc:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
    11c0:	andcs	r4, r5, #2326528	; 0x238000
    11c4:	ldrbtmi	r2, [r9], #-0
    11c8:	ldcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    11cc:	smlabbcs	r1, r6, fp, r4
    11d0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    11d4:			; <UNDEFINED> instruction: 0x4602681b
    11d8:			; <UNDEFINED> instruction: 0xf7ff4620
    11dc:	strtmi	lr, [r1], -ip, ror #27
    11e0:			; <UNDEFINED> instruction: 0xf7ff200a
    11e4:	stmibmi	r6, {r2, r3, r9, sl, fp, sp, lr, pc}
    11e8:	andcs	r2, r0, r5, lsl #4
    11ec:			; <UNDEFINED> instruction: 0xf7ff4479
    11f0:	strtmi	lr, [r1], -r8, asr #26
    11f4:	mcr	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    11f8:	andcs	r4, r5, #2129920	; 0x208000
    11fc:	ldrbtmi	r2, [r9], #-0
    1200:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1204:			; <UNDEFINED> instruction: 0xf7ff4621
    1208:	ldmdbmi	pc!, {r3, r4, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    120c:	andcs	r2, r0, r5, lsl #4
    1210:			; <UNDEFINED> instruction: 0xf7ff4479
    1214:			; <UNDEFINED> instruction: 0x4621ed36
    1218:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    121c:	andcs	r4, r5, #2015232	; 0x1ec000
    1220:	ldrbtmi	r2, [r9], #-0
    1224:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    1228:			; <UNDEFINED> instruction: 0xf7ff4621
    122c:	ldmdbmi	r8!, {r1, r2, r9, sl, fp, sp, lr, pc}^
    1230:	andcs	r2, r0, r5, lsl #4
    1234:			; <UNDEFINED> instruction: 0xf7ff4479
    1238:	strtmi	lr, [r1], -r4, lsr #26
    123c:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
    1240:	andcs	r4, r5, #116, 18	; 0x1d0000
    1244:	ldrbtmi	r2, [r9], #-0
    1248:	ldc	7, cr15, [sl, #-1020]	; 0xfffffc04
    124c:			; <UNDEFINED> instruction: 0xf7ff4621
    1250:	ldmdbmi	r1!, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    1254:	andcs	r2, r0, r5, lsl #4
    1258:			; <UNDEFINED> instruction: 0xf7ff4479
    125c:			; <UNDEFINED> instruction: 0x4621ed12
    1260:	stcl	7, cr15, [sl, #1020]!	; 0x3fc
    1264:	andcs	r4, r5, #1785856	; 0x1b4000
    1268:	ldrbtmi	r2, [r9], #-0
    126c:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
    1270:			; <UNDEFINED> instruction: 0xf7ff4621
    1274:	stmdbmi	sl!, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    1278:	andcs	r2, r0, r5, lsl #4
    127c:			; <UNDEFINED> instruction: 0xf7ff4479
    1280:	strtmi	lr, [r1], -r0, lsl #26
    1284:	ldcl	7, cr15, [r8, #1020]	; 0x3fc
    1288:	andcs	r4, r5, #1671168	; 0x198000
    128c:	ldrbtmi	r2, [r9], #-0
    1290:	ldcl	7, cr15, [r6], #1020	; 0x3fc
    1294:			; <UNDEFINED> instruction: 0xf7ff4621
    1298:			; <UNDEFINED> instruction: 0x4621edd0
    129c:			; <UNDEFINED> instruction: 0xf7ff200a
    12a0:	stmdbmi	r1!, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}^
    12a4:	andcs	r2, r0, r5, lsl #4
    12a8:			; <UNDEFINED> instruction: 0xf7ff4479
    12ac:	ldmdbmi	pc, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    12b0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    12b4:	andcs	r4, r0, r3, lsl #12
    12b8:			; <UNDEFINED> instruction: 0xf7ff9302
    12bc:	ldmdbmi	ip, {r1, r5, r6, r7, sl, fp, sp, lr, pc}^
    12c0:	ldrbtmi	r4, [r9], #-2652	; 0xfffff5a4
    12c4:	ldmdbmi	ip, {r8, ip, pc}^
    12c8:	blls	924b8 <strspn@plt+0x91650>
    12cc:	andls	r4, r1, r9, ror r4
    12d0:			; <UNDEFINED> instruction: 0xf7ff2001
    12d4:	ldmdbmi	r9, {r2, r5, r6, r8, sl, fp, sp, lr, pc}^
    12d8:	andcs	r2, r0, r5, lsl #4
    12dc:			; <UNDEFINED> instruction: 0xf7ff4479
    12e0:	bmi	15fc628 <strspn@plt+0x15fb7c0>
    12e4:			; <UNDEFINED> instruction: 0x4601447a
    12e8:			; <UNDEFINED> instruction: 0xf7ff2001
    12ec:	andcs	lr, r0, r8, asr sp
    12f0:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    12f4:	andcs	r4, r5, #1359872	; 0x14c000
    12f8:	ldrbtmi	r4, [r9], #-2899	; 0xfffff4ad
    12fc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1300:	ldmdavs	ip, {sp}
    1304:	ldc	7, cr15, [ip], #1020	; 0x3fc
    1308:	tstcs	r1, r7, lsr fp
    130c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1310:			; <UNDEFINED> instruction: 0x4602681b
    1314:			; <UNDEFINED> instruction: 0xf7ff4620
    1318:	andcs	lr, r1, lr, asr #26
    131c:	stc	7, cr15, [r0, #-1020]	; 0xfffffc04
    1320:			; <UNDEFINED> instruction: 0xf0009802
    1324:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    1328:	svcge	0x002df43f
    132c:	str	r3, [sl, -r1, lsl #12]!
    1330:	andcs	r4, r5, #1146880	; 0x118000
    1334:	ldrbtmi	r2, [r9], #-0
    1338:	stc	7, cr15, [r2], #1020	; 0x3fc
    133c:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
    1340:	blmi	1053854 <strspn@plt+0x10529ec>
    1344:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1348:			; <UNDEFINED> instruction: 0xf7ffe7d8
    134c:	stmdbmi	r1, {r3, r5, r7, sl, fp, sp, lr, pc}^
    1350:	andcs	r2, r0, r5, lsl #4
    1354:			; <UNDEFINED> instruction: 0xf7ff4479
    1358:	ldmdavs	fp!, {r2, r4, r7, sl, fp, sp, lr, pc}
    135c:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    1360:	ldcl	7, cr15, [r6], #1020	; 0x3fc
    1364:	blmi	e1385c <strspn@plt+0xe129f4>
    1368:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    136c:	ldmdbmi	fp!, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    1370:	andcs	r2, r0, r5, lsl #4
    1374:			; <UNDEFINED> instruction: 0xf7ff4479
    1378:	blls	bc590 <strspn@plt+0xbb728>
    137c:			; <UNDEFINED> instruction: 0x4601681a
    1380:			; <UNDEFINED> instruction: 0xf7ff2001
    1384:	svclt	0x0000ed30
    1388:	andeq	r3, r1, r6, rrx
    138c:	andeq	r0, r0, ip, ror #1
    1390:	andeq	r3, r1, r0, asr r0
    1394:	andeq	r2, r0, r8, ror r6
    1398:	ldrdeq	r2, [r0], -r0
    139c:			; <UNDEFINED> instruction: 0x000025b4
    13a0:	andeq	r0, r0, r1, ror #21
    13a4:			; <UNDEFINED> instruction: 0x000025b6
    13a8:	andeq	r2, r0, r4, ror #11
    13ac:	andeq	r2, r0, r0, lsr #11
    13b0:	andeq	r2, r1, sl, lsl #31
    13b4:	andeq	r2, r0, r6, lsl r5
    13b8:	andeq	r2, r0, ip, lsl #10
    13bc:	andeq	r2, r1, sl, lsl #27
    13c0:	andeq	r2, r0, r4, asr #16
    13c4:	andeq	r3, r1, sl, asr r0
    13c8:	andeq	r0, r0, r0, lsl r1
    13cc:	ldrdeq	r2, [r0], -r8
    13d0:	andeq	r2, r0, sl, lsr #7
    13d4:	andeq	r2, r0, lr, ror r3
    13d8:			; <UNDEFINED> instruction: 0x000023ba
    13dc:			; <UNDEFINED> instruction: 0x000023b0
    13e0:	andeq	r2, r0, r6, lsr #7
    13e4:	ldrdeq	r2, [r0], -r0
    13e8:	andeq	r0, r0, r8, lsl #2
    13ec:	andeq	r2, r0, lr, asr #13
    13f0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    13f4:	andeq	r0, r0, r0, lsl #2
    13f8:	andeq	r2, r0, r6, ror #6
    13fc:	andeq	r2, r0, lr, asr r3
    1400:	andeq	r2, r0, r4, ror #6
    1404:	andeq	r2, r0, r2, ror r3
    1408:	andeq	r2, r0, ip, ror #6
    140c:	muleq	r0, sl, r3
    1410:	andeq	r2, r0, ip, asr #7
    1414:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1418:	andeq	r2, r0, ip, lsl r4
    141c:	andeq	r2, r0, lr, lsr r4
    1420:	andeq	r2, r0, r4, ror #8
    1424:	muleq	r0, r6, r4
    1428:			; <UNDEFINED> instruction: 0x000024b4
    142c:			; <UNDEFINED> instruction: 0x000024be
    1430:	ldrdeq	r2, [r0], -lr
    1434:			; <UNDEFINED> instruction: 0x000024b8
    1438:	andeq	r2, r0, r0, asr #9
    143c:	ldrdeq	r2, [r0], -r4
    1440:	andeq	r2, r0, r8, ror #9
    1444:			; <UNDEFINED> instruction: 0x000021b6
    1448:	strdeq	r0, [r0], -r4
    144c:	andeq	r2, r0, r2, ror #2
    1450:	andeq	r2, r0, sl, ror #2
    1454:	andeq	r2, r0, ip, lsr #3
    1458:	andeq	r2, r0, r6, asr #2
    145c:	andeq	r2, r0, ip, lsl #3
    1460:	bleq	3d5a4 <strspn@plt+0x3c73c>
    1464:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1468:	strbtmi	fp, [sl], -r2, lsl #24
    146c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1470:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1474:	ldrmi	sl, [sl], #776	; 0x308
    1478:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    147c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1480:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1484:			; <UNDEFINED> instruction: 0xf85a4b06
    1488:	stmdami	r6, {r0, r1, ip, sp}
    148c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1490:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    1494:	ldcl	7, cr15, [ip], {255}	; 0xff
    1498:	andeq	r2, r1, r4, asr sl
    149c:	andeq	r0, r0, r0, ror #1
    14a0:	strdeq	r0, [r0], -ip
    14a4:	andeq	r0, r0, r4, lsl #2
    14a8:	ldr	r3, [pc, #20]	; 14c4 <strspn@plt+0x65c>
    14ac:	ldr	r2, [pc, #20]	; 14c8 <strspn@plt+0x660>
    14b0:	add	r3, pc, r3
    14b4:	ldr	r2, [r3, r2]
    14b8:	cmp	r2, #0
    14bc:	bxeq	lr
    14c0:	b	cfc <__gmon_start__@plt>
    14c4:	andeq	r2, r1, r4, lsr sl
    14c8:	strdeq	r0, [r0], -r8
    14cc:	blmi	1d34ec <strspn@plt+0x1d2684>
    14d0:	bmi	1d26b8 <strspn@plt+0x1d1850>
    14d4:	addmi	r4, r3, #2063597568	; 0x7b000000
    14d8:	andle	r4, r3, sl, ror r4
    14dc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    14e0:	ldrmi	fp, [r8, -r3, lsl #2]
    14e4:	svclt	0x00004770
    14e8:	andeq	r2, r1, r8, lsr fp
    14ec:	andeq	r2, r1, r4, lsr fp
    14f0:	andeq	r2, r1, r0, lsl sl
    14f4:	andeq	r0, r0, r8, ror #1
    14f8:	stmdbmi	r9, {r3, fp, lr}
    14fc:	bmi	2526e4 <strspn@plt+0x25187c>
    1500:	bne	2526ec <strspn@plt+0x251884>
    1504:	svceq	0x00cb447a
    1508:			; <UNDEFINED> instruction: 0x01a1eb03
    150c:	andle	r1, r3, r9, asr #32
    1510:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1514:	ldrmi	fp, [r8, -r3, lsl #2]
    1518:	svclt	0x00004770
    151c:	andeq	r2, r1, ip, lsl #22
    1520:	andeq	r2, r1, r8, lsl #22
    1524:	andeq	r2, r1, r4, ror #19
    1528:	andeq	r0, r0, ip, lsl #2
    152c:	blmi	2ae954 <strspn@plt+0x2adaec>
    1530:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1534:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1538:	blmi	26faec <strspn@plt+0x26ec84>
    153c:	ldrdlt	r5, [r3, -r3]!
    1540:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1544:			; <UNDEFINED> instruction: 0xf7ff6818
    1548:			; <UNDEFINED> instruction: 0xf7ffeb5e
    154c:	blmi	1c1450 <strspn@plt+0x1c05e8>
    1550:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1554:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1558:	ldrdeq	r2, [r1], -r6
    155c:			; <UNDEFINED> instruction: 0x000129b4
    1560:	andeq	r0, r0, r4, ror #1
    1564:			; <UNDEFINED> instruction: 0x00012abe
    1568:			; <UNDEFINED> instruction: 0x00012ab6
    156c:	svclt	0x0000e7c4
    1570:	ldrblt	r2, [r0, #-2049]!	; 0xfffff7ff
    1574:	ldrmi	r4, [r5], -lr, lsl #12
    1578:	andle	r4, r8, r4, lsl #12
    157c:	suble	r2, r5, r2, lsl #16
    1580:	eorsle	r2, r9, r0, lsl #16
    1584:	andcs	r4, r1, r2, asr r9
    1588:			; <UNDEFINED> instruction: 0xf7ff4479
    158c:	blmi	147c644 <strspn@plt+0x147b7dc>
    1590:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1594:	cmple	r4, r0, lsl #22
    1598:	strtmi	r2, [r8], -r0, lsl #6
    159c:			; <UNDEFINED> instruction: 0x4619461a
    15a0:	ldc	7, cr15, [r4], {255}	; 0xff
    15a4:	svclt	0x00a82800
    15a8:	blle	95b0 <strspn@plt+0x8748>
    15ac:			; <UNDEFINED> instruction: 0xf7ffbd70
    15b0:	stmdavs	r3, {r1, r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    15b4:	eorsle	r2, fp, r6, lsl fp
    15b8:	blcs	7860c <strspn@plt+0x777a4>
    15bc:	blcs	3755c8 <strspn@plt+0x374760>
    15c0:	mcrcs	1, 0, sp, cr0, cr2, {3}
    15c4:	stmdbmi	r4, {r3, r5, r6, ip, lr, pc}^
    15c8:	andcs	r2, r0, r5, lsl #4
    15cc:			; <UNDEFINED> instruction: 0xf7ff4479
    15d0:			; <UNDEFINED> instruction: 0x4601eb58
    15d4:	strtmi	r4, [sl], -r1, asr #16
    15d8:			; <UNDEFINED> instruction: 0xf7ff4478
    15dc:			; <UNDEFINED> instruction: 0x2001ebba
    15e0:	blcs	af0ba8 <strspn@plt+0xaefd40>
    15e4:	bicslt	sp, lr, r0, ror #2
    15e8:	andcs	r4, r5, #999424	; 0xf4000
    15ec:	ldrbtmi	r2, [r9], #-0
    15f0:	bl	11bf5f4 <strspn@plt+0x11be78c>
    15f4:	strb	r4, [sp, r1, lsl #12]!
    15f8:	ldrbtmi	r4, [fp], #-2874	; 0xfffff4c6
    15fc:	bllt	ff0db670 <strspn@plt+0xff0da808>
    1600:	strtmi	r2, [r8], -r0, lsl #4
    1604:			; <UNDEFINED> instruction: 0xf7ff4611
    1608:	strb	lr, [fp, r8, ror #22]
    160c:	ldrbtmi	r4, [fp], #-2870	; 0xfffff4ca
    1610:	bllt	4db684 <strspn@plt+0x4da81c>
    1614:	strtmi	r2, [r8], -r0, lsl #4
    1618:			; <UNDEFINED> instruction: 0xf7ff4611
    161c:	strb	lr, [r1, r6, asr #22]
    1620:			; <UNDEFINED> instruction: 0x46304932
    1624:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1628:	bl	abf62c <strspn@plt+0xabe7c4>
    162c:	ldrb	r4, [r1, r1, lsl #12]
    1630:	stmdbmi	pc!, {r1, r2, r4, r6, r8, r9, ip, sp, pc}	; <UNPREDICTABLE>
    1634:	andcs	r2, r0, r5, lsl #4
    1638:			; <UNDEFINED> instruction: 0xf7ff4479
    163c:	strmi	lr, [r1], -r2, lsr #22
    1640:	stmdbmi	ip!, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
    1644:	andcs	r2, r0, r5, lsl #4
    1648:			; <UNDEFINED> instruction: 0xf7ff4479
    164c:			; <UNDEFINED> instruction: 0x462aeb1a
    1650:	strtmi	r4, [r0], -r1, lsl #12
    1654:	bl	fe8bf658 <strspn@plt+0xfe8be7f0>
    1658:	stmdbmi	r7!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    165c:	andcs	r2, r0, r5, lsl #4
    1660:			; <UNDEFINED> instruction: 0xf7ff4479
    1664:	strtmi	lr, [sl], -lr, lsl #22
    1668:	andcs	r4, r1, r1, lsl #12
    166c:	bl	fe5bf670 <strspn@plt+0xfe5be808>
    1670:	stmdbmi	r2!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1674:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1678:	bl	bf67c <strspn@plt+0xbe814>
    167c:	strmi	r4, [r1], -sl, lsr #12
    1680:			; <UNDEFINED> instruction: 0xf7ff2001
    1684:	ldr	lr, [fp, ip, lsl #23]!
    1688:			; <UNDEFINED> instruction: 0x4630491d
    168c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1690:	b	ffdbf694 <strspn@plt+0xffdbe82c>
    1694:	ldr	r4, [sp, r1, lsl #12]
    1698:			; <UNDEFINED> instruction: 0x4630491a
    169c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    16a0:	b	ffbbf6a4 <strspn@plt+0xffbbe83c>
    16a4:	ldr	r4, [r5, r1, lsl #12]
    16a8:	ldmdbmi	r7, {r1, r2, r3, r4, r6, r8, ip, sp, pc}
    16ac:	andcs	r2, r0, r5, lsl #4
    16b0:			; <UNDEFINED> instruction: 0xf7ff4479
    16b4:	ldmdbmi	r5, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}
    16b8:	andcs	r4, r1, r2, lsl #12
    16bc:			; <UNDEFINED> instruction: 0xf7ff4479
    16c0:	ldmdbmi	r3, {r8, r9, fp, sp, lr, pc}
    16c4:	andcs	r4, r5, #48, 12	; 0x3000000
    16c8:			; <UNDEFINED> instruction: 0xf7ff4479
    16cc:	ubfx	lr, sl, #21, #19
    16d0:	andeq	r1, r0, ip, ror #26
    16d4:	andeq	r2, r1, ip, ror sl
    16d8:	andeq	r1, r0, ip, lsr sp
    16dc:	andeq	r1, r0, r0, asr #27
    16e0:	andeq	r1, r0, sl, ror #26
    16e4:	andeq	r2, r1, r2, lsl sl
    16e8:	strdeq	r2, [r1], -lr
    16ec:	andeq	r1, r0, r6, asr #26
    16f0:	andeq	r1, r0, r8, lsl #26
    16f4:	muleq	r0, r0, ip
    16f8:	andeq	r1, r0, r8, asr ip
    16fc:	andeq	r1, r0, sl, lsl ip
    1700:			; <UNDEFINED> instruction: 0x00001cbe
    1704:	andeq	r1, r0, r6, lsl #25
    1708:	ldrdeq	r1, [r0], -r0
    170c:	andeq	r1, r0, r8, lsr #28
    1710:	andeq	r1, r0, r4, asr #25
    1714:	mvnsmi	lr, sp, lsr #18
    1718:	streq	pc, [r3], #-416	; 0xfffffe60
    171c:	blx	fed14038 <strspn@plt+0xfed131d0>
    1720:	blmi	117e938 <strspn@plt+0x117dad0>
    1724:	ldrbtmi	fp, [sl], #-206	; 0xffffff32
    1728:	stmdacs	r0, {r2, r5, r6, r8, fp}
    172c:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    1730:	ldmpl	r3, {r1, r2, r9, sl, lr}^
    1734:	movtls	r6, #55323	; 0xd81b
    1738:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    173c:			; <UNDEFINED> instruction: 0xf026b994
    1740:	cfstr32cs	mvfx0, [r1, #-8]
    1744:	cdpcc	0, 0, cr13, cr2, cr10, {1}
    1748:	stmdble	r4, {r0, r9, sl, fp, sp}^
    174c:	blmi	e94040 <strspn@plt+0xe931d8>
    1750:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1754:	blls	135b7c4 <strspn@plt+0x135a95c>
    1758:	cmple	r6, sl, asr r0
    175c:	sublt	r4, lr, r0, lsr #12
    1760:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1764:	stmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    1768:	andcs	r2, r0, lr, lsl #2
    176c:			; <UNDEFINED> instruction: 0xf7ff4642
    1770:	stmdacs	r0, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
    1774:	strcs	sp, [r0, #-2891]	; 0xfffff4b5
    1778:	strtmi	r1, [ip], -r7, asr #24
    177c:	tstcs	sp, r2, asr #12
    1780:			; <UNDEFINED> instruction: 0xf7ff4628
    1784:	vmlane.f32	s28, s5, s21
    1788:	tstcs	r0, r4, lsl #22
    178c:			; <UNDEFINED> instruction: 0xf7ff4608
    1790:	movwmi	pc, #20207	; 0x4eef	; <UNPREDICTABLE>
    1794:	adcmi	r3, pc, #4194304	; 0x400000
    1798:			; <UNDEFINED> instruction: 0xe7d0d1f0
    179c:	blge	209ba4 <strspn@plt+0x208d3c>
    17a0:	andscs	r4, r3, #8, 12	; 0x800000
    17a4:	bl	4bf7a8 <strspn@plt+0x4be940>
    17a8:	blle	e8b7b0 <strspn@plt+0xe8a948>
    17ac:			; <UNDEFINED> instruction: 0xf10d1c47
    17b0:	strcs	r0, [r0, #-2120]	; 0xfffff7b8
    17b4:			; <UNDEFINED> instruction: 0x46432212
    17b8:	strtmi	r2, [r8], -r0, lsl #2
    17bc:	bl	1bf7c0 <strspn@plt+0x1be958>
    17c0:	blle	108fd0 <strspn@plt+0x108168>
    17c4:	andcs	r2, r1, r0, lsl #2
    17c8:	mrc2	7, 6, pc, cr2, cr15, {7}
    17cc:	strcc	r4, [r1, #-772]	; 0xfffffcfc
    17d0:	strhle	r4, [pc, #45]	; 1805 <strspn@plt+0x99d>
    17d4:			; <UNDEFINED> instruction: 0x466ae7b7
    17d8:	andcs	r2, r0, ip, lsl #2
    17dc:	b	193f7e0 <strspn@plt+0x193e978>
    17e0:	blle	88b7e8 <strspn@plt+0x88a980>
    17e4:	svcge	0x00371c46
    17e8:	ldrtmi	r2, [sl], -r0, lsl #10
    17ec:	strtmi	r2, [r8], -fp, lsl #2
    17f0:	b	16bf7f4 <strspn@plt+0x16be98c>
    17f4:	blle	109004 <strspn@plt+0x10819c>
    17f8:	andcs	r2, r2, r0, lsl #2
    17fc:	mrc2	7, 5, pc, cr8, cr15, {7}
    1800:	strcc	r4, [r1, #-772]	; 0xfffffcfc
    1804:	ldrhle	r4, [r0, #37]!	; 0x25
    1808:			; <UNDEFINED> instruction: 0xf7ffe7a0
    180c:	stmdbmi	ip, {r3, r6, r9, fp, sp, lr, pc}
    1810:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1814:			; <UNDEFINED> instruction: 0xf7ff2000
    1818:			; <UNDEFINED> instruction: 0x4601ea34
    181c:			; <UNDEFINED> instruction: 0xf7ff2001
    1820:	stmdbmi	r8, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
    1824:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1828:	stmdbmi	r7, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    182c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1830:	svclt	0x0000e7f0
    1834:	andeq	r2, r1, r2, asr #15
    1838:	andeq	r0, r0, ip, ror #1
    183c:	muleq	r1, r8, r7
    1840:	andeq	r1, r0, lr, lsl #23
    1844:	andeq	r1, r0, r2, lsr #23
    1848:	andeq	r1, r0, r2, asr #23
    184c:	blmi	12d417c <strspn@plt+0x12d3314>
    1850:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1854:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    1858:	strmi	r4, [ip], -r7, lsl #12
    185c:	ldmdavs	fp, {r9, sl, sp}
    1860:			; <UNDEFINED> instruction: 0xf04f9301
    1864:	strls	r0, [r0], -r0, lsl #6
    1868:	b	1e3f86c <strspn@plt+0x1e3ea04>
    186c:	tstlt	r4, r5, lsl #12
    1870:	mulcc	r0, r4, r9
    1874:	stmdavs	fp!, {r0, r1, r3, r6, r8, fp, ip, sp, pc}
    1878:	bmi	107066c <strspn@plt+0x106f804>
    187c:	stmdbmi	r1, {r0, r1, r5, r9, sl, lr}^
    1880:	ldrbtmi	r2, [sl], #-1
    1884:			; <UNDEFINED> instruction: 0xf7ff4479
    1888:	andvs	lr, r6, lr, lsr #21
    188c:			; <UNDEFINED> instruction: 0x46694632
    1890:			; <UNDEFINED> instruction: 0xf7ff4620
    1894:	stmdavs	fp!, {r2, r3, r6, r9, fp, sp, lr, pc}
    1898:	blls	3008c <strspn@plt+0x2f224>
    189c:	smlalle	r4, ip, ip, r2
    18a0:			; <UNDEFINED> instruction: 0xf993b11b
    18a4:	blcs	d8ac <strspn@plt+0xca44>
    18a8:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
    18ac:	svccs	0x0001d056
    18b0:	svccs	0x0002d031
    18b4:	andcs	sp, r0, #42	; 0x2a
    18b8:			; <UNDEFINED> instruction: 0xf7ff4611
    18bc:			; <UNDEFINED> instruction: 0x4606e9d6
    18c0:	blle	48d0c8 <strspn@plt+0x48c260>
    18c4:	blmi	b5418c <strspn@plt+0xb53324>
    18c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    18cc:	blls	5b93c <strspn@plt+0x5aad4>
    18d0:	qdaddle	r4, sl, lr
    18d4:	andlt	r4, r3, r0, lsr r6
    18d8:	bmi	b310a0 <strspn@plt+0xb30238>
    18dc:	stmdbmi	ip!, {r0, r1, r5, r9, sl, lr}
    18e0:	ldrbtmi	r2, [sl], #-1
    18e4:			; <UNDEFINED> instruction: 0xf7ff4479
    18e8:	stmdavs	fp!, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    18ec:	eorle	r2, sp, sp, lsl #22
    18f0:	eorle	r2, r3, fp, lsr #22
    18f4:	andsle	r2, r4, r2, lsl #22
    18f8:	andcs	r4, r5, #622592	; 0x98000
    18fc:	ldrbtmi	r2, [r9], #-0
    1900:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1904:	andcs	r4, r1, r1, lsl #12
    1908:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    190c:			; <UNDEFINED> instruction: 0xf7ff2100
    1910:	strmi	lr, [r6], -r8, lsl #21
    1914:	andcs	lr, r0, #212, 14	; 0x3500000
    1918:			; <UNDEFINED> instruction: 0xf7ff4611
    191c:			; <UNDEFINED> instruction: 0x4606ea34
    1920:	ldmdbmi	sp, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    1924:	andcs	r2, r0, r5, lsl #4
    1928:			; <UNDEFINED> instruction: 0xf7ff4479
    192c:	strmi	lr, [r1], -sl, lsr #19
    1930:			; <UNDEFINED> instruction: 0x4622481a
    1934:			; <UNDEFINED> instruction: 0xf7ff4478
    1938:	strb	lr, [r3, ip, lsl #20]
    193c:	andcs	r4, r5, #24, 18	; 0x60000
    1940:	ldrbtmi	r2, [r9], #-0
    1944:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1948:	ldrb	r4, [r1, r1, lsl #12]!
    194c:	andcs	r4, r5, #344064	; 0x54000
    1950:	ldrbtmi	r2, [r9], #-0
    1954:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1958:	strb	r4, [r9, r1, lsl #12]!
    195c:	andcs	r4, r5, #294912	; 0x48000
    1960:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    1964:			; <UNDEFINED> instruction: 0xf7ff4479
    1968:	strtmi	lr, [r1], -ip, lsl #19
    196c:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1970:			; <UNDEFINED> instruction: 0xf7ffe7a8
    1974:	svclt	0x0000e994
    1978:	muleq	r1, r8, r6
    197c:	andeq	r0, r0, ip, ror #1
    1980:	muleq	r0, sl, fp
    1984:			; <UNDEFINED> instruction: 0x00001bb4
    1988:	andeq	r2, r1, r0, lsr #12
    198c:	andeq	r1, r0, sl, lsr fp
    1990:	andeq	r1, r0, r4, asr fp
    1994:	andeq	r1, r0, r2, lsl #21
    1998:	andeq	r1, r0, r8, lsl sl
    199c:	andeq	r1, r0, r4, lsr #22
    19a0:	andeq	r1, r0, r6, lsl sl
    19a4:			; <UNDEFINED> instruction: 0x000019b6
    19a8:	andeq	r1, r0, r0, ror #21
    19ac:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    19b0:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    19b4:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    19b8:			; <UNDEFINED> instruction: 0xf7ff4620
    19bc:	strmi	lr, [r7], -r8, lsl #19
    19c0:			; <UNDEFINED> instruction: 0xf7ff4620
    19c4:			; <UNDEFINED> instruction: 0x4606e938
    19c8:			; <UNDEFINED> instruction: 0xf7ff4620
    19cc:			; <UNDEFINED> instruction: 0x4604e9fa
    19d0:			; <UNDEFINED> instruction: 0xb128bb66
    19d4:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19d8:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    19dc:	tstle	r7, r9, lsl #22
    19e0:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    19e4:			; <UNDEFINED> instruction: 0x4620681c
    19e8:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19ec:	strtmi	r4, [r0], -r6, lsl #12
    19f0:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19f4:	strtmi	r4, [r0], -r5, lsl #12
    19f8:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19fc:	bllt	f53214 <strspn@plt+0xf523ac>
    1a00:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    1a04:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a08:	blcs	25ba1c <strspn@plt+0x25abb4>
    1a0c:	ldfltp	f5, [r8, #44]!	; 0x2c
    1a10:	rscle	r2, r5, r0, lsr #22
    1a14:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    1a18:	andcs	r2, r0, r5, lsl #4
    1a1c:			; <UNDEFINED> instruction: 0xf7ff4479
    1a20:			; <UNDEFINED> instruction: 0xf7ffe930
    1a24:	andcs	lr, r1, r6, ror #19
    1a28:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a2c:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a30:	stccs	8, cr6, [r0], {3}
    1a34:	blcs	8361ec <strspn@plt+0x835384>
    1a38:	andvs	fp, r4, r8, lsl pc
    1a3c:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    1a40:	andcs	r2, r0, r5, lsl #4
    1a44:			; <UNDEFINED> instruction: 0xf7ff4479
    1a48:			; <UNDEFINED> instruction: 0xf7ffe91c
    1a4c:	strb	lr, [sl, r2, lsl #19]!
    1a50:	mvnle	r2, r0, lsl #16
    1a54:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a58:	blcs	81ba6c <strspn@plt+0x81ac04>
    1a5c:	andvs	fp, r4, r8, lsl pc
    1a60:	svclt	0x0000e7e1
    1a64:	andeq	r2, r1, r6, lsr r5
    1a68:	andeq	r0, r0, r0, lsl #2
    1a6c:	strdeq	r0, [r0], -r4
    1a70:	andeq	r1, r0, r4, asr #20
    1a74:	andeq	r1, r0, ip, lsl sl
    1a78:	andvs	r2, fp, r0, lsl #6
    1a7c:			; <UNDEFINED> instruction: 0xb328b410
    1a80:	mulmi	r0, r0, r9
    1a84:	tstle	ip, pc, lsr #24
    1a88:	mulcc	r1, r0, r9
    1a8c:	andcc	r4, r1, r4, lsl #12
    1a90:	rscsle	r2, r9, pc, lsr #22
    1a94:	andvs	r2, fp, r1, lsl #6
    1a98:	mulcc	r1, r4, r9
    1a9c:	svclt	0x00182b2f
    1aa0:	andle	r2, sl, r0, lsl #22
    1aa4:			; <UNDEFINED> instruction: 0xf1c04603
    1aa8:	ldmdane	sl, {r1}
    1aac:			; <UNDEFINED> instruction: 0xf913600a
    1ab0:	bcs	d6bc <strspn@plt+0xc854>
    1ab4:	bcs	bf171c <strspn@plt+0xbf08b4>
    1ab8:			; <UNDEFINED> instruction: 0x4620d1f7
    1abc:	blmi	13fc38 <strspn@plt+0x13edd0>
    1ac0:	stccs	7, cr4, [r0], {112}	; 0x70
    1ac4:			; <UNDEFINED> instruction: 0x4604d0f9
    1ac8:	strb	r3, [r3, r1]!
    1acc:	ldrb	r4, [r4, r4, lsl #12]!
    1ad0:			; <UNDEFINED> instruction: 0x460eb570
    1ad4:	mulne	r0, r0, r9
    1ad8:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    1adc:	cmplt	r1, r8, lsl #12
    1ae0:			; <UNDEFINED> instruction: 0x4630295c
    1ae4:			; <UNDEFINED> instruction: 0xf7ffd008
    1ae8:	ldmdblt	r8!, {r1, r2, r3, r5, r8, fp, sp, lr, pc}^
    1aec:	strpl	r3, [r9, -r1, lsl #8]!
    1af0:	stmdbcs	r0, {r5, r9, sl, lr}
    1af4:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    1af8:			; <UNDEFINED> instruction: 0xf993192b
    1afc:			; <UNDEFINED> instruction: 0xb12b3001
    1b00:	strpl	r3, [r9, -r2, lsl #8]!
    1b04:	stmdbcs	r0, {r5, r9, sl, lr}
    1b08:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    1b0c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1b10:	mvnsmi	lr, sp, lsr #18
    1b14:	bmi	8d3374 <strspn@plt+0x8d250c>
    1b18:	blmi	8edd28 <strspn@plt+0x8ecec0>
    1b1c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    1b20:	strmi	r4, [r8], r4, lsl #12
    1b24:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1b28:			; <UNDEFINED> instruction: 0xf04f9301
    1b2c:	strls	r0, [r0, -r0, lsl #6]
    1b30:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b34:	tstlt	r4, r7
    1b38:	mulcc	r0, r4, r9
    1b3c:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    1b40:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    1b44:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    1b48:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    1b4c:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b50:	ldrtmi	r4, [fp], -r5, lsl #12
    1b54:			; <UNDEFINED> instruction: 0x46694632
    1b58:			; <UNDEFINED> instruction: 0xf7ff4620
    1b5c:	stmdavs	fp!, {r2, r3, r7, fp, sp, lr, pc}
    1b60:	blls	301b4 <strspn@plt+0x2f34c>
    1b64:	rscle	r4, sl, r3, lsr #5
    1b68:			; <UNDEFINED> instruction: 0xf993b11b
    1b6c:	blcs	db74 <strspn@plt+0xcd0c>
    1b70:	bmi	43630c <strspn@plt+0x4354a4>
    1b74:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    1b78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1b7c:	subsmi	r9, sl, r1, lsl #22
    1b80:	andlt	sp, r2, sp, lsl #2
    1b84:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1b88:	blcs	8943bc <strspn@plt+0x893554>
    1b8c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    1b90:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    1b94:	strbmi	r4, [r2], -r3, lsr #12
    1b98:			; <UNDEFINED> instruction: 0xf7ff4479
    1b9c:			; <UNDEFINED> instruction: 0xf7ffe892
    1ba0:	svclt	0x0000e87e
    1ba4:	andeq	r2, r1, sl, asr #7
    1ba8:	andeq	r0, r0, ip, ror #1
    1bac:			; <UNDEFINED> instruction: 0x000124be
    1bb0:	strdeq	r1, [r0], -r0
    1bb4:	andeq	r2, r1, r2, ror r3
    1bb8:	andeq	r2, r1, r8, ror r4
    1bbc:	andeq	r1, r0, r0, lsr #17
    1bc0:	addlt	fp, r3, r0, lsl #10
    1bc4:	tstls	r0, r7, lsl #24
    1bc8:			; <UNDEFINED> instruction: 0xf7ff9001
    1bcc:	ldrbtmi	lr, [ip], #-2248	; 0xfffff738
    1bd0:	ldmib	sp, {r1, r5, r8, sp}^
    1bd4:	andvs	r2, r1, r0, lsl #6
    1bd8:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    1bdc:			; <UNDEFINED> instruction: 0xf7ff4479
    1be0:	svclt	0x0000e870
    1be4:	andeq	r2, r1, r6, lsr r4
    1be8:	andeq	r1, r0, ip, asr r8
    1bec:			; <UNDEFINED> instruction: 0x4604b538
    1bf0:			; <UNDEFINED> instruction: 0xf7ff460d
    1bf4:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1bf8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    1bfc:	lfmlt	f5, 1, [r8, #-0]
    1c00:	strtmi	r4, [r0], -r9, lsr #12
    1c04:			; <UNDEFINED> instruction: 0xffdcf7ff
    1c08:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1c0c:			; <UNDEFINED> instruction: 0x47706018
    1c10:	strdeq	r2, [r1], -sl
    1c14:	svcmi	0x00f0e92d
    1c18:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    1c1c:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    1c20:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1c24:			; <UNDEFINED> instruction: 0xf8df2500
    1c28:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    1c2c:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    1c30:	movwls	r6, #55323	; 0xd81b
    1c34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1c38:	strmi	lr, [r0, #-2505]	; 0xfffff637
    1c3c:	strmi	r9, [r5], -r2, lsl #4
    1c40:	stm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c44:	stccs	6, cr4, [r0, #-16]
    1c48:	adchi	pc, r9, r0
    1c4c:	mulvs	r0, r5, r9
    1c50:			; <UNDEFINED> instruction: 0xf0002e00
    1c54:			; <UNDEFINED> instruction: 0xf7ff80a4
    1c58:			; <UNDEFINED> instruction: 0x462ae85e
    1c5c:	strmi	r6, [r2], r1, lsl #16
    1c60:			; <UNDEFINED> instruction: 0xf912e001
    1c64:	rscslt	r6, r3, #1, 30
    1c68:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    1c6c:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    1c70:	mcrcs	1, 1, sp, cr13, cr7, {7}
    1c74:	addshi	pc, r3, r0
    1c78:	bleq	c3e0b4 <strspn@plt+0xc3d24c>
    1c7c:	ldrmi	r4, [sl], -r8, lsr #12
    1c80:	ldrbmi	r6, [r9], -r3, lsr #32
    1c84:			; <UNDEFINED> instruction: 0xf7fe930c
    1c88:	mcrls	15, 0, lr, cr12, cr6, {7}
    1c8c:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    1c90:	smlabteq	r0, sp, r9, lr
    1c94:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    1c98:			; <UNDEFINED> instruction: 0xf0402d00
    1c9c:	mcrcs	0, 0, r8, cr0, cr3, {4}
    1ca0:	tsthi	r6, r0	; <UNPREDICTABLE>
    1ca4:	mulpl	r0, r6, r9
    1ca8:			; <UNDEFINED> instruction: 0xf0002d00
    1cac:	andcs	r8, r0, #12, 2
    1cb0:	cdp	3, 0, cr2, cr8, cr0, {0}
    1cb4:			; <UNDEFINED> instruction: 0x4657ba10
    1cb8:	andsls	pc, r8, sp, asr #17
    1cbc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1cc0:			; <UNDEFINED> instruction: 0x469246b1
    1cc4:			; <UNDEFINED> instruction: 0xf999469b
    1cc8:	bcs	1a49cd4 <strspn@plt+0x1a48e6c>
    1ccc:	addhi	pc, sp, r0
    1cd0:	msreq	CPSR_, r2, lsr #32
    1cd4:			; <UNDEFINED> instruction: 0xf0402942
    1cd8:			; <UNDEFINED> instruction: 0xf99980e9
    1cdc:	bcs	9cec <strspn@plt+0x8e84>
    1ce0:	bicshi	pc, r3, r0
    1ce4:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ce8:	subsle	r2, r8, r0, lsl #16
    1cec:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    1cf0:			; <UNDEFINED> instruction: 0x4630d055
    1cf4:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cf8:	movweq	lr, #47706	; 0xba5a
    1cfc:	cmple	lr, r5, lsl #12
    1d00:	mulne	r0, r9, r9
    1d04:	suble	r2, sl, r0, lsl #18
    1d08:			; <UNDEFINED> instruction: 0x462a4630
    1d0c:			; <UNDEFINED> instruction: 0xf7ff4649
    1d10:	stmdacs	r0, {r1, r3, r4, r7, fp, sp, lr, pc}
    1d14:			; <UNDEFINED> instruction: 0xf919d143
    1d18:	strbmi	ip, [sp], #-5
    1d1c:	svceq	0x0030f1bc
    1d20:			; <UNDEFINED> instruction: 0xf108d10a
    1d24:	bl	fea03d30 <strspn@plt+0xfea02ec8>
    1d28:	bl	142944 <strspn@plt+0x141adc>
    1d2c:			; <UNDEFINED> instruction: 0xf9150803
    1d30:			; <UNDEFINED> instruction: 0xf1bccf01
    1d34:	rscsle	r0, r8, r0, lsr pc
    1d38:			; <UNDEFINED> instruction: 0xf833683b
    1d3c:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    1d40:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    1d44:	ldrle	r4, [lr, #1705]!	; 0x6a9
    1d48:	strtmi	r2, [r8], -r0, lsl #6
    1d4c:	bne	43d5b4 <strspn@plt+0x43c74c>
    1d50:	eorvs	r4, r3, sl, lsl r6
    1d54:			; <UNDEFINED> instruction: 0xf7fe930c
    1d58:			; <UNDEFINED> instruction: 0xf8ddef8e
    1d5c:	strmi	r9, [r9, #48]!	; 0x30
    1d60:	strmi	r6, [r2], r5, lsr #16
    1d64:			; <UNDEFINED> instruction: 0xf000468b
    1d68:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    1d6c:	adchi	pc, r6, r0
    1d70:	mvnscc	pc, #16, 2
    1d74:			; <UNDEFINED> instruction: 0xf1419304
    1d78:	movwls	r3, #21503	; 0x53ff
    1d7c:	ldrdeq	lr, [r4, -sp]
    1d80:	mvnscc	pc, #79	; 0x4f
    1d84:	andeq	pc, r2, #111	; 0x6f
    1d88:	svclt	0x0008428b
    1d8c:			; <UNDEFINED> instruction: 0xd3274282
    1d90:	svceq	0x0000f1b9
    1d94:			; <UNDEFINED> instruction: 0xf999d003
    1d98:	bcs	9da0 <strspn@plt+0x8f38>
    1d9c:	tstcs	r6, #-1073741788	; 0xc0000024
    1da0:	ldreq	pc, [r5, #-111]	; 0xffffff91
    1da4:	bmi	ff499e38 <strspn@plt+0xff498fd0>
    1da8:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    1dac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1db0:	subsmi	r9, sl, sp, lsl #22
    1db4:	orrshi	pc, r6, r0, asr #32
    1db8:	andlt	r4, pc, r8, lsr #12
    1dbc:	blhi	bd0b8 <strspn@plt+0xbc250>
    1dc0:	svchi	0x00f0e8bd
    1dc4:			; <UNDEFINED> instruction: 0xf1109b01
    1dc8:			; <UNDEFINED> instruction: 0xf04f37ff
    1dcc:			; <UNDEFINED> instruction: 0xf06f31ff
    1dd0:			; <UNDEFINED> instruction: 0xf1430002
    1dd4:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    1dd8:	adcsmi	fp, r8, #8, 30
    1ddc:	svcge	0x005ff4bf
    1de0:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    1de4:	rsbmi	sp, fp, #913408	; 0xdf000
    1de8:			; <UNDEFINED> instruction: 0xf999e7dc
    1dec:			; <UNDEFINED> instruction: 0xf0222002
    1df0:	bcs	1082678 <strspn@plt+0x1081810>
    1df4:	svcge	0x0076f47f
    1df8:	mulcs	r3, r9, r9
    1dfc:			; <UNDEFINED> instruction: 0xf47f2a00
    1e00:			; <UNDEFINED> instruction: 0x464eaf71
    1e04:	orrvs	pc, r0, #1325400064	; 0x4f000000
    1e08:			; <UNDEFINED> instruction: 0x9018f8dd
    1e0c:	blge	13c548 <strspn@plt+0x13b6e0>
    1e10:	ldcmi	3, cr9, [r8, #24]!
    1e14:	mulne	r0, r6, r9
    1e18:			; <UNDEFINED> instruction: 0x4628447d
    1e1c:			; <UNDEFINED> instruction: 0xf7fe9109
    1e20:	stmdbls	r9, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    1e24:			; <UNDEFINED> instruction: 0xf0002800
    1e28:	blne	10e2314 <strspn@plt+0x10e14ac>
    1e2c:			; <UNDEFINED> instruction: 0xf1039309
    1e30:			; <UNDEFINED> instruction: 0xf1be0e01
    1e34:			; <UNDEFINED> instruction: 0xf0000f00
    1e38:	blls	1a2368 <strspn@plt+0x1a1500>
    1e3c:	mrscs	r2, (UNDEF: 0)
    1e40:	blvc	ff8fc784 <strspn@plt+0xff8fb91c>
    1e44:	blls	538b4 <strspn@plt+0x52a4c>
    1e48:			; <UNDEFINED> instruction: 0xf0402b00
    1e4c:	b	1422314 <strspn@plt+0x14214ac>
    1e50:	cmple	r7, r1, lsl #6
    1e54:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    1e58:	rdfnee	f0, f5, f0
    1e5c:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    1e60:	and	r4, r4, ip, lsr #13
    1e64:	movweq	lr, #23124	; 0x5a54
    1e68:	ldfccp	f7, [pc], #48	; 1ea0 <strspn@plt+0x1038>
    1e6c:	blx	3634e <strspn@plt+0x354e6>
    1e70:			; <UNDEFINED> instruction: 0xf1bcf20b
    1e74:	blx	291e7a <strspn@plt+0x291012>
    1e78:	blx	fe80a686 <strspn@plt+0xfe80981e>
    1e7c:	strmi	r0, [sl], #-266	; 0xfffffef6
    1e80:			; <UNDEFINED> instruction: 0xf0004611
    1e84:	strcs	r8, [r0], #-252	; 0xffffff04
    1e88:	bcs	b290 <strspn@plt+0xa428>
    1e8c:	blx	fe83623e <strspn@plt+0xfe8353d6>
    1e90:			; <UNDEFINED> instruction: 0xf04f670a
    1e94:	blx	fea8569e <strspn@plt+0xfea84836>
    1e98:	ldrtmi	r2, [lr], -r2, lsl #6
    1e9c:	bl	10c84fc <strspn@plt+0x10c7694>
    1ea0:	blcs	2ae0 <strspn@plt+0x1c78>
    1ea4:	strcs	sp, [r1], #-222	; 0xffffff22
    1ea8:	ldrb	r2, [fp, r0, lsl #10]
    1eac:			; <UNDEFINED> instruction: 0xf47f2a00
    1eb0:			; <UNDEFINED> instruction: 0xe7a6af19
    1eb4:			; <UNDEFINED> instruction: 0xf43f2d00
    1eb8:			; <UNDEFINED> instruction: 0xe791af72
    1ebc:	movweq	lr, #47706	; 0xba5a
    1ec0:	svcge	0x0066f47f
    1ec4:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    1ec8:	stmib	r9, {sl, ip, sp}^
    1ecc:	strb	r3, [sl, -r0, lsl #8]!
    1ed0:	strcc	lr, [r0], #-2525	; 0xfffff623
    1ed4:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    1ed8:	strb	r3, [r4, -r0, lsl #8]!
    1edc:			; <UNDEFINED> instruction: 0x4e0ae9dd
    1ee0:	smlabteq	r0, sp, r9, lr
    1ee4:	streq	pc, [r1, #-111]!	; 0xffffff91
    1ee8:	tstlt	r3, r2, lsl #22
    1eec:			; <UNDEFINED> instruction: 0xf8c39b02
    1ef0:	ldmib	sp, {sp, lr, pc}^
    1ef4:	strmi	r1, [fp], -r4, lsl #4
    1ef8:	svclt	0x00144313
    1efc:	movwcs	r2, #769	; 0x301
    1f00:	svceq	0x0000f1be
    1f04:	movwcs	fp, #3848	; 0xf08
    1f08:			; <UNDEFINED> instruction: 0xf0002b00
    1f0c:	blls	2621e0 <strspn@plt+0x261378>
    1f10:			; <UNDEFINED> instruction: 0xf8cd2001
    1f14:	tstcs	r0, r4, lsr #32
    1f18:	ldfccp	f7, [pc], #12	; 1f2c <strspn@plt+0x10c4>
    1f1c:	strtmi	r9, [r8], r6, lsl #22
    1f20:	b	13e6f30 <strspn@plt+0x13e60c8>
    1f24:	ldrmi	r7, [sl], r3, ror #23
    1f28:	b	1539f40 <strspn@plt+0x15390d8>
    1f2c:			; <UNDEFINED> instruction: 0xf10c0305
    1f30:			; <UNDEFINED> instruction: 0xd11d3cff
    1f34:	vqdmulh.s<illegal width 8>	d15, d11, d0
    1f38:	svccc	0x00fff1bc
    1f3c:	andcs	pc, r1, #10240	; 0x2800
    1f40:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    1f44:	ldrmi	r4, [r1], -sl, lsl #8
    1f48:	strcs	sp, [r0], #-18	; 0xffffffee
    1f4c:	bcs	b354 <strspn@plt+0xa4ec>
    1f50:	blx	fe836306 <strspn@plt+0xfe83549e>
    1f54:			; <UNDEFINED> instruction: 0xf04f670a
    1f58:	blx	fea85762 <strspn@plt+0xfea848fa>
    1f5c:	ldrtmi	r2, [lr], -r2, lsl #6
    1f60:	bl	10c85c0 <strspn@plt+0x10c7758>
    1f64:	blcs	2ba4 <strspn@plt+0x1d3c>
    1f68:	strcs	sp, [r1], #-223	; 0xffffff21
    1f6c:	ldrb	r2, [ip, r0, lsl #10]
    1f70:	smlabteq	r6, sp, r9, lr
    1f74:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    1f78:			; <UNDEFINED> instruction: 0xf04f0104
    1f7c:			; <UNDEFINED> instruction: 0x9c020a0a
    1f80:	bleq	3e0c4 <strspn@plt+0x3d25c>
    1f84:			; <UNDEFINED> instruction: 0xf8dd2900
    1f88:	svclt	0x00088024
    1f8c:	tstle	r1, #720896	; 0xb0000
    1f90:	movweq	lr, #43802	; 0xab1a
    1f94:	andeq	lr, fp, #76800	; 0x12c00
    1f98:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    1f9c:	movweq	lr, #43795	; 0xab13
    1fa0:	andeq	lr, fp, #67584	; 0x10800
    1fa4:	beq	fcbf8 <strspn@plt+0xfbd90>
    1fa8:	bleq	bccb8 <strspn@plt+0xbbe50>
    1fac:	svclt	0x0008458b
    1fb0:	mvnle	r4, #545259520	; 0x20800000
    1fb4:	svceq	0x0000f1b8
    1fb8:	tstcs	r0, r2, lsl r0
    1fbc:	movweq	lr, #43802	; 0xab1a
    1fc0:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    1fc4:	andeq	lr, fp, #76800	; 0x12c00
    1fc8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    1fcc:	movweq	lr, #43795	; 0xab13
    1fd0:	andeq	lr, fp, #67584	; 0x10800
    1fd4:	beq	fcc28 <strspn@plt+0xfbdc0>
    1fd8:	bleq	bcce8 <strspn@plt+0xbbe80>
    1fdc:	mvnle	r4, r8, lsl #11
    1fe0:	strcs	r2, [r0, -r1, lsl #12]
    1fe4:	strmi	lr, [r9, #-2509]	; 0xfffff633
    1fe8:	strmi	lr, [r4, #-2525]	; 0xfffff623
    1fec:	andsls	pc, r0, sp, asr #17
    1ff0:	strtmi	r4, [r9], -r0, lsr #12
    1ff4:	movwcs	r2, #522	; 0x20a
    1ff8:			; <UNDEFINED> instruction: 0xf870f001
    1ffc:	strtmi	r4, [r9], -r0, lsr #12
    2000:	strmi	lr, [r2, #-2509]	; 0xfffff633
    2004:			; <UNDEFINED> instruction: 0x46994690
    2008:	movwcs	r2, #522	; 0x20a
    200c:			; <UNDEFINED> instruction: 0xf866f001
    2010:	bl	11c86e4 <strspn@plt+0x11c787c>
    2014:	ldmne	fp, {r0, r1, r2, sl, fp}^
    2018:			; <UNDEFINED> instruction: 0x0c0ceb4c
    201c:	bl	1308690 <strspn@plt+0x1307828>
    2020:	ldrtmi	r0, [r2], -r7, lsl #24
    2024:			; <UNDEFINED> instruction: 0x463b18de
    2028:	streq	lr, [ip, -ip, asr #22]
    202c:	strmi	r4, [sp], -r4, lsl #12
    2030:	svceq	0x0000f1b8
    2034:			; <UNDEFINED> instruction: 0x4650d014
    2038:			; <UNDEFINED> instruction: 0xf0014659
    203c:	strbmi	pc, [r2], -pc, asr #16	; <UNPREDICTABLE>
    2040:			; <UNDEFINED> instruction: 0xf001464b
    2044:	strmi	pc, [fp], -fp, asr #16
    2048:	ldmib	sp, {r1, r9, sl, lr}^
    204c:			; <UNDEFINED> instruction: 0xf0010106
    2050:	blls	4016c <strspn@plt+0x3f304>
    2054:	movwls	r1, #2075	; 0x81b
    2058:	bl	1068c64 <strspn@plt+0x1067dfc>
    205c:	movwls	r0, #4867	; 0x1303
    2060:	movwcs	lr, #10717	; 0x29dd
    2064:	svclt	0x00082b00
    2068:	sbcle	r2, r1, #40960	; 0xa000
    206c:	strmi	lr, [r9, #-2525]	; 0xfffff623
    2070:			; <UNDEFINED> instruction: 0x9010f8dd
    2074:	movwcs	lr, #2525	; 0x9dd
    2078:	movwcs	lr, #2505	; 0x9c9
    207c:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    2080:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    2084:	smlabteq	r0, sp, r9, lr
    2088:	strbmi	lr, [lr], -lr, lsr #14
    208c:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2090:			; <UNDEFINED> instruction: 0x9018f8dd
    2094:	blge	13c7d0 <strspn@plt+0x13b968>
    2098:	ldrt	r9, [sl], r6, lsl #6
    209c:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    20a0:			; <UNDEFINED> instruction: 0xf7fe4628
    20a4:	stmdacs	r0, {r4, r6, r9, sl, fp, sp, lr, pc}
    20a8:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    20ac:	blls	3ba90 <strspn@plt+0x3ac28>
    20b0:	stcls	7, cr2, [r6, #-0]
    20b4:	blx	fe893926 <strspn@plt+0xfe892abe>
    20b8:	ldrmi	r2, [lr], -r5, lsl #6
    20bc:	blx	ff8e8cca <strspn@plt+0xff8e7e62>
    20c0:	svccs	0x00006705
    20c4:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    20c8:	tstcs	r0, r1
    20cc:	blls	bbbd0 <strspn@plt+0xbad68>
    20d0:	blcs	13aac <strspn@plt+0x12c44>
    20d4:	svcge	0x000af47f
    20d8:	strcc	lr, [r0], #-2525	; 0xfffff623
    20dc:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    20e0:	strbt	r3, [r0], -r0, lsl #8
    20e4:	ldcl	7, cr15, [sl, #1016]	; 0x3f8
    20e8:			; <UNDEFINED> instruction: 0x000122be
    20ec:	andeq	r0, r0, ip, ror #1
    20f0:	andeq	r2, r1, lr, lsr r1
    20f4:	andeq	r1, r0, r4, asr sl
    20f8:	ldrdeq	r1, [r0], -sl
    20fc:			; <UNDEFINED> instruction: 0xf7ff2200
    2100:	svclt	0x0000bd89
    2104:	mvnsmi	lr, sp, lsr #18
    2108:	strmi	r4, [r7], -r8, lsl #13
    210c:			; <UNDEFINED> instruction: 0x4605b1d8
    2110:			; <UNDEFINED> instruction: 0xf7fee007
    2114:	rsclt	lr, r4, #0, 28
    2118:			; <UNDEFINED> instruction: 0xf8336803
    211c:	ldreq	r3, [fp, #-20]	; 0xffffffec
    2120:	strtmi	sp, [lr], -r4, lsl #10
    2124:	blmi	80580 <strspn@plt+0x7f718>
    2128:	mvnsle	r2, r0, lsl #24
    212c:	svceq	0x0000f1b8
    2130:			; <UNDEFINED> instruction: 0xf8c8d001
    2134:	adcsmi	r6, lr, #0
    2138:			; <UNDEFINED> instruction: 0xf996d908
    213c:	andcs	r3, r1, r0
    2140:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    2144:	strdlt	r8, [r9, -r0]
    2148:	andeq	pc, r0, r8, asr #17
    214c:	ldmfd	sp!, {sp}
    2150:	svclt	0x000081f0
    2154:	mvnsmi	lr, sp, lsr #18
    2158:	strmi	r4, [r7], -r8, lsl #13
    215c:			; <UNDEFINED> instruction: 0x4605b1d8
    2160:			; <UNDEFINED> instruction: 0xf7fee007
    2164:	rsclt	lr, r4, #216, 26	; 0x3600
    2168:			; <UNDEFINED> instruction: 0xf8336803
    216c:	ldrbeq	r3, [fp], #20
    2170:	strtmi	sp, [lr], -r4, lsl #10
    2174:	blmi	805d0 <strspn@plt+0x7f768>
    2178:	mvnsle	r2, r0, lsl #24
    217c:	svceq	0x0000f1b8
    2180:			; <UNDEFINED> instruction: 0xf8c8d001
    2184:	adcsmi	r6, lr, #0
    2188:			; <UNDEFINED> instruction: 0xf996d908
    218c:	andcs	r3, r1, r0
    2190:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    2194:	strdlt	r8, [r9, -r0]
    2198:	andeq	pc, r0, r8, asr #17
    219c:	ldmfd	sp!, {sp}
    21a0:	svclt	0x000081f0
    21a4:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    21a8:	strdlt	fp, [r2], r0
    21ac:	bmi	76cdd0 <strspn@plt+0x76bf68>
    21b0:	cfstrsge	mvf4, [sl], {121}	; 0x79
    21b4:	blvc	140308 <strspn@plt+0x13f4a0>
    21b8:	stmpl	sl, {r1, r2, r9, sl, lr}
    21bc:	andls	r6, r1, #1179648	; 0x120000
    21c0:	andeq	pc, r0, #79	; 0x4f
    21c4:	and	r9, r5, r0, lsl #6
    21c8:	ldrtmi	r4, [r0], -r9, lsr #12
    21cc:	ldc	7, cr15, [r4, #-1016]	; 0xfffffc08
    21d0:	cmnlt	r0, r8, lsl #8
    21d4:	stcne	8, cr15, [r8], {84}	; 0x54
    21d8:			; <UNDEFINED> instruction: 0xf854b1b1
    21dc:	strls	r5, [r0], #-3076	; 0xfffff3fc
    21e0:			; <UNDEFINED> instruction: 0x4630b195
    21e4:	stc	7, cr15, [r8, #-1016]	; 0xfffffc08
    21e8:	mvnle	r2, r0, lsl #16
    21ec:	bmi	38a1f8 <strspn@plt+0x389390>
    21f0:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    21f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    21f8:	subsmi	r9, sl, r1, lsl #22
    21fc:	andlt	sp, r2, sp, lsl #2
    2200:	ldrhtmi	lr, [r0], #141	; 0x8d
    2204:	ldrbmi	fp, [r0, -r3]!
    2208:	ldrtmi	r4, [r3], -r8, lsl #16
    220c:	ldrtmi	r4, [sl], -r8, lsl #18
    2210:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    2214:			; <UNDEFINED> instruction: 0xf7fe6800
    2218:			; <UNDEFINED> instruction: 0xf7feede6
    221c:	svclt	0x0000ed40
    2220:	andeq	r1, r1, r8, lsr sp
    2224:	andeq	r0, r0, ip, ror #1
    2228:	strdeq	r1, [r1], -r6
    222c:	strdeq	r1, [r1], -r4
    2230:	andeq	r1, r0, r6, lsr #4
    2234:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    2238:	subslt	r4, r4, #16777216	; 0x1000000
    223c:	and	r4, r3, r3, lsl #12
    2240:	mulle	r8, r4, r2
    2244:	andle	r4, r5, fp, lsl #5
    2248:	mulcs	r0, r3, r9
    224c:	movwcc	r4, #5656	; 0x1618
    2250:	mvnsle	r2, r0, lsl #20
    2254:			; <UNDEFINED> instruction: 0xf85d2000
    2258:	ldrbmi	r4, [r0, -r4, lsl #22]!
    225c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    2260:	andcs	fp, sl, #56, 10	; 0xe000000
    2264:	strmi	r4, [sp], -r4, lsl #12
    2268:	stc2l	7, cr15, [r0], {255}	; 0xff
    226c:	svccc	0x0080f5b0
    2270:	addlt	sp, r0, #268435456	; 0x10000000
    2274:			; <UNDEFINED> instruction: 0x4629bd38
    2278:			; <UNDEFINED> instruction: 0xf7ff4620
    227c:	svclt	0x0000fca1
    2280:	andscs	fp, r0, #56, 10	; 0xe000000
    2284:	strmi	r4, [sp], -r4, lsl #12
    2288:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    228c:	svccc	0x0080f5b0
    2290:	addlt	sp, r0, #268435456	; 0x10000000
    2294:			; <UNDEFINED> instruction: 0x4629bd38
    2298:			; <UNDEFINED> instruction: 0xf7ff4620
    229c:	svclt	0x0000fc91
    22a0:	strt	r2, [r3], #522	; 0x20a
    22a4:	strt	r2, [r1], #528	; 0x210
    22a8:	blmi	8d4b38 <strspn@plt+0x8d3cd0>
    22ac:	ldrblt	r4, [r0, #1146]!	; 0x47a
    22b0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    22b4:	strmi	r2, [r4], -r0, lsl #12
    22b8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    22bc:			; <UNDEFINED> instruction: 0xf04f9301
    22c0:	strls	r0, [r0], -r0, lsl #6
    22c4:	stcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    22c8:	tstlt	r4, r6
    22cc:	mulcc	r0, r4, r9
    22d0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    22d4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    22d8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    22dc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    22e0:	stc	7, cr15, [r0, #1016]	; 0x3f8
    22e4:	ldrtmi	r4, [r3], -r5, lsl #12
    22e8:	strbtmi	r2, [r9], -sl, lsl #4
    22ec:			; <UNDEFINED> instruction: 0xf7fe4620
    22f0:	stmdavs	fp!, {r1, r4, r7, r8, sl, fp, sp, lr, pc}
    22f4:	blls	30928 <strspn@plt+0x2fac0>
    22f8:	rscle	r4, sl, r3, lsr #5
    22fc:			; <UNDEFINED> instruction: 0xf993b11b
    2300:	blcs	e308 <strspn@plt+0xd4a0>
    2304:	bmi	3f6aa0 <strspn@plt+0x3f5c38>
    2308:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    230c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2310:	subsmi	r9, sl, r1, lsl #22
    2314:	andlt	sp, r3, ip, lsl #2
    2318:	bmi	2f1ae0 <strspn@plt+0x2f0c78>
    231c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2320:	bicsle	r6, r6, r0, lsl r8
    2324:	strtmi	r4, [r3], -r9, lsl #18
    2328:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    232c:	stcl	7, cr15, [r8], {254}	; 0xfe
    2330:	ldc	7, cr15, [r4], #1016	; 0x3f8
    2334:	andeq	r1, r1, ip, lsr ip
    2338:	andeq	r0, r0, ip, ror #1
    233c:	andeq	r1, r1, sl, lsr #26
    2340:	andeq	r1, r0, ip, asr r1
    2344:	ldrdeq	r1, [r1], -lr
    2348:	andeq	r1, r1, r6, ror #25
    234c:	andeq	r1, r0, lr, lsl #2
    2350:			; <UNDEFINED> instruction: 0x4606b5f8
    2354:			; <UNDEFINED> instruction: 0xf7ff460f
    2358:			; <UNDEFINED> instruction: 0xf110ffa7
    235c:			; <UNDEFINED> instruction: 0xf1414400
    2360:	cfstr32cs	mvfx0, [r1, #-0]
    2364:	stccs	15, cr11, [r0], {8}
    2368:	lfmlt	f5, 3, [r8]
    236c:	ldcl	7, cr15, [r6], #1016	; 0x3f8
    2370:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    2374:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    2378:	andvs	r4, r4, sl, lsr r6
    237c:	stmdbmi	r3, {r3, fp, sp, lr}
    2380:			; <UNDEFINED> instruction: 0xf7fe4479
    2384:	svclt	0x0000ec9e
    2388:	andeq	r1, r1, lr, lsl #25
    238c:	strheq	r1, [r0], -r8
    2390:			; <UNDEFINED> instruction: 0x4605b538
    2394:			; <UNDEFINED> instruction: 0xf7ff460c
    2398:			; <UNDEFINED> instruction: 0xf500ffdb
    239c:			; <UNDEFINED> instruction: 0xf5b34300
    23a0:	andle	r3, r1, #128, 30	; 0x200
    23a4:	lfmlt	f3, 1, [r8, #-0]
    23a8:	ldcl	7, cr15, [r8], {254}	; 0xfe
    23ac:	strtmi	r4, [r2], -r5, lsl #18
    23b0:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    23b4:	andvs	r4, r4, fp, lsr #12
    23b8:	stmdbmi	r3, {r3, fp, sp, lr}
    23bc:			; <UNDEFINED> instruction: 0xf7fe4479
    23c0:	svclt	0x0000ec80
    23c4:	andeq	r1, r1, r2, asr ip
    23c8:	andeq	r1, r0, ip, ror r0
    23cc:			; <UNDEFINED> instruction: 0xf7ff220a
    23d0:	svclt	0x0000bb9f
    23d4:			; <UNDEFINED> instruction: 0xf7ff2210
    23d8:	svclt	0x0000bb9b
    23dc:	blmi	894c68 <strspn@plt+0x893e00>
    23e0:	ldrblt	r4, [r0, #1146]!	; 0x47a
    23e4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    23e8:	strmi	r2, [r4], -r0, lsl #12
    23ec:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    23f0:			; <UNDEFINED> instruction: 0xf04f9301
    23f4:	strls	r0, [r0], -r0, lsl #6
    23f8:	ldc	7, cr15, [r0], #1016	; 0x3f8
    23fc:	tstlt	r4, r6
    2400:	mulcc	r0, r4, r9
    2404:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    2408:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    240c:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2410:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2414:	stcl	7, cr15, [r6], #1016	; 0x3f8
    2418:	strbtmi	r4, [r9], -r5, lsl #12
    241c:			; <UNDEFINED> instruction: 0xf7fe4620
    2420:	stmdavs	fp!, {r2, r6, r7, sl, fp, sp, lr, pc}
    2424:	blls	30a58 <strspn@plt+0x2fbf0>
    2428:	rscle	r4, ip, r3, lsr #5
    242c:			; <UNDEFINED> instruction: 0xf993b11b
    2430:	blcs	e438 <strspn@plt+0xd5d0>
    2434:	bmi	3f6bd8 <strspn@plt+0x3f5d70>
    2438:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    243c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2440:	subsmi	r9, sl, r1, lsl #22
    2444:	andlt	sp, r3, ip, lsl #2
    2448:	bmi	2f1c10 <strspn@plt+0x2f0da8>
    244c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2450:	bicsle	r6, r8, r0, lsl r8
    2454:	strtmi	r4, [r3], -r9, lsl #18
    2458:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    245c:	ldc	7, cr15, [r0], #-1016	; 0xfffffc08
    2460:	ldc	7, cr15, [ip], {254}	; 0xfe
    2464:	andeq	r1, r1, r8, lsl #22
    2468:	andeq	r0, r0, ip, ror #1
    246c:	strdeq	r1, [r1], -r6
    2470:	andeq	r1, r0, r8, lsr #32
    2474:	andeq	r1, r1, lr, lsr #21
    2478:			; <UNDEFINED> instruction: 0x00011bb6
    247c:	ldrdeq	r0, [r0], -lr
    2480:	blmi	8d4d10 <strspn@plt+0x8d3ea8>
    2484:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2488:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    248c:	strmi	r2, [r4], -r0, lsl #12
    2490:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2494:			; <UNDEFINED> instruction: 0xf04f9301
    2498:	strls	r0, [r0], -r0, lsl #6
    249c:	mrrc	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    24a0:	tstlt	r4, r6
    24a4:	mulcc	r0, r4, r9
    24a8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    24ac:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    24b0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    24b4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    24b8:	ldc	7, cr15, [r4], {254}	; 0xfe
    24bc:	andcs	r4, sl, #5242880	; 0x500000
    24c0:	strtmi	r4, [r0], -r9, ror #12
    24c4:	bl	fe9404c4 <strspn@plt+0xfe93f65c>
    24c8:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    24cc:	adcmi	r9, r3, #0, 22
    24d0:	tstlt	fp, fp, ror #1
    24d4:	mulcc	r0, r3, r9
    24d8:	mvnle	r2, r0, lsl #22
    24dc:	blmi	314d20 <strspn@plt+0x313eb8>
    24e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    24e4:	blls	5c554 <strspn@plt+0x5b6ec>
    24e8:	qaddle	r4, sl, ip
    24ec:	ldcllt	0, cr11, [r0, #12]!
    24f0:	blcs	894d24 <strspn@plt+0x893ebc>
    24f4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    24f8:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    24fc:	ldrtmi	r4, [sl], -r3, lsr #12
    2500:			; <UNDEFINED> instruction: 0xf7fe4479
    2504:			; <UNDEFINED> instruction: 0xf7feebde
    2508:	svclt	0x0000ebca
    250c:	andeq	r1, r1, r4, ror #20
    2510:	andeq	r0, r0, ip, ror #1
    2514:	andeq	r1, r1, r2, asr fp
    2518:	andeq	r0, r0, r4, lsl #31
    251c:	andeq	r1, r1, r8, lsl #20
    2520:	andeq	r1, r1, r0, lsl fp
    2524:	andeq	r0, r0, r8, lsr pc
    2528:	blmi	8d4db8 <strspn@plt+0x8d3f50>
    252c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2530:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2534:	strmi	r2, [r4], -r0, lsl #12
    2538:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    253c:			; <UNDEFINED> instruction: 0xf04f9301
    2540:	strls	r0, [r0], -r0, lsl #6
    2544:	stc	7, cr15, [sl], {254}	; 0xfe
    2548:	tstlt	r4, r6
    254c:	mulcc	r0, r4, r9
    2550:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2554:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2558:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    255c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2560:	mcrr	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    2564:	andcs	r4, sl, #5242880	; 0x500000
    2568:	strtmi	r4, [r0], -r9, ror #12
    256c:	bl	ff7c056c <strspn@plt+0xff7bf704>
    2570:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    2574:	adcmi	r9, r3, #0, 22
    2578:	tstlt	fp, fp, ror #1
    257c:	mulcc	r0, r3, r9
    2580:	mvnle	r2, r0, lsl #22
    2584:	blmi	314dc8 <strspn@plt+0x313f60>
    2588:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    258c:	blls	5c5fc <strspn@plt+0x5b794>
    2590:	qaddle	r4, sl, ip
    2594:	ldcllt	0, cr11, [r0, #12]!
    2598:	blcs	894dcc <strspn@plt+0x893f64>
    259c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    25a0:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    25a4:	ldrtmi	r4, [sl], -r3, lsr #12
    25a8:			; <UNDEFINED> instruction: 0xf7fe4479
    25ac:			; <UNDEFINED> instruction: 0xf7feeb8a
    25b0:	svclt	0x0000eb76
    25b4:			; <UNDEFINED> instruction: 0x000119bc
    25b8:	andeq	r0, r0, ip, ror #1
    25bc:	andeq	r1, r1, sl, lsr #21
    25c0:	ldrdeq	r0, [r0], -ip
    25c4:	andeq	r1, r1, r0, ror #18
    25c8:	andeq	r1, r1, r8, ror #20
    25cc:	muleq	r0, r0, lr
    25d0:	blmi	654e38 <strspn@plt+0x653fd0>
    25d4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    25d8:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    25dc:	strbtmi	r4, [r9], -ip, lsl #12
    25e0:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    25e4:			; <UNDEFINED> instruction: 0xf04f9303
    25e8:			; <UNDEFINED> instruction: 0xf7ff0300
    25ec:	orrslt	pc, r0, r7, lsl #27
    25f0:	bl	fed405f0 <strspn@plt+0xfed3f788>
    25f4:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    25f8:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    25fc:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    2600:	strtmi	r4, [r2], -fp, lsr #12
    2604:			; <UNDEFINED> instruction: 0xf7fe4479
    2608:	stmdbmi	lr, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    260c:	strtmi	r4, [r2], -fp, lsr #12
    2610:			; <UNDEFINED> instruction: 0xf7fe4479
    2614:	bmi	33d5bc <strspn@plt+0x33c754>
    2618:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    261c:	ldrdeq	lr, [r0, -sp]
    2620:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2624:	subsmi	r9, sl, r3, lsl #22
    2628:	andlt	sp, r5, r1, lsl #2
    262c:			; <UNDEFINED> instruction: 0xf7febd30
    2630:	svclt	0x0000eb36
    2634:	andeq	r1, r1, r4, lsl r9
    2638:	andeq	r0, r0, ip, ror #1
    263c:	andeq	r1, r1, lr, lsl #20
    2640:	andeq	r0, r0, r4, lsr lr
    2644:	andeq	r0, r0, r8, lsr #28
    2648:	andeq	r1, r1, lr, asr #17
    264c:			; <UNDEFINED> instruction: 0x460cb510
    2650:			; <UNDEFINED> instruction: 0xf7ff4611
    2654:	ldc	14, cr15, [pc, #780]	; 2968 <strspn@plt+0x1b00>
    2658:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    265c:	vcvt.f64.s32	d7, s0
    2660:	vstr	d21, [r4, #924]	; 0x39c
    2664:	vadd.f32	s14, s0, s0
    2668:	vnmul.f64	d0, d0, d5
    266c:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    2670:	vstr	d0, [r4, #768]	; 0x300
    2674:	vldrlt	s0, [r0, #-4]
    2678:	andeq	r0, r0, r0
    267c:	smlawbmi	lr, r0, r4, r8
    2680:	rsbsmi	pc, r0, #0, 8
    2684:			; <UNDEFINED> instruction: 0xf5b24603
    2688:			; <UNDEFINED> instruction: 0xf1014f80
    268c:	push	{r2, sl, fp}
    2690:	svclt	0x00044ff0
    2694:			; <UNDEFINED> instruction: 0xf04f460a
    2698:			; <UNDEFINED> instruction: 0xf1010a64
    269c:			; <UNDEFINED> instruction: 0xf1010901
    26a0:			; <UNDEFINED> instruction: 0xf1010802
    26a4:			; <UNDEFINED> instruction: 0xf1010e03
    26a8:			; <UNDEFINED> instruction: 0xf1010705
    26ac:			; <UNDEFINED> instruction: 0xf1010606
    26b0:			; <UNDEFINED> instruction: 0xf1010507
    26b4:			; <UNDEFINED> instruction: 0xf1010408
    26b8:	svclt	0x00080009
    26bc:	blge	2c06cc <strspn@plt+0x2bf864>
    26c0:			; <UNDEFINED> instruction: 0xf5b2d03f
    26c4:	svclt	0x00024f20
    26c8:			; <UNDEFINED> instruction: 0xf04f460a
    26cc:			; <UNDEFINED> instruction: 0xf8020a6c
    26d0:	eorsle	sl, r6, sl, lsl #22
    26d4:	svcpl	0x0000f5b2
    26d8:	strmi	fp, [sl], -r2, lsl #30
    26dc:	beq	18fe820 <strspn@plt+0x18fd9b8>
    26e0:	blge	2c06f0 <strspn@plt+0x2bf888>
    26e4:			; <UNDEFINED> instruction: 0xf5b2d02d
    26e8:	svclt	0x00024fc0
    26ec:			; <UNDEFINED> instruction: 0xf04f460a
    26f0:			; <UNDEFINED> instruction: 0xf8020a62
    26f4:	eorle	sl, r4, sl, lsl #22
    26f8:	svcmi	0x0040f5b2
    26fc:	strmi	fp, [sl], -r2, lsl #30
    2700:	beq	1cfe844 <strspn@plt+0x1cfd9dc>
    2704:	blge	2c0714 <strspn@plt+0x2bf8ac>
    2708:			; <UNDEFINED> instruction: 0xf5b2d01b
    270c:	svclt	0x00025f80
    2710:			; <UNDEFINED> instruction: 0xf04f460a
    2714:			; <UNDEFINED> instruction: 0xf8020a70
    2718:	andsle	sl, r2, sl, lsl #22
    271c:	svcmi	0x0000f5b2
    2720:	strmi	fp, [sl], -r2, lsl #30
    2724:	beq	b7e868 <strspn@plt+0xb7da00>
    2728:	blge	2c0738 <strspn@plt+0x2bf8d0>
    272c:	strmi	sp, [r2], -r9
    2730:	strtmi	r4, [ip], -r0, lsr #12
    2734:			; <UNDEFINED> instruction: 0x463e4635
    2738:	ldrbtmi	r4, [r4], r7, ror #12
    273c:	strbmi	r4, [r8], r6, asr #13
    2740:			; <UNDEFINED> instruction: 0xf4134689
    2744:			; <UNDEFINED> instruction: 0xf0037f80
    2748:	svclt	0x00140a40
    274c:	bleq	1cbe890 <strspn@plt+0x1cbda28>
    2750:	bleq	b7e894 <strspn@plt+0xb7da2c>
    2754:	svceq	0x0080f013
    2758:	andlt	pc, r0, r9, lsl #17
    275c:			; <UNDEFINED> instruction: 0xf04fbf14
    2760:			; <UNDEFINED> instruction: 0xf04f0977
    2764:			; <UNDEFINED> instruction: 0xf413092d
    2768:			; <UNDEFINED> instruction: 0xf8886f00
    276c:	eorsle	r9, pc, r0
    2770:	svceq	0x0000f1ba
    2774:			; <UNDEFINED> instruction: 0xf04fbf14
    2778:			; <UNDEFINED> instruction: 0xf04f0873
    277c:			; <UNDEFINED> instruction: 0xf0130853
    2780:			; <UNDEFINED> instruction: 0xf88e0f20
    2784:	svclt	0x00148000
    2788:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    278c:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    2790:	svceq	0x0010f013
    2794:	and	pc, r0, ip, lsl #17
    2798:	stceq	0, cr15, [r8], {3}
    279c:			; <UNDEFINED> instruction: 0xf04fbf14
    27a0:			; <UNDEFINED> instruction: 0xf04f0e77
    27a4:			; <UNDEFINED> instruction: 0xf4130e2d
    27a8:			; <UNDEFINED> instruction: 0xf8876f80
    27ac:	eorsle	lr, r1, r0
    27b0:	svceq	0x0000f1bc
    27b4:			; <UNDEFINED> instruction: 0x2773bf14
    27b8:			; <UNDEFINED> instruction: 0xf0132753
    27bc:	eorsvc	r0, r7, r4, lsl #30
    27c0:	uhadd16cs	fp, r2, r4
    27c4:			; <UNDEFINED> instruction: 0xf013262d
    27c8:	eorvc	r0, lr, r2, lsl #30
    27cc:	streq	pc, [r1, #-3]
    27d0:	uhadd16cs	fp, r7, r4
    27d4:	eorvc	r2, r6, sp, lsr #12
    27d8:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    27dc:	svclt	0x00142d00
    27e0:	cmpcs	r4, #116, 6	; 0xd0000001
    27e4:	movwcs	r7, #3
    27e8:	andsvc	r4, r3, r8, lsl #12
    27ec:	svchi	0x00f0e8bd
    27f0:	svceq	0x0000f1ba
    27f4:			; <UNDEFINED> instruction: 0xf04fbf14
    27f8:			; <UNDEFINED> instruction: 0xf04f0878
    27fc:	ldr	r0, [lr, sp, lsr #16]!
    2800:	svclt	0x00142d00
    2804:			; <UNDEFINED> instruction: 0x232d2378
    2808:	movwcs	r7, #3
    280c:	andsvc	r4, r3, r8, lsl #12
    2810:	svchi	0x00f0e8bd
    2814:	svceq	0x0000f1bc
    2818:			; <UNDEFINED> instruction: 0x2778bf14
    281c:	strb	r2, [ip, sp, lsr #14]
    2820:	svcmi	0x00f0e92d
    2824:			; <UNDEFINED> instruction: 0xf04fb097
    2828:	stmib	sp, {r0, sl, fp}^
    282c:	bmi	1f8b454 <strspn@plt+0x1f8a5ec>
    2830:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    2834:			; <UNDEFINED> instruction: 0x078258d3
    2838:			; <UNDEFINED> instruction: 0xf10dbf54
    283c:			; <UNDEFINED> instruction: 0xf10d082c
    2840:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    2844:			; <UNDEFINED> instruction: 0xf04f9315
    2848:	svclt	0x00450300
    284c:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2850:	strbmi	r2, [r6], r0, lsr #6
    2854:	eorcc	pc, ip, sp, lsl #17
    2858:			; <UNDEFINED> instruction: 0xf1a3230a
    285c:			; <UNDEFINED> instruction: 0xf1c30120
    2860:	blx	b030e8 <strspn@plt+0xb02280>
    2864:	blx	33f074 <strspn@plt+0x33e20c>
    2868:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    286c:	andne	lr, r8, #3620864	; 0x374000
    2870:	vst1.8	{d15-d16}, [r3], ip
    2874:	svclt	0x000842aa
    2878:			; <UNDEFINED> instruction: 0xf0c042a1
    287c:	movwcc	r8, #41099	; 0xa08b
    2880:	mvnle	r2, r6, asr #22
    2884:			; <UNDEFINED> instruction: 0xf64c223c
    2888:			; <UNDEFINED> instruction: 0xf6cc45cd
    288c:			; <UNDEFINED> instruction: 0xf04f45cc
    2890:			; <UNDEFINED> instruction: 0xf1a231ff
    2894:	blx	fe944d1e <strspn@plt+0xfe943eb6>
    2898:	blx	5bca8 <strspn@plt+0x5ae40>
    289c:	blx	818ac <strspn@plt+0x80a44>
    28a0:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    28a4:			; <UNDEFINED> instruction: 0x0c09ea4c
    28a8:			; <UNDEFINED> instruction: 0xf1c24c61
    28ac:	svcls	0x00090920
    28b0:			; <UNDEFINED> instruction: 0xf909fa21
    28b4:	b	1313aac <strspn@plt+0x1312c44>
    28b8:	stmiaeq	sp!, {r0, r3, sl, fp}^
    28bc:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    28c0:	blx	192b0c <strspn@plt+0x191ca4>
    28c4:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    28c8:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    28cc:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    28d0:	streq	lr, [r1], #-2598	; 0xfffff5da
    28d4:			; <UNDEFINED> instruction: 0xf1ba40d6
    28d8:	svclt	0x000c0f42
    28dc:			; <UNDEFINED> instruction: 0xf0002100
    28e0:	bcc	802cec <strspn@plt+0x801e84>
    28e4:	streq	lr, [r9], -r6, asr #20
    28e8:	vpmax.s8	d15, d2, d23
    28ec:	andge	pc, r0, lr, lsl #17
    28f0:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    28f4:	addhi	pc, r4, r0
    28f8:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    28fc:			; <UNDEFINED> instruction: 0xf88e2269
    2900:	subcs	r2, r2, #1
    2904:	andcs	pc, r2, lr, lsl #17
    2908:	andvc	r2, sl, r0, lsl #4
    290c:	andeq	lr, r5, #84, 20	; 0x54000
    2910:			; <UNDEFINED> instruction: 0xf1a3d04a
    2914:			; <UNDEFINED> instruction: 0xf1c30114
    2918:	blx	9045f0 <strspn@plt+0x903788>
    291c:	blx	17f128 <strspn@plt+0x17e2c0>
    2920:	blcc	d40544 <strspn@plt+0xd3f6dc>
    2924:	blx	953614 <strspn@plt+0x9527ac>
    2928:	blx	97f53c <strspn@plt+0x97e6d4>
    292c:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    2930:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    2934:			; <UNDEFINED> instruction: 0xf04f1d50
    2938:			; <UNDEFINED> instruction: 0xf1410300
    293c:	andcs	r0, sl, #0, 2
    2940:	blx	ff33e94a <strspn@plt+0xff33dae2>
    2944:	movwcs	r2, #522	; 0x20a
    2948:	strmi	r4, [fp], r2, lsl #13
    294c:	blx	ff1be956 <strspn@plt+0xff1bdaee>
    2950:	subsle	r4, r8, r3, lsl r3
    2954:	movweq	lr, #47706	; 0xba5a
    2958:			; <UNDEFINED> instruction: 0xf7fed026
    295c:	stmdacs	r0, {r1, r2, r4, r6, r9, fp, sp, lr, pc}
    2960:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    2964:	subsle	r2, r7, r0, lsl #20
    2968:	mulcc	r0, r2, r9
    296c:	bmi	c70da0 <strspn@plt+0xc6ff38>
    2970:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    2974:			; <UNDEFINED> instruction: 0x23204d30
    2978:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    297c:	ldrmi	r4, [r9], -r0, lsr #12
    2980:			; <UNDEFINED> instruction: 0xf8cd2201
    2984:	stmib	sp, {r3, r4, pc}^
    2988:	strls	sl, [r1], -r4, lsl #22
    298c:			; <UNDEFINED> instruction: 0xf7fe9500
    2990:	ands	lr, r5, r6, ror #20
    2994:	andeq	pc, sl, #-1073741780	; 0xc000002c
    2998:	svcge	0x0075f47f
    299c:	movtcs	r9, #11784	; 0x2e08
    29a0:	andcs	pc, r1, lr, lsl #17
    29a4:	andcc	pc, r0, lr, lsl #17
    29a8:			; <UNDEFINED> instruction: 0xac0d4a24
    29ac:	stmib	sp, {r5, r8, r9, sp}^
    29b0:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    29b4:	andls	r4, r0, #32, 12	; 0x2000000
    29b8:	andcs	r4, r1, #26214400	; 0x1900000
    29bc:	b	13c09bc <strspn@plt+0x13bfb54>
    29c0:			; <UNDEFINED> instruction: 0xf7fe4620
    29c4:	bmi	7bcf64 <strspn@plt+0x7bc0fc>
    29c8:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    29cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    29d0:	subsmi	r9, sl, r5, lsl fp
    29d4:	andslt	sp, r7, r6, lsr #2
    29d8:	svchi	0x00f0e8bd
    29dc:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    29e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    29e4:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    29e8:			; <UNDEFINED> instruction: 0xf0002264
    29ec:	stmdbcs	r0, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    29f0:	svclt	0x00084682
    29f4:	strmi	r2, [fp], sl, lsl #16
    29f8:	strcc	fp, [r1], -r8, lsl #30
    29fc:	ldrb	sp, [r3, sl, lsr #3]
    2a00:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    2a04:	ldrbmi	lr, [r0], -r0, lsl #15
    2a08:	andcs	r4, sl, #93323264	; 0x5900000
    2a0c:			; <UNDEFINED> instruction: 0xf0002300
    2a10:	strmi	pc, [r2], r5, ror #22
    2a14:	ldr	r4, [sp, fp, lsl #13]
    2a18:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    2a1c:	bmi	2bc8c8 <strspn@plt+0x2bba60>
    2a20:			; <UNDEFINED> instruction: 0xe7a6447a
    2a24:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a28:			; <UNDEFINED> instruction: 0x000116b6
    2a2c:	andeq	r0, r0, ip, ror #1
    2a30:	ldrdeq	r0, [r0], -r4
    2a34:	andeq	r0, r0, r4, lsl pc
    2a38:	andeq	r0, r0, r6, lsl pc
    2a3c:	andeq	r0, r0, sl, ror #29
    2a40:	andeq	r1, r1, lr, lsl r5
    2a44:	andeq	r0, r0, sl, ror #28
    2a48:	andeq	r0, r0, r4, ror #28
    2a4c:	suble	r2, r5, r0, lsl #16
    2a50:	mvnsmi	lr, #737280	; 0xb4000
    2a54:			; <UNDEFINED> instruction: 0xf9904698
    2a58:	orrlt	r3, r3, #0
    2a5c:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    2a60:	ldrmi	r4, [r7], -r9, lsl #13
    2a64:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    2a68:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2a6c:	svceq	0x0000f1b8
    2a70:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2a74:			; <UNDEFINED> instruction: 0x4605bb1c
    2a78:	strtmi	r2, [lr], -ip, lsr #22
    2a7c:	svccs	0x0001f915
    2a80:	bllt	b6ae8 <strspn@plt+0xb5c80>
    2a84:	adcsmi	r4, r0, #48234496	; 0x2e00000
    2a88:	bne	c772f4 <strspn@plt+0xc7648c>
    2a8c:	mcrrne	7, 12, r4, r3, cr0
    2a90:			; <UNDEFINED> instruction: 0xf849d015
    2a94:	strcc	r0, [r1], #-36	; 0xffffffdc
    2a98:	mulcc	r0, r6, r9
    2a9c:			; <UNDEFINED> instruction: 0xf995b1bb
    2aa0:			; <UNDEFINED> instruction: 0xb1a33000
    2aa4:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    2aa8:	strtmi	r2, [r8], -ip, lsr #22
    2aac:			; <UNDEFINED> instruction: 0xf915462e
    2ab0:	mvnle	r2, r1, lsl #30
    2ab4:	svclt	0x00082a00
    2ab8:	adcsmi	r4, r0, #48234496	; 0x2e00000
    2abc:			; <UNDEFINED> instruction: 0xf04fd3e5
    2ac0:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2ac4:	adcmi	r8, r7, #248, 6	; 0xe0000003
    2ac8:	ldrmi	sp, [r3], -r4, lsl #18
    2acc:			; <UNDEFINED> instruction: 0x4620e7d4
    2ad0:	mvnshi	lr, #12386304	; 0xbd0000
    2ad4:	andeq	pc, r1, pc, rrx
    2ad8:	mvnshi	lr, #12386304	; 0xbd0000
    2adc:	rscscc	pc, pc, pc, asr #32
    2ae0:	svclt	0x00004770
    2ae4:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    2ae8:			; <UNDEFINED> instruction: 0xf990461c
    2aec:	blx	fed56af4 <strspn@plt+0xfed55c8c>
    2af0:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    2af4:	svclt	0x00082c00
    2af8:	ldmiblt	r3, {r0, r8, r9, sp}
    2afc:	addsmi	r6, r6, #2490368	; 0x260000
    2b00:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    2b04:	eorvs	fp, r3, r1, lsl pc
    2b08:	bl	4eb14 <strspn@plt+0x4dcac>
    2b0c:	blne	fe48312c <strspn@plt+0xfe4822c4>
    2b10:			; <UNDEFINED> instruction: 0xf7ff9b04
    2b14:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2b18:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    2b1c:	eorvs	r4, r3, r3, lsl #8
    2b20:			; <UNDEFINED> instruction: 0xf04fbd70
    2b24:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    2b28:	rscscc	pc, pc, pc, asr #32
    2b2c:	svclt	0x00004770
    2b30:	mvnsmi	lr, #737280	; 0xb4000
    2b34:			; <UNDEFINED> instruction: 0xf381fab1
    2b38:	bcs	50ac <strspn@plt+0x4244>
    2b3c:	movwcs	fp, #7944	; 0x1f08
    2b40:	svclt	0x00082800
    2b44:	blcs	b750 <strspn@plt+0xa8e8>
    2b48:			; <UNDEFINED> instruction: 0xf990d13d
    2b4c:	strmi	r3, [r0], r0
    2b50:	pkhbtmi	r4, r9, r6, lsl #12
    2b54:	strcs	r4, [r1, -r4, lsl #12]
    2b58:			; <UNDEFINED> instruction: 0x4625b31b
    2b5c:			; <UNDEFINED> instruction: 0xf1042b2c
    2b60:	strbmi	r0, [r0], -r1, lsl #8
    2b64:	mulcs	r0, r4, r9
    2b68:	eorle	r4, r1, r0, lsr #13
    2b6c:	strtmi	fp, [r5], -r2, ror #19
    2b70:	bl	fe953618 <strspn@plt+0xfe9527b0>
    2b74:	eorle	r0, r2, #0, 2
    2b78:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    2b7c:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    2b80:	rsceq	lr, r0, #323584	; 0x4f000
    2b84:	vpmax.u8	d15, d3, d7
    2b88:			; <UNDEFINED> instruction: 0xf819db0c
    2b8c:	movwmi	r1, #45058	; 0xb002
    2b90:	andcc	pc, r2, r9, lsl #16
    2b94:	mulcc	r0, r5, r9
    2b98:			; <UNDEFINED> instruction: 0xf994b11b
    2b9c:	blcs	eba4 <strspn@plt+0xdd3c>
    2ba0:	ldrdcs	sp, [r0], -fp
    2ba4:	mvnshi	lr, #12386304	; 0xbd0000
    2ba8:	ldrmi	r1, [r3], -ip, ror #24
    2bac:	ldrb	r4, [r4, r0, lsl #13]
    2bb0:	svclt	0x00082a00
    2bb4:	adcmi	r4, r8, #38797312	; 0x2500000
    2bb8:	smlatbeq	r0, r5, fp, lr
    2bbc:			; <UNDEFINED> instruction: 0xf04fd3dc
    2bc0:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2bc4:			; <UNDEFINED> instruction: 0xf06f83f8
    2bc8:			; <UNDEFINED> instruction: 0xe7eb0015
    2bcc:			; <UNDEFINED> instruction: 0xf381fab1
    2bd0:	bcs	5144 <strspn@plt+0x42dc>
    2bd4:	movwcs	fp, #7944	; 0x1f08
    2bd8:	svclt	0x00082800
    2bdc:	bllt	ff0cb7e8 <strspn@plt+0xff0ca980>
    2be0:	mvnsmi	lr, sp, lsr #18
    2be4:			; <UNDEFINED> instruction: 0xf9904606
    2be8:	ldrmi	r3, [r7], -r0
    2bec:	strmi	r4, [r4], -r8, lsl #13
    2bf0:	strtmi	fp, [r5], -fp, ror #3
    2bf4:			; <UNDEFINED> instruction: 0xf1042b2c
    2bf8:	ldrtmi	r0, [r0], -r1, lsl #8
    2bfc:	mulcs	r0, r4, r9
    2c00:	andsle	r4, fp, r6, lsr #12
    2c04:			; <UNDEFINED> instruction: 0x4625b9b2
    2c08:	bl	fe9536b0 <strspn@plt+0xfe952848>
    2c0c:	andsle	r0, ip, #0, 2
    2c10:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    2c14:			; <UNDEFINED> instruction: 0xf8d8db0c
    2c18:	tstmi	r8, #0
    2c1c:	andeq	pc, r0, r8, asr #17
    2c20:	mulcc	r0, r5, r9
    2c24:			; <UNDEFINED> instruction: 0xf994b11b
    2c28:	blcs	ec30 <strspn@plt+0xddc8>
    2c2c:	andcs	sp, r0, r1, ror #3
    2c30:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2c34:	ldrmi	r1, [r3], -ip, ror #24
    2c38:	ldrb	r4, [sl, r6, lsl #12]
    2c3c:	svclt	0x00082a00
    2c40:	adcmi	r4, r8, #38797312	; 0x2500000
    2c44:	smlatbeq	r0, r5, fp, lr
    2c48:			; <UNDEFINED> instruction: 0xf04fd3e2
    2c4c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2c50:			; <UNDEFINED> instruction: 0xf06f81f0
    2c54:			; <UNDEFINED> instruction: 0x47700015
    2c58:	mvnsmi	lr, #737280	; 0xb4000
    2c5c:	bmi	f544b8 <strspn@plt+0xf53650>
    2c60:	blmi	f544e0 <strspn@plt+0xf53678>
    2c64:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    2c68:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2c6c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c70:			; <UNDEFINED> instruction: 0xf04f9303
    2c74:			; <UNDEFINED> instruction: 0xf8cd0300
    2c78:	tstlt	r8, #8
    2c7c:	strmi	r6, [r4], -lr
    2c80:	strmi	r6, [r8], lr, lsr #32
    2c84:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c88:	andls	pc, r0, r0, asr #17
    2c8c:			; <UNDEFINED> instruction: 0xf9944607
    2c90:	blcs	e8ec98 <strspn@plt+0xe8de30>
    2c94:	stmdbge	r2, {r1, r5, ip, lr, pc}
    2c98:	strtmi	r2, [r0], -sl, lsl #4
    2c9c:			; <UNDEFINED> instruction: 0xf7fd9101
    2ca0:			; <UNDEFINED> instruction: 0xf8c8efb8
    2ca4:	eorvs	r0, r8, r0
    2ca8:	bllt	1a1cd90 <strspn@plt+0x1a1bf28>
    2cac:	blcs	298bc <strspn@plt+0x28a54>
    2cb0:	adcmi	fp, r3, #24, 30	; 0x60
    2cb4:			; <UNDEFINED> instruction: 0xf993d028
    2cb8:	stmdbls	r1, {sp}
    2cbc:	eorle	r2, r6, sl, lsr sl
    2cc0:	eorle	r2, r9, sp, lsr #20
    2cc4:	bmi	94accc <strspn@plt+0x949e64>
    2cc8:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    2ccc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2cd0:	subsmi	r9, sl, r3, lsl #22
    2cd4:	andlt	sp, r5, fp, lsr r1
    2cd8:	mvnshi	lr, #12386304	; 0xbd0000
    2cdc:	stmdbge	r2, {r0, sl, ip, sp}
    2ce0:	strtmi	r2, [r0], -sl, lsl #4
    2ce4:	svc	0x0094f7fd
    2ce8:	ldmdavs	fp!, {r3, r5, sp, lr}
    2cec:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    2cf0:			; <UNDEFINED> instruction: 0xf990b150
    2cf4:	blne	ecfc <strspn@plt+0xde94>
    2cf8:			; <UNDEFINED> instruction: 0xf080fab0
    2cfc:	blcs	5204 <strspn@plt+0x439c>
    2d00:	andcs	fp, r1, r8, lsl pc
    2d04:	sbcsle	r2, sp, r0, lsl #16
    2d08:	rscscc	pc, pc, pc, asr #32
    2d0c:			; <UNDEFINED> instruction: 0xf993e7db
    2d10:	stmdblt	sl, {r0, sp}
    2d14:	ldrb	r6, [r6, lr, lsr #32]
    2d18:	andcs	r1, sl, #92, 24	; 0x5c00
    2d1c:	eorsvs	r2, fp, r0, lsl #6
    2d20:	movwls	r4, #9760	; 0x2620
    2d24:	svc	0x0074f7fd
    2d28:	ldmdavs	fp!, {r3, r5, sp, lr}
    2d2c:	mvnle	r2, r0, lsl #22
    2d30:	blcs	29940 <strspn@plt+0x28ad8>
    2d34:			; <UNDEFINED> instruction: 0xf993d0e8
    2d38:	blne	6cad40 <strspn@plt+0x6c9ed8>
    2d3c:			; <UNDEFINED> instruction: 0xf383fab3
    2d40:	bcs	52b4 <strspn@plt+0x444c>
    2d44:	movwcs	fp, #7960	; 0x1f18
    2d48:	adcsle	r2, fp, r0, lsl #22
    2d4c:			; <UNDEFINED> instruction: 0xf7fde7dc
    2d50:	svclt	0x0000efa6
    2d54:	andeq	r1, r1, r2, lsl #5
    2d58:	andeq	r0, r0, ip, ror #1
    2d5c:	andeq	r1, r1, lr, lsl r2
    2d60:	mvnsmi	lr, #737280	; 0xb4000
    2d64:	stcmi	14, cr1, [sl], #-12
    2d68:	bmi	aaef84 <strspn@plt+0xaae11c>
    2d6c:	movwcs	fp, #7960	; 0x1f18
    2d70:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    2d74:	movwcs	fp, #3848	; 0xf08
    2d78:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    2d7c:			; <UNDEFINED> instruction: 0xf04f9203
    2d80:	blcs	3588 <strspn@plt+0x2720>
    2d84:	svcge	0x0001d03f
    2d88:	strmi	sl, [sp], -r2, lsl #28
    2d8c:	blx	fed7ade0 <strspn@plt+0xfed79f78>
    2d90:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    2d94:	svclt	0x00082c00
    2d98:	strbmi	r2, [r1, #769]	; 0x301
    2d9c:			; <UNDEFINED> instruction: 0xf043bf18
    2da0:	bllt	8c39ac <strspn@plt+0x8c2b44>
    2da4:	strtmi	r4, [r9], -sl, asr #12
    2da8:			; <UNDEFINED> instruction: 0xf7fe4620
    2dac:	ldmiblt	r0!, {r2, r3, r6, fp, sp, lr, pc}^
    2db0:	andeq	lr, r9, r4, lsl #22
    2db4:	ldrtmi	r4, [r9], -r5, asr #8
    2db8:	mrc2	7, 2, pc, cr14, cr14, {7}
    2dbc:			; <UNDEFINED> instruction: 0x46044631
    2dc0:			; <UNDEFINED> instruction: 0xf7fe4628
    2dc4:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    2dc8:	bl	668dd4 <strspn@plt+0x667f6c>
    2dcc:	strmi	r0, [r5], -r8, lsl #6
    2dd0:	blcs	76e04 <strspn@plt+0x75f9c>
    2dd4:			; <UNDEFINED> instruction: 0xb11cd1db
    2dd8:	mulcc	r0, r4, r9
    2ddc:	andle	r2, r4, pc, lsr #22
    2de0:			; <UNDEFINED> instruction: 0xf995b12d
    2de4:	blcs	bcedec <strspn@plt+0xbcdf84>
    2de8:	ldrdcs	sp, [r1], -r1
    2dec:	andcs	lr, r0, r0
    2df0:	blmi	21561c <strspn@plt+0x2147b4>
    2df4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2df8:	blls	dce68 <strspn@plt+0xdc000>
    2dfc:	qaddle	r4, sl, r4
    2e00:	pop	{r0, r2, ip, sp, pc}
    2e04:			; <UNDEFINED> instruction: 0x461883f0
    2e08:			; <UNDEFINED> instruction: 0xf7fde7f2
    2e0c:	svclt	0x0000ef48
    2e10:	andeq	r1, r1, r8, ror r1
    2e14:	andeq	r0, r0, ip, ror #1
    2e18:	strdeq	r1, [r1], -r4
    2e1c:	mvnsmi	lr, #737280	; 0xb4000
    2e20:	movweq	lr, #6736	; 0x1a50
    2e24:	strmi	sp, [ip], -r5, lsr #32
    2e28:			; <UNDEFINED> instruction: 0x46054616
    2e2c:	cmnlt	r1, #56, 6	; 0xe0000000
    2e30:	svc	0x0082f7fd
    2e34:	addsmi	r4, lr, #201326595	; 0xc000003
    2e38:	svclt	0x00884607
    2e3c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2e40:	bl	1b8e98 <strspn@plt+0x1b8030>
    2e44:			; <UNDEFINED> instruction: 0xf1090900
    2e48:			; <UNDEFINED> instruction: 0xf7fd0001
    2e4c:	strmi	lr, [r0], ip, asr #30
    2e50:	strtmi	fp, [r9], -r0, ror #2
    2e54:			; <UNDEFINED> instruction: 0xf7fd463a
    2e58:	bl	23ea68 <strspn@plt+0x23dc00>
    2e5c:	ldrtmi	r0, [r2], -r7
    2e60:			; <UNDEFINED> instruction: 0xf7fd4621
    2e64:	movwcs	lr, #3836	; 0xefc
    2e68:	andcc	pc, r9, r8, lsl #16
    2e6c:	pop	{r6, r9, sl, lr}
    2e70:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    2e74:	mvnsmi	lr, #12386304	; 0xbd0000
    2e78:			; <UNDEFINED> instruction: 0xf7fd4478
    2e7c:	strtmi	fp, [r0], -r7, lsl #30
    2e80:	pop	{r0, r4, r9, sl, lr}
    2e84:			; <UNDEFINED> instruction: 0xf7fd43f8
    2e88:	pop	{r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, pc}
    2e8c:			; <UNDEFINED> instruction: 0xf7fd43f8
    2e90:	svclt	0x0000befd
    2e94:	andeq	r0, r0, r8, lsr #13
    2e98:			; <UNDEFINED> instruction: 0x460ab538
    2e9c:	strmi	r4, [ip], -r5, lsl #12
    2ea0:			; <UNDEFINED> instruction: 0x4608b119
    2ea4:	svc	0x0048f7fd
    2ea8:	strtmi	r4, [r1], -r2, lsl #12
    2eac:	pop	{r3, r5, r9, sl, lr}
    2eb0:			; <UNDEFINED> instruction: 0xf7ff4038
    2eb4:	svclt	0x0000bfb3
    2eb8:	tstcs	r1, lr, lsl #8
    2ebc:	addlt	fp, r5, r0, lsl r5
    2ec0:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    2ec4:			; <UNDEFINED> instruction: 0xf8dfab07
    2ec8:	strmi	ip, [r4], -r0, rrx
    2ecc:			; <UNDEFINED> instruction: 0xf85344fe
    2ed0:	stmdage	r2, {r2, r8, r9, fp, sp}
    2ed4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    2ed8:	ldrdgt	pc, [r0], -ip
    2edc:	andgt	pc, ip, sp, asr #17
    2ee0:	stceq	0, cr15, [r0], {79}	; 0x4f
    2ee4:			; <UNDEFINED> instruction: 0xf7fd9301
    2ee8:	cdpne	15, 0, cr14, cr2, cr8, {2}
    2eec:	strcs	fp, [r0], #-4024	; 0xfffff048
    2ef0:	strtmi	sp, [r0], -r7, lsl #22
    2ef4:			; <UNDEFINED> instruction: 0xf7ff9902
    2ef8:			; <UNDEFINED> instruction: 0x4604ff91
    2efc:			; <UNDEFINED> instruction: 0xf7fd9802
    2f00:	bmi	2be958 <strspn@plt+0x2bdaf0>
    2f04:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    2f08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2f0c:	subsmi	r9, sl, r3, lsl #22
    2f10:	strtmi	sp, [r0], -r5, lsl #2
    2f14:	pop	{r0, r2, ip, sp, pc}
    2f18:	andlt	r4, r3, r0, lsl r0
    2f1c:			; <UNDEFINED> instruction: 0xf7fd4770
    2f20:	svclt	0x0000eebe
    2f24:	andeq	r1, r1, ip, lsl r0
    2f28:	andeq	r0, r0, ip, ror #1
    2f2c:	andeq	r0, r1, r2, ror #31
    2f30:	mvnsmi	lr, #737280	; 0xb4000
    2f34:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    2f38:	bmi	d549a4 <strspn@plt+0xd53b3c>
    2f3c:	blmi	d6f150 <strspn@plt+0xd6e2e8>
    2f40:			; <UNDEFINED> instruction: 0xf996447a
    2f44:	ldmpl	r3, {lr}^
    2f48:	movwls	r6, #6171	; 0x181b
    2f4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2f50:	eorsle	r2, r4, r0, lsl #24
    2f54:	strmi	r4, [r8], r5, lsl #12
    2f58:			; <UNDEFINED> instruction: 0x46394630
    2f5c:	svc	0x0084f7fd
    2f60:			; <UNDEFINED> instruction: 0x56361834
    2f64:	suble	r2, ip, r0, lsl #28
    2f68:	svceq	0x0000f1b9
    2f6c:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    2f70:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    2f74:	mcr	7, 7, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    2f78:	eorsle	r2, r5, r0, lsl #16
    2f7c:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    2f80:	movwcs	r4, #1641	; 0x669
    2f84:	andvs	pc, r0, sp, lsl #17
    2f88:			; <UNDEFINED> instruction: 0xf88d4648
    2f8c:			; <UNDEFINED> instruction: 0xf7fe3001
    2f90:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    2f94:	andeq	pc, r0, r8, asr #17
    2f98:	mulcc	r1, r3, r9
    2f9c:	svclt	0x00181af6
    2fa0:	blcs	c7ac <strspn@plt+0xb944>
    2fa4:	strcs	fp, [r1], -r8, lsl #30
    2fa8:	andcc	fp, r2, lr, asr fp
    2fac:	strtpl	r1, [r1], -r6, lsr #16
    2fb0:			; <UNDEFINED> instruction: 0x4638b119
    2fb4:	mcr	7, 6, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    2fb8:			; <UNDEFINED> instruction: 0x464cb318
    2fbc:	bmi	5db07c <strspn@plt+0x5da214>
    2fc0:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    2fc4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2fc8:	subsmi	r9, sl, r1, lsl #22
    2fcc:			; <UNDEFINED> instruction: 0x4620d11e
    2fd0:	pop	{r0, r1, ip, sp, pc}
    2fd4:			; <UNDEFINED> instruction: 0x463983f0
    2fd8:			; <UNDEFINED> instruction: 0xf7fd4620
    2fdc:			; <UNDEFINED> instruction: 0xf8c8ee20
    2fe0:	strtmi	r0, [r0], #-0
    2fe4:	strb	r6, [sl, r8, lsr #32]!
    2fe8:			; <UNDEFINED> instruction: 0x46204639
    2fec:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    2ff0:	andeq	pc, r0, r8, asr #17
    2ff4:	strtpl	r1, [r1], -r6, lsr #16
    2ff8:			; <UNDEFINED> instruction: 0x4638b131
    2ffc:	mcr	7, 5, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3000:	eorvs	fp, ip, r0, lsl r9
    3004:	ldrb	r2, [sl, r0, lsl #8]
    3008:	ldrb	r6, [r8, lr, lsr #32]
    300c:	mcr	7, 2, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3010:	andeq	r0, r1, r8, lsr #31
    3014:	andeq	r0, r0, ip, ror #1
    3018:	andeq	r0, r0, r2, lsr r9
    301c:	andeq	r0, r1, r6, lsr #30
    3020:			; <UNDEFINED> instruction: 0x4604b510
    3024:	stmdacs	sl, {r0, sp, lr, pc}
    3028:	strtmi	sp, [r0], -r6
    302c:	mrc	7, 5, APSR_nzcv, cr0, cr13, {7}
    3030:	mvnsle	r1, r3, asr #24
    3034:	ldclt	0, cr2, [r0, #-4]
    3038:	ldclt	0, cr2, [r0, #-0]
    303c:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    3040:	svclt	0x00be2900
    3044:			; <UNDEFINED> instruction: 0xf04f2000
    3048:	and	r4, r6, r0, lsl #2
    304c:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    3050:			; <UNDEFINED> instruction: 0xf06fbf1c
    3054:			; <UNDEFINED> instruction: 0xf04f4100
    3058:			; <UNDEFINED> instruction: 0xf00030ff
    305c:			; <UNDEFINED> instruction: 0xf1adb857
    3060:	stmdb	sp!, {r3, sl, fp}^
    3064:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    3068:	blcs	39c94 <strspn@plt+0x38e2c>
    306c:			; <UNDEFINED> instruction: 0xf000db1a
    3070:			; <UNDEFINED> instruction: 0xf8ddf853
    3074:	ldmib	sp, {r2, sp, lr, pc}^
    3078:	andlt	r2, r4, r2, lsl #6
    307c:	submi	r4, r0, #112, 14	; 0x1c00000
    3080:	cmpeq	r1, r1, ror #22
    3084:	blle	6cdc8c <strspn@plt+0x6cce24>
    3088:			; <UNDEFINED> instruction: 0xf846f000
    308c:	ldrd	pc, [r4], -sp
    3090:	movwcs	lr, #10717	; 0x29dd
    3094:	submi	fp, r0, #4
    3098:	cmpeq	r1, r1, ror #22
    309c:	bl	18d39ec <strspn@plt+0x18d2b84>
    30a0:	ldrbmi	r0, [r0, -r3, asr #6]!
    30a4:	bl	18d39f4 <strspn@plt+0x18d2b8c>
    30a8:			; <UNDEFINED> instruction: 0xf0000343
    30ac:			; <UNDEFINED> instruction: 0xf8ddf835
    30b0:	ldmib	sp, {r2, sp, lr, pc}^
    30b4:	andlt	r2, r4, r2, lsl #6
    30b8:	bl	18539c0 <strspn@plt+0x1852b58>
    30bc:	ldrbmi	r0, [r0, -r1, asr #2]!
    30c0:	bl	18d3a10 <strspn@plt+0x18d2ba8>
    30c4:			; <UNDEFINED> instruction: 0xf0000343
    30c8:			; <UNDEFINED> instruction: 0xf8ddf827
    30cc:	ldmib	sp, {r2, sp, lr, pc}^
    30d0:	andlt	r2, r4, r2, lsl #6
    30d4:	bl	18d3a24 <strspn@plt+0x18d2bbc>
    30d8:	ldrbmi	r0, [r0, -r3, asr #6]!
    30dc:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    30e0:	svclt	0x00082900
    30e4:	svclt	0x001c2800
    30e8:	mvnscc	pc, pc, asr #32
    30ec:	rscscc	pc, pc, pc, asr #32
    30f0:	stmdalt	ip, {ip, sp, lr, pc}
    30f4:	stfeqd	f7, [r8], {173}	; 0xad
    30f8:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    30fc:			; <UNDEFINED> instruction: 0xf80cf000
    3100:	ldrd	pc, [r4], -sp
    3104:	movwcs	lr, #10717	; 0x29dd
    3108:	ldrbmi	fp, [r0, -r4]!
    310c:			; <UNDEFINED> instruction: 0xf04fb502
    3110:			; <UNDEFINED> instruction: 0xf7fd0008
    3114:	stclt	13, cr14, [r2, #-432]	; 0xfffffe50
    3118:	svclt	0x00084299
    311c:	push	{r4, r7, r9, lr}
    3120:			; <UNDEFINED> instruction: 0x46044ff0
    3124:	andcs	fp, r0, r8, lsr pc
    3128:			; <UNDEFINED> instruction: 0xf8dd460d
    312c:	svclt	0x0038c024
    3130:	cmnle	fp, #1048576	; 0x100000
    3134:			; <UNDEFINED> instruction: 0x46994690
    3138:			; <UNDEFINED> instruction: 0xf283fab3
    313c:	rsbsle	r2, r0, r0, lsl #22
    3140:			; <UNDEFINED> instruction: 0xf385fab5
    3144:	rsble	r2, r8, r0, lsl #26
    3148:			; <UNDEFINED> instruction: 0xf1a21ad2
    314c:	blx	2469d4 <strspn@plt+0x245b6c>
    3150:	blx	241d60 <strspn@plt+0x240ef8>
    3154:			; <UNDEFINED> instruction: 0xf1c2f30e
    3158:	b	12c4de0 <strspn@plt+0x12c3f78>
    315c:	blx	a05d70 <strspn@plt+0xa04f08>
    3160:	b	12ffd84 <strspn@plt+0x12fef1c>
    3164:	blx	205d78 <strspn@plt+0x204f10>
    3168:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    316c:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3170:	andcs	fp, r0, ip, lsr pc
    3174:	movwle	r4, #42497	; 0xa601
    3178:	bl	fed0b184 <strspn@plt+0xfed0a31c>
    317c:	blx	41ac <strspn@plt+0x3344>
    3180:	blx	83f5c0 <strspn@plt+0x83e758>
    3184:	bl	197fda8 <strspn@plt+0x197ef40>
    3188:	tstmi	r9, #46137344	; 0x2c00000
    318c:	bcs	133d4 <strspn@plt+0x1256c>
    3190:	b	13f7288 <strspn@plt+0x13f6420>
    3194:	b	13c5304 <strspn@plt+0x13c449c>
    3198:	b	120570c <strspn@plt+0x12048a4>
    319c:	ldrmi	r7, [r6], -fp, asr #17
    31a0:	bl	fed3b1d4 <strspn@plt+0xfed3a36c>
    31a4:	bl	1943dcc <strspn@plt+0x1942f64>
    31a8:	ldmne	fp, {r0, r3, r9, fp}^
    31ac:	beq	2bdedc <strspn@plt+0x2bd074>
    31b0:			; <UNDEFINED> instruction: 0xf14a1c5c
    31b4:	cfsh32cc	mvfx0, mvfx1, #0
    31b8:	strbmi	sp, [sp, #-7]
    31bc:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    31c0:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    31c4:	adfccsz	f4, f1, #5.0
    31c8:	blx	1779ac <strspn@plt+0x176b44>
    31cc:	blx	940df0 <strspn@plt+0x93ff88>
    31d0:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    31d4:	vseleq.f32	s30, s28, s11
    31d8:	blx	9495e0 <strspn@plt+0x948778>
    31dc:	b	11011ec <strspn@plt+0x1100384>
    31e0:			; <UNDEFINED> instruction: 0xf1a2040e
    31e4:			; <UNDEFINED> instruction: 0xf1c20720
    31e8:	blx	204a70 <strspn@plt+0x203c08>
    31ec:	blx	13fdfc <strspn@plt+0x13ef94>
    31f0:	blx	140e14 <strspn@plt+0x13ffac>
    31f4:	b	10ffa04 <strspn@plt+0x10feb9c>
    31f8:	blx	903e1c <strspn@plt+0x902fb4>
    31fc:	bl	1180a1c <strspn@plt+0x117fbb4>
    3200:	teqmi	r3, #1073741824	; 0x40000000
    3204:	strbmi	r1, [r5], -r0, lsl #21
    3208:	tsteq	r3, r1, ror #22
    320c:	svceq	0x0000f1bc
    3210:	stmib	ip, {r0, ip, lr, pc}^
    3214:	pop	{r8, sl, lr}
    3218:	blx	fed271e0 <strspn@plt+0xfed26378>
    321c:	msrcc	CPSR_, #132, 6	; 0x10000002
    3220:	blx	fee3d070 <strspn@plt+0xfee3c208>
    3224:	blx	fed7fc4c <strspn@plt+0xfed7ede4>
    3228:	eorcc	pc, r0, #335544322	; 0x14000002
    322c:	orrle	r2, fp, r0, lsl #26
    3230:	svclt	0x0000e7f3
    3234:	mvnsmi	lr, #737280	; 0xb4000
    3238:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    323c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3240:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3244:	stcl	7, cr15, [r2], {253}	; 0xfd
    3248:	blne	1d94444 <strspn@plt+0x1d935dc>
    324c:	strhle	r1, [sl], -r6
    3250:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    3254:	svccc	0x0004f855
    3258:	strbmi	r3, [sl], -r1, lsl #8
    325c:	ldrtmi	r4, [r8], -r1, asr #12
    3260:	adcmi	r4, r6, #152, 14	; 0x2600000
    3264:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3268:	svclt	0x000083f8
    326c:	strdeq	r0, [r1], -r2
    3270:	andeq	r0, r1, r8, ror #21
    3274:	svclt	0x00004770
    3278:	tstcs	r0, r2, lsl #22
    327c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    3280:	ldcllt	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    3284:	andeq	r0, r1, r4, lsl #27

Disassembly of section .fini:

00003288 <.fini>:
    3288:	push	{r3, lr}
    328c:	pop	{r3, pc}
