{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617999566743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617999566744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 17:19:26 2021 " "Processing started: Fri Apr 09 17:19:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617999566744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999566744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999566744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617999567106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617999567106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller_v2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller_v2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller_v2_1-controller " "Found design unit 1: lcd_controller_v2_1-controller" {  } { { "lcd_controller_v2_1.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_controller_v2_1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576298 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller_v2_1 " "Found entity 1: lcd_controller_v2_1" {  } { { "lcd_controller_v2_1.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_controller_v2_1.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seteseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seteseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seteseg-behavior " "Found design unit 1: seteseg-behavior" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/seteseg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576301 ""} { "Info" "ISGN_ENTITY_NAME" "1 seteseg " "Found entity 1: seteseg" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/seteseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_relogio-contar " "Found design unit 1: contador_relogio-contar" {  } { { "contador_relogio.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576304 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_relogio " "Found entity 1: contador_relogio" {  } { { "contador_relogio.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-Behavioral " "Found design unit 1: divisor-Behavioral" {  } { { "divisor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576306 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menu-Behavior " "Found design unit 1: menu-Behavior" {  } { { "menu.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/menu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576309 ""} { "Info" "ISGN_ENTITY_NAME" "1 menu " "Found entity 1: menu" {  } { { "menu.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/menu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor2s-Behavioral " "Found design unit 1: divisor2s-Behavioral" {  } { { "divisor2s.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor2s.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576315 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor2s " "Found entity 1: divisor2s" {  } { { "divisor2s.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor2s.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example-behavior " "Found design unit 1: lcd_example-behavior" {  } { { "lcd_example.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576318 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example " "Found entity 1: lcd_example" {  } { { "lcd_example.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testecontdisp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testecontdisp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testecontdisp " "Found entity 1: testecontdisp" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comparar " "Found design unit 1: comparador-comparar" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576324 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example_3favs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example_3favs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example_3favs-behavior " "Found design unit 1: lcd_example_3favs-behavior" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576328 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example_3favs " "Found entity 1: lcd_example_3favs" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_alarme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_alarme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_alarme-seta " "Found design unit 1: set_alarme-seta" {  } { { "set_alarme.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576334 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_alarme " "Found entity 1: set_alarme" {  } { { "set_alarme.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_set_alarme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste_set_alarme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste_set_alarme " "Found entity 1: teste_set_alarme" {  } { { "teste_set_alarme.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/teste_set_alarme.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-behavior " "Found design unit 1: lcd-behavior" {  } { { "lcd.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576339 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example_favs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example_favs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example_favs-behavior " "Found design unit 1: lcd_example_favs-behavior" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576344 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example_favs " "Found entity 1: lcd_example_favs" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_lcd-beh " "Found design unit 1: MUX_lcd-beh" {  } { { "MUX_lcd.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/MUX_lcd.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576351 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_lcd " "Found entity 1: MUX_lcd" {  } { { "MUX_lcd.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/MUX_lcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_alarme_bruno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_alarme_bruno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_alarme_bruno-seta " "Found design unit 1: set_alarme_bruno-seta" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576354 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_alarme_bruno " "Found entity 1: set_alarme_bruno" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_alarme_victor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_alarme_victor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_alarme_victor-seta " "Found design unit 1: set_alarme_victor-seta" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576357 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_alarme_victor " "Found entity 1: set_alarme_victor" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_alarme_vinicius.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_alarme_vinicius.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_alarme_vinicius-seta " "Found design unit 1: set_alarme_vinicius-seta" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576361 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_alarme_vinicius " "Found entity 1: set_alarme_vinicius" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example_bruno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example_bruno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_bruno-behavior " "Found design unit 1: lcd_bruno-behavior" {  } { { "lcd_example_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_bruno.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576365 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_bruno " "Found entity 1: lcd_bruno" {  } { { "lcd_example_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_bruno.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_hora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_hora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_hora-seta " "Found design unit 1: set_hora-seta" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576368 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_hora " "Found entity 1: set_hora" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_relogio_set.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_relogio_set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_relogio_set-contar " "Found design unit 1: contador_relogio_set-contar" {  } { { "contador_relogio_set.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_set.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576371 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_relogio_set " "Found entity 1: contador_relogio_set" {  } { { "contador_relogio_set.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_set.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_relogio_feedback.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_relogio_feedback.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_relogio_feedback-contar " "Found design unit 1: contador_relogio_feedback-contar" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576374 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_relogio_feedback " "Found entity 1: contador_relogio_feedback" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999576374 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testecontdisp " "Elaborating entity \"testecontdisp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617999576428 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador1\[3..0\] contador " "Bus \"contador1\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999576429 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador2\[3..0\] contador " "Bus \"contador2\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999576429 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador3\[3..0\] contador " "Bus \"contador3\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999576429 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador " "Converted elements in bus name \"contador\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador\[3..0\] contador3..0 " "Converted element name(s) from \"contador\[3..0\]\" to \"contador3..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576430 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576430 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador1 " "Converted elements in bus name \"contador1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador1\[3..0\] contador13..0 " "Converted element name(s) from \"contador1\[3..0\]\" to \"contador13..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576430 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576430 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador2 " "Converted elements in bus name \"contador2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador2\[3..0\] contador23..0 " "Converted element name(s) from \"contador2\[3..0\]\" to \"contador23..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576430 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576430 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador3 " "Converted elements in bus name \"contador3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador3\[3..0\] contador33..0 " "Converted element name(s) from \"contador3\[3..0\]\" to \"contador33..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576430 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576430 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador1\[3..0\] contador " "Bus \"contador1\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999576430 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador2\[3..0\] contador " "Bus \"contador2\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999576430 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador3\[3..0\] contador " "Bus \"contador3\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999576430 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador " "Converted elements in bus name \"contador\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador\[3..0\] contador3..0 " "Converted element name(s) from \"contador\[3..0\]\" to \"contador3..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576430 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576430 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador1 " "Converted elements in bus name \"contador1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador1\[3..0\] contador13..0 " "Converted element name(s) from \"contador1\[3..0\]\" to \"contador13..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576430 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576430 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador2 " "Converted elements in bus name \"contador2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador2\[3..0\] contador23..0 " "Converted element name(s) from \"contador2\[3..0\]\" to \"contador23..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576430 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576430 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador3 " "Converted elements in bus name \"contador3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador3\[3..0\] contador33..0 " "Converted element name(s) from \"contador3\[3..0\]\" to \"contador33..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576430 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576430 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador1\[3..0\] contador " "Bus \"contador1\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999576430 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador2\[3..0\] contador " "Bus \"contador2\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999576430 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador3\[3..0\] contador " "Bus \"contador3\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999576430 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador " "Converted elements in bus name \"contador\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador\[3..0\] contador3..0 " "Converted element name(s) from \"contador\[3..0\]\" to \"contador3..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576430 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576430 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador1 " "Converted elements in bus name \"contador1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador1\[3..0\] contador13..0 " "Converted element name(s) from \"contador1\[3..0\]\" to \"contador13..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576430 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576430 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador2 " "Converted elements in bus name \"contador2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador2\[3..0\] contador23..0 " "Converted element name(s) from \"contador2\[3..0\]\" to \"contador23..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576431 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576431 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador3 " "Converted elements in bus name \"contador3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador3\[3..0\] contador33..0 " "Converted element name(s) from \"contador3\[3..0\]\" to \"contador33..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576431 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576431 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador1\[3..0\] contador " "Bus \"contador1\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999576431 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador2\[3..0\] contador " "Bus \"contador2\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999576431 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador3\[3..0\] contador " "Bus \"contador3\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999576431 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador " "Converted elements in bus name \"contador\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador\[3..0\] contador3..0 " "Converted element name(s) from \"contador\[3..0\]\" to \"contador3..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576431 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576431 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador1 " "Converted elements in bus name \"contador1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador1\[3..0\] contador13..0 " "Converted element name(s) from \"contador1\[3..0\]\" to \"contador13..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576431 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576431 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador2 " "Converted elements in bus name \"contador2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador2\[3..0\] contador23..0 " "Converted element name(s) from \"contador2\[3..0\]\" to \"contador23..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576431 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576431 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador3 " "Converted elements in bus name \"contador3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador3\[3..0\] contador33..0 " "Converted element name(s) from \"contador3\[3..0\]\" to \"contador33..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576431 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576431 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lcd_data " "Converted elements in bus name \"lcd_data\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lcd_data\[7..0\] lcd_data7..0 " "Converted element name(s) from \"lcd_data\[7..0\]\" to \"lcd_data7..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576431 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576431 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lcd_data1 " "Converted elements in bus name \"lcd_data1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lcd_data1\[7..0\] lcd_data17..0 " "Converted element name(s) from \"lcd_data1\[7..0\]\" to \"lcd_data17..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576431 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576431 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lcd_data2 " "Converted elements in bus name \"lcd_data2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lcd_data2\[7..0\] lcd_data27..0 " "Converted element name(s) from \"lcd_data2\[7..0\]\" to \"lcd_data27..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576431 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576431 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lcd_data3 " "Converted elements in bus name \"lcd_data3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lcd_data3\[7..0\] lcd_data37..0 " "Converted element name(s) from \"lcd_data3\[7..0\]\" to \"lcd_data37..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576431 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576431 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "led\[5..0\] " "Not all bits in bus \"led\[5..0\]\" are used" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 728 88 264 744 "led\[0\]" "" } { 528 1104 1280 544 "led\[4\]" "" } { 552 1648 1824 568 "led\[5\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1617999576431 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "led " "Converted elements in bus name \"led\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[0\] led0 " "Converted element name(s) from \"led\[0\]\" to \"led0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 728 88 264 744 "led\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576431 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[4\] led4 " "Converted element name(s) from \"led\[4\]\" to \"led4\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 528 1104 1280 544 "led\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576431 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[5\] led5 " "Converted element name(s) from \"led\[5\]\" to \"led5\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 552 1648 1824 568 "led\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999576431 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 728 88 264 744 "led\[0\]" "" } { 528 1104 1280 544 "led\[4\]" "" } { 552 1648 1824 568 "led\[5\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999576431 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst32 " "Primitive \"VCC\" of instance \"inst32\" not used" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 168 288 320 184 "inst32" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1617999576432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_lcd MUX_lcd:inst24 " "Elaborating entity \"MUX_lcd\" for hierarchy \"MUX_lcd:inst24\"" {  } { { "testecontdisp.bdf" "inst24" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999576432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_example_favs lcd_example_favs:inst14 " "Elaborating entity \"lcd_example_favs\" for hierarchy \"lcd_example_favs:inst14\"" {  } { { "testecontdisp.bdf" "inst14" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999576434 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_ena lcd_example_favs.vhd(64) " "VHDL Process Statement warning at lcd_example_favs.vhd(64): signal \"load_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576435 "|testecontdisp|lcd_example_favs:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador1 lcd_example_favs.vhd(72) " "VHDL Process Statement warning at lcd_example_favs.vhd(72): signal \"contador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576435 "|testecontdisp|lcd_example_favs:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador2 lcd_example_favs.vhd(73) " "VHDL Process Statement warning at lcd_example_favs.vhd(73): signal \"contador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576435 "|testecontdisp|lcd_example_favs:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador3 lcd_example_favs.vhd(74) " "VHDL Process Statement warning at lcd_example_favs.vhd(74): signal \"contador3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576435 "|testecontdisp|lcd_example_favs:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador4 lcd_example_favs.vhd(75) " "VHDL Process Statement warning at lcd_example_favs.vhd(75): signal \"contador4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576435 "|testecontdisp|lcd_example_favs:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador5 lcd_example_favs.vhd(76) " "VHDL Process Statement warning at lcd_example_favs.vhd(76): signal \"contador5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576435 "|testecontdisp|lcd_example_favs:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador6 lcd_example_favs.vhd(77) " "VHDL Process Statement warning at lcd_example_favs.vhd(77): signal \"contador6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576435 "|testecontdisp|lcd_example_favs:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller_v2_1 lcd_example_favs:inst14\|lcd_controller_v2_1:dut " "Elaborating entity \"lcd_controller_v2_1\" for hierarchy \"lcd_example_favs:inst14\|lcd_controller_v2_1:dut\"" {  } { { "lcd_example_favs.vhd" "dut" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999576436 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.vhd 2 1 " "Using design file debounce.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576449 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999576449 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1617999576449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst33 " "Elaborating entity \"debounce\" for hierarchy \"debounce:inst33\"" {  } { { "testecontdisp.bdf" "inst33" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 704 -144 0 784 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999576449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst12 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst12\"" {  } { { "testecontdisp.bdf" "inst12" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 720 -376 -224 1056 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999576451 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "igual comparador.vhd(25) " "VHDL Process Statement warning at comparador.vhd(25): signal \"igual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576452 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576452 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsl comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"fsl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576452 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576452 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsh comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"fsh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576452 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576452 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fml comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"fml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576452 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576453 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmh comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"fmh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576453 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576453 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fhl comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"fhl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576453 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576453 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fhh comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"fhh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576453 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "igual comparador.vhd(39) " "VHDL Process Statement warning at comparador.vhd(39): signal \"igual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576453 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 comparador.vhd(41) " "VHDL Process Statement warning at comparador.vhd(41): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576453 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2 comparador.vhd(46) " "VHDL Process Statement warning at comparador.vhd(46): signal \"s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576453 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador.vhd(46) " "VHDL Process Statement warning at comparador.vhd(46): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576453 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s3 comparador.vhd(51) " "VHDL Process Statement warning at comparador.vhd(51): signal \"s3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576453 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador.vhd(51) " "VHDL Process Statement warning at comparador.vhd(51): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576453 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador.vhd(51) " "VHDL Process Statement warning at comparador.vhd(51): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576453 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s4 comparador.vhd(56) " "VHDL Process Statement warning at comparador.vhd(56): signal \"s4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576453 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador.vhd(56) " "VHDL Process Statement warning at comparador.vhd(56): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576453 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador.vhd(56) " "VHDL Process Statement warning at comparador.vhd(56): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576453 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux3 comparador.vhd(56) " "VHDL Process Statement warning at comparador.vhd(56): signal \"aux3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576454 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador.vhd(61) " "VHDL Process Statement warning at comparador.vhd(61): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576454 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador.vhd(61) " "VHDL Process Statement warning at comparador.vhd(61): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576454 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux3 comparador.vhd(61) " "VHDL Process Statement warning at comparador.vhd(61): signal \"aux3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576454 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux4 comparador.vhd(61) " "VHDL Process Statement warning at comparador.vhd(61): signal \"aux4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576454 "|testecontdisp|comparador:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_alarme_bruno set_alarme_bruno:inst25 " "Elaborating entity \"set_alarme_bruno\" for hierarchy \"set_alarme_bruno:inst25\"" {  } { { "testecontdisp.bdf" "inst25" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 896 -712 -536 1072 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999576464 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 set_alarme_bruno.vhd(24) " "VHDL Process Statement warning at set_alarme_bruno.vhd(24): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576465 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu set_alarme_bruno.vhd(24) " "VHDL Process Statement warning at set_alarme_bruno.vhd(24): signal \"menu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576465 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl set_alarme_bruno.vhd(88) " "VHDL Process Statement warning at set_alarme_bruno.vhd(88): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576465 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh set_alarme_bruno.vhd(89) " "VHDL Process Statement warning at set_alarme_bruno.vhd(89): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576465 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml set_alarme_bruno.vhd(90) " "VHDL Process Statement warning at set_alarme_bruno.vhd(90): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576465 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh set_alarme_bruno.vhd(91) " "VHDL Process Statement warning at set_alarme_bruno.vhd(91): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576465 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl set_alarme_bruno.vhd(92) " "VHDL Process Statement warning at set_alarme_bruno.vhd(92): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576465 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh set_alarme_bruno.vhd(93) " "VHDL Process Statement warning at set_alarme_bruno.vhd(93): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576466 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menu menu:inst4 " "Elaborating entity \"menu\" for hierarchy \"menu:inst4\"" {  } { { "testecontdisp.bdf" "inst4" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 104 840 1000 216 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999576474 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena menu.vhd(17) " "VHDL Process Statement warning at menu.vhd(17): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "menu.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/menu.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576475 "|testecontdisp|menu:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor2s divisor2s:inst1 " "Elaborating entity \"divisor2s\" for hierarchy \"divisor2s:inst1\"" {  } { { "testecontdisp.bdf" "inst1" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 104 488 632 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999576478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_alarme_victor set_alarme_victor:inst26 " "Elaborating entity \"set_alarme_victor\" for hierarchy \"set_alarme_victor:inst26\"" {  } { { "testecontdisp.bdf" "inst26" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 696 400 576 872 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999576479 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 set_alarme_victor.vhd(24) " "VHDL Process Statement warning at set_alarme_victor.vhd(24): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576481 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu set_alarme_victor.vhd(24) " "VHDL Process Statement warning at set_alarme_victor.vhd(24): signal \"menu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576481 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl set_alarme_victor.vhd(88) " "VHDL Process Statement warning at set_alarme_victor.vhd(88): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576481 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh set_alarme_victor.vhd(89) " "VHDL Process Statement warning at set_alarme_victor.vhd(89): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576481 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml set_alarme_victor.vhd(90) " "VHDL Process Statement warning at set_alarme_victor.vhd(90): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576481 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh set_alarme_victor.vhd(91) " "VHDL Process Statement warning at set_alarme_victor.vhd(91): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576481 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl set_alarme_victor.vhd(92) " "VHDL Process Statement warning at set_alarme_victor.vhd(92): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576481 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh set_alarme_victor.vhd(93) " "VHDL Process Statement warning at set_alarme_victor.vhd(93): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576481 "|testecontdisp|set_alarme_victor:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_relogio_feedback contador_relogio_feedback:inst6 " "Elaborating entity \"contador_relogio_feedback\" for hierarchy \"contador_relogio_feedback:inst6\"" {  } { { "testecontdisp.bdf" "inst6" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 240 496 664 416 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999576482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst2 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst2\"" {  } { { "testecontdisp.bdf" "inst2" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 40 248 392 120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999576483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_hora set_hora:inst5 " "Elaborating entity \"set_hora\" for hierarchy \"set_hora:inst5\"" {  } { { "testecontdisp.bdf" "inst5" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 272 232 408 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999576484 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 set_hora.vhd(28) " "VHDL Process Statement warning at set_hora.vhd(28): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576485 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu set_hora.vhd(28) " "VHDL Process Statement warning at set_hora.vhd(28): signal \"menu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576485 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr set_hora.vhd(93) " "VHDL Process Statement warning at set_hora.vhd(93): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576485 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shr set_hora.vhd(94) " "VHDL Process Statement warning at set_hora.vhd(94): signal \"shr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576485 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mlr set_hora.vhd(95) " "VHDL Process Statement warning at set_hora.vhd(95): signal \"mlr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576486 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mhr set_hora.vhd(96) " "VHDL Process Statement warning at set_hora.vhd(96): signal \"mhr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576486 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hlr set_hora.vhd(97) " "VHDL Process Statement warning at set_hora.vhd(97): signal \"hlr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576486 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hhr set_hora.vhd(98) " "VHDL Process Statement warning at set_hora.vhd(98): signal \"hhr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576486 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl set_hora.vhd(109) " "VHDL Process Statement warning at set_hora.vhd(109): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576486 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh set_hora.vhd(110) " "VHDL Process Statement warning at set_hora.vhd(110): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576486 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml set_hora.vhd(111) " "VHDL Process Statement warning at set_hora.vhd(111): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576486 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh set_hora.vhd(112) " "VHDL Process Statement warning at set_hora.vhd(112): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576486 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl set_hora.vhd(113) " "VHDL Process Statement warning at set_hora.vhd(113): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576486 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh set_hora.vhd(114) " "VHDL Process Statement warning at set_hora.vhd(114): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576486 "|testecontdisp|set_hora:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_alarme_vinicius set_alarme_vinicius:inst27 " "Elaborating entity \"set_alarme_vinicius\" for hierarchy \"set_alarme_vinicius:inst27\"" {  } { { "testecontdisp.bdf" "inst27" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 720 960 1136 896 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999576487 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 set_alarme_vinicius.vhd(24) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(24): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576488 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu set_alarme_vinicius.vhd(24) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(24): signal \"menu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576488 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl set_alarme_vinicius.vhd(88) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(88): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576488 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh set_alarme_vinicius.vhd(89) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(89): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576488 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml set_alarme_vinicius.vhd(90) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(90): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576488 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh set_alarme_vinicius.vhd(91) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(91): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576488 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl set_alarme_vinicius.vhd(92) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(92): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576488 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh set_alarme_vinicius.vhd(93) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(93): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576488 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_example_3favs lcd_example_3favs:inst " "Elaborating entity \"lcd_example_3favs\" for hierarchy \"lcd_example_3favs:inst\"" {  } { { "testecontdisp.bdf" "inst" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999576492 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_ena lcd_example_3favs.vhd(64) " "VHDL Process Statement warning at lcd_example_3favs.vhd(64): signal \"load_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576494 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador1 lcd_example_3favs.vhd(72) " "VHDL Process Statement warning at lcd_example_3favs.vhd(72): signal \"contador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576494 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador2 lcd_example_3favs.vhd(73) " "VHDL Process Statement warning at lcd_example_3favs.vhd(73): signal \"contador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576494 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador3 lcd_example_3favs.vhd(74) " "VHDL Process Statement warning at lcd_example_3favs.vhd(74): signal \"contador3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576494 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador4 lcd_example_3favs.vhd(75) " "VHDL Process Statement warning at lcd_example_3favs.vhd(75): signal \"contador4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576494 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador5 lcd_example_3favs.vhd(76) " "VHDL Process Statement warning at lcd_example_3favs.vhd(76): signal \"contador5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576494 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador6 lcd_example_3favs.vhd(77) " "VHDL Process Statement warning at lcd_example_3favs.vhd(77): signal \"contador6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999576494 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sh\[0\] set_hora:inst5\|sh\[0\]~_emulated set_hora:inst5\|sh\[0\]~1 " "Register \"set_hora:inst5\|sh\[0\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sh\[0\]~_emulated\" and latch \"set_hora:inst5\|sh\[0\]~1\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|sh[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sh\[1\] set_hora:inst5\|sh\[1\]~_emulated set_hora:inst5\|sh\[1\]~5 " "Register \"set_hora:inst5\|sh\[1\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sh\[1\]~_emulated\" and latch \"set_hora:inst5\|sh\[1\]~5\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|sh[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sh\[2\] set_hora:inst5\|sh\[2\]~_emulated set_hora:inst5\|sh\[2\]~9 " "Register \"set_hora:inst5\|sh\[2\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sh\[2\]~_emulated\" and latch \"set_hora:inst5\|sh\[2\]~9\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|sh[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|mh\[0\] set_hora:inst5\|mh\[0\]~_emulated set_hora:inst5\|mh\[0\]~1 " "Register \"set_hora:inst5\|mh\[0\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|mh\[0\]~_emulated\" and latch \"set_hora:inst5\|mh\[0\]~1\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|mh[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|mh\[1\] set_hora:inst5\|mh\[1\]~_emulated set_hora:inst5\|mh\[1\]~5 " "Register \"set_hora:inst5\|mh\[1\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|mh\[1\]~_emulated\" and latch \"set_hora:inst5\|mh\[1\]~5\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|mh[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|mh\[2\] set_hora:inst5\|mh\[2\]~_emulated set_hora:inst5\|mh\[2\]~9 " "Register \"set_hora:inst5\|mh\[2\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|mh\[2\]~_emulated\" and latch \"set_hora:inst5\|mh\[2\]~9\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|mh[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|hh\[0\] set_hora:inst5\|hh\[0\]~_emulated set_hora:inst5\|hh\[0\]~1 " "Register \"set_hora:inst5\|hh\[0\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|hh\[0\]~_emulated\" and latch \"set_hora:inst5\|hh\[0\]~1\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|hh[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|hh\[1\] set_hora:inst5\|hh\[1\]~_emulated set_hora:inst5\|hh\[1\]~5 " "Register \"set_hora:inst5\|hh\[1\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|hh\[1\]~_emulated\" and latch \"set_hora:inst5\|hh\[1\]~5\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|hh[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sl\[0\] set_hora:inst5\|sl\[0\]~_emulated set_hora:inst5\|sl\[0\]~1 " "Register \"set_hora:inst5\|sl\[0\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sl\[0\]~_emulated\" and latch \"set_hora:inst5\|sl\[0\]~1\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|sl[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sl\[1\] set_hora:inst5\|sl\[1\]~_emulated set_hora:inst5\|sl\[1\]~5 " "Register \"set_hora:inst5\|sl\[1\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sl\[1\]~_emulated\" and latch \"set_hora:inst5\|sl\[1\]~5\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|sl[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sl\[2\] set_hora:inst5\|sl\[2\]~_emulated set_hora:inst5\|sl\[2\]~9 " "Register \"set_hora:inst5\|sl\[2\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sl\[2\]~_emulated\" and latch \"set_hora:inst5\|sl\[2\]~9\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|sl[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sl\[3\] set_hora:inst5\|sl\[3\]~_emulated set_hora:inst5\|sl\[3\]~13 " "Register \"set_hora:inst5\|sl\[3\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sl\[3\]~_emulated\" and latch \"set_hora:inst5\|sl\[3\]~13\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|sl[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|ml\[0\] set_hora:inst5\|ml\[0\]~_emulated set_hora:inst5\|ml\[0\]~1 " "Register \"set_hora:inst5\|ml\[0\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|ml\[0\]~_emulated\" and latch \"set_hora:inst5\|ml\[0\]~1\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|ml[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|ml\[1\] set_hora:inst5\|ml\[1\]~_emulated set_hora:inst5\|ml\[1\]~5 " "Register \"set_hora:inst5\|ml\[1\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|ml\[1\]~_emulated\" and latch \"set_hora:inst5\|ml\[1\]~5\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|ml[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|ml\[2\] set_hora:inst5\|ml\[2\]~_emulated set_hora:inst5\|ml\[2\]~9 " "Register \"set_hora:inst5\|ml\[2\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|ml\[2\]~_emulated\" and latch \"set_hora:inst5\|ml\[2\]~9\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|ml[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|ml\[3\] set_hora:inst5\|ml\[3\]~_emulated set_hora:inst5\|ml\[3\]~13 " "Register \"set_hora:inst5\|ml\[3\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|ml\[3\]~_emulated\" and latch \"set_hora:inst5\|ml\[3\]~13\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|ml[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|hl\[0\] set_hora:inst5\|hl\[0\]~_emulated set_hora:inst5\|hl\[0\]~1 " "Register \"set_hora:inst5\|hl\[0\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|hl\[0\]~_emulated\" and latch \"set_hora:inst5\|hl\[0\]~1\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|hl[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|hl\[1\] set_hora:inst5\|hl\[1\]~_emulated set_hora:inst5\|hl\[1\]~5 " "Register \"set_hora:inst5\|hl\[1\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|hl\[1\]~_emulated\" and latch \"set_hora:inst5\|hl\[1\]~5\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|hl[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|hl\[2\] set_hora:inst5\|hl\[2\]~_emulated set_hora:inst5\|hl\[2\]~9 " "Register \"set_hora:inst5\|hl\[2\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|hl\[2\]~_emulated\" and latch \"set_hora:inst5\|hl\[2\]~9\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|hl[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|hl\[3\] set_hora:inst5\|hl\[3\]~_emulated set_hora:inst5\|hl\[3\]~13 " "Register \"set_hora:inst5\|hl\[3\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|hl\[3\]~_emulated\" and latch \"set_hora:inst5\|hl\[3\]~13\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999578317 "|testecontdisp|set_hora:inst5|hl[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1617999578317 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 24 1472 1648 40 "rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617999578915 "|testecontdisp|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617999578915 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617999579017 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617999580533 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999580533 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1110 " "Implemented 1110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617999580623 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617999580623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1090 " "Implemented 1090 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617999580623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617999580623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 164 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 164 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617999580646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 17:19:40 2021 " "Processing ended: Fri Apr 09 17:19:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617999580646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617999580646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617999580646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999580646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1617999581867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617999581867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 17:19:41 2021 " "Processing started: Fri Apr 09 17:19:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617999581867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1617999581867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1617999581867 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1617999581976 ""}
{ "Info" "0" "" "Project  = Projeto2" {  } {  } 0 0 "Project  = Projeto2" 0 0 "Fitter" 0 0 1617999581977 ""}
{ "Info" "0" "" "Revision = Projeto2" {  } {  } 0 0 "Revision = Projeto2" 0 0 "Fitter" 0 0 1617999581977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1617999582068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1617999582068 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto2 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Projeto2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1617999582082 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617999582125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617999582125 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1617999582235 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1617999582240 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617999582358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617999582358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617999582358 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1617999582358 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 2126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1617999582363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 2128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1617999582363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 2130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1617999582363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 2132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1617999582363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 2134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1617999582363 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1617999582363 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1617999582365 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 20 " "No exact pin location assignment(s) for 3 pins of 20 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1617999582603 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1617999582843 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto2.sdc " "Synopsys Design Constraints File file not found: 'Projeto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1617999582844 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1617999582845 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|igual~15\|combout " "Node \"inst12\|igual~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617999582850 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|igual~15\|dataa " "Node \"inst12\|igual~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617999582850 ""}  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1617999582850 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst17\|igual~15\|combout " "Node \"inst17\|igual~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617999582851 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|igual~15\|dataa " "Node \"inst17\|igual~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617999582851 ""}  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1617999582851 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst16\|igual~15\|combout " "Node \"inst16\|igual~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617999582851 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|igual~15\|dataa " "Node \"inst16\|igual~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617999582851 ""}  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1617999582851 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1617999582857 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1617999582859 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1617999582859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617999582955 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { -120 -120 48 -104 "clock" "" } } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 2117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617999582955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst11\|result  " "Automatically promoted node debounce:inst11\|result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617999582955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:inst11\|result~5 " "Destination node debounce:inst11\|result~5" {  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582955 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617999582955 ""}  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617999582955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor:inst2\|aux  " "Automatically promoted node divisor:inst2\|aux " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617999582956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor:inst2\|aux~0 " "Destination node divisor:inst2\|aux~0" {  } { { "divisor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617999582956 ""}  } { { "divisor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617999582956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "set_hora:inst5\|process_0~0  " "Automatically promoted node set_hora:inst5\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617999582956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|digito\[2\] " "Destination node set_hora:inst5\|digito\[2\]" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|digito\[0\] " "Destination node set_hora:inst5\|digito\[0\]" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|sh\[0\]~2 " "Destination node set_hora:inst5\|sh\[0\]~2" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|sh\[1\]~6 " "Destination node set_hora:inst5\|sh\[1\]~6" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|sh\[2\]~10 " "Destination node set_hora:inst5\|sh\[2\]~10" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|mh\[0\]~2 " "Destination node set_hora:inst5\|mh\[0\]~2" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|mh\[1\]~6 " "Destination node set_hora:inst5\|mh\[1\]~6" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|mh\[2\]~10 " "Destination node set_hora:inst5\|mh\[2\]~10" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|hh\[0\]~2 " "Destination node set_hora:inst5\|hh\[0\]~2" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|hh\[1\]~6 " "Destination node set_hora:inst5\|hh\[1\]~6" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1617999582956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617999582956 ""}  } { { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617999582956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst10\|result  " "Automatically promoted node debounce:inst10\|result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617999582956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:inst10\|result~5 " "Destination node debounce:inst10\|result~5" {  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617999582956 ""}  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617999582956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst8\|result  " "Automatically promoted node debounce:inst8\|result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617999582956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "menu:inst4\|process_0~0 " "Destination node menu:inst4\|process_0~0" {  } { { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "menu:inst4\|aux\[1\]~1 " "Destination node menu:inst4\|aux\[1\]~1" {  } { { "menu.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/menu.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:inst8\|result~5 " "Destination node debounce:inst8\|result~5" {  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617999582956 ""}  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617999582956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst9\|result  " "Automatically promoted node debounce:inst9\|result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617999582957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_relogio_feedback:inst6\|contagemML\[3\] " "Destination node contador_relogio_feedback:inst6\|contagemML\[3\]" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_relogio_feedback:inst6\|contagemML\[2\] " "Destination node contador_relogio_feedback:inst6\|contagemML\[2\]" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_relogio_feedback:inst6\|contagemML\[1\] " "Destination node contador_relogio_feedback:inst6\|contagemML\[1\]" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_relogio_feedback:inst6\|contagemSH\[0\] " "Destination node contador_relogio_feedback:inst6\|contagemSH\[0\]" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_relogio_feedback:inst6\|contagemSH\[1\] " "Destination node contador_relogio_feedback:inst6\|contagemSH\[1\]" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_relogio_feedback:inst6\|contagemSH\[2\] " "Destination node contador_relogio_feedback:inst6\|contagemSH\[2\]" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_relogio_feedback:inst6\|contagemMH\[0\] " "Destination node contador_relogio_feedback:inst6\|contagemMH\[0\]" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_relogio_feedback:inst6\|contagemMH\[1\] " "Destination node contador_relogio_feedback:inst6\|contagemMH\[1\]" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_relogio_feedback:inst6\|contagemMH\[2\] " "Destination node contador_relogio_feedback:inst6\|contagemMH\[2\]" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_alarme_victor:inst26\|process_0~0 " "Destination node set_alarme_victor:inst26\|process_0~0" {  } { { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617999582957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1617999582957 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617999582957 ""}  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617999582957 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1617999583208 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1617999583210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1617999583210 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617999583212 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617999583214 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1617999583216 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1617999583216 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1617999583217 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1617999583297 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1617999583298 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1617999583298 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 0 3 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1617999583301 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1617999583301 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1617999583301 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 0 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1617999583302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1617999583302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1617999583302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1617999583302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 11 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1617999583302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 7 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1617999583302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 1 12 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1617999583302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 5 7 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1617999583302 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1617999583302 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1617999583302 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[0\] " "Node \"dig\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617999583333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[1\] " "Node \"dig\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617999583333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[2\] " "Node \"dig\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617999583333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[3\] " "Node \"dig\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617999583333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617999583333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617999583333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617999583333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617999583333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[0\] " "Node \"saida\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617999583333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[1\] " "Node \"saida\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617999583333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[2\] " "Node \"saida\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617999583333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[3\] " "Node \"saida\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617999583333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[4\] " "Node \"saida\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617999583333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[5\] " "Node \"saida\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617999583333 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[6\] " "Node \"saida\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617999583333 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1617999583333 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617999583334 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1617999583339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1617999583823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617999584101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1617999584117 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1617999586506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617999586506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1617999586842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1617999588253 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1617999588253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1617999590576 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1617999590576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617999590580 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.92 " "Total time spent on timing analysis during the Fitter is 1.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1617999590732 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617999590743 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617999590964 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617999590965 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617999591227 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617999591672 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1617999591877 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Estudo/Eletronica_Digital/P2/output_files/Projeto2.fit.smsg " "Generated suppressed messages file D:/Estudo/Eletronica_Digital/P2/output_files/Projeto2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1617999591968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5511 " "Peak virtual memory: 5511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617999592416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 17:19:52 2021 " "Processing ended: Fri Apr 09 17:19:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617999592416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617999592416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617999592416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1617999592416 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1617999593467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617999593468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 17:19:53 2021 " "Processing started: Fri Apr 09 17:19:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617999593468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1617999593468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1617999593468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1617999593762 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1617999594060 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1617999594073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617999594207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 17:19:54 2021 " "Processing ended: Fri Apr 09 17:19:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617999594207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617999594207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617999594207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1617999594207 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1617999594812 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1617999595425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617999595425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 17:19:55 2021 " "Processing started: Fri Apr 09 17:19:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617999595425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1617999595425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto2 -c Projeto2 " "Command: quartus_sta Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1617999595425 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1617999595532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1617999595696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1617999595696 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617999595739 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617999595739 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1617999595897 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto2.sdc " "Synopsys Design Constraints File file not found: 'Projeto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1617999595936 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1617999595937 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1617999595941 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor2s:inst1\|aux divisor2s:inst1\|aux " "create_clock -period 1.000 -name divisor2s:inst1\|aux divisor2s:inst1\|aux" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1617999595941 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:inst10\|result debounce:inst10\|result " "create_clock -period 1.000 -name debounce:inst10\|result debounce:inst10\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1617999595941 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:inst9\|result debounce:inst9\|result " "create_clock -period 1.000 -name debounce:inst9\|result debounce:inst9\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1617999595941 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:inst8\|result debounce:inst8\|result " "create_clock -period 1.000 -name debounce:inst8\|result debounce:inst8\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1617999595941 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:inst11\|result debounce:inst11\|result " "create_clock -period 1.000 -name debounce:inst11\|result debounce:inst11\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1617999595941 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:inst2\|aux divisor:inst2\|aux " "create_clock -period 1.000 -name divisor:inst2\|aux divisor:inst2\|aux" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1617999595941 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617999595941 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|igual~15\|combout " "Node \"inst12\|igual~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617999595943 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|igual~15\|datab " "Node \"inst12\|igual~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617999595943 ""}  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1617999595943 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst17\|igual~15\|combout " "Node \"inst17\|igual~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617999595944 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|igual~15\|dataa " "Node \"inst17\|igual~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617999595944 ""}  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1617999595944 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst16\|igual~15\|combout " "Node \"inst16\|igual~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617999595944 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|igual~15\|datab " "Node \"inst16\|igual~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617999595944 ""}  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1617999595944 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1617999595950 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617999595953 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1617999595953 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1617999595962 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1617999596042 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1617999596042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.322 " "Worst-case setup slack is -9.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.322           -1358.503 clock  " "   -9.322           -1358.503 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.179             -18.117 debounce:inst8\|result  " "   -6.179             -18.117 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.150             -51.403 debounce:inst10\|result  " "   -6.150             -51.403 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.074            -288.652 debounce:inst11\|result  " "   -6.074            -288.652 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.801             -49.409 debounce:inst9\|result  " "   -5.801             -49.409 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.680             -77.319 divisor:inst2\|aux  " "   -4.680             -77.319 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.850              -9.855 divisor2s:inst1\|aux  " "   -3.850              -9.855 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617999596045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.266 " "Worst-case hold slack is 0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 debounce:inst9\|result  " "    0.266               0.000 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 divisor2s:inst1\|aux  " "    0.371               0.000 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 clock  " "    0.433               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 debounce:inst11\|result  " "    0.453               0.000 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 debounce:inst8\|result  " "    0.453               0.000 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 divisor:inst2\|aux  " "    0.453               0.000 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 debounce:inst10\|result  " "    0.454               0.000 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617999596059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.020 " "Worst-case recovery slack is -3.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.020             -60.400 debounce:inst11\|result  " "   -3.020             -60.400 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617999596064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.542 " "Worst-case removal slack is 0.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542               0.000 debounce:inst11\|result  " "    0.542               0.000 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617999596067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -469.918 clock  " "   -3.000            -469.918 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -123.421 debounce:inst11\|result  " "   -1.487            -123.421 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -29.740 divisor:inst2\|aux  " "   -1.487             -29.740 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -22.305 debounce:inst10\|result  " "   -1.487             -22.305 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 debounce:inst8\|result  " "   -1.487              -4.461 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 debounce:inst9\|result  " "   -1.487              -4.461 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 divisor2s:inst1\|aux  " "   -1.487              -4.461 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617999596071 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1617999596255 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1617999596281 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1617999596575 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617999596703 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1617999596730 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1617999596730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.423 " "Worst-case setup slack is -8.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.423           -1237.804 clock  " "   -8.423           -1237.804 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.831             -17.095 debounce:inst8\|result  " "   -5.831             -17.095 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.787             -50.132 debounce:inst10\|result  " "   -5.787             -50.132 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.744            -281.496 debounce:inst11\|result  " "   -5.744            -281.496 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.504             -47.830 debounce:inst9\|result  " "   -5.504             -47.830 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.377             -72.959 divisor:inst2\|aux  " "   -4.377             -72.959 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.455              -8.790 divisor2s:inst1\|aux  " "   -3.455              -8.790 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617999596735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.232 " "Worst-case hold slack is 0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 debounce:inst9\|result  " "    0.232               0.000 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 divisor2s:inst1\|aux  " "    0.305               0.000 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 clock  " "    0.384               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 divisor:inst2\|aux  " "    0.402               0.000 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 debounce:inst10\|result  " "    0.403               0.000 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 debounce:inst11\|result  " "    0.403               0.000 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 debounce:inst8\|result  " "    0.404               0.000 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617999596749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.797 " "Worst-case recovery slack is -2.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.797             -55.940 debounce:inst11\|result  " "   -2.797             -55.940 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617999596757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.482 " "Worst-case removal slack is 0.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 debounce:inst11\|result  " "    0.482               0.000 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617999596765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -469.918 clock  " "   -3.000            -469.918 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -123.421 debounce:inst11\|result  " "   -1.487            -123.421 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -29.740 divisor:inst2\|aux  " "   -1.487             -29.740 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -22.305 debounce:inst10\|result  " "   -1.487             -22.305 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 debounce:inst8\|result  " "   -1.487              -4.461 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 debounce:inst9\|result  " "   -1.487              -4.461 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 divisor2s:inst1\|aux  " "   -1.487              -4.461 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999596771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617999596771 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1617999596984 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617999597127 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1617999597136 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1617999597136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.482 " "Worst-case setup slack is -3.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.482            -410.789 clock  " "   -3.482            -410.789 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.363              -6.757 debounce:inst8\|result  " "   -2.363              -6.757 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.324             -93.433 debounce:inst11\|result  " "   -2.324             -93.433 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.284             -16.257 debounce:inst10\|result  " "   -2.284             -16.257 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.199             -13.399 debounce:inst9\|result  " "   -2.199             -13.399 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.476             -22.361 divisor:inst2\|aux  " "   -1.476             -22.361 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.179              -2.807 divisor2s:inst1\|aux  " "   -1.179              -2.807 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617999597144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.052 " "Worst-case hold slack is 0.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 debounce:inst9\|result  " "    0.052               0.000 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 debounce:inst10\|result  " "    0.112               0.000 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 divisor2s:inst1\|aux  " "    0.134               0.000 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 debounce:inst8\|result  " "    0.174               0.000 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clock  " "    0.179               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 debounce:inst11\|result  " "    0.179               0.000 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 divisor:inst2\|aux  " "    0.187               0.000 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617999597162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.967 " "Worst-case recovery slack is -0.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.967             -19.337 debounce:inst11\|result  " "   -0.967             -19.337 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617999597171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.217 " "Worst-case removal slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 debounce:inst11\|result  " "    0.217               0.000 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617999597180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -339.083 clock  " "   -3.000            -339.083 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -83.000 debounce:inst11\|result  " "   -1.000             -83.000 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 divisor:inst2\|aux  " "   -1.000             -20.000 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.000 debounce:inst10\|result  " "   -1.000             -15.000 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 debounce:inst8\|result  " "   -1.000              -3.000 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 debounce:inst9\|result  " "   -1.000              -3.000 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 divisor2s:inst1\|aux  " "   -1.000              -3.000 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617999597189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617999597189 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1617999597811 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1617999597811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617999597935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 17:19:57 2021 " "Processing ended: Fri Apr 09 17:19:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617999597935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617999597935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617999597935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1617999597935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1617999599035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617999599036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 17:19:58 2021 " "Processing started: Fri Apr 09 17:19:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617999599036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1617999599036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1617999599036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1617999599490 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto2.vho D:/Estudo/Eletronica_Digital/P2/ simulation " "Generated file Projeto2.vho in folder \"D:/Estudo/Eletronica_Digital/P2/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1617999599687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617999599714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 17:19:59 2021 " "Processing ended: Fri Apr 09 17:19:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617999599714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617999599714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617999599714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1617999599714 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 213 s " "Quartus Prime Full Compilation was successful. 0 errors, 213 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1617999600347 ""}
