<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim1_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="sim1" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="114001fs"></ZoomEndTime>
      <Cursor1Time time="1000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="175"></NameColumnWidth>
      <ValueColumnWidth column_width="76"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="23" />
   <wvobject fp_name="/sim1/clock" type="logic">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/ID/inst_i" type="array">
      <obj_property name="ElementShortName">inst_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/ex_wreg_addr" type="array">
      <obj_property name="ElementShortName">ex_wreg_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">ex_wreg_addr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/ex_wreg_data" type="array">
      <obj_property name="ElementShortName">ex_wreg_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">ex_wreg_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/mem_wreg_addr" type="array">
      <obj_property name="ElementShortName">mem_wreg_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wreg_addr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/mem_wreg_data" type="array">
      <obj_property name="ElementShortName">mem_wreg_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wreg_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/ID/ex_wd_i" type="array">
      <obj_property name="ElementShortName">ex_wd_i[4:0]</obj_property>
      <obj_property name="ObjectShortName">ex_wd_i[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/ID/mem_wd_i" type="array">
      <obj_property name="ElementShortName">mem_wd_i[4:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wd_i[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/EX/wd_i" type="array">
      <obj_property name="ElementShortName">wd_i[4:0]</obj_property>
      <obj_property name="ObjectShortName">wd_i[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/ID/reg1_addr_o" type="array">
      <obj_property name="ElementShortName">reg1_addr_o[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_addr_o[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/ID/reg2_addr_o" type="array">
      <obj_property name="ElementShortName">reg2_addr_o[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_addr_o[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/regs/reg1_data" type="array">
      <obj_property name="ElementShortName">reg1_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/regs/reg2_data" type="array">
      <obj_property name="ElementShortName">reg2_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/ID/reg1_addr_o" type="array">
      <obj_property name="ElementShortName">reg1_addr_o[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_addr_o[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/ID/reg2_addr_o" type="array">
      <obj_property name="ElementShortName">reg2_addr_o[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_addr_o[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/ID/reg1_o" type="array">
      <obj_property name="ElementShortName">reg1_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_o[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/ID/reg2_o" type="array">
      <obj_property name="ElementShortName">reg2_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_o[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/regs/registers[9]" type="array">
      <obj_property name="ElementShortName">[9][31:0]</obj_property>
      <obj_property name="ObjectShortName">[9][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/regs/registers[10]" type="array">
      <obj_property name="ElementShortName">[10][31:0]</obj_property>
      <obj_property name="ObjectShortName">[10][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/regs/registers[11]" type="array">
      <obj_property name="ElementShortName">[11][31:0]</obj_property>
      <obj_property name="ObjectShortName">[11][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/regs/registers[12]" type="array">
      <obj_property name="ElementShortName">[12][31:0]</obj_property>
      <obj_property name="ObjectShortName">[12][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim1/CPU/regs/registers[13]" type="array">
      <obj_property name="ElementShortName">[13][31:0]</obj_property>
      <obj_property name="ObjectShortName">[13][31:0]</obj_property>
   </wvobject>
</wave_config>
