$date
	Tue May 22 15:08:37 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_cpu16_alu_ha $end
$var wire 1 ! R $end
$var wire 1 " C $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module ma1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " C $end
$var wire 1 ! R $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1#
#20
1$
0#
#30
0!
1"
1#
#40
0"
0$
0#
#50
