#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000014646e6b5f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000014646f59610 .scope module, "tb" "tb" 3 21;
 .timescale -12 -12;
L_0000014646e7f550 .functor NOT 1, L_0000014646ed4360, C4<0>, C4<0>, C4<0>;
L_0000014646e7f240 .functor XOR 1, L_0000014646ed4220, L_0000014646ed42c0, C4<0>, C4<0>;
L_0000014646e7f5c0 .functor XOR 1, L_0000014646e7f240, L_0000014646ed44a0, C4<0>, C4<0>;
v0000014646ed4400_0 .net *"_ivl_10", 0 0, L_0000014646ed44a0;  1 drivers
v0000014646ed45e0_0 .net *"_ivl_12", 0 0, L_0000014646e7f5c0;  1 drivers
v0000014646ed4cc0_0 .net *"_ivl_2", 0 0, L_0000014646ed4a40;  1 drivers
v0000014646ed4680_0 .net *"_ivl_4", 0 0, L_0000014646ed4220;  1 drivers
v0000014646ed4900_0 .net *"_ivl_6", 0 0, L_0000014646ed42c0;  1 drivers
v0000014646ed4720_0 .net *"_ivl_8", 0 0, L_0000014646e7f240;  1 drivers
v0000014646ed4ae0_0 .var "clk", 0 0;
v0000014646ed4fe0_0 .net "in", 0 0, v0000014646ed4d60_0;  1 drivers
v0000014646ed4e00_0 .net "out_dut", 0 0, L_0000014646e7fa20;  1 drivers
v0000014646ed40e0_0 .net "out_ref", 0 0, v0000014646f5c3a0_0;  1 drivers
v0000014646ed4ea0_0 .var/2u "stats1", 159 0;
v0000014646ed4180_0 .var/2u "strobe", 0 0;
v0000014646ed47c0_0 .net "tb_match", 0 0, L_0000014646ed4360;  1 drivers
v0000014646ed49a0_0 .net "tb_mismatch", 0 0, L_0000014646e7f550;  1 drivers
L_0000014646ed4a40 .concat [ 1 0 0 0], v0000014646f5c3a0_0;
L_0000014646ed4220 .concat [ 1 0 0 0], v0000014646f5c3a0_0;
L_0000014646ed42c0 .concat [ 1 0 0 0], L_0000014646e7fa20;
L_0000014646ed44a0 .concat [ 1 0 0 0], v0000014646f5c3a0_0;
L_0000014646ed4360 .cmp/eeq 1, L_0000014646ed4a40, L_0000014646e7f5c0;
S_0000014646f597a0 .scope module, "good1" "RefModule" 3 60, 4 2 0, S_0000014646f59610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0000014646e43810_0 .net "clk", 0 0, v0000014646ed4ae0_0;  1 drivers
v0000014646e76e00_0 .net "in", 0 0, v0000014646ed4d60_0;  alias, 1 drivers
v0000014646f5c3a0_0 .var "out", 0 0;
E_0000014646e6cd80 .event posedge, v0000014646e43810_0;
S_0000014646e75330 .scope module, "stim1" "stimulus_gen" 3 56, 3 6 0, S_0000014646f59610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
v0000014646e754c0_0 .net "clk", 0 0, v0000014646ed4ae0_0;  alias, 1 drivers
v0000014646ed4d60_0 .var "in", 0 0;
E_0000014646e6ce40/0 .event negedge, v0000014646e43810_0;
E_0000014646e6ce40/1 .event posedge, v0000014646e43810_0;
E_0000014646e6ce40 .event/or E_0000014646e6ce40/0, E_0000014646e6ce40/1;
S_0000014646e75560 .scope module, "top_module1" "TopModule" 3 65, 5 3 0, S_0000014646f59610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
L_0000014646e7f400 .functor NOT 1, L_0000014646e7fa20, C4<0>, C4<0>, C4<0>;
L_0000014646e7f630 .functor AND 1, v0000014646ed4ae0_0, L_0000014646e7f400, C4<1>, C4<1>;
L_0000014646e7fa20 .functor XOR 1, L_0000014646e7f630, v0000014646ed4d60_0, C4<0>, C4<0>;
v0000014646ed4f40_0 .net *"_ivl_0", 0 0, L_0000014646e7f400;  1 drivers
v0000014646ed4c20_0 .net *"_ivl_3", 0 0, L_0000014646e7f630;  1 drivers
v0000014646ed4b80_0 .net "clk", 0 0, v0000014646ed4ae0_0;  alias, 1 drivers
v0000014646ed4540_0 .net "in", 0 0, v0000014646ed4d60_0;  alias, 1 drivers
v0000014646ed4860_0 .net "out", 0 0, L_0000014646e7fa20;  alias, 1 drivers
S_0000014646e80b60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 72, 3 72 0, S_0000014646f59610;
 .timescale -12 -12;
E_0000014646e6cb40 .event edge, v0000014646ed4180_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000014646ed4180_0;
    %nor/r;
    %assign/vec4 v0000014646ed4180_0, 0;
    %wait E_0000014646e6cb40;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000014646e75330;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000014646e6ce40;
    %vpi_func 3 13 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0000014646ed4d60_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 16 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000014646f597a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014646f5c3a0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000014646f597a0;
T_3 ;
    %wait E_0000014646e6cd80;
    %load/vec4 v0000014646e76e00_0;
    %load/vec4 v0000014646f5c3a0_0;
    %xor;
    %assign/vec4 v0000014646f5c3a0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000014646f59610;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014646ed4ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014646ed4180_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000014646f59610;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000014646ed4ae0_0;
    %inv;
    %store/vec4 v0000014646ed4ae0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000014646f59610;
T_6 ;
    %vpi_call/w 3 48 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 49 "$dumpvars", 32'sb00000000000000000000000000000001, v0000014646e754c0_0, v0000014646ed49a0_0, v0000014646ed4ae0_0, v0000014646ed4fe0_0, v0000014646ed40e0_0, v0000014646ed4e00_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000014646f59610;
T_7 ;
    %load/vec4 v0000014646ed4ea0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 81 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v0000014646ed4ea0_0, 64, 32>, &PV<v0000014646ed4ea0_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 82 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 84 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000014646ed4ea0_0, 128, 32>, &PV<v0000014646ed4ea0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 85 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 86 "$display", "Mismatches: %1d in %1d samples", &PV<v0000014646ed4ea0_0, 128, 32>, &PV<v0000014646ed4ea0_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0000014646f59610;
T_8 ;
    %wait E_0000014646e6ce40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000014646ed4ea0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014646ed4ea0_0, 4, 32;
    %load/vec4 v0000014646ed47c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000014646ed4ea0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 97 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014646ed4ea0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000014646ed4ea0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014646ed4ea0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0000014646ed40e0_0;
    %load/vec4 v0000014646ed40e0_0;
    %load/vec4 v0000014646ed4e00_0;
    %xor;
    %load/vec4 v0000014646ed40e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0000014646ed4ea0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 101 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014646ed4ea0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0000014646ed4ea0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014646ed4ea0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000014646f59610;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 109 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 110 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob053_m2014_q4d_test.sv";
    "dataset_code-complete-iccad2023/Prob053_m2014_q4d_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob053_m2014_q4d/Prob053_m2014_q4d_sample01.sv";
