

================================================================
== Vitis HLS Report for 'Swish'
================================================================
* Date:           Thu Oct  2 22:22:15 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.755 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     3119|     3119|  12.476 us|  12.476 us|  3073|  3073|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_1  |     3117|     3117|        47|          1|          1|  3072|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 1, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%i_01 = alloca i32 1" [kernel_FFN.cpp:52]   --->   Operation 50 'alloca' 'i_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z2_Silu_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z2_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.39ns)   --->   "%store_ln52 = store i12 0, i12 %i_01" [kernel_FFN.cpp:52]   --->   Operation 53 'store' 'store_ln52' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc" [kernel_FFN.cpp:52]   --->   Operation 54 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%i = load i12 %i_01" [kernel_FFN.cpp:52]   --->   Operation 55 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.77ns)   --->   "%i_23 = add i12 %i, i12 1" [kernel_FFN.cpp:52]   --->   Operation 56 'add' 'i_23' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.62ns)   --->   "%icmp_ln52 = icmp_eq  i12 %i, i12 3072" [kernel_FFN.cpp:52]   --->   Operation 57 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.62> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc.split, void %for.end" [kernel_FFN.cpp:52]   --->   Operation 58 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.39ns)   --->   "%store_ln52 = store i12 %i_23, i12 %i_01" [kernel_FFN.cpp:52]   --->   Operation 59 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.39>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_z2_strm_read = muxlogic"   --->   Operation 60 'muxlogic' 'muxLogicFIFOCE_to_z2_strm_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] ( I:0.98ns O:0.09ns )   --->   "%z2_strm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z2_strm" [kernel_FFN.cpp:54]   --->   Operation 61 'read' 'z2_strm_read' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %z2_strm_read, i32 31" [kernel_FFN.cpp:55]   --->   Operation 62 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.25ns)   --->   "%xor_ln55 = xor i1 %bit_sel, i1 1" [kernel_FFN.cpp:55]   --->   Operation 63 'xor' 'xor_ln55' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %z2_strm_read" [kernel_FFN.cpp:55]   --->   Operation 64 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln55, i31 %trunc_ln55" [kernel_FFN.cpp:55]   --->   Operation 65 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln55_1 = bitcast i32 %xor_ln" [kernel_FFN.cpp:55]   --->   Operation 66 'bitcast' 'bitcast_ln55_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%muxLogicI0_to_tmp = muxlogic i32 %bitcast_ln55_1"   --->   Operation 67 'muxlogic' 'muxLogicI0_to_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [9/9] (1.82ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1" [kernel_FFN.cpp:55]   --->   Operation 68 'fexp' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 69 [8/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1" [kernel_FFN.cpp:55]   --->   Operation 69 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.42>
ST_4 : Operation 70 [7/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1" [kernel_FFN.cpp:55]   --->   Operation 70 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.42>
ST_5 : Operation 71 [6/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1" [kernel_FFN.cpp:55]   --->   Operation 71 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.42>
ST_6 : Operation 72 [5/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1" [kernel_FFN.cpp:55]   --->   Operation 72 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.42>
ST_7 : Operation 73 [4/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1" [kernel_FFN.cpp:55]   --->   Operation 73 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.42>
ST_8 : Operation 74 [3/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1" [kernel_FFN.cpp:55]   --->   Operation 74 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.42>
ST_9 : Operation 75 [2/9] (2.42ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1" [kernel_FFN.cpp:55]   --->   Operation 75 'fexp' 'tmp' <Predicate = true> <Delay = 2.42> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.37>
ST_10 : Operation 76 [1/9] (0.09ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln55_1" [kernel_FFN.cpp:55]   --->   Operation 76 'fexp' 'tmp' <Predicate = true> <Delay = 0.09> <CoreInst = "FExp_meddsp">   --->   Core 26 'FExp_meddsp' <Latency = 8> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (0.46ns) (share mux size 2)   --->   "%muxLogicI0_to_conv1 = muxlogic i32 %tmp"   --->   Operation 77 'muxlogic' 'muxLogicI0_to_conv1' <Predicate = true> <Delay = 0.46>
ST_10 : Operation 78 [1/1] (0.82ns) (share mux size 2)   --->   "%conv1 = fpext i32 %tmp" [kernel_FFN.cpp:55]   --->   Operation 78 'fpext' 'conv1' <Predicate = true> <Delay = 0.82> <CoreInst = "Float2Double">   --->   Core 68 'Float2Double' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.52>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%muxLogicI0_to_add = muxlogic i64 %conv1"   --->   Operation 79 'muxlogic' 'muxLogicI0_to_add' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%muxLogicI1_to_add = muxlogic i64 1"   --->   Operation 80 'muxlogic' 'muxLogicI1_to_add' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [5/5] (2.52ns)   --->   "%add = dadd i64 %conv1, i64 1" [kernel_FFN.cpp:55]   --->   Operation 81 'dadd' 'add' <Predicate = true> <Delay = 2.52> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.52>
ST_12 : Operation 82 [4/5] (2.52ns)   --->   "%add = dadd i64 %conv1, i64 1" [kernel_FFN.cpp:55]   --->   Operation 82 'dadd' 'add' <Predicate = true> <Delay = 2.52> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.52>
ST_13 : Operation 83 [3/5] (2.52ns)   --->   "%add = dadd i64 %conv1, i64 1" [kernel_FFN.cpp:55]   --->   Operation 83 'dadd' 'add' <Predicate = true> <Delay = 2.52> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.52>
ST_14 : Operation 84 [2/5] (2.52ns)   --->   "%add = dadd i64 %conv1, i64 1" [kernel_FFN.cpp:55]   --->   Operation 84 'dadd' 'add' <Predicate = true> <Delay = 2.52> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.33>
ST_15 : Operation 85 [1/5] (0.09ns)   --->   "%add = dadd i64 %conv1, i64 1" [kernel_FFN.cpp:55]   --->   Operation 85 'dadd' 'add' <Predicate = true> <Delay = 0.09> <CoreInst = "DAddSub_nodsp">   --->   Core 40 'DAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%muxLogicI0_to_div = muxlogic i64 1"   --->   Operation 86 'muxlogic' 'muxLogicI0_to_div' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%muxLogicI1_to_div = muxlogic i64 %add"   --->   Operation 87 'muxlogic' 'muxLogicI1_to_div' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 88 [30/30] (2.24ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 88 'ddiv' 'div' <Predicate = true> <Delay = 2.24> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.75>
ST_16 : Operation 89 [29/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 89 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.75>
ST_17 : Operation 90 [28/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 90 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.75>
ST_18 : Operation 91 [27/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 91 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.75>
ST_19 : Operation 92 [26/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 92 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.75>
ST_20 : Operation 93 [25/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 93 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.75>
ST_21 : Operation 94 [24/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 94 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.75>
ST_22 : Operation 95 [23/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 95 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.75>
ST_23 : Operation 96 [22/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 96 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.75>
ST_24 : Operation 97 [21/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 97 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.75>
ST_25 : Operation 98 [20/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 98 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.75>
ST_26 : Operation 99 [19/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 99 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.75>
ST_27 : Operation 100 [18/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 100 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.75>
ST_28 : Operation 101 [17/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 101 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.75>
ST_29 : Operation 102 [16/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 102 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.75>
ST_30 : Operation 103 [15/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 103 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.75>
ST_31 : Operation 104 [14/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 104 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.75>
ST_32 : Operation 105 [13/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 105 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.75>
ST_33 : Operation 106 [12/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 106 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.75>
ST_34 : Operation 107 [11/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 107 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.75>
ST_35 : Operation 108 [10/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 108 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.75>
ST_36 : Operation 109 [9/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 109 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.75>
ST_37 : Operation 110 [8/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 110 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.75>
ST_38 : Operation 111 [7/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 111 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.75>
ST_39 : Operation 112 [6/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 112 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.75>
ST_40 : Operation 113 [5/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 113 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.75>
ST_41 : Operation 114 [4/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 114 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.75>
ST_42 : Operation 115 [3/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 115 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.75>
ST_43 : Operation 116 [1/1] (0.00ns)   --->   "%vec_el = bitcast i32 %z2_strm_read" [kernel_FFN.cpp:54]   --->   Operation 116 'bitcast' 'vec_el' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 117 [1/1] (0.46ns) (share mux size 2)   --->   "%muxLogicI0_to_conv = muxlogic i32 %vec_el"   --->   Operation 117 'muxlogic' 'muxLogicI0_to_conv' <Predicate = true> <Delay = 0.46>
ST_43 : Operation 118 [1/1] (0.82ns) (share mux size 2)   --->   "%conv = fpext i32 %vec_el" [kernel_FFN.cpp:55]   --->   Operation 118 'fpext' 'conv' <Predicate = true> <Delay = 0.82> <CoreInst = "Float2Double">   --->   Core 68 'Float2Double' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 119 [2/30] (2.75ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 119 'ddiv' 'div' <Predicate = true> <Delay = 2.75> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 120 [1/30] (0.09ns)   --->   "%div = ddiv i64 1, i64 %add" [kernel_FFN.cpp:55]   --->   Operation 120 'ddiv' 'div' <Predicate = true> <Delay = 0.09> <CoreInst = "DDiv">   --->   Core 43 'DDiv' <Latency = 29> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 121 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul = muxlogic i64 %conv"   --->   Operation 121 'muxlogic' 'muxLogicI0_to_mul' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 122 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul = muxlogic i64 %div"   --->   Operation 122 'muxlogic' 'muxLogicI1_to_mul' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 123 [4/4] (2.34ns)   --->   "%mul = dmul i64 %conv, i64 %div" [kernel_FFN.cpp:55]   --->   Operation 123 'dmul' 'mul' <Predicate = true> <Delay = 2.34> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 3> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.60>
ST_45 : Operation 124 [3/4] (2.60ns)   --->   "%mul = dmul i64 %conv, i64 %div" [kernel_FFN.cpp:55]   --->   Operation 124 'dmul' 'mul' <Predicate = true> <Delay = 2.60> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 3> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.60>
ST_46 : Operation 125 [2/4] (2.60ns)   --->   "%mul = dmul i64 %conv, i64 %div" [kernel_FFN.cpp:55]   --->   Operation 125 'dmul' 'mul' <Predicate = true> <Delay = 2.60> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 3> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 136 [1/1] (0.28ns)   --->   "%ret_ln57 = ret" [kernel_FFN.cpp:57]   --->   Operation 136 'ret' 'ret_ln57' <Predicate = (icmp_ln52)> <Delay = 0.28>

State 47 <SV = 46> <Delay = 2.57>
ST_47 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [kernel_FFN.cpp:53]   --->   Operation 126 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 127 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072" [kernel_FFN.cpp:52]   --->   Operation 127 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_86" [kernel_FFN.cpp:52]   --->   Operation 128 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 129 [1/4] (0.09ns)   --->   "%mul = dmul i64 %conv, i64 %div" [kernel_FFN.cpp:55]   --->   Operation 129 'dmul' 'mul' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 3> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 130 [1/1] (0.00ns)   --->   "%muxLogicI0_to_conv2 = muxlogic i64 %mul"   --->   Operation 130 'muxlogic' 'muxLogicI0_to_conv2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 131 [1/1] (1.49ns)   --->   "%conv2 = fptrunc i64 %mul" [kernel_FFN.cpp:55]   --->   Operation 131 'fptrunc' 'conv2' <Predicate = true> <Delay = 1.49> <CoreInst = "Double2Float">   --->   Core 71 'Double2Float' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %conv2" [kernel_FFN.cpp:55]   --->   Operation 132 'bitcast' 'bitcast_ln55' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 133 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln55 = muxlogic i32 %bitcast_ln55"   --->   Operation 133 'muxlogic' 'muxLogicFIFOData_to_write_ln55' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 134 [1/1] ( I:0.98ns O:0.98ns )   --->   "%write_ln55 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z2_Silu_strm, i32 %bitcast_ln55" [kernel_FFN.cpp:55]   --->   Operation 134 'write' 'write_ln55' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_47 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc" [kernel_FFN.cpp:52]   --->   Operation 135 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ z2_Silu_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ z2_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_01                           (alloca           ) [ 010000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0              (specinterface    ) [ 000000000000000000000000000000000000000000000000]
store_ln52                     (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln52                        (br               ) [ 000000000000000000000000000000000000000000000000]
i                              (load             ) [ 000000000000000000000000000000000000000000000000]
i_23                           (add              ) [ 000000000000000000000000000000000000000000000000]
icmp_ln52                      (icmp             ) [ 011111111111111111111111111111111111111111111110]
br_ln52                        (br               ) [ 000000000000000000000000000000000000000000000000]
store_ln52                     (store            ) [ 000000000000000000000000000000000000000000000000]
muxLogicFIFOCE_to_z2_strm_read (muxlogic         ) [ 000000000000000000000000000000000000000000000000]
z2_strm_read                   (read             ) [ 010111111111111111111111111111111111111111110000]
bit_sel                        (bitselect        ) [ 000000000000000000000000000000000000000000000000]
xor_ln55                       (xor              ) [ 000000000000000000000000000000000000000000000000]
trunc_ln55                     (trunc            ) [ 000000000000000000000000000000000000000000000000]
xor_ln                         (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln55_1                 (bitcast          ) [ 010111111110000000000000000000000000000000000000]
muxLogicI0_to_tmp              (muxlogic         ) [ 000000000000000000000000000000000000000000000000]
tmp                            (fexp             ) [ 000000000000000000000000000000000000000000000000]
muxLogicI0_to_conv1            (muxlogic         ) [ 000000000000000000000000000000000000000000000000]
conv1                          (fpext            ) [ 010000000001111100000000000000000000000000000000]
muxLogicI0_to_add              (muxlogic         ) [ 000000000000000000000000000000000000000000000000]
muxLogicI1_to_add              (muxlogic         ) [ 000000000000000000000000000000000000000000000000]
add                            (dadd             ) [ 010000000000000011111111111111111111111111111000]
muxLogicI0_to_div              (muxlogic         ) [ 000000000000000000000000000000000000000000000000]
muxLogicI1_to_div              (muxlogic         ) [ 000000000000000000000000000000000000000000000000]
vec_el                         (bitcast          ) [ 000000000000000000000000000000000000000000000000]
muxLogicI0_to_conv             (muxlogic         ) [ 000000000000000000000000000000000000000000000000]
conv                           (fpext            ) [ 010000000000000000000000000000000000000000001111]
div                            (ddiv             ) [ 010000000000000000000000000000000000000000000111]
muxLogicI0_to_mul              (muxlogic         ) [ 000000000000000000000000000000000000000000000000]
muxLogicI1_to_mul              (muxlogic         ) [ 000000000000000000000000000000000000000000000000]
specpipeline_ln53              (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
speclooptripcount_ln52         (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
specloopname_ln52              (specloopname     ) [ 000000000000000000000000000000000000000000000000]
mul                            (dmul             ) [ 000000000000000000000000000000000000000000000000]
muxLogicI0_to_conv2            (muxlogic         ) [ 000000000000000000000000000000000000000000000000]
conv2                          (fptrunc          ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln55                   (bitcast          ) [ 000000000000000000000000000000000000000000000000]
muxLogicFIFOData_to_write_ln55 (muxlogic         ) [ 000000000000000000000000000000000000000000000000]
write_ln55                     (write            ) [ 000000000000000000000000000000000000000000000000]
br_ln52                        (br               ) [ 000000000000000000000000000000000000000000000000]
ret_ln57                       (ret              ) [ 000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="z2_Silu_strm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z2_Silu_strm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="z2_strm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z2_strm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_86"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_01_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_01/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="z2_strm_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z2_strm_read/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln55_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/47 "/>
</bind>
</comp>

<comp id="65" class="1004" name="conv2_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="64" slack="0"/>
<pin id="67" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv2/47 "/>
</bind>
</comp>

<comp id="68" class="1004" name="conv1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv1/10 "/>
</bind>
</comp>

<comp id="71" class="1004" name="conv_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv/43 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="1"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/11 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="1"/>
<pin id="87" dir="0" index="1" bw="64" slack="0"/>
<pin id="88" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/44 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/15 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln52_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="12" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="0"/>
<pin id="104" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_23_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_23/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln52_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="0" index="1" bw="11" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="45"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln52_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="12" slack="0"/>
<pin id="119" dir="0" index="1" bw="12" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="muxLogicFIFOCE_to_z2_strm_read_fu_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOCE_to_z2_strm_read/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="bit_sel_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="xor_ln55_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln55/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln55_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="xor_ln_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="31" slack="0"/>
<pin id="146" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="bitcast_ln55_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="muxLogicI0_to_tmp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_tmp/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="muxLogicI0_to_conv1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_conv1/10 "/>
</bind>
</comp>

<comp id="163" class="1004" name="muxLogicI0_to_add_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_add/11 "/>
</bind>
</comp>

<comp id="166" class="1004" name="muxLogicI1_to_add_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_add/11 "/>
</bind>
</comp>

<comp id="170" class="1004" name="muxLogicI0_to_div_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_div/15 "/>
</bind>
</comp>

<comp id="174" class="1004" name="muxLogicI1_to_div_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_div/15 "/>
</bind>
</comp>

<comp id="178" class="1004" name="vec_el_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="41"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="vec_el/43 "/>
</bind>
</comp>

<comp id="182" class="1004" name="muxLogicI0_to_conv_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_conv/43 "/>
</bind>
</comp>

<comp id="186" class="1004" name="muxLogicI0_to_mul_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul/44 "/>
</bind>
</comp>

<comp id="189" class="1004" name="muxLogicI1_to_mul_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul/44 "/>
</bind>
</comp>

<comp id="193" class="1004" name="muxLogicI0_to_conv2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_conv2/47 "/>
</bind>
</comp>

<comp id="197" class="1004" name="bitcast_ln55_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55/47 "/>
</bind>
</comp>

<comp id="202" class="1004" name="muxLogicFIFOData_to_write_ln55_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln55/47 "/>
</bind>
</comp>

<comp id="206" class="1005" name="i_01_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="0"/>
<pin id="208" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_01 "/>
</bind>
</comp>

<comp id="213" class="1005" name="icmp_ln52_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="45"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="217" class="1005" name="z2_strm_read_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="41"/>
<pin id="219" dir="1" index="1" bw="32" slack="41"/>
</pin_list>
<bind>
<opset="z2_strm_read "/>
</bind>
</comp>

<comp id="222" class="1005" name="bitcast_ln55_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_1 "/>
</bind>
</comp>

<comp id="227" class="1005" name="conv1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="1"/>
<pin id="229" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv1 "/>
</bind>
</comp>

<comp id="233" class="1005" name="add_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="1"/>
<pin id="235" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="238" class="1005" name="conv_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="244" class="1005" name="div_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="22" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="46" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="78"><net_src comp="74" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="85" pin="2"/><net_sink comp="65" pin=0"/></net>

<net id="94"><net_src comp="90" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="80" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="105" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="52" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="52" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="132" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="74" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="80" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="178" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="90" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="85" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="65" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="48" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="216"><net_src comp="111" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="52" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="225"><net_src comp="150" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="230"><net_src comp="68" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="236"><net_src comp="80" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="241"><net_src comp="71" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="247"><net_src comp="90" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="85" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: z2_Silu_strm | {47 }
 - Input state : 
	Port: Swish : z2_strm | {2 }
  - Chain level:
	State 1
		store_ln52 : 1
		i : 1
		i_23 : 2
		icmp_ln52 : 2
		br_ln52 : 3
		store_ln52 : 3
	State 2
		xor_ln55 : 1
		xor_ln : 1
		bitcast_ln55_1 : 2
		muxLogicI0_to_tmp : 3
		tmp : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		muxLogicI0_to_conv1 : 1
		conv1 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
		muxLogicI1_to_div : 1
		div : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
		muxLogicI0_to_conv : 1
		conv : 1
	State 44
		muxLogicI1_to_mul : 1
		mul : 1
	State 45
	State 46
	State 47
		muxLogicI0_to_conv2 : 1
		conv2 : 1
		bitcast_ln55 : 2
		muxLogicFIFOData_to_write_ln55 : 3
		write_ln55 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|   fexp   |               grp_fu_74               |    1    |   294   |   928   |
|----------|---------------------------------------|---------|---------|---------|
|   dadd   |               grp_fu_80               |    0    |   351   |   793   |
|----------|---------------------------------------|---------|---------|---------|
|   dmul   |               grp_fu_85               |    6    |   129   |   205   |
|----------|---------------------------------------|---------|---------|---------|
|    add   |              i_23_fu_105              |    0    |    0    |    12   |
|----------|---------------------------------------|---------|---------|---------|
|   icmp   |            icmp_ln52_fu_111           |    0    |    0    |    5    |
|----------|---------------------------------------|---------|---------|---------|
|    xor   |            xor_ln55_fu_132            |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|   read   |        z2_strm_read_read_fu_52        |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |         write_ln55_write_fu_58        |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|  fptrunc |              conv2_fu_65              |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   fpext  |              conv1_fu_68              |    0    |    0    |    0    |
|          |               conv_fu_71              |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   ddiv   |               grp_fu_90               |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          | muxLogicFIFOCE_to_z2_strm_read_fu_122 |    0    |    0    |    0    |
|          |        muxLogicI0_to_tmp_fu_155       |    0    |    0    |    0    |
|          |       muxLogicI0_to_conv1_fu_159      |    0    |    0    |    0    |
|          |        muxLogicI0_to_add_fu_163       |    0    |    0    |    0    |
|          |        muxLogicI1_to_add_fu_166       |    0    |    0    |    0    |
| muxlogic |        muxLogicI0_to_div_fu_170       |    0    |    0    |    0    |
|          |        muxLogicI1_to_div_fu_174       |    0    |    0    |    0    |
|          |       muxLogicI0_to_conv_fu_182       |    0    |    0    |    0    |
|          |        muxLogicI0_to_mul_fu_186       |    0    |    0    |    0    |
|          |        muxLogicI1_to_mul_fu_189       |    0    |    0    |    0    |
|          |       muxLogicI0_to_conv2_fu_193      |    0    |    0    |    0    |
|          | muxLogicFIFOData_to_write_ln55_fu_202 |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
| bitselect|             bit_sel_fu_124            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   trunc  |           trunc_ln55_fu_138           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|bitconcatenate|             xor_ln_fu_142             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    7    |   774   |   1945  |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      add_reg_233     |   64   |
|bitcast_ln55_1_reg_222|   32   |
|     conv1_reg_227    |   64   |
|     conv_reg_238     |   64   |
|      div_reg_244     |   64   |
|     i_01_reg_206     |   12   |
|   icmp_ln52_reg_213  |    1   |
| z2_strm_read_reg_217 |   32   |
+----------------------+--------+
|         Total        |   333  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------|------|------|------|--------||---------||---------||---------|
| grp_fu_74 |  p1  |   2  |  32  |   64   ||    0    ||    32   |
| grp_fu_85 |  p1  |   2  |  64  |   128  ||    0    ||    63   |
| grp_fu_90 |  p1  |   2  |  64  |   128  ||    0    ||    63   |
|-----------|------|------|------|--------||---------||---------||---------|
|   Total   |      |      |      |   320  ||  1.341  ||    0    ||   158   |
|-----------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |   774  |  1945  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   158  |
|  Register |    -   |    -   |   333  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    1   |  1107  |  2103  |
+-----------+--------+--------+--------+--------+
