// Seed: 1608540987
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output supply1 id_2,
    output tri id_3,
    output logic id_4,
    output wire id_5,
    input tri1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri id_9,
    output uwire id_10,
    input uwire id_11,
    output wire id_12,
    output tri id_13,
    output tri1 id_14,
    output wor id_15
);
  logic id_17;
  ;
  logic id_18;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_17,
      id_18
  );
  logic id_19, id_20;
  always @(posedge id_17 or posedge -1) begin : LABEL_0
    case (id_11 == id_20)
      1 && -1: {id_6, 1} = id_20;
      -1: id_4 = -1;
    endcase
  end
  uwire id_21 = 1;
endmodule
