

================================================================
== Vivado HLS Report for 'snake_output'
================================================================
* Date:           Wed Feb 12 16:31:21 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        snake_output.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.100|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  17280071|  17280071|  17280071|  17280071|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                                      |       Latency       | Iteration|  Initiation Interval  |   Trip   |          |
        |               Loop Name              |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- L_frame_line_loop_frame_pixel_loop  |  17280069|  17280069|        71|          1|          1|  17280000|    yes   |
        +--------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 71


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 1
  Pipeline-0 : II = 1, D = 71, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	73  / (exitcond_flatten1)
	4  / (!exitcond_flatten1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	2  / true
73 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%b_2 = alloca double"   --->   Operation 74 'alloca' 'b_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%g_2 = alloca double"   --->   Operation 75 'alloca' 'g_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%r_2 = alloca double"   --->   Operation 76 'alloca' 'r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %m_axis_video_V_data_V), !map !83"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %m_axis_video_V_keep_V), !map !87"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %m_axis_video_V_strb_V), !map !91"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_user_V), !map !95"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_last_V), !map !99"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_id_V), !map !103"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_dest_V), !map !107"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %field_V), !map !111"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @snake_output_str) nounwind"   --->   Operation 85 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src/snake_output.cpp:6]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src/snake_output.cpp:7]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i32]* %field_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)" [src/snake_output.cpp:9]   --->   Operation 88 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %field_V, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [src/snake_output.cpp:9]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.76ns)   --->   "br label %1" [src/snake_output.cpp:14]   --->   Operation 90 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 9.10>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i25 [ 0, %0 ], [ %indvar_flatten_next1, %._crit_edge445 ]"   --->   Operation 91 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%t_V = phi i6 [ 0, %0 ], [ %t_V_mid2, %._crit_edge445 ]" [src/snake_output.cpp:14]   --->   Operation 92 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i20 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge445 ]"   --->   Operation 93 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%t_V_1 = phi i10 [ 0, %0 ], [ %t_V_1_mid2, %._crit_edge445 ]" [src/snake_output.cpp:16]   --->   Operation 94 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%t_V_2 = phi i10 [ 0, %0 ], [ %col_V, %._crit_edge445 ]"   --->   Operation 95 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %t_V, i3 0)" [src/snake_output.cpp:28]   --->   Operation 96 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl2 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %t_V, i1 false)" [src/snake_output.cpp:28]   --->   Operation 97 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i7 %p_shl2 to i9" [src/snake_output.cpp:28]   --->   Operation 98 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.82ns)   --->   "%ret_V = add i9 %p_shl, %p_shl2_cast" [src/snake_output.cpp:28]   --->   Operation 99 'add' 'ret_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (2.45ns)   --->   "%exitcond_flatten1 = icmp eq i25 %indvar_flatten1, -16274432"   --->   Operation 100 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (2.34ns)   --->   "%indvar_flatten_next1 = add i25 %indvar_flatten1, 1"   --->   Operation 101 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.82ns)   --->   "%frame_V = add i6 %t_V, 1" [src/snake_output.cpp:14]   --->   Operation 102 'add' 'frame_V' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (2.44ns)   --->   "%exitcond_flatten = icmp eq i20 %indvar_flatten, 480000"   --->   Operation 103 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.68ns)   --->   "%t_V_1_mid = select i1 %exitcond_flatten, i10 0, i10 %t_V_1" [src/snake_output.cpp:16]   --->   Operation 104 'select' 't_V_1_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %frame_V, i3 0)" [src/snake_output.cpp:28]   --->   Operation 105 'bitconcatenate' 'p_shl_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %frame_V, i1 false)" [src/snake_output.cpp:28]   --->   Operation 106 'bitconcatenate' 'p_shl2_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid1 = zext i7 %p_shl2_mid1 to i9" [src/snake_output.cpp:28]   --->   Operation 107 'zext' 'p_shl2_cast_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.82ns)   --->   "%ret_V_mid1 = add i9 %p_shl_mid1, %p_shl2_cast_mid1" [src/snake_output.cpp:28]   --->   Operation 108 'add' 'ret_V_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.96ns)   --->   "%x_assign_mid2_v_v_v = select i1 %exitcond_flatten, i9 %ret_V_mid1, i9 %ret_V" [src/snake_output.cpp:32]   --->   Operation 109 'select' 'x_assign_mid2_v_v_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_1_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [src/snake_output.cpp:16]   --->   Operation 110 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (1.77ns)   --->   "%tmp_3 = icmp eq i10 %t_V_2, -224" [src/snake_output.cpp:16]   --->   Operation 111 'icmp' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_1_mid = and i1 %tmp_3, %not_exitcond_flatten" [src/snake_output.cpp:16]   --->   Operation 112 'and' 'tmp_1_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (1.18ns)   --->   "%t_V_mid2 = select i1 %exitcond_flatten, i6 %frame_V, i6 %t_V" [src/snake_output.cpp:14]   --->   Operation 113 'select' 't_V_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (1.73ns)   --->   "%row_V = add i10 %t_V_1_mid, 1" [src/snake_output.cpp:15]   --->   Operation 114 'add' 'row_V' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node t_V_2_mid2)   --->   "%tmp = or i1 %tmp_1_mid, %exitcond_flatten" [src/snake_output.cpp:16]   --->   Operation 115 'or' 'tmp' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%t_V_2_mid2 = select i1 %tmp, i10 0, i10 %t_V_2" [src/snake_output.cpp:16]   --->   Operation 116 'select' 't_V_2_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.68ns)   --->   "%t_V_1_mid2 = select i1 %tmp_1_mid, i10 %row_V, i10 %t_V_1_mid" [src/snake_output.cpp:16]   --->   Operation 117 'select' 't_V_1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp_2 = or i10 %t_V_2_mid2, %t_V_1_mid2" [src/snake_output.cpp:20]   --->   Operation 118 'or' 'tmp_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.77ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i10 %tmp_2, 0" [src/snake_output.cpp:20]   --->   Operation 119 'icmp' 'tmp_user_V' <Predicate = (!exitcond_flatten1)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (1.77ns)   --->   "%tmp_last_V = icmp eq i10 %t_V_2_mid2, -225" [src/snake_output.cpp:23]   --->   Operation 120 'icmp' 'tmp_last_V' <Predicate = (!exitcond_flatten1)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (1.77ns)   --->   "%tmp_6 = icmp ult i10 %t_V_2_mid2, 100" [src/snake_output.cpp:26]   --->   Operation 121 'icmp' 'tmp_6' <Predicate = (!exitcond_flatten1)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (1.77ns)   --->   "%tmp_9 = icmp ugt i10 %t_V_2_mid2, -325" [src/snake_output.cpp:26]   --->   Operation 122 'icmp' 'tmp_9' <Predicate = (!exitcond_flatten1)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.97ns)   --->   "%or_cond = or i1 %tmp_6, %tmp_9" [src/snake_output.cpp:26]   --->   Operation 123 'or' 'or_cond' <Predicate = (!exitcond_flatten1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %_ifconv, label %2" [src/snake_output.cpp:26]   --->   Operation 124 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%ret_V_1 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %t_V_2_mid2, i4 0)" [src/snake_output.cpp:56]   --->   Operation 125 'bitconcatenate' 'ret_V_1' <Predicate = (!exitcond_flatten1 & !or_cond)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.81ns)   --->   "%ret_V_2 = add i14 %ret_V_1, -1600" [src/snake_output.cpp:56]   --->   Operation 126 'add' 'ret_V_2' <Predicate = (!exitcond_flatten1 & !or_cond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (1.73ns)   --->   "%col_V = add i10 1, %t_V_2_mid2" [src/snake_output.cpp:16]   --->   Operation 127 'add' 'col_V' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (2.19ns)   --->   "%indvar_flatten_op = add i20 1, %indvar_flatten"   --->   Operation 128 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.70ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i20 1, i20 %indvar_flatten_op"   --->   Operation 129 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %t_V_1, i4 0)" [src/snake_output.cpp:55]   --->   Operation 130 'bitconcatenate' 'tmp_8' <Predicate = (!exitcond_flatten & !tmp_1_mid)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_cast = zext i14 %tmp_8 to i30" [src/snake_output.cpp:55]   --->   Operation 131 'zext' 'zext_cast' <Predicate = (!exitcond_flatten & !tmp_1_mid)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul = mul i30 %zext_cast, 27963" [src/snake_output.cpp:55]   --->   Operation 132 'mul' 'mul' <Predicate = (!exitcond_flatten & !tmp_1_mid)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17280000, i64 17280000, i64 17280000)"   --->   Operation 133 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %4, label %.preheader.preheader"   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%x_assign_mid2_v_v = zext i9 %x_assign_mid2_v_v_v to i64" [src/snake_output.cpp:32]   --->   Operation 135 'zext' 'x_assign_mid2_v_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 136 [6/6] (6.28ns)   --->   "%x_assign_mid2_v = sitofp i64 %x_assign_mid2_v_v to double" [src/snake_output.cpp:32]   --->   Operation 136 'sitodp' 'x_assign_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_8_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %row_V, i4 0)" [src/snake_output.cpp:55]   --->   Operation 137 'bitconcatenate' 'tmp_8_mid1' <Predicate = (!exitcond_flatten1 & tmp_1_mid)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%zext1_cast = zext i14 %tmp_8_mid1 to i30" [src/snake_output.cpp:55]   --->   Operation 138 'zext' 'zext1_cast' <Predicate = (!exitcond_flatten1 & tmp_1_mid)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul2 = mul i30 %zext1_cast, 27963" [src/snake_output.cpp:55]   --->   Operation 139 'mul' 'mul2' <Predicate = (!exitcond_flatten1 & tmp_1_mid)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext3_cast = zext i14 %ret_V_2 to i30" [src/snake_output.cpp:56]   --->   Operation 140 'zext' 'zext3_cast' <Predicate = (!exitcond_flatten1 & !or_cond)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul4 = mul i30 %zext3_cast, 27963" [src/snake_output.cpp:56]   --->   Operation 141 'mul' 'mul4' <Predicate = (!exitcond_flatten1 & !or_cond)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_34 = call i6 @_ssdm_op_PartSelect.i6.i30.i32.i32(i30 %mul4, i32 24, i32 29)" [src/snake_output.cpp:58]   --->   Operation 142 'partselect' 'tmp_34' <Predicate = (!exitcond_flatten1 & !or_cond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 143 [5/6] (6.28ns)   --->   "%x_assign_mid2_v = sitofp i64 %x_assign_mid2_v_v to double" [src/snake_output.cpp:32]   --->   Operation 143 'sitodp' 'x_assign_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_4 = call i6 @_ssdm_op_PartSelect.i6.i30.i32.i32(i30 %mul2, i32 24, i32 29)" [src/snake_output.cpp:55]   --->   Operation 144 'partselect' 'tmp_4' <Predicate = (!exitcond_flatten1 & tmp_1_mid)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_5 = call i6 @_ssdm_op_PartSelect.i6.i30.i32.i32(i30 %mul, i32 24, i32 29)" [src/snake_output.cpp:55]   --->   Operation 145 'partselect' 'tmp_5' <Predicate = (!exitcond_flatten1 & !exitcond_flatten & !tmp_1_mid)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_11 = select i1 %exitcond_flatten, i6 0, i6 %tmp_5" [src/snake_output.cpp:58]   --->   Operation 146 'select' 'tmp_11' <Predicate = (!exitcond_flatten1 & !tmp_1_mid)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_12 = select i1 %tmp_1_mid, i6 %tmp_4, i6 %tmp_11" [src/snake_output.cpp:58]   --->   Operation 147 'select' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_21_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_12, i4 0)" [src/snake_output.cpp:58]   --->   Operation 148 'bitconcatenate' 'tmp_21_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i6 %tmp_34 to i10" [src/snake_output.cpp:58]   --->   Operation 149 'sext' 'tmp_12_cast' <Predicate = (!exitcond_flatten1 & !or_cond)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (1.73ns)   --->   "%tmp_31 = add i10 %tmp_21_cast, %tmp_12_cast" [src/snake_output.cpp:58]   --->   Operation 150 'add' 'tmp_31' <Predicate = (!exitcond_flatten1 & !or_cond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 151 [4/6] (6.28ns)   --->   "%x_assign_mid2_v = sitofp i64 %x_assign_mid2_v_v to double" [src/snake_output.cpp:32]   --->   Operation 151 'sitodp' 'x_assign_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 152 [3/6] (6.28ns)   --->   "%x_assign_mid2_v = sitofp i64 %x_assign_mid2_v_v to double" [src/snake_output.cpp:32]   --->   Operation 152 'sitodp' 'x_assign_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 153 [2/6] (6.28ns)   --->   "%x_assign_mid2_v = sitofp i64 %x_assign_mid2_v_v to double" [src/snake_output.cpp:32]   --->   Operation 153 'sitodp' 'x_assign_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 154 [1/6] (6.28ns)   --->   "%x_assign_mid2_v = sitofp i64 %x_assign_mid2_v_v to double" [src/snake_output.cpp:32]   --->   Operation 154 'sitodp' 'x_assign_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.62>
ST_9 : Operation 155 [31/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 155 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.62>
ST_10 : Operation 156 [30/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 156 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.62>
ST_11 : Operation 157 [29/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 157 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.62>
ST_12 : Operation 158 [28/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 158 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.62>
ST_13 : Operation 159 [27/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 159 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.62>
ST_14 : Operation 160 [26/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 160 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.62>
ST_15 : Operation 161 [25/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 161 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.62>
ST_16 : Operation 162 [24/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 162 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.62>
ST_17 : Operation 163 [23/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 163 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.62>
ST_18 : Operation 164 [22/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 164 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.62>
ST_19 : Operation 165 [21/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 165 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.62>
ST_20 : Operation 166 [20/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 166 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.62>
ST_21 : Operation 167 [19/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 167 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.62>
ST_22 : Operation 168 [18/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 168 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.62>
ST_23 : Operation 169 [17/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 169 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.62>
ST_24 : Operation 170 [16/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 170 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.62>
ST_25 : Operation 171 [15/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 171 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.62>
ST_26 : Operation 172 [14/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 172 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.62>
ST_27 : Operation 173 [13/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 173 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.62>
ST_28 : Operation 174 [12/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 174 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.62>
ST_29 : Operation 175 [11/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 175 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.62>
ST_30 : Operation 176 [10/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 176 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.62>
ST_31 : Operation 177 [9/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 177 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.62>
ST_32 : Operation 178 [8/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 178 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.62>
ST_33 : Operation 179 [7/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 179 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.62>
ST_34 : Operation 180 [6/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 180 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.62>
ST_35 : Operation 181 [5/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 181 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.62>
ST_36 : Operation 182 [4/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 182 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.62>
ST_37 : Operation 183 [3/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 183 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.62>
ST_38 : Operation 184 [2/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 184 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.62>
ST_39 : Operation 185 [1/31] (8.62ns)   --->   "%x_assign_mid2 = fdiv double %x_assign_mid2_v, 6.000000e+01" [src/snake_output.cpp:32]   --->   Operation 185 'ddiv' 'x_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 8.62> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.94>
ST_40 : Operation 186 [1/1] (0.00ns)   --->   "%val_assign_mid2 = bitcast double %x_assign_mid2 to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 186 'bitcast' 'val_assign_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_40 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %val_assign_mid2, i32 63)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 187 'bitselect' 'tmp_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_40 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %val_assign_mid2, i32 52, i32 62) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 188 'partselect' 'tmp_V' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_40 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i64 %val_assign_mid2 to i52" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 189 'trunc' 'tmp_V_1' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_40 : Operation 190 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_1, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 190 'bitconcatenate' 'mantissa_V' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_40 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%mantissa_V_1_cast = zext i54 %mantissa_V to i137" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 191 'zext' 'mantissa_V_1_cast' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_40 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast = zext i11 %tmp_V to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 192 'zext' 'tmp_i_i_i_i_cast' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_40 : Operation 193 [1/1] (1.63ns)   --->   "%sh_assign = add i12 -1023, %tmp_i_i_i_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 193 'add' 'sh_assign' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 194 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 194 'bitselect' 'isNeg' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_40 : Operation 195 [1/1] (1.63ns)   --->   "%tmp_i_i_i = sub i11 1023, %tmp_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 195 'sub' 'tmp_i_i_i' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_i_i_i_cast = sext i11 %tmp_i_i_i to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 196 'sext' 'tmp_i_i_i_cast' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_40 : Operation 197 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %tmp_i_i_i_cast, i12 %sh_assign" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 197 'select' 'ush' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 198 [1/1] (0.00ns)   --->   "%sh_assign_2_cast = sext i12 %ush to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 198 'sext' 'sh_assign_2_cast' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_40 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%tmp_i_i_i_9 = zext i32 %sh_assign_2_cast to i137" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 199 'zext' 'tmp_i_i_i_9' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_40 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%tmp_i_i_i_cast_10 = zext i32 %sh_assign_2_cast to i54" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 200 'zext' 'tmp_i_i_i_cast_10' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_40 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%r_V = lshr i54 %mantissa_V, %tmp_i_i_i_cast_10" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 201 'lshr' 'r_V' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%r_V_1 = shl i137 %mantissa_V_1_cast, %tmp_i_i_i_9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 202 'shl' 'r_V_1' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 203 'bitselect' 'tmp_16' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_40 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%tmp_13 = zext i1 %tmp_16 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 204 'zext' 'tmp_13' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_40 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_1, i32 53, i32 84)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 205 'partselect' 'tmp_15' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_40 : Operation 206 [1/1] (4.61ns) (out node of the LUT)   --->   "%p_Val2_18 = select i1 %isNeg, i32 %tmp_13, i32 %tmp_15" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 206 'select' 'p_Val2_18' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.25>
ST_41 : Operation 207 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_18" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 207 'sub' 'result_V_1' <Predicate = (!exitcond_flatten1 & or_cond & tmp_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 208 [1/1] (0.69ns)   --->   "%p_Val2_19 = select i1 %tmp_1, i32 %result_V_1, i32 %p_Val2_18" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32]   --->   Operation 208 'select' 'p_Val2_19' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.28>
ST_42 : Operation 209 [6/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %p_Val2_19 to double" [src/snake_output.cpp:33]   --->   Operation 209 'sitodp' 'tmp_s' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 210 [1/1] (2.47ns)   --->   "%sel_tmp = icmp eq i32 %p_Val2_19, 5" [src/snake_output.cpp:40]   --->   Operation 210 'icmp' 'sel_tmp' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 211 [1/1] (2.47ns)   --->   "%sel_tmp2 = icmp eq i32 %p_Val2_19, 4" [src/snake_output.cpp:40]   --->   Operation 211 'icmp' 'sel_tmp2' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 212 [1/1] (2.47ns)   --->   "%sel_tmp4 = icmp eq i32 %p_Val2_19, 3" [src/snake_output.cpp:40]   --->   Operation 212 'icmp' 'sel_tmp4' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 213 [1/1] (2.47ns)   --->   "%sel_tmp6 = icmp eq i32 %p_Val2_19, 2" [src/snake_output.cpp:40]   --->   Operation 213 'icmp' 'sel_tmp6' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 214 [1/1] (2.47ns)   --->   "%sel_tmp8 = icmp eq i32 %p_Val2_19, 1" [src/snake_output.cpp:40]   --->   Operation 214 'icmp' 'sel_tmp8' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 215 [1/1] (2.47ns)   --->   "%sel_tmp5 = icmp eq i32 %p_Val2_19, 0" [src/snake_output.cpp:40]   --->   Operation 215 'icmp' 'sel_tmp5' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 216 [1/1] (2.47ns)   --->   "%sel_tmp10 = icmp eq i32 %p_Val2_19, 6" [src/snake_output.cpp:40]   --->   Operation 216 'icmp' 'sel_tmp10' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 217 [1/1] (0.97ns)   --->   "%sel_tmp11 = or i1 %sel_tmp5, %sel_tmp10" [src/snake_output.cpp:40]   --->   Operation 217 'or' 'sel_tmp11' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.28>
ST_43 : Operation 218 [5/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %p_Val2_19 to double" [src/snake_output.cpp:33]   --->   Operation 218 'sitodp' 'tmp_s' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.28>
ST_44 : Operation 219 [4/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %p_Val2_19 to double" [src/snake_output.cpp:33]   --->   Operation 219 'sitodp' 'tmp_s' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.28>
ST_45 : Operation 220 [3/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %p_Val2_19 to double" [src/snake_output.cpp:33]   --->   Operation 220 'sitodp' 'tmp_s' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.28>
ST_46 : Operation 221 [2/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %p_Val2_19 to double" [src/snake_output.cpp:33]   --->   Operation 221 'sitodp' 'tmp_s' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.28>
ST_47 : Operation 222 [1/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %p_Val2_19 to double" [src/snake_output.cpp:33]   --->   Operation 222 'sitodp' 'tmp_s' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.23>
ST_48 : Operation 223 [5/5] (8.23ns)   --->   "%f = fsub double %x_assign_mid2, %tmp_s" [src/snake_output.cpp:33]   --->   Operation 223 'dsub' 'f' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.23>
ST_49 : Operation 224 [4/5] (8.23ns)   --->   "%f = fsub double %x_assign_mid2, %tmp_s" [src/snake_output.cpp:33]   --->   Operation 224 'dsub' 'f' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 8.23>
ST_50 : Operation 225 [3/5] (8.23ns)   --->   "%f = fsub double %x_assign_mid2, %tmp_s" [src/snake_output.cpp:33]   --->   Operation 225 'dsub' 'f' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 8.23>
ST_51 : Operation 226 [2/5] (8.23ns)   --->   "%f = fsub double %x_assign_mid2, %tmp_s" [src/snake_output.cpp:33]   --->   Operation 226 'dsub' 'f' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 8.23>
ST_52 : Operation 227 [1/5] (8.23ns)   --->   "%f = fsub double %x_assign_mid2, %tmp_s" [src/snake_output.cpp:33]   --->   Operation 227 'dsub' 'f' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 8.23>
ST_53 : Operation 228 [5/5] (8.23ns)   --->   "%q = fsub double 1.000000e+00, %f" [src/snake_output.cpp:36]   --->   Operation 228 'dsub' 'q' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 8.23>
ST_54 : Operation 229 [4/5] (8.23ns)   --->   "%q = fsub double 1.000000e+00, %f" [src/snake_output.cpp:36]   --->   Operation 229 'dsub' 'q' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 8.23>
ST_55 : Operation 230 [3/5] (8.23ns)   --->   "%q = fsub double 1.000000e+00, %f" [src/snake_output.cpp:36]   --->   Operation 230 'dsub' 'q' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 8.23>
ST_56 : Operation 231 [2/5] (8.23ns)   --->   "%q = fsub double 1.000000e+00, %f" [src/snake_output.cpp:36]   --->   Operation 231 'dsub' 'q' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 8.23>
ST_57 : Operation 232 [1/5] (8.23ns)   --->   "%q = fsub double 1.000000e+00, %f" [src/snake_output.cpp:36]   --->   Operation 232 'dsub' 'q' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 8.23>
ST_58 : Operation 233 [5/5] (8.23ns)   --->   "%t = fsub double 1.000000e+00, %q" [src/snake_output.cpp:37]   --->   Operation 233 'dsub' 't' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 8.23>
ST_59 : Operation 234 [4/5] (8.23ns)   --->   "%t = fsub double 1.000000e+00, %q" [src/snake_output.cpp:37]   --->   Operation 234 'dsub' 't' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 8.23>
ST_60 : Operation 235 [3/5] (8.23ns)   --->   "%t = fsub double 1.000000e+00, %q" [src/snake_output.cpp:37]   --->   Operation 235 'dsub' 't' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 8.23>
ST_61 : Operation 236 [2/5] (8.23ns)   --->   "%t = fsub double 1.000000e+00, %q" [src/snake_output.cpp:37]   --->   Operation 236 'dsub' 't' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 8.23>
ST_62 : Operation 237 [1/5] (8.23ns)   --->   "%t = fsub double 1.000000e+00, %q" [src/snake_output.cpp:37]   --->   Operation 237 'dsub' 't' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.96>
ST_63 : Operation 238 [1/1] (0.00ns)   --->   "%b_2_load = load double* %b_2"   --->   Operation 238 'load' 'b_2_load' <Predicate = (!exitcond_flatten1 & or_cond & !sel_tmp & !sel_tmp6)> <Delay = 0.00>
ST_63 : Operation 239 [1/1] (0.00ns)   --->   "%g_2_load = load double* %g_2"   --->   Operation 239 'load' 'g_2_load' <Predicate = (!exitcond_flatten1 & or_cond & !sel_tmp11 & !sel_tmp4)> <Delay = 0.00>
ST_63 : Operation 240 [1/1] (0.00ns)   --->   "%r_2_load = load double* %r_2"   --->   Operation 240 'load' 'r_2_load' <Predicate = (!exitcond_flatten1 & or_cond & !sel_tmp & !sel_tmp2 & !sel_tmp8 & !sel_tmp11)> <Delay = 0.00>
ST_63 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp1 = select i1 %sel_tmp, double 1.000000e+00, double %r_2_load" [src/snake_output.cpp:40]   --->   Operation 241 'select' 'sel_tmp1' <Predicate = (!exitcond_flatten1 & or_cond & !sel_tmp2 & !sel_tmp8 & !sel_tmp11)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp3 = select i1 %sel_tmp2, double %t, double %sel_tmp1" [src/snake_output.cpp:40]   --->   Operation 242 'select' 'sel_tmp3' <Predicate = (!exitcond_flatten1 & or_cond & !sel_tmp8 & !sel_tmp11)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%tmp_10 = or i1 %sel_tmp6, %sel_tmp4" [src/snake_output.cpp:40]   --->   Operation 243 'or' 'tmp_10' <Predicate = (!exitcond_flatten1 & or_cond & !sel_tmp8 & !sel_tmp11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 244 [1/1] (1.48ns) (out node of the LUT)   --->   "%sel_tmp7 = select i1 %tmp_10, double 0.000000e+00, double %sel_tmp3" [src/snake_output.cpp:40]   --->   Operation 244 'select' 'sel_tmp7' <Predicate = (!exitcond_flatten1 & or_cond & !sel_tmp8 & !sel_tmp11)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node r_3)   --->   "%sel_tmp9 = select i1 %sel_tmp8, double %q, double %sel_tmp7" [src/snake_output.cpp:40]   --->   Operation 245 'select' 'sel_tmp9' <Predicate = (!exitcond_flatten1 & or_cond & !sel_tmp11)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 246 [1/1] (1.48ns) (out node of the LUT)   --->   "%r_3 = select i1 %sel_tmp11, double 1.000000e+00, double %sel_tmp9" [src/snake_output.cpp:40]   --->   Operation 246 'select' 'r_3' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%tmp_17 = or i1 %sel_tmp2, %sel_tmp" [src/snake_output.cpp:40]   --->   Operation 247 'or' 'tmp_17' <Predicate = (!exitcond_flatten1 & or_cond & !sel_tmp11 & !sel_tmp4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%sel_tmp12 = select i1 %tmp_17, double 0.000000e+00, double %g_2_load" [src/snake_output.cpp:40]   --->   Operation 248 'select' 'sel_tmp12' <Predicate = (!exitcond_flatten1 & or_cond & !sel_tmp11 & !sel_tmp4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 249 [1/1] (1.48ns) (out node of the LUT)   --->   "%sel_tmp13 = select i1 %sel_tmp4, double %q, double %sel_tmp12" [src/snake_output.cpp:40]   --->   Operation 249 'select' 'sel_tmp13' <Predicate = (!exitcond_flatten1 & or_cond & !sel_tmp11)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node g_3)   --->   "%tmp_18 = or i1 %sel_tmp8, %sel_tmp6" [src/snake_output.cpp:40]   --->   Operation 250 'or' 'tmp_18' <Predicate = (!exitcond_flatten1 & or_cond & !sel_tmp11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node g_3)   --->   "%sel_tmp14 = select i1 %tmp_18, double 1.000000e+00, double %sel_tmp13" [src/snake_output.cpp:40]   --->   Operation 251 'select' 'sel_tmp14' <Predicate = (!exitcond_flatten1 & or_cond & !sel_tmp11)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 252 [1/1] (1.48ns) (out node of the LUT)   --->   "%g_3 = select i1 %sel_tmp11, double %t, double %sel_tmp14" [src/snake_output.cpp:40]   --->   Operation 252 'select' 'g_3' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%sel_tmp15 = select i1 %sel_tmp, double %q, double %b_2_load" [src/snake_output.cpp:40]   --->   Operation 253 'select' 'sel_tmp15' <Predicate = (!exitcond_flatten1 & or_cond & !sel_tmp6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%tmp_19 = or i1 %sel_tmp4, %sel_tmp2" [src/snake_output.cpp:40]   --->   Operation 254 'or' 'tmp_19' <Predicate = (!exitcond_flatten1 & or_cond & !sel_tmp6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 255 [1/1] (1.48ns) (out node of the LUT)   --->   "%sel_tmp16 = select i1 %tmp_19, double 1.000000e+00, double %sel_tmp15" [src/snake_output.cpp:40]   --->   Operation 255 'select' 'sel_tmp16' <Predicate = (!exitcond_flatten1 & or_cond & !sel_tmp6)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node b_3)   --->   "%sel_tmp17 = select i1 %sel_tmp6, double %t, double %sel_tmp16" [src/snake_output.cpp:40]   --->   Operation 256 'select' 'sel_tmp17' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node b_3)   --->   "%tmp_20 = or i1 %sel_tmp11, %sel_tmp8" [src/snake_output.cpp:40]   --->   Operation 257 'or' 'tmp_20' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 258 [1/1] (1.48ns) (out node of the LUT)   --->   "%b_3 = select i1 %tmp_20, double 0.000000e+00, double %sel_tmp17" [src/snake_output.cpp:40]   --->   Operation 258 'select' 'b_3' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 259 [1/1] (0.00ns)   --->   "store double %r_3, double* %r_2" [src/snake_output.cpp:40]   --->   Operation 259 'store' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_63 : Operation 260 [1/1] (0.00ns)   --->   "store double %g_3, double* %g_2" [src/snake_output.cpp:40]   --->   Operation 260 'store' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_63 : Operation 261 [1/1] (0.00ns)   --->   "store double %b_3, double* %b_2" [src/snake_output.cpp:40]   --->   Operation 261 'store' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>

State 64 <SV = 63> <Delay = 7.78>
ST_64 : Operation 262 [6/6] (7.78ns)   --->   "%x_assign_1 = fmul double %r_3, 2.550000e+02" [src/snake_output.cpp:49]   --->   Operation 262 'dmul' 'x_assign_1' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 263 [6/6] (7.78ns)   --->   "%x_assign_2 = fmul double %g_3, 2.550000e+02" [src/snake_output.cpp:50]   --->   Operation 263 'dmul' 'x_assign_2' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 264 [6/6] (7.78ns)   --->   "%x_assign_3 = fmul double %b_3, 2.550000e+02" [src/snake_output.cpp:51]   --->   Operation 264 'dmul' 'x_assign_3' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.78>
ST_65 : Operation 265 [5/6] (7.78ns)   --->   "%x_assign_1 = fmul double %r_3, 2.550000e+02" [src/snake_output.cpp:49]   --->   Operation 265 'dmul' 'x_assign_1' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 266 [5/6] (7.78ns)   --->   "%x_assign_2 = fmul double %g_3, 2.550000e+02" [src/snake_output.cpp:50]   --->   Operation 266 'dmul' 'x_assign_2' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 267 [5/6] (7.78ns)   --->   "%x_assign_3 = fmul double %b_3, 2.550000e+02" [src/snake_output.cpp:51]   --->   Operation 267 'dmul' 'x_assign_3' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.78>
ST_66 : Operation 268 [4/6] (7.78ns)   --->   "%x_assign_1 = fmul double %r_3, 2.550000e+02" [src/snake_output.cpp:49]   --->   Operation 268 'dmul' 'x_assign_1' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 269 [4/6] (7.78ns)   --->   "%x_assign_2 = fmul double %g_3, 2.550000e+02" [src/snake_output.cpp:50]   --->   Operation 269 'dmul' 'x_assign_2' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 270 [4/6] (7.78ns)   --->   "%x_assign_3 = fmul double %b_3, 2.550000e+02" [src/snake_output.cpp:51]   --->   Operation 270 'dmul' 'x_assign_3' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.78>
ST_67 : Operation 271 [3/6] (7.78ns)   --->   "%x_assign_1 = fmul double %r_3, 2.550000e+02" [src/snake_output.cpp:49]   --->   Operation 271 'dmul' 'x_assign_1' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 272 [3/6] (7.78ns)   --->   "%x_assign_2 = fmul double %g_3, 2.550000e+02" [src/snake_output.cpp:50]   --->   Operation 272 'dmul' 'x_assign_2' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 273 [3/6] (7.78ns)   --->   "%x_assign_3 = fmul double %b_3, 2.550000e+02" [src/snake_output.cpp:51]   --->   Operation 273 'dmul' 'x_assign_3' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.78>
ST_68 : Operation 274 [2/6] (7.78ns)   --->   "%x_assign_1 = fmul double %r_3, 2.550000e+02" [src/snake_output.cpp:49]   --->   Operation 274 'dmul' 'x_assign_1' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 275 [2/6] (7.78ns)   --->   "%x_assign_2 = fmul double %g_3, 2.550000e+02" [src/snake_output.cpp:50]   --->   Operation 275 'dmul' 'x_assign_2' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 276 [2/6] (7.78ns)   --->   "%x_assign_3 = fmul double %b_3, 2.550000e+02" [src/snake_output.cpp:51]   --->   Operation 276 'dmul' 'x_assign_3' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.78>
ST_69 : Operation 277 [1/6] (7.78ns)   --->   "%x_assign_1 = fmul double %r_3, 2.550000e+02" [src/snake_output.cpp:49]   --->   Operation 277 'dmul' 'x_assign_1' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 278 [1/6] (7.78ns)   --->   "%x_assign_2 = fmul double %g_3, 2.550000e+02" [src/snake_output.cpp:50]   --->   Operation 278 'dmul' 'x_assign_2' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 279 [1/6] (7.78ns)   --->   "%x_assign_3 = fmul double %b_3, 2.550000e+02" [src/snake_output.cpp:51]   --->   Operation 279 'dmul' 'x_assign_3' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.94>
ST_70 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_41_cast = zext i10 %tmp_31 to i64" [src/snake_output.cpp:58]   --->   Operation 280 'zext' 'tmp_41_cast' <Predicate = (!exitcond_flatten1 & !or_cond)> <Delay = 0.00>
ST_70 : Operation 281 [1/1] (0.00ns)   --->   "%field_V_addr = getelementptr [256 x i32]* %field_V, i64 0, i64 %tmp_41_cast" [src/snake_output.cpp:58]   --->   Operation 281 'getelementptr' 'field_V_addr' <Predicate = (!exitcond_flatten1 & !or_cond)> <Delay = 0.00>
ST_70 : Operation 282 [2/2] (2.26ns)   --->   "%field_V_load = load i32* %field_V_addr, align 4" [src/snake_output.cpp:58]   --->   Operation 282 'load' 'field_V_load' <Predicate = (!exitcond_flatten1 & !or_cond)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_70 : Operation 283 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign_1 to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 283 'bitcast' 'p_Val2_s' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 284 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 284 'bitselect' 'p_Result_s' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 285 'partselect' 'tmp_V_2' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i64 %p_Val2_s to i52" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 286 'trunc' 'tmp_V_3' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 287 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_3, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 287 'bitconcatenate' 'mantissa_V_1' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%mantissa_V_3_cast = zext i54 %mantissa_V_1 to i137" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 288 'zext' 'mantissa_V_3_cast' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i1_cast = zext i11 %tmp_V_2 to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 289 'zext' 'tmp_i_i_i_i1_cast' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 290 [1/1] (1.63ns)   --->   "%sh_assign_3 = add i12 -1023, %tmp_i_i_i_i1_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 290 'add' 'sh_assign_3' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 291 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_3, i32 11)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 291 'bitselect' 'isNeg_1' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 292 [1/1] (1.63ns)   --->   "%tmp_i_i_i1 = sub i11 1023, %tmp_V_2" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 292 'sub' 'tmp_i_i_i1' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_i_i_i1_cast = sext i11 %tmp_i_i_i1 to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 293 'sext' 'tmp_i_i_i1_cast' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 294 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %tmp_i_i_i1_cast, i12 %sh_assign_3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 294 'select' 'ush_1' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 295 [1/1] (0.00ns)   --->   "%sh_assign_5_cast = sext i12 %ush_1 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 295 'sext' 'sh_assign_5_cast' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%tmp_i_i_i1_11 = zext i32 %sh_assign_5_cast to i137" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 296 'zext' 'tmp_i_i_i1_11' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%tmp_i_i_i1_cast_12 = zext i32 %sh_assign_5_cast to i54" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 297 'zext' 'tmp_i_i_i1_cast_12' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%r_V_2 = lshr i54 %mantissa_V_1, %tmp_i_i_i1_cast_12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 298 'lshr' 'r_V_2' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%r_V_3 = shl i137 %mantissa_V_3_cast, %tmp_i_i_i1_11" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 299 'shl' 'r_V_3' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_2, i32 53)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 300 'bitselect' 'tmp_25' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%tmp_21 = zext i1 %tmp_25 to i8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 301 'zext' 'tmp_21' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i137.i32.i32(i137 %r_V_3, i32 53, i32 60)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 302 'partselect' 'tmp_22' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 303 [1/1] (4.61ns) (out node of the LUT)   --->   "%tmp_24 = select i1 %isNeg_1, i8 %tmp_21, i8 %tmp_22" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 303 'select' 'tmp_24' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 304 [1/1] (0.00ns)   --->   "%p_Val2_8 = bitcast double %x_assign_2 to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 304 'bitcast' 'p_Val2_8' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 305 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_8, i32 63)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 305 'bitselect' 'p_Result_1' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_8, i32 52, i32 62) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 306 'partselect' 'tmp_V_4' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_V_5 = trunc i64 %p_Val2_8 to i52" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 307 'trunc' 'tmp_V_5' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 308 [1/1] (0.00ns)   --->   "%mantissa_V_2 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_5, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 308 'bitconcatenate' 'mantissa_V_2' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%mantissa_V_5_cast = zext i54 %mantissa_V_2 to i137" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 309 'zext' 'mantissa_V_5_cast' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i2_cast = zext i11 %tmp_V_4 to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 310 'zext' 'tmp_i_i_i_i2_cast' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 311 [1/1] (1.63ns)   --->   "%sh_assign_6 = add i12 -1023, %tmp_i_i_i_i2_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 311 'add' 'sh_assign_6' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 312 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_6, i32 11)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 312 'bitselect' 'isNeg_2' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 313 [1/1] (1.63ns)   --->   "%tmp_i_i_i2 = sub i11 1023, %tmp_V_4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 313 'sub' 'tmp_i_i_i2' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_i_i_i2_cast = sext i11 %tmp_i_i_i2 to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 314 'sext' 'tmp_i_i_i2_cast' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 315 [1/1] (0.69ns)   --->   "%ush_2 = select i1 %isNeg_2, i12 %tmp_i_i_i2_cast, i12 %sh_assign_6" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 315 'select' 'ush_2' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 316 [1/1] (0.00ns)   --->   "%sh_assign_8_cast = sext i12 %ush_2 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 316 'sext' 'sh_assign_8_cast' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%tmp_i_i_i2_13 = zext i32 %sh_assign_8_cast to i137" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 317 'zext' 'tmp_i_i_i2_13' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%tmp_i_i_i2_cast_14 = zext i32 %sh_assign_8_cast to i54" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 318 'zext' 'tmp_i_i_i2_cast_14' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%r_V_4 = lshr i54 %mantissa_V_2, %tmp_i_i_i2_cast_14" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 319 'lshr' 'r_V_4' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%r_V_5 = shl i137 %mantissa_V_5_cast, %tmp_i_i_i2_13" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 320 'shl' 'r_V_5' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_4, i32 53)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 321 'bitselect' 'tmp_29' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%tmp_26 = zext i1 %tmp_29 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 322 'zext' 'tmp_26' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%tmp_27 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_5, i32 53, i32 84)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 323 'partselect' 'tmp_27' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 324 [1/1] (4.61ns) (out node of the LUT)   --->   "%p_Val2_20 = select i1 %isNeg_2, i32 %tmp_26, i32 %tmp_27" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 324 'select' 'p_Val2_20' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 325 [1/1] (0.00ns)   --->   "%p_Val2_13 = bitcast double %x_assign_3 to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 325 'bitcast' 'p_Val2_13' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 326 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_13, i32 63)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 326 'bitselect' 'p_Result_2' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_V_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_13, i32 52, i32 62) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 327 'partselect' 'tmp_V_6' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_V_7 = trunc i64 %p_Val2_13 to i52" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 328 'trunc' 'tmp_V_7' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 329 [1/1] (0.00ns)   --->   "%mantissa_V_3 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_7, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 329 'bitconcatenate' 'mantissa_V_3' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%mantissa_V_7_cast = zext i54 %mantissa_V_3 to i137" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 330 'zext' 'mantissa_V_7_cast' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i3_cast = zext i11 %tmp_V_6 to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 331 'zext' 'tmp_i_i_i_i3_cast' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 332 [1/1] (1.63ns)   --->   "%sh_assign_9 = add i12 -1023, %tmp_i_i_i_i3_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 332 'add' 'sh_assign_9' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 333 [1/1] (0.00ns)   --->   "%isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_9, i32 11)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 333 'bitselect' 'isNeg_3' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 334 [1/1] (1.63ns)   --->   "%tmp_i_i_i3 = sub i11 1023, %tmp_V_6" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 334 'sub' 'tmp_i_i_i3' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_i_i_i3_cast = sext i11 %tmp_i_i_i3 to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 335 'sext' 'tmp_i_i_i3_cast' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 336 [1/1] (0.69ns)   --->   "%ush_3 = select i1 %isNeg_3, i12 %tmp_i_i_i3_cast, i12 %sh_assign_9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 336 'select' 'ush_3' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 337 [1/1] (0.00ns)   --->   "%sh_assign_11_cast = sext i12 %ush_3 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 337 'sext' 'sh_assign_11_cast' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%tmp_i_i_i3_15 = zext i32 %sh_assign_11_cast to i137" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 338 'zext' 'tmp_i_i_i3_15' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%tmp_i_i_i3_cast_16 = zext i32 %sh_assign_11_cast to i54" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 339 'zext' 'tmp_i_i_i3_cast_16' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%r_V_6 = lshr i54 %mantissa_V_3, %tmp_i_i_i3_cast_16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 340 'lshr' 'r_V_6' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%r_V_7 = shl i137 %mantissa_V_7_cast, %tmp_i_i_i3_15" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 341 'shl' 'r_V_7' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_6, i32 53)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 342 'bitselect' 'tmp_33' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%tmp_28 = zext i1 %tmp_33 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 343 'zext' 'tmp_28' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%tmp_30 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_7, i32 53, i32 84)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 344 'partselect' 'tmp_30' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.00>
ST_70 : Operation 345 [1/1] (4.61ns) (out node of the LUT)   --->   "%p_Val2_22 = select i1 %isNeg_3, i32 %tmp_28, i32 %tmp_30" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 345 'select' 'p_Val2_22' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.52>
ST_71 : Operation 346 [1/2] (2.26ns)   --->   "%field_V_load = load i32* %field_V_addr, align 4" [src/snake_output.cpp:58]   --->   Operation 346 'load' 'field_V_load' <Predicate = (!exitcond_flatten1 & !or_cond)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_71 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %field_V_load, i32 31)" [src/snake_output.cpp:58]   --->   Operation 347 'bitselect' 'tmp_35' <Predicate = (!exitcond_flatten1 & !or_cond)> <Delay = 0.00>
ST_71 : Operation 348 [1/1] (1.81ns)   --->   "br i1 %tmp_35, label %._crit_edge445, label %3" [src/snake_output.cpp:58]   --->   Operation 348 'br' <Predicate = (!exitcond_flatten1 & !or_cond)> <Delay = 1.81>
ST_71 : Operation 349 [1/1] (2.47ns)   --->   "%tmp_14 = icmp sgt i32 %field_V_load, 0" [src/snake_output.cpp:62]   --->   Operation 349 'icmp' 'tmp_14' <Predicate = (!exitcond_flatten1 & !or_cond & !tmp_35)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 350 [1/1] (0.96ns)   --->   "%G_cast_cast = select i1 %tmp_14, i32 255, i32 0" [src/snake_output.cpp:62]   --->   Operation 350 'select' 'G_cast_cast' <Predicate = (!exitcond_flatten1 & !or_cond & !tmp_35)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 351 [1/1] (1.81ns)   --->   "br label %._crit_edge445"   --->   Operation 351 'br' <Predicate = (!exitcond_flatten1 & !or_cond & !tmp_35)> <Delay = 1.81>
ST_71 : Operation 352 [1/1] (1.91ns)   --->   "%result_V_3 = sub i8 0, %tmp_24" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 352 'sub' 'result_V_3' <Predicate = (!exitcond_flatten1 & or_cond & p_Result_s)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 353 [1/1] (1.24ns)   --->   "%tmp_23 = select i1 %p_Result_s, i8 %result_V_3, i8 %tmp_24" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49]   --->   Operation 353 'select' 'tmp_23' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 354 [1/1] (2.55ns)   --->   "%result_V_4 = sub i32 0, %p_Val2_20" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 354 'sub' 'result_V_4' <Predicate = (!exitcond_flatten1 & or_cond & p_Result_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 355 [1/1] (0.69ns)   --->   "%p_Val2_21 = select i1 %p_Result_1, i32 %result_V_4, i32 %p_Val2_20" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50]   --->   Operation 355 'select' 'p_Val2_21' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 356 [1/1] (2.55ns)   --->   "%result_V_6 = sub i32 0, %p_Val2_22" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 356 'sub' 'result_V_6' <Predicate = (!exitcond_flatten1 & or_cond & p_Result_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 357 [1/1] (0.69ns)   --->   "%p_Val2_23 = select i1 %p_Result_2, i32 %result_V_6, i32 %p_Val2_22" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 357 'select' 'p_Val2_23' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 358 [1/1] (1.81ns)   --->   "br label %._crit_edge445" [src/snake_output.cpp:53]   --->   Operation 358 'br' <Predicate = (!exitcond_flatten1 & or_cond)> <Delay = 1.81>
ST_71 : Operation 359 [1/1] (0.00ns)   --->   "%pixel_R = phi i8 [ %tmp_23, %_ifconv ], [ 0, %3 ], [ -1, %2 ]" [src/snake_output.cpp:74]   --->   Operation 359 'phi' 'pixel_R' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_71 : Operation 360 [1/1] (0.00ns)   --->   "%G_2 = phi i32 [ %p_Val2_21, %_ifconv ], [ %G_cast_cast, %3 ], [ 0, %2 ]"   --->   Operation 360 'phi' 'G_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_71 : Operation 361 [1/1] (0.00ns)   --->   "%B_2 = phi i32 [ %p_Val2_23, %_ifconv ], [ %G_cast_cast, %3 ], [ 255, %2 ]"   --->   Operation 361 'phi' 'B_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_71 : Operation 362 [1/1] (0.00ns)   --->   "%pixel_G = trunc i32 %G_2 to i8" [src/snake_output.cpp:75]   --->   Operation 362 'trunc' 'pixel_G' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_71 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i32 %B_2 to i8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:51]   --->   Operation 363 'trunc' 'tmp_37' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_71 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_data_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %pixel_R, i8 %tmp_37, i8 %pixel_G)" [src/snake_output.cpp:92->src/snake_output.cpp:78]   --->   Operation 364 'bitconcatenate' 'tmp_data_V' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_71 : Operation 365 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i24 %tmp_data_V, i3 undef, i3 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [src/snake_output.cpp:80]   --->   Operation 365 'write' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 72 <SV = 71> <Delay = 0.00>
ST_72 : Operation 366 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @L_frame_line_loop_fr)"   --->   Operation 366 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_72 : Operation 367 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @frame_line_loop_fram)"   --->   Operation 367 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_72 : Operation 368 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str5) nounwind" [src/snake_output.cpp:16]   --->   Operation 368 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_72 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str5)" [src/snake_output.cpp:16]   --->   Operation 369 'specregionbegin' 'tmp_7' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_72 : Operation 370 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [src/snake_output.cpp:17]   --->   Operation 370 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_72 : Operation 371 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %m_axis_video_V_data_V, i3* %m_axis_video_V_keep_V, i3* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i24 %tmp_data_V, i3 undef, i3 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [src/snake_output.cpp:80]   --->   Operation 371 'write' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_72 : Operation 372 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str5, i32 %tmp_7)" [src/snake_output.cpp:81]   --->   Operation 372 'specregionend' 'empty_17' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_72 : Operation 373 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 373 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 73 <SV = 3> <Delay = 0.00>
ST_73 : Operation 374 [1/1] (0.00ns)   --->   "ret void" [src/snake_output.cpp:84]   --->   Operation 374 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten1') with incoming values : ('indvar_flatten_next1') [27]  (1.77 ns)

 <State 2>: 9.1ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [29]  (0 ns)
	'icmp' operation ('exitcond_flatten') [46]  (2.44 ns)
	'select' operation ('t_V_1_mid', src/snake_output.cpp:16) [47]  (0.687 ns)
	'add' operation ('row.V', src/snake_output.cpp:15) [62]  (1.73 ns)
	'select' operation ('t_V_1_mid2', src/snake_output.cpp:16) [74]  (0.687 ns)
	'or' operation ('tmp_2', src/snake_output.cpp:20) [78]  (0 ns)
	'icmp' operation ('video.user.V', src/snake_output.cpp:20) [79]  (1.77 ns)
	blocking operation 1.78 ns on control path)

 <State 3>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[38] ('mul', src/snake_output.cpp:55) [38]  (6.38 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('x_assign_mid2_v', src/snake_output.cpp:32) [54]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('x_assign_mid2_v', src/snake_output.cpp:32) [54]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('x_assign_mid2_v', src/snake_output.cpp:32) [54]  (6.28 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('x_assign_mid2_v', src/snake_output.cpp:32) [54]  (6.28 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('x_assign_mid2_v', src/snake_output.cpp:32) [54]  (6.28 ns)

 <State 9>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 10>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 11>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 12>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 13>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 14>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 15>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 16>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 17>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 18>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 19>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 20>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 21>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 22>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 23>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 24>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 25>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 26>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 27>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 28>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 29>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 30>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 31>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 32>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 33>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 34>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 35>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 36>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 37>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 38>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 39>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_mid2', src/snake_output.cpp:32) [55]  (8.62 ns)

 <State 40>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32) [111]  (1.64 ns)
	'select' operation ('sh', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32) [115]  (0.697 ns)
	'shl' operation ('r.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32) [120]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32) [124]  (4.61 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'sub' operation ('result.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32) [125]  (2.55 ns)
	'select' operation ('__Val2__', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:32) [126]  (0.698 ns)

 <State 42>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', src/snake_output.cpp:33) [127]  (6.28 ns)

 <State 43>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', src/snake_output.cpp:33) [127]  (6.28 ns)

 <State 44>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', src/snake_output.cpp:33) [127]  (6.28 ns)

 <State 45>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', src/snake_output.cpp:33) [127]  (6.28 ns)

 <State 46>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', src/snake_output.cpp:33) [127]  (6.28 ns)

 <State 47>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', src/snake_output.cpp:33) [127]  (6.28 ns)

 <State 48>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('f', src/snake_output.cpp:33) [128]  (8.23 ns)

 <State 49>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('f', src/snake_output.cpp:33) [128]  (8.23 ns)

 <State 50>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('f', src/snake_output.cpp:33) [128]  (8.23 ns)

 <State 51>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('f', src/snake_output.cpp:33) [128]  (8.23 ns)

 <State 52>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('f', src/snake_output.cpp:33) [128]  (8.23 ns)

 <State 53>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('q', src/snake_output.cpp:36) [129]  (8.23 ns)

 <State 54>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('q', src/snake_output.cpp:36) [129]  (8.23 ns)

 <State 55>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('q', src/snake_output.cpp:36) [129]  (8.23 ns)

 <State 56>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('q', src/snake_output.cpp:36) [129]  (8.23 ns)

 <State 57>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('q', src/snake_output.cpp:36) [129]  (8.23 ns)

 <State 58>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('t', src/snake_output.cpp:37) [130]  (8.23 ns)

 <State 59>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('t', src/snake_output.cpp:37) [130]  (8.23 ns)

 <State 60>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('t', src/snake_output.cpp:37) [130]  (8.23 ns)

 <State 61>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('t', src/snake_output.cpp:37) [130]  (8.23 ns)

 <State 62>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('t', src/snake_output.cpp:37) [130]  (8.23 ns)

 <State 63>: 2.96ns
The critical path consists of the following:
	'load' operation ('b_2_load') on local variable 'b_2' [103]  (0 ns)
	'select' operation ('sel_tmp15', src/snake_output.cpp:40) [151]  (0 ns)
	'select' operation ('sel_tmp16', src/snake_output.cpp:40) [153]  (1.48 ns)
	'select' operation ('sel_tmp17', src/snake_output.cpp:40) [154]  (0 ns)
	'select' operation ('b_3', src/snake_output.cpp:40) [156]  (1.48 ns)

 <State 64>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', src/snake_output.cpp:49) [157]  (7.79 ns)

 <State 65>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', src/snake_output.cpp:49) [157]  (7.79 ns)

 <State 66>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', src/snake_output.cpp:49) [157]  (7.79 ns)

 <State 67>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', src/snake_output.cpp:49) [157]  (7.79 ns)

 <State 68>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', src/snake_output.cpp:49) [157]  (7.79 ns)

 <State 69>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', src/snake_output.cpp:49) [157]  (7.79 ns)

 <State 70>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49) [165]  (1.64 ns)
	'select' operation ('sh', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49) [169]  (0.697 ns)
	'shl' operation ('r.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49) [174]  (0 ns)
	'select' operation ('tmp_24', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:49) [178]  (4.61 ns)

 <State 71>: 7.52ns
The critical path consists of the following:
	'load' operation ('field_V_load', src/snake_output.cpp:58) on array 'field_V' [95]  (2.27 ns)
	'icmp' operation ('tmp_14', src/snake_output.cpp:62) [99]  (2.47 ns)
	'select' operation ('G_cast_cast', src/snake_output.cpp:62) [100]  (0.968 ns)
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('G_cast_cast', src/snake_output.cpp:62) ('__Val2__', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50) [235]  (1.81 ns)
	'phi' operation ('__Val2__') with incoming values : ('G_cast_cast', src/snake_output.cpp:62) ('__Val2__', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->src/snake_output.cpp:50) [235]  (0 ns)

 <State 72>: 0ns
The critical path consists of the following:

 <State 73>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
