project -load "C:/Users/RG/Documents/Firmware/fpga/synthesis/root_syn.prj"
project -run
project -save
