
==========================================================================
resizer check_setup
--------------------------------------------------------------------------
0

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 29.04

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: soc.soc_axi4SharedDecoder_1_io_input_r_rData_data[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk_core)
Endpoint: soc.system_core_cpu.memory_to_writeBack_MEMORY_READ_DATA[30]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk_core)
Path Group: clk_core
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.25    0.00    0.00 ^ soc.soc_axi4SharedDecoder_1_io_input_r_rData_data[30]$_DFF_P_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.02    0.27    0.27 v soc.soc_axi4SharedDecoder_1_io_input_r_rData_data[30]$_DFF_P_/Q (sg13g2_dfrbp_1)
                                         soc.soc_axi4SharedDecoder_1_io_input_r_rData_data[30] (net)
                  0.02    0.00    0.27 v soc.system_core_cpu.memory_to_writeBack_MEMORY_READ_DATA[30]$_DFF_P_/D (sg13g2_dfrbp_1)
                                  0.27   data arrival time

                  0.25    0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.15    0.15   clock uncertainty
                          0.00    0.15   clock reconvergence pessimism
                                  0.15 ^ soc.system_core_cpu.memory_to_writeBack_MEMORY_READ_DATA[30]$_DFF_P_/CLK (sg13g2_dfrbp_1)
                          0.03    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)


Startpoint: soc.jtagBridge_1.flowCCByToggle_1.inputArea_target$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk_jtag)
Endpoint: soc.jtagBridge_1.flowCCByToggle_1.inputArea_target$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk_jtag)
Path Group: clk_jtag
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk_jtag (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.25    0.00    0.00 ^ soc.jtagBridge_1.flowCCByToggle_1.inputArea_target$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.03    0.23    0.23 ^ soc.jtagBridge_1.flowCCByToggle_1.inputArea_target$_DFFE_PP_/Q_N (sg13g2_dfrbp_1)
                                         _000149_ (net)
                  0.03    0.00    0.23 ^ _115835_/A1 (sg13g2_mux2_1)
     1    0.00    0.02    0.06    0.29 ^ _115835_/X (sg13g2_mux2_1)
                                         _037780_ (net)
                  0.02    0.00    0.29 ^ soc.jtagBridge_1.flowCCByToggle_1.inputArea_target$_DFFE_PP_/D (sg13g2_dfrbp_1)
                                  0.29   data arrival time

                  0.25    0.00    0.00   clock clk_jtag (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.15    0.15   clock uncertainty
                          0.00    0.15   clock reconvergence pessimism
                                  0.15 ^ soc.jtagBridge_1.flowCCByToggle_1.inputArea_target$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
                         -0.02    0.13   library hold time
                                  0.13   data required time
-----------------------------------------------------------------------------
                                  0.13   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: soc.system_hyperbus_phy._zz_when_HyperBusGenericPhy_l173_4[4]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk_core)
Endpoint: io_hyperbus_dq_0_PAD (output port clocked by clk_core)
Path Group: clk_core
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.25    0.00    0.00 ^ soc.system_hyperbus_phy._zz_when_HyperBusGenericPhy_l173_4[4]$_SDFF_PP0_/CLK (sg13g2_dfrbp_1)
     8    0.03    0.12    0.35    0.35 ^ soc.system_hyperbus_phy._zz_when_HyperBusGenericPhy_l173_4[4]$_SDFF_PP0_/Q (sg13g2_dfrbp_1)
                                         soc.system_hyperbus_phy._zz_when_HyperBusGenericPhy_l173_4[4] (net)
                  0.12    0.00    0.35 ^ _087899_/A (sg13g2_inv_1)
     6    0.02    0.07    0.10    0.45 v _087899_/Y (sg13g2_inv_1)
                                         _013797_ (net)
                  0.07    0.00    0.45 v _087901_/B (sg13g2_nor2_1)
     2    0.01    0.08    0.09    0.54 ^ _087901_/Y (sg13g2_nor2_1)
                                         _013799_ (net)
                  0.08    0.00    0.54 ^ _087912_/B (sg13g2_nand2b_1)
     1    0.00    0.04    0.07    0.61 v _087912_/Y (sg13g2_nand2b_1)
                                         _013810_ (net)
                  0.04    0.00    0.61 v _087915_/A2 (sg13g2_a22oi_1)
     1    0.00    0.05    0.07    0.67 ^ _087915_/Y (sg13g2_a22oi_1)
                                         _013813_ (net)
                  0.05    0.00    0.67 ^ _087925_/A_N (sg13g2_nand2b_1)
     2    0.01    0.04    0.08    0.75 ^ _087925_/Y (sg13g2_nand2b_1)
                                         _013823_ (net)
                  0.04    0.00    0.75 ^ _087939_/A (sg13g2_nand2_1)
     1    0.00    0.04    0.05    0.80 v _087939_/Y (sg13g2_nand2_1)
                                         _013837_ (net)
                  0.04    0.00    0.80 v _087941_/A2 (sg13g2_a21oi_1)
     3    0.01    0.10    0.11    0.91 ^ _087941_/Y (sg13g2_a21oi_1)
                                         _013839_ (net)
                  0.10    0.00    0.91 ^ _088041_/B1 (sg13g2_a21oi_1)
     1    0.00    0.05    0.05    0.96 v _088041_/Y (sg13g2_a21oi_1)
                                         _013938_ (net)
                  0.05    0.00    0.96 v _088042_/A (sg13g2_nor2b_1)
     1    0.00    0.05    0.06    1.01 ^ _088042_/Y (sg13g2_nor2b_1)
                                         _013939_ (net)
                  0.05    0.00    1.01 ^ _088044_/C1 (sg13g2_a221oi_1)
     1    0.00    0.07    0.04    1.05 v _088044_/Y (sg13g2_a221oi_1)
                                         _013941_ (net)
                  0.07    0.00    1.05 v fanout438/A (sg13g2_buf_2)
     7    0.02    0.05    0.11    1.16 v fanout438/X (sg13g2_buf_2)
                                         net438 (net)
                  0.05    0.00    1.16 v _088046_/B (sg13g2_nor2_1)
     3    0.01    0.11    0.10    1.26 ^ _088046_/Y (sg13g2_nor2_1)
                                         _013943_ (net)
                  0.11    0.00    1.26 ^ _100659_/B (sg13g2_nand2b_1)
     4    0.01    0.10    0.12    1.39 v _100659_/Y (sg13g2_nand2b_1)
                                         _025285_ (net)
                  0.10    0.00    1.39 v _153305_/A (sg13g2_inv_1)
     1    0.00    0.04    0.05    1.44 ^ _153305_/Y (sg13g2_inv_1)
                                         _072809_ (net)
                  0.04    0.00    1.44 ^ _153306_/A2 (sg13g2_a21oi_1)
     1    0.01    0.06    0.07    1.51 v _153306_/Y (sg13g2_a21oi_1)
                                         _072810_ (net)
                  0.06    0.00    1.51 v _153307_/B1 (sg13g2_a21oi_2)
     8    0.02    0.13    0.13    1.63 ^ _153307_/Y (sg13g2_a21oi_2)
                                         _072811_ (net)
                  0.13    0.00    1.63 ^ _153311_/B (sg13g2_and2_2)
     1    0.03    0.07    0.18    1.81 ^ _153311_/X (sg13g2_and2_2)
                                         _072815_ (net)
                  0.07    0.00    1.81 ^ sg13g2_IOPadInOut30mA_1/c2p (sg13g2_IOPadInOut30mA)
     2    5.00    0.20    1.00    2.81 ^ sg13g2_IOPadInOut30mA_1/pad (sg13g2_IOPadInOut30mA)
                                         io_hyperbus_dq_0_PAD (net)
     0    5.00    0.20    0.00    2.81 ^ io_hyperbus_dq_0_PAD (inout)
                                         io_hyperbus_dq_0_PAD (net)
                                  2.81   data arrival time

                  0.25   40.00   40.00   clock clk_core (rise edge)
                          0.00   40.00   clock network delay (ideal)
                         -0.15   39.85   clock uncertainty
                          0.00   39.85   clock reconvergence pessimism
                         -8.00   31.85   output external delay
                                 31.85   data required time
-----------------------------------------------------------------------------
                                 31.85   data required time
                                 -2.81   data arrival time
-----------------------------------------------------------------------------
                                 29.04   slack (MET)


Startpoint: soc.io_plat_jtag_tdo$_DFF_N_
            (rising edge-triggered flip-flop clocked by clk_jtag')
Endpoint: io_jtag_tdo_PAD (output port clocked by clk_jtag)
Path Group: clk_jtag
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25   50.00   50.00   clock clk_jtag' (rise edge)
                          0.00   50.00   clock network delay (ideal)
                  0.25    0.00   50.00 ^ soc.io_plat_jtag_tdo$_DFF_N_/CLK (sg13g2_dfrbp_1)
     1    0.02    0.08    0.33   50.33 ^ soc.io_plat_jtag_tdo$_DFF_N_/Q (sg13g2_dfrbp_1)
                                         soc.io_plat_jtag_tdo (net)
                  0.08    0.00   50.33 ^ sg13g2_IOPadOut4mA_1/c2p (sg13g2_IOPadOut4mA)
     2    5.00    0.20    1.00   51.33 ^ sg13g2_IOPadOut4mA_1/pad (sg13g2_IOPadOut4mA)
                                         io_jtag_tdo_PAD (net)
     0    5.00    0.20    0.00   51.33 ^ io_jtag_tdo_PAD (inout)
                                         io_jtag_tdo_PAD (net)
                                 51.33   data arrival time

                  0.25  100.00  100.00   clock clk_jtag (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.15   99.85   clock uncertainty
                          0.00   99.85   clock reconvergence pessimism
                         -8.00   91.85   output external delay
                                 91.85   data required time
-----------------------------------------------------------------------------
                                 91.85   data required time
                                -51.33   data arrival time
-----------------------------------------------------------------------------
                                 40.52   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: soc.system_hyperbus_phy._zz_when_HyperBusGenericPhy_l173_4[4]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk_core)
Endpoint: io_hyperbus_dq_0_PAD (output port clocked by clk_core)
Path Group: clk_core
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.25    0.00    0.00 ^ soc.system_hyperbus_phy._zz_when_HyperBusGenericPhy_l173_4[4]$_SDFF_PP0_/CLK (sg13g2_dfrbp_1)
     8    0.03    0.12    0.35    0.35 ^ soc.system_hyperbus_phy._zz_when_HyperBusGenericPhy_l173_4[4]$_SDFF_PP0_/Q (sg13g2_dfrbp_1)
                                         soc.system_hyperbus_phy._zz_when_HyperBusGenericPhy_l173_4[4] (net)
                  0.12    0.00    0.35 ^ _087899_/A (sg13g2_inv_1)
     6    0.02    0.07    0.10    0.45 v _087899_/Y (sg13g2_inv_1)
                                         _013797_ (net)
                  0.07    0.00    0.45 v _087901_/B (sg13g2_nor2_1)
     2    0.01    0.08    0.09    0.54 ^ _087901_/Y (sg13g2_nor2_1)
                                         _013799_ (net)
                  0.08    0.00    0.54 ^ _087912_/B (sg13g2_nand2b_1)
     1    0.00    0.04    0.07    0.61 v _087912_/Y (sg13g2_nand2b_1)
                                         _013810_ (net)
                  0.04    0.00    0.61 v _087915_/A2 (sg13g2_a22oi_1)
     1    0.00    0.05    0.07    0.67 ^ _087915_/Y (sg13g2_a22oi_1)
                                         _013813_ (net)
                  0.05    0.00    0.67 ^ _087925_/A_N (sg13g2_nand2b_1)
     2    0.01    0.04    0.08    0.75 ^ _087925_/Y (sg13g2_nand2b_1)
                                         _013823_ (net)
                  0.04    0.00    0.75 ^ _087939_/A (sg13g2_nand2_1)
     1    0.00    0.04    0.05    0.80 v _087939_/Y (sg13g2_nand2_1)
                                         _013837_ (net)
                  0.04    0.00    0.80 v _087941_/A2 (sg13g2_a21oi_1)
     3    0.01    0.10    0.11    0.91 ^ _087941_/Y (sg13g2_a21oi_1)
                                         _013839_ (net)
                  0.10    0.00    0.91 ^ _088041_/B1 (sg13g2_a21oi_1)
     1    0.00    0.05    0.05    0.96 v _088041_/Y (sg13g2_a21oi_1)
                                         _013938_ (net)
                  0.05    0.00    0.96 v _088042_/A (sg13g2_nor2b_1)
     1    0.00    0.05    0.06    1.01 ^ _088042_/Y (sg13g2_nor2b_1)
                                         _013939_ (net)
                  0.05    0.00    1.01 ^ _088044_/C1 (sg13g2_a221oi_1)
     1    0.00    0.07    0.04    1.05 v _088044_/Y (sg13g2_a221oi_1)
                                         _013941_ (net)
                  0.07    0.00    1.05 v fanout438/A (sg13g2_buf_2)
     7    0.02    0.05    0.11    1.16 v fanout438/X (sg13g2_buf_2)
                                         net438 (net)
                  0.05    0.00    1.16 v _088046_/B (sg13g2_nor2_1)
     3    0.01    0.11    0.10    1.26 ^ _088046_/Y (sg13g2_nor2_1)
                                         _013943_ (net)
                  0.11    0.00    1.26 ^ _100659_/B (sg13g2_nand2b_1)
     4    0.01    0.10    0.12    1.39 v _100659_/Y (sg13g2_nand2b_1)
                                         _025285_ (net)
                  0.10    0.00    1.39 v _153305_/A (sg13g2_inv_1)
     1    0.00    0.04    0.05    1.44 ^ _153305_/Y (sg13g2_inv_1)
                                         _072809_ (net)
                  0.04    0.00    1.44 ^ _153306_/A2 (sg13g2_a21oi_1)
     1    0.01    0.06    0.07    1.51 v _153306_/Y (sg13g2_a21oi_1)
                                         _072810_ (net)
                  0.06    0.00    1.51 v _153307_/B1 (sg13g2_a21oi_2)
     8    0.02    0.13    0.13    1.63 ^ _153307_/Y (sg13g2_a21oi_2)
                                         _072811_ (net)
                  0.13    0.00    1.63 ^ _153311_/B (sg13g2_and2_2)
     1    0.03    0.07    0.18    1.81 ^ _153311_/X (sg13g2_and2_2)
                                         _072815_ (net)
                  0.07    0.00    1.81 ^ sg13g2_IOPadInOut30mA_1/c2p (sg13g2_IOPadInOut30mA)
     2    5.00    0.20    1.00    2.81 ^ sg13g2_IOPadInOut30mA_1/pad (sg13g2_IOPadInOut30mA)
                                         io_hyperbus_dq_0_PAD (net)
     0    5.00    0.20    0.00    2.81 ^ io_hyperbus_dq_0_PAD (inout)
                                         io_hyperbus_dq_0_PAD (net)
                                  2.81   data arrival time

                  0.25   40.00   40.00   clock clk_core (rise edge)
                          0.00   40.00   clock network delay (ideal)
                         -0.15   39.85   clock uncertainty
                          0.00   39.85   clock reconvergence pessimism
                         -8.00   31.85   output external delay
                                 31.85   data required time
-----------------------------------------------------------------------------
                                 31.85   data required time
                                 -2.81   data arrival time
-----------------------------------------------------------------------------
                                 29.04   slack (MET)


Startpoint: soc.io_plat_jtag_tdo$_DFF_N_
            (rising edge-triggered flip-flop clocked by clk_jtag')
Endpoint: io_jtag_tdo_PAD (output port clocked by clk_jtag)
Path Group: clk_jtag
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25   50.00   50.00   clock clk_jtag' (rise edge)
                          0.00   50.00   clock network delay (ideal)
                  0.25    0.00   50.00 ^ soc.io_plat_jtag_tdo$_DFF_N_/CLK (sg13g2_dfrbp_1)
     1    0.02    0.08    0.33   50.33 ^ soc.io_plat_jtag_tdo$_DFF_N_/Q (sg13g2_dfrbp_1)
                                         soc.io_plat_jtag_tdo (net)
                  0.08    0.00   50.33 ^ sg13g2_IOPadOut4mA_1/c2p (sg13g2_IOPadOut4mA)
     2    5.00    0.20    1.00   51.33 ^ sg13g2_IOPadOut4mA_1/pad (sg13g2_IOPadOut4mA)
                                         io_jtag_tdo_PAD (net)
     0    5.00    0.20    0.00   51.33 ^ io_jtag_tdo_PAD (inout)
                                         io_jtag_tdo_PAD (net)
                                 51.33   data arrival time

                  0.25  100.00  100.00   clock clk_jtag (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.15   99.85   clock uncertainty
                          0.00   99.85   clock reconvergence pessimism
                         -8.00   91.85   output external delay
                                 91.85   data required time
-----------------------------------------------------------------------------
                                 91.85   data required time
                                -51.33   data arrival time
-----------------------------------------------------------------------------
                                 40.52   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
fanout4385/X                              8     20    -12 (VIOLATED)
fanout4386/X                              8     20    -12 (VIOLATED)
fanout4387/X                              8     20    -12 (VIOLATED)
fanout4388/X                              8     20    -12 (VIOLATED)
fanout4389/X                              8     20    -12 (VIOLATED)
fanout4390/X                              8     20    -12 (VIOLATED)
fanout4392/X                              8     20    -12 (VIOLATED)
fanout4393/X                              8     20    -12 (VIOLATED)
fanout4391/X                              8     13     -5 (VIOLATED)
fanout4396/X                              8     11     -3 (VIOLATED)
fanout4394/X                              8     10     -2 (VIOLATED)
fanout4395/X                              8     10     -2 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
io_gpioStatus_0_PAD                     0.50    5.00   -4.50 (VIOLATED)
io_hyperbus_dq_0_PAD                    0.50    5.00   -4.50 (VIOLATED)
io_hyperbus_dq_1_PAD                    0.50    5.00   -4.50 (VIOLATED)
io_hyperbus_dq_2_PAD                    0.50    5.00   -4.50 (VIOLATED)
io_hyperbus_dq_3_PAD                    0.50    5.00   -4.50 (VIOLATED)
io_hyperbus_dq_4_PAD                    0.50    5.00   -4.50 (VIOLATED)
io_hyperbus_dq_5_PAD                    0.50    5.00   -4.50 (VIOLATED)
io_hyperbus_dq_6_PAD                    0.50    5.00   -4.50 (VIOLATED)
io_hyperbus_dq_7_PAD                    0.50    5.00   -4.50 (VIOLATED)
io_hyperbus_rwds_PAD                    0.50    5.00   -4.50 (VIOLATED)
io_spiFlash_dq_0_PAD                    0.50    5.00   -4.50 (VIOLATED)
io_spiFlash_dq_1_PAD                    0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadInOut30mA_1/pad             0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadInOut30mA_2/pad             0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadInOut30mA_3/pad             0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadInOut30mA_4/pad             0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadInOut30mA_5/pad             0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadInOut30mA_6/pad             0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadInOut30mA_7/pad             0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadInOut30mA_8/pad             0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadInOut30mA_9/pad             0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadInOut4mA_1/pad              0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadInOut4mA_2/pad              0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadInOut4mA_3/pad              0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadInOut4mA_5/pad              0.50    5.00   -4.50 (VIOLATED)
io_hyperbus_ck_PAD                      0.50    5.00   -4.50 (VIOLATED)
io_hyperbus_cs_0_PAD                    0.50    5.00   -4.50 (VIOLATED)
io_hyperbus_reset_PAD                   0.50    5.00   -4.50 (VIOLATED)
io_jtag_tdo_PAD                         0.50    5.00   -4.50 (VIOLATED)
io_spiFlash_cs_0_PAD                    0.50    5.00   -4.50 (VIOLATED)
io_spiFlash_sck_PAD                     0.50    5.00   -4.50 (VIOLATED)
io_uartStd_rts_PAD                      0.50    5.00   -4.50 (VIOLATED)
io_uartStd_txd_PAD                      0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadOut30mA_1/pad               0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadOut4mA_1/pad                0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadOut4mA_2/pad                0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadOut4mA_3/pad                0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadOut4mA_4/pad                0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadOut4mA_5/pad                0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadOut4mA_6/pad                0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPadOut4mA_7/pad                0.50    5.00   -4.50 (VIOLATED)


==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.0

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.20000000298023224

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
-12.0

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
resizer max_fanout_check_slack_limit
--------------------------------------------------------------------------
-1.5000

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
-4.50100040435791

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.5

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-9.0020

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 12

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 41

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: soc.system_core_cpu.CsrPlugin_mcycle[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by clk_core)
Endpoint: soc.system_core_cpu.CsrPlugin_mcycle[63]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by clk_core)
Path Group: clk_core
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_core (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ soc.system_core_cpu.CsrPlugin_mcycle[0]$_SDFF_PN0_/CLK (sg13g2_dfrbp_1)
   0.33    0.33 ^ soc.system_core_cpu.CsrPlugin_mcycle[0]$_SDFF_PN0_/Q (sg13g2_dfrbp_1)
   0.15    0.48 v _152211_/Y (sg13g2_nand4_1)
   0.16    0.64 ^ _152219_/Y (sg13g2_nor2_1)
   0.21    0.84 v _152244_/Y (sg13g2_nand4_1)
   0.19    1.03 ^ _152261_/Y (sg13g2_nor3_1)
   0.21    1.24 ^ _152277_/X (sg13g2_and3_1)
   0.18    1.42 v _152302_/Y (sg13g2_nand4_1)
   0.19    1.61 v _152320_/X (sg13g2_or3_1)
   0.13    1.73 ^ _152329_/Y (sg13g2_nor2_1)
   0.23    1.96 ^ _152356_/X (sg13g2_and4_1)
   0.21    2.17 ^ _152382_/X (sg13g2_and4_1)
   0.20    2.37 ^ _152406_/X (sg13g2_and4_1)
   0.12    2.50 v _152423_/Y (sg13g2_nand3_1)
   0.14    2.64 ^ _152432_/Y (sg13g2_nor2_1)
   0.24    2.88 ^ _152462_/X (sg13g2_and4_2)
   0.20    3.08 ^ _152485_/X (sg13g2_and4_1)
   0.18    3.26 ^ _152497_/X (sg13g2_and3_1)
   0.16    3.42 v _152532_/Y (sg13g2_nand4_1)
   0.11    3.53 ^ _152538_/Y (sg13g2_nor2_1)
   0.15    3.67 ^ _152547_/X (sg13g2_and2_1)
   0.12    3.80 v _152561_/Y (sg13g2_nand3_1)
   0.15    3.95 ^ _152579_/Y (sg13g2_nor2_1)
   0.22    4.17 ^ _152601_/X (sg13g2_and4_1)
   0.17    4.33 ^ _152615_/X (sg13g2_and3_1)
   0.19    4.52 v _152638_/Y (sg13g2_nand4_1)
   0.16    4.68 ^ _152653_/Y (sg13g2_nor3_1)
   0.17    4.86 ^ _152661_/X (sg13g2_and2_1)
   0.14    4.99 v _152691_/Y (sg13g2_nand4_1)
   0.12    5.11 v _152693_/X (sg13g2_xor2_1)
   0.07    5.18 ^ _152695_/Y (sg13g2_a22oi_1)
   0.00    5.18 ^ soc.system_core_cpu.CsrPlugin_mcycle[63]$_SDFF_PN0_/D (sg13g2_dfrbp_1)
           5.18   data arrival time

  40.00   40.00   clock clk_core (rise edge)
   0.00   40.00   clock network delay (ideal)
  -0.15   39.85   clock uncertainty
   0.00   39.85   clock reconvergence pessimism
          39.85 ^ soc.system_core_cpu.CsrPlugin_mcycle[63]$_SDFF_PN0_/CLK (sg13g2_dfrbp_1)
  -0.10   39.75   library setup time
          39.75   data required time
---------------------------------------------------------
          39.75   data required time
          -5.18   data arrival time
---------------------------------------------------------
          34.58   slack (MET)


Startpoint: soc.jtagBridge_1.jtag_idcodeArea_ctrl_shift$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk_jtag)
Endpoint: soc.io_plat_jtag_tdo$_DFF_N_
          (rising edge-triggered flip-flop clocked by clk_jtag')
Path Group: clk_jtag
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_jtag (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ soc.jtagBridge_1.jtag_idcodeArea_ctrl_shift$_DFF_P_/CLK (sg13g2_dfrbp_1)
   0.29    0.29 ^ soc.jtagBridge_1.jtag_idcodeArea_ctrl_shift$_DFF_P_/Q (sg13g2_dfrbp_1)
   0.11    0.39 ^ fanout3781/X (sg13g2_buf_2)
   0.08    0.47 v _147638_/Y (sg13g2_nand2_1)
   0.07    0.54 ^ _153589_/Y (sg13g2_nor2_1)
   0.06    0.60 v _153590_/Y (sg13g2_o21ai_1)
   0.05    0.65 ^ _153597_/Y (sg13g2_nand3_1)
   0.00    0.65 ^ soc.io_plat_jtag_tdo$_DFF_N_/D (sg13g2_dfrbp_1)
           0.65   data arrival time

  50.00   50.00   clock clk_jtag' (rise edge)
   0.00   50.00   clock network delay (ideal)
  -0.15   49.85   clock uncertainty
   0.00   49.85   clock reconvergence pessimism
          49.85 ^ soc.io_plat_jtag_tdo$_DFF_N_/CLK (sg13g2_dfrbp_1)
  -0.10   49.75   library setup time
          49.75   data required time
---------------------------------------------------------
          49.75   data required time
          -0.65   data arrival time
---------------------------------------------------------
          49.11   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: soc.soc_axi4SharedDecoder_1_io_input_r_rData_data[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk_core)
Endpoint: soc.system_core_cpu.memory_to_writeBack_MEMORY_READ_DATA[30]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk_core)
Path Group: clk_core
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_core (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ soc.soc_axi4SharedDecoder_1_io_input_r_rData_data[30]$_DFF_P_/CLK (sg13g2_dfrbp_1)
   0.27    0.27 v soc.soc_axi4SharedDecoder_1_io_input_r_rData_data[30]$_DFF_P_/Q (sg13g2_dfrbp_1)
   0.00    0.27 v soc.system_core_cpu.memory_to_writeBack_MEMORY_READ_DATA[30]$_DFF_P_/D (sg13g2_dfrbp_1)
           0.27   data arrival time

   0.00    0.00   clock clk_core (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.15    0.15   clock uncertainty
   0.00    0.15   clock reconvergence pessimism
           0.15 ^ soc.system_core_cpu.memory_to_writeBack_MEMORY_READ_DATA[30]$_DFF_P_/CLK (sg13g2_dfrbp_1)
   0.03    0.18   library hold time
           0.18   data required time
---------------------------------------------------------
           0.18   data required time
          -0.27   data arrival time
---------------------------------------------------------
           0.09   slack (MET)


Startpoint: soc.jtagBridge_1.flowCCByToggle_1.inputArea_target$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk_jtag)
Endpoint: soc.jtagBridge_1.flowCCByToggle_1.inputArea_target$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk_jtag)
Path Group: clk_jtag
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_jtag (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ soc.jtagBridge_1.flowCCByToggle_1.inputArea_target$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
   0.23    0.23 ^ soc.jtagBridge_1.flowCCByToggle_1.inputArea_target$_DFFE_PP_/Q_N (sg13g2_dfrbp_1)
   0.06    0.29 ^ _115835_/X (sg13g2_mux2_1)
   0.00    0.29 ^ soc.jtagBridge_1.flowCCByToggle_1.inputArea_target$_DFFE_PP_/D (sg13g2_dfrbp_1)
           0.29   data arrival time

   0.00    0.00   clock clk_jtag (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.15    0.15   clock uncertainty
   0.00    0.15   clock reconvergence pessimism
           0.15 ^ soc.jtagBridge_1.flowCCByToggle_1.inputArea_target$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
  -0.02    0.13   library hold time
           0.13   data required time
---------------------------------------------------------
           0.13   data required time
          -0.29   data arrival time
---------------------------------------------------------
           0.16   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2.8082

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
29.0418

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
1034.178477

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.26e-03   2.93e-04   3.23e-06   3.56e-03  43.3%
Combinational          2.95e-03   1.30e-03   5.58e-06   4.26e-03  51.7%
Clock                  1.89e-09   2.09e-09   6.30e-11   4.04e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   4.15e-04   0.00e+00   4.15e-04   5.0%
----------------------------------------------------------------
Total                  6.22e-03   2.01e-03   8.81e-06   8.23e-03 100.0%
                          75.5%      24.4%       0.1%
