Analysis & Synthesis report for prob1
Thu Oct 18 12:03:39 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize
 11. State Machine - |processor|processor_character_lcd_0:character_lcd_0|s_lcd_controller
 12. State Machine - |processor|processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize
 13. State Machine - |processor|processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 21. Source assignments for processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 22. Source assignments for processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_28h1:auto_generated
 23. Source assignments for processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_38h1:auto_generated
 24. Source assignments for processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 25. Source assignments for processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_le91:auto_generated
 26. Source assignments for processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 27. Source assignments for processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 28. Source assignments for processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 29. Source assignments for processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 30. Source assignments for processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_0dh1:auto_generated
 31. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux:cmd_demux
 32. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 33. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux:rsp_demux
 34. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 35. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 36. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 37. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux:rsp_demux_004
 38. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux:rsp_demux_005
 39. Source assignments for altera_reset_controller:rst_controller
 40. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Parameter Settings for User Entity Instance: processor_character_lcd_0:character_lcd_0
 43. Parameter Settings for User Entity Instance: processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm
 44. Parameter Settings for User Entity Instance: processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init
 45. Parameter Settings for User Entity Instance: processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo
 46. Parameter Settings for User Entity Instance: processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r|scfifo:rfifo
 47. Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a
 48. Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram
 49. Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b
 50. Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram
 51. Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 52. Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram
 53. Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram
 54. Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 55. Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 56. Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 57. Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 58. Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy
 59. Parameter Settings for User Entity Instance: processor_onchip_memory2_0:onchip_memory2_0
 60. Parameter Settings for User Entity Instance: processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 61. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 62. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 63. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 64. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator
 65. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
 66. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 67. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_saida_s1_translator
 68. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator
 69. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent
 70. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent
 71. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 72. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 73. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 74. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent
 75. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 76. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo
 77. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent
 78. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
 79. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo
 80. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 81. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 82. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 83. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_saida_s1_agent
 84. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_saida_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 85. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo
 86. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_entrada_s1_agent
 87. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_entrada_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 88. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo
 89. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router:router|processor_mm_interconnect_0_router_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_001:router_001|processor_mm_interconnect_0_router_001_default_decode:the_default_decode
 91. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_002|processor_mm_interconnect_0_router_002_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_003|processor_mm_interconnect_0_router_003_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_004:router_004|processor_mm_interconnect_0_router_004_default_decode:the_default_decode
 94. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_004:router_005|processor_mm_interconnect_0_router_004_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_006|processor_mm_interconnect_0_router_002_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_007|processor_mm_interconnect_0_router_002_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:character_lcd_0_avalon_lcd_slave_burst_adapter
 98. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:character_lcd_0_avalon_lcd_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 99. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
100. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
101. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
102. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
103. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
104. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
105. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
106. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
107. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
108. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
109. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter
110. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
111. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter
112. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
113. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
114. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
115. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
116. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
117. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
118. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
119. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
120. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
121. scfifo Parameter Settings by Entity Instance
122. altsyncram Parameter Settings by Entity Instance
123. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
124. Port Connectivity Checks: "altera_reset_controller:rst_controller"
125. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter"
126. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
127. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter"
128. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
129. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
130. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
131. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_004:router_004|processor_mm_interconnect_0_router_004_default_decode:the_default_decode"
132. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_003|processor_mm_interconnect_0_router_003_default_decode:the_default_decode"
133. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_002|processor_mm_interconnect_0_router_002_default_decode:the_default_decode"
134. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_001:router_001|processor_mm_interconnect_0_router_001_default_decode:the_default_decode"
135. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router:router|processor_mm_interconnect_0_router_default_decode:the_default_decode"
136. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo"
137. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_entrada_s1_agent"
138. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo"
139. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_saida_s1_agent"
140. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
141. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
142. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo"
143. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent"
144. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo"
145. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent"
146. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
147. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
148. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
149. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
150. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator"
151. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_saida_s1_translator"
152. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
153. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
154. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator"
155. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
156. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
157. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
158. Port Connectivity Checks: "processor_sysid_qsys_0:sysid_qsys_0"
159. Port Connectivity Checks: "processor_onchip_memory2_0:onchip_memory2_0"
160. Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy"
161. Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
162. Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
163. Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_pib:the_processor_nios2_qsys_0_nios2_oci_pib"
164. Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo|processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc"
165. Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_dtrace:the_processor_nios2_qsys_0_nios2_oci_dtrace|processor_nios2_qsys_0_nios2_oci_td_mode:processor_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
166. Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_itrace:the_processor_nios2_qsys_0_nios2_oci_itrace"
167. Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_dbrk:the_processor_nios2_qsys_0_nios2_oci_dbrk"
168. Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_xbrk:the_processor_nios2_qsys_0_nios2_oci_xbrk"
169. Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug"
170. Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci"
171. Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_test_bench:the_processor_nios2_qsys_0_test_bench"
172. Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0"
173. Port Connectivity Checks: "processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic"
174. Port Connectivity Checks: "processor_jtag_uart_0:jtag_uart_0"
175. Port Connectivity Checks: "processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm"
176. Post-Synthesis Netlist Statistics for Top Partition
177. Elapsed Time Per Partition
178. Analysis & Synthesis Messages
179. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 18 12:03:39 2018       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; prob1                                       ;
; Top-level Entity Name              ; processor                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,025                                       ;
;     Total combinational functions  ; 1,816                                       ;
;     Dedicated logic registers      ; 1,103                                       ;
; Total registers                    ; 1103                                        ;
; Total pins                         ; 22                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 142,336                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; processor          ; prob1              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                 ; Library     ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; processador/synthesis/submodules/processor_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_sysid_qsys_0.v                                             ;             ;
; processador/synthesis/submodules/processor_pin_saida.v                                                ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_pin_saida.v                                                ;             ;
; processador/synthesis/submodules/processor_pin_entrada.v                                              ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_pin_entrada.v                                              ;             ;
; processador/synthesis/submodules/processor_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_onchip_memory2_0.v                                         ;             ;
; processador/synthesis/submodules/processor_nios2_qsys_0_test_bench.v                                  ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_test_bench.v                                  ;             ;
; processador/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v                              ;             ;
; processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v                   ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v                   ;             ;
; processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v                       ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v                       ;             ;
; processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v                    ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v                    ;             ;
; processador/synthesis/submodules/processor_nios2_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v                                             ;             ;
; processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv                           ;             ;
; processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv                               ;             ;
; processador/synthesis/submodules/processor_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_rsp_demux_001.sv                         ;             ;
; processador/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv                             ;             ;
; processador/synthesis/submodules/processor_mm_interconnect_0_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_004.sv                            ;             ;
; processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv                            ;             ;
; processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv                            ;             ;
; processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv                            ;             ;
; processador/synthesis/submodules/processor_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router.sv                                ;             ;
; processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_001.sv                           ;             ;
; processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv                               ;             ;
; processador/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv                         ;             ;
; processador/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv                             ;             ;
; processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ;             ;
; processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ;             ;
; processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001.v                  ;             ;
; processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v                      ;             ;
; processador/synthesis/submodules/processor_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v                                        ;             ;
; processador/synthesis/submodules/processor_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v                                              ;             ;
; processador/synthesis/submodules/processor_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_irq_mapper.sv                                              ;             ;
; processador/synthesis/submodules/processor_character_lcd_0.v                                          ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_character_lcd_0.v                                          ;             ;
; processador/synthesis/submodules/altera_up_character_lcd_initialization.v                             ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_up_character_lcd_initialization.v                             ;             ;
; processador/synthesis/submodules/altera_up_character_lcd_communication.v                              ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_up_character_lcd_communication.v                              ;             ;
; processador/synthesis/submodules/altera_reset_synchronizer.v                                          ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_reset_synchronizer.v                                          ;             ;
; processador/synthesis/submodules/altera_reset_controller.v                                            ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_reset_controller.v                                            ;             ;
; processador/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_width_adapter.sv                                       ;             ;
; processador/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_slave_translator.sv                                    ;             ;
; processador/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_slave_agent.sv                                         ;             ;
; processador/synthesis/submodules/altera_merlin_master_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_master_translator.sv                                   ;             ;
; processador/synthesis/submodules/altera_merlin_master_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_master_agent.sv                                        ;             ;
; processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ;             ;
; processador/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ;             ;
; processador/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ;             ;
; processador/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_arbitrator.sv                                          ;             ;
; processador/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_avalon_sc_fifo.v                                              ;             ;
; processador/synthesis/processor.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v                                                                     ;             ;
; scfifo.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                            ;             ;
; a_regfifo.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                         ;             ;
; a_dpfifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                          ;             ;
; a_i2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                          ;             ;
; a_fffifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                          ;             ;
; a_f2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                          ;             ;
; aglobal181.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                        ;             ;
; db/scfifo_jr21.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Problema1/microarchitecture/Projeto/db/scfifo_jr21.tdf                                                                                    ;             ;
; db/a_dpfifo_l011.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Problema1/microarchitecture/Projeto/db/a_dpfifo_l011.tdf                                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Problema1/microarchitecture/Projeto/db/a_fefifo_7cf.tdf                                                                                   ;             ;
; db/cntr_do7.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Problema1/microarchitecture/Projeto/db/cntr_do7.tdf                                                                                       ;             ;
; db/altsyncram_nio1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Problema1/microarchitecture/Projeto/db/altsyncram_nio1.tdf                                                                                ;             ;
; db/cntr_1ob.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Problema1/microarchitecture/Projeto/db/cntr_1ob.tdf                                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                     ;             ;
; altsyncram.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                        ;             ;
; stratix_ram_block.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                 ;             ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                           ;             ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                        ;             ;
; a_rdenreg.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                         ;             ;
; altrom.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                            ;             ;
; altram.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                            ;             ;
; altdpram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                          ;             ;
; db/altsyncram_28h1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Problema1/microarchitecture/Projeto/db/altsyncram_28h1.tdf                                                                                ;             ;
; processador/synthesis/submodules/processor_nios2_qsys_0_rf_ram_a.mif                                  ; yes             ; Auto-Found Memory Initialization File        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_rf_ram_a.mif                                  ;             ;
; db/altsyncram_38h1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Problema1/microarchitecture/Projeto/db/altsyncram_38h1.tdf                                                                                ;             ;
; processador/synthesis/submodules/processor_nios2_qsys_0_rf_ram_b.mif                                  ; yes             ; Auto-Found Memory Initialization File        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_rf_ram_b.mif                                  ;             ;
; altera_std_synchronizer.v                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                             ;             ;
; db/altsyncram_le91.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Problema1/microarchitecture/Projeto/db/altsyncram_le91.tdf                                                                                ;             ;
; processador/synthesis/submodules/processor_nios2_qsys_0_ociram_default_contents.mif                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_ociram_default_contents.mif                   ;             ;
; sld_virtual_jtag_basic.v                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                              ;             ;
; db/altsyncram_0dh1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Problema1/microarchitecture/Projeto/db/altsyncram_0dh1.tdf                                                                                ;             ;
; processador/synthesis/submodules/processor_onchip_memory2_0.hex                                       ; yes             ; Auto-Found Memory Initialization File        ; C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_onchip_memory2_0.hex                                       ;             ;
; sld_hub.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                           ; altera_sld  ;
; db/ip/sld345134e2/alt_sld_fab.v                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/alt_sld_fab.v                                                                       ; alt_sld_fab ;
; db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab ;
; db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab ;
; db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab ;
; db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab ;
; db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                      ;             ;
; sld_rom_sr.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                        ;             ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 2,025         ;
;                                             ;               ;
; Total combinational functions               ; 1816          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 922           ;
;     -- 3 input functions                    ; 471           ;
;     -- <=2 input functions                  ; 423           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1663          ;
;     -- arithmetic mode                      ; 153           ;
;                                             ;               ;
; Total registers                             ; 1103          ;
;     -- Dedicated logic registers            ; 1103          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 22            ;
; Total memory bits                           ; 142336        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 1076          ;
; Total fan-out                               ; 11872         ;
; Average fan-out                             ; 3.80          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |processor                                                                                                                              ; 1816 (1)            ; 1103 (0)                  ; 142336      ; 0            ; 0       ; 0         ; 22   ; 0            ; |processor                                                                                                                                                                                                                                                                                                                                                                          ; processor                                        ; work         ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 7 (6)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                          ; work         ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                        ; work         ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                        ; work         ;
;    |processor_character_lcd_0:character_lcd_0|                                                                                          ; 158 (32)            ; 115 (18)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_character_lcd_0:character_lcd_0                                                                                                                                                                                                                                                                                                                                ; processor_character_lcd_0                        ; work         ;
;       |altera_up_character_lcd_communication:Char_LCD_Comm|                                                                             ; 54 (54)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm                                                                                                                                                                                                                                                                            ; altera_up_character_lcd_communication            ; work         ;
;       |altera_up_character_lcd_initialization:Char_LCD_Init|                                                                            ; 72 (72)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init                                                                                                                                                                                                                                                                           ; altera_up_character_lcd_initialization           ; work         ;
;    |processor_jtag_uart_0:jtag_uart_0|                                                                                                  ; 140 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                        ; processor_jtag_uart_0                            ; work         ;
;       |alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|                                                                       ; 53 (53)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                              ; alt_jtag_atlantic                                ; work         ;
;       |processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r|                                                               ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                      ; processor_jtag_uart_0_scfifo_r                   ; work         ;
;          |scfifo:rfifo|                                                                                                                 ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                         ; scfifo                                           ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                              ; scfifo_jr21                                      ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                         ; a_dpfifo_l011                                    ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                 ; a_fefifo_7cf                                     ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                            ; cntr_do7                                         ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                 ; altsyncram_nio1                                  ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                   ; cntr_1ob                                         ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                         ; cntr_1ob                                         ; work         ;
;       |processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|                                                               ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                      ; processor_jtag_uart_0_scfifo_w                   ; work         ;
;          |scfifo:wfifo|                                                                                                                 ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                         ; scfifo                                           ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                              ; scfifo_jr21                                      ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                         ; a_dpfifo_l011                                    ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                 ; a_fefifo_7cf                                     ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                            ; cntr_do7                                         ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                 ; altsyncram_nio1                                  ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                   ; cntr_1ob                                         ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                         ; cntr_1ob                                         ; work         ;
;    |processor_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 400 (0)             ; 194 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                            ; processor_mm_interconnect_0                      ; work         ;
;       |altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|                                                           ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; work         ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                              ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                            ; work         ;
;       |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                            ; work         ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                            ; work         ;
;       |altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|                                                                             ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                            ; work         ;
;       |altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|                                                                               ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                            ; work         ;
;       |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                                                  ; altera_merlin_master_agent                       ; work         ;
;       |altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                                                                                                                                           ; altera_merlin_master_agent                       ; work         ;
;       |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                             ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                        ; altera_merlin_master_translator                  ; work         ;
;       |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                                      ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                 ; altera_merlin_master_translator                  ; work         ;
;       |altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|                                                                ; 17 (8)              ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; work         ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                 ; work         ;
;       |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                        ; work         ;
;       |altera_merlin_slave_agent:pin_entrada_s1_agent|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_entrada_s1_agent                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                        ; work         ;
;       |altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator|                                                      ; 3 (3)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                   ; work         ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                         ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                   ; work         ;
;       |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                                        ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                   ; work         ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                   ; work         ;
;       |altera_merlin_slave_translator:pin_entrada_s1_translator|                                                                        ; 2 (2)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                   ; work         ;
;       |altera_merlin_slave_translator:pin_saida_s1_translator|                                                                          ; 5 (5)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_saida_s1_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                   ; work         ;
;       |altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|                                                  ; 9 (9)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                      ; work         ;
;       |altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|                                                  ; 29 (29)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                      ; work         ;
;       |processor_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                            ; processor_mm_interconnect_0_cmd_demux            ; work         ;
;       |processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                    ; processor_mm_interconnect_0_cmd_demux_001        ; work         ;
;       |processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                             ; 36 (32)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                        ; processor_mm_interconnect_0_cmd_mux_001          ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                           ; altera_merlin_arbitrator                         ; work         ;
;       |processor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                             ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                        ; processor_mm_interconnect_0_cmd_mux_001          ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                           ; altera_merlin_arbitrator                         ; work         ;
;       |processor_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                             ; 57 (52)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                        ; processor_mm_interconnect_0_cmd_mux_001          ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                           ; altera_merlin_arbitrator                         ; work         ;
;       |processor_mm_interconnect_0_router:router|                                                                                       ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                  ; processor_mm_interconnect_0_router               ; work         ;
;       |processor_mm_interconnect_0_router_001:router_001|                                                                               ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                          ; processor_mm_interconnect_0_router_001           ; work         ;
;       |processor_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                    ; processor_mm_interconnect_0_rsp_demux_001        ; work         ;
;       |processor_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                    ; processor_mm_interconnect_0_rsp_demux_001        ; work         ;
;       |processor_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                    ; processor_mm_interconnect_0_rsp_demux_001        ; work         ;
;       |processor_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                ; processor_mm_interconnect_0_rsp_mux              ; work         ;
;       |processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                             ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                        ; processor_mm_interconnect_0_rsp_mux_001          ; work         ;
;    |processor_nios2_qsys_0:nios2_qsys_0|                                                                                                ; 941 (652)           ; 572 (303)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                      ; processor_nios2_qsys_0                           ; work         ;
;       |processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|                                                           ; 289 (34)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                                ; processor_nios2_qsys_0_nios2_oci                 ; work         ;
;          |processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|                        ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                          ; processor_nios2_qsys_0_jtag_debug_module_wrapper ; work         ;
;             |processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|                       ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; processor_nios2_qsys_0_jtag_debug_module_sysclk  ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                          ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                          ; work         ;
;             |processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|                             ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck                                                            ; processor_nios2_qsys_0_jtag_debug_module_tck     ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                          ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                          ; work         ;
;             |sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy|                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy                                                                                      ; sld_virtual_jtag_basic                           ; work         ;
;          |processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|                                          ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                            ; processor_nios2_qsys_0_nios2_avalon_reg          ; work         ;
;          |processor_nios2_qsys_0_nios2_oci_break:the_processor_nios2_qsys_0_nios2_oci_break|                                            ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_break:the_processor_nios2_qsys_0_nios2_oci_break                                                                                                                                                                              ; processor_nios2_qsys_0_nios2_oci_break           ; work         ;
;          |processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug|                                            ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                              ; processor_nios2_qsys_0_nios2_oci_debug           ; work         ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                          ; altera_std_synchronizer                          ; work         ;
;          |processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|                                                  ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                    ; processor_nios2_qsys_0_nios2_ocimem              ; work         ;
;             |processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram|                                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram                                                                                                   ; processor_nios2_qsys_0_ociram_sp_ram_module      ; work         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; altsyncram                                       ; work         ;
;                   |altsyncram_le91:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_le91:auto_generated                                          ; altsyncram_le91                                  ; work         ;
;       |processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a|                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                                 ; processor_nios2_qsys_0_register_bank_a_module    ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                       ; work         ;
;             |altsyncram_28h1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_28h1:auto_generated                                                                                                                                                                                        ; altsyncram_28h1                                  ; work         ;
;       |processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b|                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                                 ; processor_nios2_qsys_0_register_bank_b_module    ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                       ; work         ;
;             |altsyncram_38h1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_38h1:auto_generated                                                                                                                                                                                        ; altsyncram_38h1                                  ; work         ;
;    |processor_onchip_memory2_0:onchip_memory2_0|                                                                                        ; 1 (1)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                              ; processor_onchip_memory2_0                       ; work         ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                    ; altsyncram                                       ; work         ;
;          |altsyncram_0dh1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_0dh1:auto_generated                                                                                                                                                                                                                                                                     ; altsyncram_0dh1                                  ; work         ;
;    |processor_pin_entrada:pin_entrada|                                                                                                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_pin_entrada:pin_entrada                                                                                                                                                                                                                                                                                                                                        ; processor_pin_entrada                            ; work         ;
;    |processor_pin_saida:pin_saida|                                                                                                      ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|processor_pin_saida:pin_saida                                                                                                                                                                                                                                                                                                                                            ; processor_pin_saida                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 155 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                         ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 154 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                         ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 154 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                      ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 154 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                  ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 153 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                      ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 153 (111)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                         ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                 ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                               ; sld_shadow_jsm                                   ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------+
; processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                               ;
; processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                               ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_le91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; processor_nios2_qsys_0_ociram_default_contents.mif ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_28h1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; processor_nios2_qsys_0_rf_ram_a.mif                ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_38h1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; processor_nios2_qsys_0_rf_ram_b.mif                ;
; processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_0dh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                            ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; processor_onchip_memory2_0.hex                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor|processor_character_lcd_0:character_lcd_0|s_lcd_controller                                                                                                                                                                                                                                                               ;
+-----------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------------+-----------------------------------------+-----------------------------------+
; Name                                          ; s_lcd_controller.LCD_STATE_6_COMPLETE ; s_lcd_controller.LCD_STATE_5_TRANSFER ; s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER ; s_lcd_controller.LCD_STATE_3_CHECK_BUSY ; s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY ; s_lcd_controller.LCD_STATE_1_INITIALIZE ; s_lcd_controller.LCD_STATE_0_IDLE ;
+-----------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------------+-----------------------------------------+-----------------------------------+
; s_lcd_controller.LCD_STATE_0_IDLE             ; 0                                     ; 0                                     ; 0                                           ; 0                                       ; 0                                             ; 0                                       ; 0                                 ;
; s_lcd_controller.LCD_STATE_1_INITIALIZE       ; 0                                     ; 0                                     ; 0                                           ; 0                                       ; 0                                             ; 1                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY ; 0                                     ; 0                                     ; 0                                           ; 0                                       ; 1                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_3_CHECK_BUSY       ; 0                                     ; 0                                     ; 0                                           ; 1                                       ; 0                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER   ; 0                                     ; 0                                     ; 1                                           ; 0                                       ; 0                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_5_TRANSFER         ; 0                                     ; 1                                     ; 0                                           ; 0                                       ; 0                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_6_COMPLETE         ; 1                                     ; 0                                     ; 0                                           ; 0                                       ; 0                                             ; 0                                       ; 1                                 ;
+-----------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------------+-----------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor|processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize                                                                                                 ;
+-------------------------------------------------+----------------------------------------+----------------------------------------------+------------------------------------------------+-------------------------------------------------+
; Name                                            ; s_lcd_initialize.LCD_INIT_STATE_3_DONE ; s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE ; s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND ; s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP ;
+-------------------------------------------------+----------------------------------------+----------------------------------------------+------------------------------------------------+-------------------------------------------------+
; s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP ; 0                                      ; 0                                            ; 0                                              ; 0                                               ;
; s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND  ; 0                                      ; 0                                            ; 1                                              ; 1                                               ;
; s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE    ; 0                                      ; 1                                            ; 0                                              ; 1                                               ;
; s_lcd_initialize.LCD_INIT_STATE_3_DONE          ; 1                                      ; 0                                            ; 0                                              ; 1                                               ;
+-------------------------------------------------+----------------------------------------+----------------------------------------------+------------------------------------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor|processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd                                 ;
+-----------------------------+-----------------------------+-----------------------+------------------------+--------------------------+------------------------+
; Name                        ; s_lcd.LCD_STATE_0_OPERATION ; s_lcd.LCD_STATE_3_END ; s_lcd.LCD_STATE_2_HOLD ; s_lcd.LCD_STATE_1_ENABLE ; s_lcd.LCD_STATE_4_IDLE ;
+-----------------------------+-----------------------------+-----------------------+------------------------+--------------------------+------------------------+
; s_lcd.LCD_STATE_4_IDLE      ; 0                           ; 0                     ; 0                      ; 0                        ; 0                      ;
; s_lcd.LCD_STATE_1_ENABLE    ; 0                           ; 0                     ; 0                      ; 1                        ; 1                      ;
; s_lcd.LCD_STATE_2_HOLD      ; 0                           ; 0                     ; 1                      ; 0                        ; 1                      ;
; s_lcd.LCD_STATE_3_END       ; 0                           ; 1                     ; 0                      ; 0                        ; 1                      ;
; s_lcd.LCD_STATE_0_OPERATION ; 1                           ; 0                     ; 0                      ; 0                        ; 1                      ;
+-----------------------------+-----------------------------+-----------------------+------------------------+--------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                           ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                                                        ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_use_reg                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_saida_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_saida_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator|av_chipselect_pre                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_pin_entrada:pin_entrada|readdata[4..31]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[1..31]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1..31]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_nios2_qsys_0:nios2_qsys_0|R_ctrl_custom                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_im:the_processor_nios2_qsys_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_im:the_processor_nios2_qsys_0_nios2_oci_im|trc_wrap                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_dbrk:the_processor_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_dbrk:the_processor_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_dbrk:the_processor_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto0                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_xbrk:the_processor_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|the_command[6..8]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                             ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                             ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                             ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                             ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                             ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                             ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                             ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                             ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                             ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                             ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                             ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                             ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                             ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                             ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                             ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                             ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                             ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                            ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                            ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                            ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                             ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                             ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                             ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                             ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                               ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                               ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                        ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                        ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                        ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                        ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                             ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                             ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                             ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                             ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                             ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                             ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                             ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                             ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                              ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                              ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                 ; Merged with processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                          ; Merged with processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator|waitrequest_reset_override                                                                                                                                                                      ; Merged with processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                         ; Merged with processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|waitrequest_reset_override                                                                                                                                                                                        ; Merged with processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_saida_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                           ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                             ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                             ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                             ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                             ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                             ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                             ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                             ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                             ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                        ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                        ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                        ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                        ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                               ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                               ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                              ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                              ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                             ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                             ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                             ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                             ;
; processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|the_command[5]                                                                                                                                                                                                            ; Merged with processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|the_command[4]                                                                                                                                                                                                            ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_break:the_processor_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_entrada_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_entrada_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_saida_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_saida_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_dbrk:the_processor_nios2_qsys_0_nios2_oci_dbrk|dbrk_break                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_break:the_processor_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_character_lcd_0:character_lcd_0|s_lcd_controller~2                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_character_lcd_0:character_lcd_0|s_lcd_controller~3                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_character_lcd_0:character_lcd_0|s_lcd_controller~4                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize~2                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize~3                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd~2                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd~3                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize.011 ; Merged with processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][11]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][12]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][13]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][14]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][15]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][16]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][17]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][19]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][11]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[2]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][12]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[3]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][13]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[4]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][14]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[5]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][15]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[6]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][16]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[7]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][17]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[8]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[9]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[10]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[11]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[12]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[13]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[14]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[15]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                          ;
; Total Number of Removed Registers = 484                                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                          ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                     ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][11],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][12],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][13],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][14],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][15],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][16],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][17],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][19],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][11],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[2],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][12],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[3],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][13],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[4],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][14],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[5],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][15],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[6],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][16],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[7],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][17],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[8],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[9],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][19],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[10],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[11],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[12],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[13],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[14],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[15]                                                                                                                                                                             ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_use_reg                                                                                                                                                                                ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_address_field[0],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                           ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                           ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                           ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_entrada_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_entrada_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_entrada_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_entrada_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                             ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_saida_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_saida_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_saida_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_saida_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                      ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                            ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ;                                ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_dbrk:the_processor_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                             ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_dbrk:the_processor_nios2_qsys_0_nios2_oci_dbrk|dbrk_break,                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_break:the_processor_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                  ;
; processor_pin_entrada:pin_entrada|readdata[25]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[25]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[24]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[24]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[23]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[23]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[22]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[22]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[21]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[21]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[20]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[20]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[19]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[19]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[18]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[18]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[17]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[17]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[16]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[16]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[15]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[15]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[14]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[14]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[13]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[13]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[12]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[12]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[11]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[11]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[10]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[10]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[9]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[8]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[7]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[6]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[5]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[4]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[31]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[31]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[30]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[30]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[29]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[29]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[28]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[28]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[27]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[27]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[26]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[26]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[25]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[25]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[24]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[24]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[23]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[23]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[22]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[22]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[21]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[21]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[20]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[20]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[19]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[19]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[18]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[18]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[17]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[17]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[16]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[16]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[15]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[15]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[14]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[14]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[13]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[13]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[12]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[12]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[11]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[11]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[10]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[10]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[9]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[9]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[8]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[8]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[7]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[7]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[6]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[6]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[5]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[4]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[4]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[3]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[3]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[2]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[2]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[1]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_dbrk:the_processor_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                   ; Stuck at GND                   ; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_break:the_processor_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator|av_chipselect_pre                                                                                                                                                                             ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                           ; Lost Fanouts                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                             ;
; processor_pin_entrada:pin_entrada|readdata[31]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[31]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                           ; Lost Fanouts                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                             ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                             ; Lost Fanouts                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                             ; Lost Fanouts                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                             ; Lost Fanouts                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                            ; Lost Fanouts                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                            ; Lost Fanouts                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                            ; Lost Fanouts                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                              ;
; processor_pin_entrada:pin_entrada|readdata[30]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[30]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[29]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[29]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[28]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[28]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                           ; Lost Fanouts                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                             ;
; processor_pin_entrada:pin_entrada|readdata[27]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[27]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_pin_entrada:pin_entrada|readdata[26]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|av_readdata_pre[26]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                            ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                             ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                           ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                           ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                      ; Stuck at GND                   ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                ; Stuck at VCC                   ; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                ; Stuck at VCC                   ; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                ; Stuck at VCC                   ; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                          ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1103  ;
; Number of registers using Synchronous Clear  ; 138   ;
; Number of registers using Synchronous Load   ; 181   ;
; Number of registers using Asynchronous Clear ; 656   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 519   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ; 25      ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; processor_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                                                      ; 5       ;
; processor_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                                                                                                                                                                                                                                                    ; 5       ;
; processor_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                                ; 5       ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                            ; 11      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                              ; 2       ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                              ; 2       ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                              ; 2       ;
; processor_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                         ; 3       ;
; processor_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                              ; 9       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]                                                                                                                    ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 24                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |processor|processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|idle_counter[4]                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |processor|processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|LCD_RS                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |processor|processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |processor|processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|data_out[7]                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |processor|processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |processor|processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|count[0]                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_saida_s1_translator|wait_latency_counter[1]                                                                                                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[22]                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[0]                                                                                                                                                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[13]                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |processor|processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|waiting_power_up[12]                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |processor|processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator|wait_latency_counter[0]                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|E_src2[1]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|E_src1[29]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|E_src1[3]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[27]                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|D_iw[31]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|readdata[2]                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |processor|processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|command_counter[3]                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |processor|processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|E_src2[24]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[7]                                                                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|MonDReg[8]                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_break:the_processor_nios2_qsys_0_nios2_oci_break|break_readreg[17]                                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |processor|processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|waiting_to_send[13]                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|d_writedata[25]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |processor|processor_character_lcd_0:character_lcd_0|rw                                                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[8]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|sr[26] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |processor|processor_character_lcd_0:character_lcd_0|data_to_send[6]                                                                                                                                                                                                                                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |processor|processor_character_lcd_0:character_lcd_0|data_to_send[3]                                                                                                                                                                                                                                                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|F_pc[7]                                                                                                                                                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |processor|processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |processor|processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|MonAReg[9]                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |processor|processor_nios2_qsys_0:nios2_qsys_0|d_byteenable[3]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_001:router_001|src_channel[2]                                                                                                                                                                                                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor|processor_nios2_qsys_0:nios2_qsys_0|E_logic_result[4]                                                                                                                                                                                                                                                                ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |processor|processor_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[20]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |processor|processor_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[0]                                                                                                                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_28h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_38h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_le91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_0dh1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_character_lcd_0:character_lcd_0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; CURSOR_ON      ; 1     ; Unsigned Binary                                               ;
; BLINKING_ON    ; 0     ; Unsigned Binary                                               ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                          ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_IDLE_STATE      ; 1111111 ; Unsigned Binary                                                                               ;
; IC                               ; 7       ; Signed Integer                                                                                ;
; IDLE_COUNTER_INCREMENT           ; 0000001 ; Unsigned Binary                                                                               ;
; CLOCK_CYCLES_FOR_OPERATION_STATE ; 3       ; Signed Integer                                                                                ;
; CLOCK_CYCLES_FOR_ENABLE_STATE    ; 15      ; Signed Integer                                                                                ;
; CLOCK_CYCLES_FOR_HOLD_STATE      ; 1       ; Signed Integer                                                                                ;
; SC                               ; 4       ; Signed Integer                                                                                ;
; COUNTER_INCREMENT                ; 0001    ; Unsigned Binary                                                                               ;
; LCD_STATE_4_IDLE                 ; 100     ; Unsigned Binary                                                                               ;
; LCD_STATE_0_OPERATION            ; 000     ; Unsigned Binary                                                                               ;
; LCD_STATE_1_ENABLE               ; 001     ; Unsigned Binary                                                                               ;
; LCD_STATE_2_HOLD                 ; 010     ; Unsigned Binary                                                                               ;
; LCD_STATE_3_END                  ; 011     ; Unsigned Binary                                                                               ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init ;
+----------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name             ; Value                ; Type                                                                                    ;
+----------------------------+----------------------+-----------------------------------------------------------------------------------------+
; CURSOR_ON                  ; 1                    ; Unsigned Binary                                                                         ;
; BLINKING_ON                ; 0                    ; Unsigned Binary                                                                         ;
; CLOCK_CYCLES_FOR_15MS      ; 750000               ; Signed Integer                                                                          ;
; W15                        ; 20                   ; Signed Integer                                                                          ;
; COUNTER_INCREMENT_FOR_15MS ; 00000000000000000001 ; Unsigned Binary                                                                         ;
; CLOCK_CYCLES_FOR_5MS       ; 250000               ; Signed Integer                                                                          ;
; W5                         ; 18                   ; Signed Integer                                                                          ;
; COUNTER_INCREMENT_FOR_5MS  ; 000000000000000001   ; Unsigned Binary                                                                         ;
+----------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                 ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                              ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                 ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                              ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a ;
+----------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                               ; Type                                                                                                           ;
+----------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------+
; lpm_file       ; processor_nios2_qsys_0_rf_ram_a.mif ; String                                                                                                         ;
+----------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                                                                                 ;
+------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                           ; Untyped                                                                                                              ;
; WIDTH_A                            ; 32                                  ; Signed Integer                                                                                                       ;
; WIDTHAD_A                          ; 5                                   ; Signed Integer                                                                                                       ;
; NUMWORDS_A                         ; 32                                  ; Signed Integer                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                                                                              ;
; WIDTH_B                            ; 32                                  ; Signed Integer                                                                                                       ;
; WIDTHAD_B                          ; 5                                   ; Signed Integer                                                                                                       ;
; NUMWORDS_B                         ; 32                                  ; Signed Integer                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                              ; Untyped                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                              ; Untyped                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                                                                              ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                                                              ;
; INIT_FILE                          ; processor_nios2_qsys_0_rf_ram_a.mif ; Untyped                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                                   ; Signed Integer                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                                                                              ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_28h1                     ; Untyped                                                                                                              ;
+------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b ;
+----------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                               ; Type                                                                                                           ;
+----------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------+
; lpm_file       ; processor_nios2_qsys_0_rf_ram_b.mif ; String                                                                                                         ;
+----------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                                                                                 ;
+------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                           ; Untyped                                                                                                              ;
; WIDTH_A                            ; 32                                  ; Signed Integer                                                                                                       ;
; WIDTHAD_A                          ; 5                                   ; Signed Integer                                                                                                       ;
; NUMWORDS_A                         ; 32                                  ; Signed Integer                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                                                                              ;
; WIDTH_B                            ; 32                                  ; Signed Integer                                                                                                       ;
; WIDTHAD_B                          ; 5                                   ; Signed Integer                                                                                                       ;
; NUMWORDS_B                         ; 32                                  ; Signed Integer                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                              ; Untyped                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                              ; Untyped                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                                                                              ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                                                              ;
; INIT_FILE                          ; processor_nios2_qsys_0_rf_ram_b.mif ; Untyped                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                                   ; Signed Integer                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                                                                              ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_38h1                     ; Untyped                                                                                                              ;
+------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram ;
+----------------+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                              ; Type                                                                                                                                                                                                                                          ;
+----------------+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; processor_nios2_qsys_0_ociram_default_contents.mif ; String                                                                                                                                                                                                                                        ;
+----------------+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                              ; Type                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT                                        ; Untyped                                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 32                                                 ; Signed Integer                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 8                                                  ; Signed Integer                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 256                                                ; Signed Integer                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 1                                                  ; Untyped                                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 1                                                  ; Untyped                                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1                                                  ; Untyped                                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped                                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 4                                                  ; Signed Integer                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                                                                                                                                                                                                                             ;
; INIT_FILE                          ; processor_nios2_qsys_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Signed Integer                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                       ; Untyped                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_le91                                    ; Untyped                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                        ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                        ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                        ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------------+----------------------------------------+
; Parameter Name ; Value                          ; Type                                   ;
+----------------+--------------------------------+----------------------------------------+
; INIT_FILE      ; processor_onchip_memory2_0.hex ; String                                 ;
+----------------+--------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                         ;
+------------------------------------+--------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                      ;
; WIDTH_A                            ; 32                             ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                             ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                           ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                      ;
; WIDTH_B                            ; 1                              ; Untyped                                      ;
; WIDTHAD_B                          ; 1                              ; Untyped                                      ;
; NUMWORDS_B                         ; 1                              ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                              ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                      ;
; BYTE_SIZE                          ; 8                              ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                      ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                      ;
; INIT_FILE                          ; processor_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 4096                           ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_0dh1                ; Untyped                                      ;
+------------------------------------+--------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_saida_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                   ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                   ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                   ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 44    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 24    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 29    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 25    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 26    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 27    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 28    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 48    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 46    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 51    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 49    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 34    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 33    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 31    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 55    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 53    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 61    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 60    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 39    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 37    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 62    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 64    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 65    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 66    ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 66    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 66    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_saida_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                      ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_saida_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_entrada_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_entrada_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router:router|processor_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_001:router_001|processor_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_002|processor_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_003|processor_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_004:router_004|processor_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_004:router_005|processor_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_006|processor_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_007|processor_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:character_lcd_0_avalon_lcd_slave_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                            ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 44    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 24    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 33    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 31    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 36    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 34    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 25    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 27    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 28    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 41    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 40    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 39    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 37    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 65    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                    ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                    ;
; OUT_BYTE_CNT_H            ; 31    ; Signed Integer                                                                                                                    ;
; OUT_BURSTWRAP_H           ; 36    ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:character_lcd_0_avalon_lcd_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 33    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_L ; 31    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                         ;
; ST_DATA_W      ; 65    ; Signed Integer                                                                                                                                                                                                                                         ;
; ST_CHANNEL_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 24    ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 25    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 31    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 33    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 34    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 36    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 37    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 39    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 60    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 61    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 30    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 40    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 41    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 62    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 64    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 27    ; Signed Integer                                                                                                                    ;
; IN_ST_DATA_W                  ; 65    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                    ;
; OUT_ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                    ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 51    ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 52    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 58    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 60    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 61    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 63    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 64    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 66    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 87    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 88    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 57    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 67    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 68    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 89    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 91    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 54    ; Signed Integer                                                                                                                    ;
; IN_ST_DATA_W                  ; 92    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 24    ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 25    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 31    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 33    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 37    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 39    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 60    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 61    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 30    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 40    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 41    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 62    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 64    ; Signed Integer                                                                                                                    ;
; OUT_ST_DATA_W                 ; 65    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                    ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                            ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                ;
; Entity Instance            ; processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                               ;
; Entity Instance            ; processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                               ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                ;
; Entity Instance                           ; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                        ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                        ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                      ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_004:router_004|processor_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_003|processor_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_002|processor_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_001:router_001|processor_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router:router|processor_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_entrada_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_entrada_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_saida_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_saida_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                 ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_entrada_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_saida_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "processor_sysid_qsys_0:sysid_qsys_0" ;
+----------+--------+----------+----------------------------------+
; Port     ; Type   ; Severity ; Details                          ;
+----------+--------+----------+----------------------------------+
; readdata ; Output ; Info     ; Explicitly unconnected           ;
; address  ; Input  ; Info     ; Explicitly unconnected           ;
+----------+--------+----------+----------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                ;
+--------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_pib:the_processor_nios2_qsys_0_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo|processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_dtrace:the_processor_nios2_qsys_0_nios2_oci_dtrace|processor_nios2_qsys_0_nios2_oci_td_mode:processor_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_itrace:the_processor_nios2_qsys_0_nios2_oci_itrace" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_dbrk:the_processor_nios2_qsys_0_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_xbrk:the_processor_nios2_qsys_0_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                   ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                              ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_test_bench:the_processor_nios2_qsys_0_test_bench" ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                            ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                                       ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_qsys_0:nios2_qsys_0" ;
+--------------+--------+----------+------------------------------+
; Port         ; Type   ; Severity ; Details                      ;
+--------------+--------+----------+------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected       ;
+--------------+--------+----------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic"                                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_jtag_uart_0:jtag_uart_0"                                                                                ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm" ;
+---------------+-------+----------+----------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                ;
+---------------+-------+----------+----------------------------------------------------------------------------------------+
; display_on    ; Input ; Info     ; Stuck at VCC                                                                           ;
; back_light_on ; Input ; Info     ; Stuck at VCC                                                                           ;
+---------------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 61                          ;
; cycloneiii_ff         ; 1018                        ;
;     CLR               ; 262                         ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 74                          ;
;     ENA               ; 167                         ;
;     ENA CLR           ; 201                         ;
;     ENA CLR SCLR      ; 13                          ;
;     ENA CLR SLD       ; 27                          ;
;     ENA SCLR          ; 44                          ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 22                          ;
;     SLD               ; 11                          ;
;     plain             ; 139                         ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 1661                        ;
;     arith             ; 145                         ;
;         2 data inputs ; 101                         ;
;         3 data inputs ; 44                          ;
;     normal            ; 1516                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 242                         ;
;         3 data inputs ; 392                         ;
;         4 data inputs ; 849                         ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 2.95                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Oct 18 12:01:40 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off prob1 -c prob1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_sysid_qsys_0.v
    Info (12023): Found entity 1: processor_sysid_qsys_0 File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_pin_saida.v
    Info (12023): Found entity 1: processor_pin_saida File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_pin_saida.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_pin_entrada.v
    Info (12023): Found entity 1: processor_pin_entrada File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_pin_entrada.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_onchip_memory2_0.v
    Info (12023): Found entity 1: processor_onchip_memory2_0 File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: processor_nios2_qsys_0_test_bench File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: processor_nios2_qsys_0_oci_test_bench File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: processor_nios2_qsys_0_jtag_debug_module_wrapper File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: processor_nios2_qsys_0_jtag_debug_module_tck File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: processor_nios2_qsys_0_jtag_debug_module_sysclk File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 21 design units, including 21 entities, in source file processador/synthesis/submodules/processor_nios2_qsys_0.v
    Info (12023): Found entity 1: processor_nios2_qsys_0_register_bank_a_module File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 21
    Info (12023): Found entity 2: processor_nios2_qsys_0_register_bank_b_module File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 87
    Info (12023): Found entity 3: processor_nios2_qsys_0_nios2_oci_debug File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 153
    Info (12023): Found entity 4: processor_nios2_qsys_0_ociram_sp_ram_module File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 295
    Info (12023): Found entity 5: processor_nios2_qsys_0_nios2_ocimem File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 359
    Info (12023): Found entity 6: processor_nios2_qsys_0_nios2_avalon_reg File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 543
    Info (12023): Found entity 7: processor_nios2_qsys_0_nios2_oci_break File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 636
    Info (12023): Found entity 8: processor_nios2_qsys_0_nios2_oci_xbrk File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 931
    Info (12023): Found entity 9: processor_nios2_qsys_0_nios2_oci_dbrk File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 1138
    Info (12023): Found entity 10: processor_nios2_qsys_0_nios2_oci_itrace File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 1325
    Info (12023): Found entity 11: processor_nios2_qsys_0_nios2_oci_td_mode File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 1649
    Info (12023): Found entity 12: processor_nios2_qsys_0_nios2_oci_dtrace File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 1717
    Info (12023): Found entity 13: processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 1812
    Info (12023): Found entity 14: processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 1884
    Info (12023): Found entity 15: processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 1927
    Info (12023): Found entity 16: processor_nios2_qsys_0_nios2_oci_fifo File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 1974
    Info (12023): Found entity 17: processor_nios2_qsys_0_nios2_oci_pib File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 2476
    Info (12023): Found entity 18: processor_nios2_qsys_0_nios2_oci_im File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 2545
    Info (12023): Found entity 19: processor_nios2_qsys_0_nios2_performance_monitors File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 2662
    Info (12023): Found entity 20: processor_nios2_qsys_0_nios2_oci File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 2679
    Info (12023): Found entity 21: processor_nios2_qsys_0 File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 3188
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_rsp_mux_001 File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_rsp_mux File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_rsp_demux_001 File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_rsp_demux File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_router_004_default_decode File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: processor_mm_interconnect_0_router_004 File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_router_003_default_decode File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: processor_mm_interconnect_0_router_003 File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_router_002_default_decode File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: processor_mm_interconnect_0_router_002 File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_router_001_default_decode File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: processor_mm_interconnect_0_router_001 File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_router_default_decode File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: processor_mm_interconnect_0_router File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_cmd_mux_001 File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_cmd_mux File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_cmd_demux_001 File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_cmd_demux File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: processor_mm_interconnect_0_avalon_st_adapter_001 File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: processor_mm_interconnect_0_avalon_st_adapter File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0.v
    Info (12023): Found entity 1: processor_mm_interconnect_0 File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 9
Info (12021): Found 5 design units, including 5 entities, in source file processador/synthesis/submodules/processor_jtag_uart_0.v
    Info (12023): Found entity 1: processor_jtag_uart_0_sim_scfifo_w File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: processor_jtag_uart_0_scfifo_w File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: processor_jtag_uart_0_sim_scfifo_r File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: processor_jtag_uart_0_scfifo_r File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: processor_jtag_uart_0 File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_irq_mapper.sv
    Info (12023): Found entity 1: processor_irq_mapper File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_character_lcd_0.v
    Info (12023): Found entity 1: processor_character_lcd_0 File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_character_lcd_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_up_character_lcd_initialization.v
    Info (12023): Found entity 1: altera_up_character_lcd_initialization File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_up_character_lcd_initialization.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_up_character_lcd_communication.v
    Info (12023): Found entity 1: altera_up_character_lcd_communication File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_up_character_lcd_communication.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 5 design units, including 5 entities, in source file processador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file processador/synthesis/processor.v
    Info (12023): Found entity 1: processor File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v Line: 6
Warning (10037): Verilog HDL or VHDL warning at processor_nios2_qsys_0.v(1617): conditional expression evaluates to a constant File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 1617
Warning (10037): Verilog HDL or VHDL warning at processor_nios2_qsys_0.v(1619): conditional expression evaluates to a constant File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 1619
Warning (10037): Verilog HDL or VHDL warning at processor_nios2_qsys_0.v(1777): conditional expression evaluates to a constant File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 1777
Warning (10037): Verilog HDL or VHDL warning at processor_nios2_qsys_0.v(2607): conditional expression evaluates to a constant File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 2607
Info (12127): Elaborating entity "processor" for the top level hierarchy
Info (12128): Elaborating entity "processor_character_lcd_0" for hierarchy "processor_character_lcd_0:character_lcd_0" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v Line: 88
Info (12128): Elaborating entity "altera_up_character_lcd_communication" for hierarchy "processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_character_lcd_0.v Line: 294
Info (12128): Elaborating entity "altera_up_character_lcd_initialization" for hierarchy "processor_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_character_lcd_0.v Line: 312
Info (12128): Elaborating entity "processor_jtag_uart_0" for hierarchy "processor_jtag_uart_0:jtag_uart_0" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v Line: 101
Info (12128): Elaborating entity "processor_jtag_uart_0_scfifo_w" for hierarchy "processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/Problema1/microarchitecture/Projeto/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Problema1/microarchitecture/Projeto/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Problema1/microarchitecture/Projeto/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Problema1/microarchitecture/Projeto/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Problema1/microarchitecture/Projeto/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Problema1/microarchitecture/Projeto/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Problema1/microarchitecture/Projeto/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Problema1/microarchitecture/Projeto/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Problema1/microarchitecture/Projeto/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Problema1/microarchitecture/Projeto/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Problema1/microarchitecture/Projeto/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "processor_jtag_uart_0_scfifo_r" for hierarchy "processor_jtag_uart_0:jtag_uart_0|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "processor_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "processor_nios2_qsys_0" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v Line: 130
Info (12128): Elaborating entity "processor_nios2_qsys_0_test_bench" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_test_bench:the_processor_nios2_qsys_0_test_bench" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 3856
Info (12128): Elaborating entity "processor_nios2_qsys_0_register_bank_a_module" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 4341
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 58
Info (12130): Elaborated megafunction instantiation "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 58
Info (12133): Instantiated megafunction "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "processor_nios2_qsys_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_28h1.tdf
    Info (12023): Found entity 1: altsyncram_28h1 File: C:/Problema1/microarchitecture/Projeto/db/altsyncram_28h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_28h1" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_28h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "processor_nios2_qsys_0_register_bank_b_module" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 4362
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 124
Info (12130): Elaborated megafunction instantiation "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 124
Info (12133): Instantiated megafunction "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter: File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 124
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "processor_nios2_qsys_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_38h1.tdf
    Info (12023): Found entity 1: altsyncram_38h1 File: C:/Problema1/microarchitecture/Projeto/db/altsyncram_38h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_38h1" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_38h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "processor_nios2_qsys_0_nios2_oci" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 4831
Info (12128): Elaborating entity "processor_nios2_qsys_0_nios2_oci_debug" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 2860
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 220
Info (12130): Elaborated megafunction instantiation "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 220
Info (12133): Instantiated megafunction "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "processor_nios2_qsys_0_nios2_ocimem" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 2880
Info (12128): Elaborating entity "processor_nios2_qsys_0_ociram_sp_ram_module" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 510
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 335
Info (12130): Elaborated megafunction instantiation "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 335
Info (12133): Instantiated megafunction "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 335
    Info (12134): Parameter "init_file" = "processor_nios2_qsys_0_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_le91.tdf
    Info (12023): Found entity 1: altsyncram_le91 File: C:/Problema1/microarchitecture/Projeto/db/altsyncram_le91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_le91" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_le91:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "processor_nios2_qsys_0_nios2_avalon_reg" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 2899
Info (12128): Elaborating entity "processor_nios2_qsys_0_nios2_oci_break" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_break:the_processor_nios2_qsys_0_nios2_oci_break" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 2930
Info (12128): Elaborating entity "processor_nios2_qsys_0_nios2_oci_xbrk" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_xbrk:the_processor_nios2_qsys_0_nios2_oci_xbrk" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 2951
Info (12128): Elaborating entity "processor_nios2_qsys_0_nios2_oci_dbrk" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_dbrk:the_processor_nios2_qsys_0_nios2_oci_dbrk" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 2977
Info (12128): Elaborating entity "processor_nios2_qsys_0_nios2_oci_itrace" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_itrace:the_processor_nios2_qsys_0_nios2_oci_itrace" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 2996
Info (12128): Elaborating entity "processor_nios2_qsys_0_nios2_oci_dtrace" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_dtrace:the_processor_nios2_qsys_0_nios2_oci_dtrace" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 3011
Info (12128): Elaborating entity "processor_nios2_qsys_0_nios2_oci_td_mode" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_dtrace:the_processor_nios2_qsys_0_nios2_oci_dtrace|processor_nios2_qsys_0_nios2_oci_td_mode:processor_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 1766
Info (12128): Elaborating entity "processor_nios2_qsys_0_nios2_oci_fifo" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 3030
Info (12128): Elaborating entity "processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo|processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 2101
Info (12128): Elaborating entity "processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo|processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 2110
Info (12128): Elaborating entity "processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo|processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 2119
Info (12128): Elaborating entity "processor_nios2_qsys_0_oci_test_bench" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo|processor_nios2_qsys_0_oci_test_bench:the_processor_nios2_qsys_0_oci_test_bench" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 2127
Warning (12158): Entity "processor_nios2_qsys_0_oci_test_bench" contains only dangling pins File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 2127
Info (12128): Elaborating entity "processor_nios2_qsys_0_nios2_oci_pib" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_pib:the_processor_nios2_qsys_0_nios2_oci_pib" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 3040
Info (12128): Elaborating entity "processor_nios2_qsys_0_nios2_oci_im" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_nios2_oci_im:the_processor_nios2_qsys_0_nios2_oci_im" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 3061
Info (12128): Elaborating entity "processor_nios2_qsys_0_jtag_debug_module_wrapper" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v Line: 3166
Info (12128): Elaborating entity "processor_nios2_qsys_0_jtag_debug_module_tck" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 166
Info (12128): Elaborating entity "processor_nios2_qsys_0_jtag_debug_module_sysclk" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 189
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 219
Info (12130): Elaborated megafunction instantiation "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 219
Info (12133): Instantiated megafunction "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy" with the following parameter: File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 219
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "processor_nios2_qsys_0:nios2_qsys_0|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "processor_onchip_memory2_0" for hierarchy "processor_onchip_memory2_0:onchip_memory2_0" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v Line: 144
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "processor_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0dh1.tdf
    Info (12023): Found entity 1: altsyncram_0dh1 File: C:/Problema1/microarchitecture/Projeto/db/altsyncram_0dh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0dh1" for hierarchy "processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_0dh1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "processor_pin_entrada" for hierarchy "processor_pin_entrada:pin_entrada" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v Line: 152
Info (12128): Elaborating entity "processor_pin_saida" for hierarchy "processor_pin_saida:pin_saida" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v Line: 163
Info (12128): Elaborating entity "processor_sysid_qsys_0" for hierarchy "processor_sysid_qsys_0:sysid_qsys_0" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v Line: 170
Info (12128): Elaborating entity "processor_mm_interconnect_0" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v Line: 223
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 573
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 633
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 697
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 761
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 825
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 889
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_saida_s1_translator" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 953
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 1098
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 1179
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 1263
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 1304
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 1388
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 1429
Info (12128): Elaborating entity "processor_mm_interconnect_0_router" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router:router" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 1945
Info (12128): Elaborating entity "processor_mm_interconnect_0_router_default_decode" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router:router|processor_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "processor_mm_interconnect_0_router_001" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_001:router_001" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 1961
Info (12128): Elaborating entity "processor_mm_interconnect_0_router_001_default_decode" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_001:router_001|processor_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "processor_mm_interconnect_0_router_002" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_002" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 1977
Info (12128): Elaborating entity "processor_mm_interconnect_0_router_002_default_decode" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_002|processor_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "processor_mm_interconnect_0_router_003" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_003" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 1993
Info (12128): Elaborating entity "processor_mm_interconnect_0_router_003_default_decode" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_003|processor_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "processor_mm_interconnect_0_router_004" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_004:router_004" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 2009
Info (12128): Elaborating entity "processor_mm_interconnect_0_router_004_default_decode" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_004:router_004|processor_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:character_lcd_0_avalon_lcd_slave_burst_adapter" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 2107
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:character_lcd_0_avalon_lcd_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "processor_mm_interconnect_0_cmd_demux" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 2154
Info (12128): Elaborating entity "processor_mm_interconnect_0_cmd_demux_001" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 2183
Info (12128): Elaborating entity "processor_mm_interconnect_0_cmd_mux" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 2200
Info (12128): Elaborating entity "processor_mm_interconnect_0_cmd_mux_001" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 2223
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "processor_mm_interconnect_0_rsp_demux" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 2320
Info (12128): Elaborating entity "processor_mm_interconnect_0_rsp_demux_001" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 2343
Info (12128): Elaborating entity "processor_mm_interconnect_0_rsp_mux" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 2470
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "processor_mm_interconnect_0_rsp_mux_001" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 2499
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 2565
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 2631
Info (12128): Elaborating entity "processor_mm_interconnect_0_avalon_st_adapter" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 2660
Info (12128): Elaborating entity "processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "processor_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v Line: 2689
Info (12128): Elaborating entity "processor_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|processor_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "processor_irq_mapper" for hierarchy "processor_irq_mapper:irq_mapper" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v Line: 230
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v Line: 293
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.10.18.12:02:46 Progress: Loading sld345134e2/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld345134e2/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 210
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 112 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Problema1/microarchitecture/Projeto/output_files/prob1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2246 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 10 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 2075 logic cells
    Info (21064): Implemented 144 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4894 megabytes
    Info: Processing ended: Thu Oct 18 12:03:39 2018
    Info: Elapsed time: 00:01:59
    Info: Total CPU time (on all processors): 00:02:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Problema1/microarchitecture/Projeto/output_files/prob1.map.smsg.


