Fitter Status : Successful - Mon Dec 09 14:26:31 2019
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : FPGA_test
Top-level Entity Name : FPGA_test
Family : Cyclone V
Device : 5CSEMA5F31C6
Timing Models : Final
Logic utilization (in ALMs) : 7,324 / 32,070 ( 23 % )
Total registers : 12700
Total pins : 182 / 457 ( 40 % )
Total virtual pins : 0
Total block memory bits : 1,138,176 / 4,065,280 ( 28 % )
Total RAM Blocks : 137 / 397 ( 35 % )
Total DSP Blocks : 0 / 87 ( 0 % )
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 1 / 6 ( 17 % )
Total DLLs : 0 / 4 ( 0 % )
