vhdl xil_defaultlib  \
"../../../bd/design_1/ipshared/b333/hdl/rw_reg_v1_0_RW_REG_AXI.vhd" \
"../../../bd/design_1/ipshared/b333/hdl/rw_reg_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_rw_reg_0_0/sim/design_1_rw_reg_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
