---
# the default layout is 'page'
layout: page
icon: fas fa-info-circle
order: 4
---

VLSI design verification has been one of the hot topic in semiconductor industry in the past decade. Banking on the `More than Moore` approach of IC fabrication, the complexity of the overlying design and verification is ever increasing. 
I hope this website will help with some quick turn-key solutions to not-so-common DV tasks for all those newbies out there.

If you find any mistakes or overlooks, please get in touch  via [email](mailto:hello@sanoop.dev). Much appreciated.

Cheers!

> Disclaimer: All the contents on this site represents my own views and collection of data, intended for the betterment of the design verification community. None of it represent my employer's positions, strategies, or opinions.
{: .prompt-info }