######################################################################

# Created by Genus(TM) Synthesis Solution 21.18-s082_1 on Thu Dec 18 12:04:47 +03 2025

# This file contains the Genus script for design:custom_riscv_core

######################################################################

set_db -quiet information_level 7
set_db -quiet init_lib_search_path ../pdk/sky130A/libs.ref
set_db -quiet design_mode_process no_value
set_db -quiet phys_assume_met_fill 0.0
set_db -quiet map_placed_for_route_early_global false
set_db -quiet phys_use_invs_extraction true
set_db -quiet phys_route_time_out 120.0
set_db -quiet capacitance_per_unit_length_mmmc {}
set_db -quiet resistance_per_unit_length_mmmc {}
set_db -quiet runtime_by_stage {{PBS_Generic-Start 0 9 0.0 9.0} {to_generic 70 80 71 81} {first_condense 41 128 50 140} {PBS_Generic_Opt-Post 131 140 132.319728 141.319728} {{PBS_Generic-Postgen HBO Optimizations} 0 140 0.0 141.319728} {PBS_TechMap-Start 0 141 0.0 142.319728} {{PBS_TechMap-Premap HBO Optimizations} 0 141 0.0 142.319728} {second_condense 30 171 40 193} {reify 32 203 63 257} {global_incr_map 7 210 8 266} {{PBS_Techmap-Global Mapping} 70 211 71.16746900000001 213.487197} {{PBS_TechMap-Datapath Postmap Operations} 2 213 2.928777000000025 216.41597400000003} {{PBS_TechMap-Postmap HBO Optimizations} 0 213 -0.07120000000000459 216.34477400000003} {{PBS_TechMap-Postmap Clock Gating} 1 214 1.0 217.34477400000003} {{PBS_TechMap-Postmap Cleanup} 0 214 -0.07123200000000907 217.27354200000002} {PBS_Techmap-Post_MBCI 0 214 0.0 217.27354200000002} {incr_opt 20 235 20 292} }
set_db -quiet timing_adjust_tns_of_complex_flops false
set_db -quiet tinfo_tstamp_file .rs_Student3.tstamp
set_db -quiet metric_enable true
set_db -quiet hdl_max_loop_limit 10000
set_db -quiet flow_metrics_snapshot_uuid d1625fcc-4486-4599-a51c-be3e09c08fdb
set_db -quiet syn_generic_effort high
set_db -quiet phys_use_segment_parasitics true
set_db -quiet probabilistic_extraction true
set_db -quiet ple_correlation_factors {1.9000 2.0000}
set_db -quiet maximum_interval_of_vias inf
set_db -quiet layer_aware_buffer true
set_db -quiet interconnect_mode wireload
set_db -quiet wireload_mode top
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_1 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_16 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_2 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_4 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_8 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_1 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_16 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_2 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_4 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_8 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputiso0n_1 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputiso0p_1 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputiso1n_1 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputiso1p_1 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputisolatch_1 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_1 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_16 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_2 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_4 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_8 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .is_level_shifter true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .level_shifter_valid_location any
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .level_shifter_direction bidir
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .is_level_shifter true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .level_shifter_valid_location any
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .level_shifter_direction bidir
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .is_level_shifter true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .level_shifter_valid_location any
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .level_shifter_direction bidir
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .is_level_shifter true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .level_shifter_valid_location any
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .level_shifter_direction up
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .is_level_shifter true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .level_shifter_valid_location any
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .level_shifter_direction up
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .is_level_shifter true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .level_shifter_valid_location any
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .level_shifter_direction up
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .is_level_shifter true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .level_shifter_valid_location any
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .level_shifter_direction up
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_1 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_16 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_2 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_4 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_8 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_1 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_16 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_2 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_4 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_8 .is_always_on true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputiso0n_1 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputiso0p_1 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputiso1n_1 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputiso1p_1 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputisolatch_1 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_1 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_16 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_2 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_4 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrc_8 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 .is_isolation_cell true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .is_level_shifter true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .level_shifter_valid_location any
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .level_shifter_direction bidir
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .is_level_shifter true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .level_shifter_valid_location any
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .level_shifter_direction bidir
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .is_level_shifter true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .level_shifter_valid_location any
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .level_shifter_direction bidir
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .is_level_shifter true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .level_shifter_valid_location any
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .level_shifter_direction up
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .is_level_shifter true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .level_shifter_valid_location any
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .level_shifter_direction up
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .is_level_shifter true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .level_shifter_valid_location any
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .level_shifter_direction up
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .is_level_shifter true
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .level_shifter_valid_location any
set_db -quiet lib_cell:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .level_shifter_direction up
set_db -quiet wireload_selection none
set_db -quiet operating_condition:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/tt_025C_1v80 .tree_type balanced_tree
set_db -quiet operating_condition:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/tt_025C_1v80 .tree_type balanced_tree
set_db -quiet operating_condition:default_emulate_libset_max/sky130_fd_sc_hd__tt_025C_1v80/_nominal_ .tree_type balanced_tree
# BEGIN MSV SECTION
# END MSV SECTION
define_clock -name sys_clk -domain domain_1 -period 10000.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:custom_riscv_core port:custom_riscv_core/clk
set_db -quiet clock:custom_riscv_core/sys_clk .clock_setup_uncertainty {500.0 500.0}
set_db -quiet clock:custom_riscv_core/sys_clk .clock_hold_uncertainty {500.0 500.0}
define_cost_group -design design:custom_riscv_core -name sys_clk
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:custom_riscv_core/sys_clk -name create_clock_delay_domain_1_sys_clk_R_0 port:custom_riscv_core/clk
set_db -quiet external_delay:custom_riscv_core/create_clock_delay_domain_1_sys_clk_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:custom_riscv_core/sys_clk -edge_fall -name create_clock_delay_domain_1_sys_clk_F_0 port:custom_riscv_core/clk
set_db -quiet external_delay:custom_riscv_core/create_clock_delay_domain_1_sys_clk_F_0 .clock_network_latency_included true
external_delay -accumulate -input {2000.0 2000.0 2000.0 2000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_11 port:custom_riscv_core/rst_n
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12 {{port:custom_riscv_core/iwb_dat_i[31]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_1_1 {{port:custom_riscv_core/iwb_dat_i[30]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_2_1 {{port:custom_riscv_core/iwb_dat_i[29]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_3_1 {{port:custom_riscv_core/iwb_dat_i[28]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_4_1 {{port:custom_riscv_core/iwb_dat_i[27]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_5_1 {{port:custom_riscv_core/iwb_dat_i[26]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_6_1 {{port:custom_riscv_core/iwb_dat_i[25]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_7_1 {{port:custom_riscv_core/iwb_dat_i[24]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_8_1 {{port:custom_riscv_core/iwb_dat_i[23]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_9_1 {{port:custom_riscv_core/iwb_dat_i[22]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_10_1 {{port:custom_riscv_core/iwb_dat_i[21]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_11_1 {{port:custom_riscv_core/iwb_dat_i[20]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_12_1 {{port:custom_riscv_core/iwb_dat_i[19]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_13_1 {{port:custom_riscv_core/iwb_dat_i[18]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_14_1 {{port:custom_riscv_core/iwb_dat_i[17]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_15_1 {{port:custom_riscv_core/iwb_dat_i[16]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_16_1 {{port:custom_riscv_core/iwb_dat_i[15]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_17_1 {{port:custom_riscv_core/iwb_dat_i[14]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_18_1 {{port:custom_riscv_core/iwb_dat_i[13]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_19_1 {{port:custom_riscv_core/iwb_dat_i[12]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_20_1 {{port:custom_riscv_core/iwb_dat_i[11]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_21_1 {{port:custom_riscv_core/iwb_dat_i[10]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_22_1 {{port:custom_riscv_core/iwb_dat_i[9]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_23_1 {{port:custom_riscv_core/iwb_dat_i[8]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_24_1 {{port:custom_riscv_core/iwb_dat_i[7]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_25_1 {{port:custom_riscv_core/iwb_dat_i[6]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_26_1 {{port:custom_riscv_core/iwb_dat_i[5]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_27_1 {{port:custom_riscv_core/iwb_dat_i[4]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_28_1 {{port:custom_riscv_core/iwb_dat_i[3]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_29_1 {{port:custom_riscv_core/iwb_dat_i[2]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_30_1 {{port:custom_riscv_core/iwb_dat_i[1]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_31_1 {{port:custom_riscv_core/iwb_dat_i[0]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_32_1 {{port:custom_riscv_core/dwb_dat_i[31]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_33_1 {{port:custom_riscv_core/dwb_dat_i[30]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_34_1 {{port:custom_riscv_core/dwb_dat_i[29]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_35_1 {{port:custom_riscv_core/dwb_dat_i[28]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_36_1 {{port:custom_riscv_core/dwb_dat_i[27]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_37_1 {{port:custom_riscv_core/dwb_dat_i[26]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_38_1 {{port:custom_riscv_core/dwb_dat_i[25]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_39_1 {{port:custom_riscv_core/dwb_dat_i[24]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_40_1 {{port:custom_riscv_core/dwb_dat_i[23]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_41_1 {{port:custom_riscv_core/dwb_dat_i[22]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_42_1 {{port:custom_riscv_core/dwb_dat_i[21]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_43_1 {{port:custom_riscv_core/dwb_dat_i[20]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_44_1 {{port:custom_riscv_core/dwb_dat_i[19]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_45_1 {{port:custom_riscv_core/dwb_dat_i[18]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_46_1 {{port:custom_riscv_core/dwb_dat_i[17]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_47_1 {{port:custom_riscv_core/dwb_dat_i[16]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_48_1 {{port:custom_riscv_core/dwb_dat_i[15]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_49_1 {{port:custom_riscv_core/dwb_dat_i[14]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_50_1 {{port:custom_riscv_core/dwb_dat_i[13]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_51_1 {{port:custom_riscv_core/dwb_dat_i[12]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_52_1 {{port:custom_riscv_core/dwb_dat_i[11]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_53_1 {{port:custom_riscv_core/dwb_dat_i[10]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_54_1 {{port:custom_riscv_core/dwb_dat_i[9]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_55_1 {{port:custom_riscv_core/dwb_dat_i[8]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_56_1 {{port:custom_riscv_core/dwb_dat_i[7]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_57_1 {{port:custom_riscv_core/dwb_dat_i[6]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_58_1 {{port:custom_riscv_core/dwb_dat_i[5]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_59_1 {{port:custom_riscv_core/dwb_dat_i[4]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_60_1 {{port:custom_riscv_core/dwb_dat_i[3]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_61_1 {{port:custom_riscv_core/dwb_dat_i[2]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_62_1 {{port:custom_riscv_core/dwb_dat_i[1]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_63_1 {{port:custom_riscv_core/dwb_dat_i[0]}}
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_64_1 port:custom_riscv_core/iwb_ack_i
external_delay -accumulate -input {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_12_65_1 port:custom_riscv_core/dwb_ack_i
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13 {{port:custom_riscv_core/iwb_adr_o[31]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_65_1 {{port:custom_riscv_core/iwb_adr_o[30]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_66_1 {{port:custom_riscv_core/iwb_adr_o[29]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_67_1 {{port:custom_riscv_core/iwb_adr_o[28]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_68_1 {{port:custom_riscv_core/iwb_adr_o[27]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_69_1 {{port:custom_riscv_core/iwb_adr_o[26]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_70_1 {{port:custom_riscv_core/iwb_adr_o[25]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_71_1 {{port:custom_riscv_core/iwb_adr_o[24]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_72_1 {{port:custom_riscv_core/iwb_adr_o[23]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_73_1 {{port:custom_riscv_core/iwb_adr_o[22]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_74_1 {{port:custom_riscv_core/iwb_adr_o[21]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_75_1 {{port:custom_riscv_core/iwb_adr_o[20]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_76_1 {{port:custom_riscv_core/iwb_adr_o[19]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_77_1 {{port:custom_riscv_core/iwb_adr_o[18]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_78_1 {{port:custom_riscv_core/iwb_adr_o[17]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_79_1 {{port:custom_riscv_core/iwb_adr_o[16]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_80_1 {{port:custom_riscv_core/iwb_adr_o[15]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_81_1 {{port:custom_riscv_core/iwb_adr_o[14]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_82_1 {{port:custom_riscv_core/iwb_adr_o[13]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_83_1 {{port:custom_riscv_core/iwb_adr_o[12]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_84_1 {{port:custom_riscv_core/iwb_adr_o[11]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_85_1 {{port:custom_riscv_core/iwb_adr_o[10]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_86_1 {{port:custom_riscv_core/iwb_adr_o[9]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_87_1 {{port:custom_riscv_core/iwb_adr_o[8]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_88_1 {{port:custom_riscv_core/iwb_adr_o[7]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_89_1 {{port:custom_riscv_core/iwb_adr_o[6]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_90_1 {{port:custom_riscv_core/iwb_adr_o[5]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_91_1 {{port:custom_riscv_core/iwb_adr_o[4]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_92_1 {{port:custom_riscv_core/iwb_adr_o[3]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_93_1 {{port:custom_riscv_core/iwb_adr_o[2]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_94_1 {{port:custom_riscv_core/iwb_adr_o[1]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_95_1 {{port:custom_riscv_core/iwb_adr_o[0]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_96_1 port:custom_riscv_core/iwb_cyc_o
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_13_97_1 port:custom_riscv_core/iwb_stb_o
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14 {{port:custom_riscv_core/dwb_adr_o[31]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_97_1 {{port:custom_riscv_core/dwb_adr_o[30]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_98_1 {{port:custom_riscv_core/dwb_adr_o[29]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_99_1 {{port:custom_riscv_core/dwb_adr_o[28]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_100_1 {{port:custom_riscv_core/dwb_adr_o[27]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_101_1 {{port:custom_riscv_core/dwb_adr_o[26]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_102_1 {{port:custom_riscv_core/dwb_adr_o[25]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_103_1 {{port:custom_riscv_core/dwb_adr_o[24]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_104_1 {{port:custom_riscv_core/dwb_adr_o[23]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_105_1 {{port:custom_riscv_core/dwb_adr_o[22]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_106_1 {{port:custom_riscv_core/dwb_adr_o[21]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_107_1 {{port:custom_riscv_core/dwb_adr_o[20]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_108_1 {{port:custom_riscv_core/dwb_adr_o[19]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_109_1 {{port:custom_riscv_core/dwb_adr_o[18]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_110_1 {{port:custom_riscv_core/dwb_adr_o[17]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_111_1 {{port:custom_riscv_core/dwb_adr_o[16]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_112_1 {{port:custom_riscv_core/dwb_adr_o[15]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_113_1 {{port:custom_riscv_core/dwb_adr_o[14]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_114_1 {{port:custom_riscv_core/dwb_adr_o[13]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_115_1 {{port:custom_riscv_core/dwb_adr_o[12]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_116_1 {{port:custom_riscv_core/dwb_adr_o[11]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_117_1 {{port:custom_riscv_core/dwb_adr_o[10]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_118_1 {{port:custom_riscv_core/dwb_adr_o[9]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_119_1 {{port:custom_riscv_core/dwb_adr_o[8]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_120_1 {{port:custom_riscv_core/dwb_adr_o[7]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_121_1 {{port:custom_riscv_core/dwb_adr_o[6]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_122_1 {{port:custom_riscv_core/dwb_adr_o[5]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_123_1 {{port:custom_riscv_core/dwb_adr_o[4]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_124_1 {{port:custom_riscv_core/dwb_adr_o[3]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_125_1 {{port:custom_riscv_core/dwb_adr_o[2]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_126_1 {{port:custom_riscv_core/dwb_adr_o[1]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_127_1 {{port:custom_riscv_core/dwb_adr_o[0]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_128_1 {{port:custom_riscv_core/dwb_dat_o[31]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_129_1 {{port:custom_riscv_core/dwb_dat_o[30]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_130_1 {{port:custom_riscv_core/dwb_dat_o[29]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_131_1 {{port:custom_riscv_core/dwb_dat_o[28]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_132_1 {{port:custom_riscv_core/dwb_dat_o[27]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_133_1 {{port:custom_riscv_core/dwb_dat_o[26]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_134_1 {{port:custom_riscv_core/dwb_dat_o[25]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_135_1 {{port:custom_riscv_core/dwb_dat_o[24]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_136_1 {{port:custom_riscv_core/dwb_dat_o[23]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_137_1 {{port:custom_riscv_core/dwb_dat_o[22]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_138_1 {{port:custom_riscv_core/dwb_dat_o[21]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_139_1 {{port:custom_riscv_core/dwb_dat_o[20]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_140_1 {{port:custom_riscv_core/dwb_dat_o[19]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_141_1 {{port:custom_riscv_core/dwb_dat_o[18]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_142_1 {{port:custom_riscv_core/dwb_dat_o[17]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_143_1 {{port:custom_riscv_core/dwb_dat_o[16]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_144_1 {{port:custom_riscv_core/dwb_dat_o[15]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_145_1 {{port:custom_riscv_core/dwb_dat_o[14]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_146_1 {{port:custom_riscv_core/dwb_dat_o[13]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_147_1 {{port:custom_riscv_core/dwb_dat_o[12]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_148_1 {{port:custom_riscv_core/dwb_dat_o[11]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_149_1 {{port:custom_riscv_core/dwb_dat_o[10]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_150_1 {{port:custom_riscv_core/dwb_dat_o[9]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_151_1 {{port:custom_riscv_core/dwb_dat_o[8]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_152_1 {{port:custom_riscv_core/dwb_dat_o[7]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_153_1 {{port:custom_riscv_core/dwb_dat_o[6]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_154_1 {{port:custom_riscv_core/dwb_dat_o[5]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_155_1 {{port:custom_riscv_core/dwb_dat_o[4]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_156_1 {{port:custom_riscv_core/dwb_dat_o[3]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_157_1 {{port:custom_riscv_core/dwb_dat_o[2]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_158_1 {{port:custom_riscv_core/dwb_dat_o[1]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_159_1 {{port:custom_riscv_core/dwb_dat_o[0]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_160_1 port:custom_riscv_core/dwb_cyc_o
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_161_1 port:custom_riscv_core/dwb_stb_o
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_162_1 port:custom_riscv_core/dwb_we_o
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_163_1 {{port:custom_riscv_core/dwb_sel_o[3]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_164_1 {{port:custom_riscv_core/dwb_sel_o[2]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_165_1 {{port:custom_riscv_core/dwb_sel_o[1]}}
external_delay -accumulate -output {3000.0 3000.0 3000.0 3000.0} -clock clock:custom_riscv_core/sys_clk -name basic_timing.sdc_line_14_166_1 {{port:custom_riscv_core/dwb_sel_o[0]}}
path_group -paths [specify_paths -lenient -to clock:custom_riscv_core/sys_clk]  -name sys_clk -group cost_group:custom_riscv_core/sys_clk -user_priority -1047552
set_clock_groups_write_script -name "clock_groups_sys_clk_to_others" -asynchronous -group clock:custom_riscv_core/sys_clk
# BEGIN DFT SECTION
set_db -quiet dft_scan_style muxed_scan
set_db -quiet dft_scanbit_waveform_analysis false
# END DFT SECTION
set_db -quiet design:custom_riscv_core .seq_reason_deleted_internal {{{mdu_inst/remainder_reg_reg[32]} unloaded {mdu_inst/remainder_reg[32]}} {mdu_inst/mul_sign unloaded mdu_inst/mul_sign} {mdu_inst/busy_reg unloaded mdu_inst/busy} {{csr_inst/mstatus_reg[0]} {{constant 0}} {csr_inst/mstatus[0]}} {{csr_inst/mstatus_reg[1]} {{constant 0}} {csr_inst/mstatus[1]}} {{csr_inst/mstatus_reg[2]} {{constant 0}} {csr_inst/mstatus[2]}} {{csr_inst/mstatus_reg[4]} {{constant 0}} {csr_inst/mstatus[4]}} {{csr_inst/mstatus_reg[5]} {{constant 0}} {csr_inst/mstatus[5]}} {{csr_inst/mstatus_reg[6]} {{constant 0}} {csr_inst/mstatus[6]}} {{csr_inst/mstatus_reg[8]} {{constant 0}} {csr_inst/mstatus[8]}} {{csr_inst/mstatus_reg[9]} {{constant 0}} {csr_inst/mstatus[9]}} {{csr_inst/mstatus_reg[10]} {{constant 0}} {csr_inst/mstatus[10]}} {{csr_inst/mstatus_reg[13]} {{constant 0}} {csr_inst/mstatus[13]}} {{csr_inst/mstatus_reg[14]} {{constant 0}} {csr_inst/mstatus[14]}} {{csr_inst/mstatus_reg[15]} {{constant 0}} {csr_inst/mstatus[15]}} {{csr_inst/mstatus_reg[16]} {{constant 0}} {csr_inst/mstatus[16]}} {{csr_inst/mstatus_reg[17]} {{constant 0}} {csr_inst/mstatus[17]}} {{csr_inst/mstatus_reg[18]} {{constant 0}} {csr_inst/mstatus[18]}} {{csr_inst/mstatus_reg[19]} {{constant 0}} {csr_inst/mstatus[19]}} {{csr_inst/mstatus_reg[20]} {{constant 0}} {csr_inst/mstatus[20]}} {{csr_inst/mstatus_reg[21]} {{constant 0}} {csr_inst/mstatus[21]}} {{csr_inst/mstatus_reg[22]} {{constant 0}} {csr_inst/mstatus[22]}} {{csr_inst/mstatus_reg[23]} {{constant 0}} {csr_inst/mstatus[23]}} {{csr_inst/mstatus_reg[24]} {{constant 0}} {csr_inst/mstatus[24]}} {{csr_inst/mstatus_reg[25]} {{constant 0}} {csr_inst/mstatus[25]}} {{csr_inst/mstatus_reg[26]} {{constant 0}} {csr_inst/mstatus[26]}} {{csr_inst/mstatus_reg[27]} {{constant 0}} {csr_inst/mstatus[27]}} {{csr_inst/mstatus_reg[28]} {{constant 0}} {csr_inst/mstatus[28]}} {{csr_inst/mstatus_reg[29]} {{constant 0}} {csr_inst/mstatus[29]}} {{csr_inst/mstatus_reg[30]} {{constant 0}} {csr_inst/mstatus[30]}} {{csr_inst/mstatus_reg[31]} {{constant 0}} {csr_inst/mstatus[31]}} {dwb_stb_reg_reg {{merged with dwb_cyc_reg_reg}} dwb_stb_reg dwb_cyc_reg} {iwb_stb_reg_reg {{merged with iwb_cyc_reg_reg}} iwb_stb_reg iwb_cyc_reg} {{trap_cause_reg[6]} {{merged with trap_cause_reg[5]}} {trap_cause[6]} {trap_cause[5]}} {{trap_cause_reg[7]} {{merged with trap_cause_reg[5]}} {trap_cause[7]} {trap_cause[5]}} {{trap_cause_reg[8]} {{merged with trap_cause_reg[5]}} {trap_cause[8]} {trap_cause[5]}} {{trap_cause_reg[9]} {{merged with trap_cause_reg[5]}} {trap_cause[9]} {trap_cause[5]}} {{trap_cause_reg[10]} {{merged with trap_cause_reg[5]}} {trap_cause[10]} {trap_cause[5]}} {{trap_cause_reg[11]} {{merged with trap_cause_reg[5]}} {trap_cause[11]} {trap_cause[5]}} {{trap_cause_reg[12]} {{merged with trap_cause_reg[5]}} {trap_cause[12]} {trap_cause[5]}} {{trap_cause_reg[13]} {{merged with trap_cause_reg[5]}} {trap_cause[13]} {trap_cause[5]}} {{trap_cause_reg[14]} {{merged with trap_cause_reg[5]}} {trap_cause[14]} {trap_cause[5]}} {{trap_cause_reg[15]} {{merged with trap_cause_reg[5]}} {trap_cause[15]} {trap_cause[5]}} {{trap_cause_reg[16]} {{merged with trap_cause_reg[5]}} {trap_cause[16]} {trap_cause[5]}} {{trap_cause_reg[17]} {{merged with trap_cause_reg[5]}} {trap_cause[17]} {trap_cause[5]}} {{trap_cause_reg[18]} {{merged with trap_cause_reg[5]}} {trap_cause[18]} {trap_cause[5]}} {{trap_cause_reg[19]} {{merged with trap_cause_reg[5]}} {trap_cause[19]} {trap_cause[5]}} {{trap_cause_reg[20]} {{merged with trap_cause_reg[5]}} {trap_cause[20]} {trap_cause[5]}} {{trap_cause_reg[21]} {{merged with trap_cause_reg[5]}} {trap_cause[21]} {trap_cause[5]}} {{trap_cause_reg[22]} {{merged with trap_cause_reg[5]}} {trap_cause[22]} {trap_cause[5]}} {{trap_cause_reg[23]} {{merged with trap_cause_reg[5]}} {trap_cause[23]} {trap_cause[5]}} {{trap_cause_reg[24]} {{merged with trap_cause_reg[5]}} {trap_cause[24]} {trap_cause[5]}} {{trap_cause_reg[25]} {{merged with trap_cause_reg[5]}} {trap_cause[25]} {trap_cause[5]}} {{trap_cause_reg[26]} {{merged with trap_cause_reg[5]}} {trap_cause[26]} {trap_cause[5]}} {{trap_cause_reg[27]} {{merged with trap_cause_reg[5]}} {trap_cause[27]} {trap_cause[5]}} {{trap_cause_reg[28]} {{merged with trap_cause_reg[5]}} {trap_cause[28]} {trap_cause[5]}} {{trap_cause_reg[29]} {{merged with trap_cause_reg[5]}} {trap_cause[29]} {trap_cause[5]}} {{trap_cause_reg[30]} {{merged with trap_cause_reg[5]}} {trap_cause[30]} {trap_cause[5]}} {{regfile_inst_registers_reg[0][0]} unloaded {regfile_inst/registers[0][0]}} {{regfile_inst_registers_reg[0][1]} unloaded {regfile_inst/registers[0][1]}} {{regfile_inst_registers_reg[0][2]} unloaded {regfile_inst/registers[0][2]}} {{regfile_inst_registers_reg[0][3]} unloaded {regfile_inst/registers[0][3]}} {{regfile_inst_registers_reg[0][4]} unloaded {regfile_inst/registers[0][4]}} {{regfile_inst_registers_reg[0][5]} unloaded {regfile_inst/registers[0][5]}} {{regfile_inst_registers_reg[0][6]} unloaded {regfile_inst/registers[0][6]}} {{regfile_inst_registers_reg[0][7]} unloaded {regfile_inst/registers[0][7]}} {{regfile_inst_registers_reg[0][8]} unloaded {regfile_inst/registers[0][8]}} {{regfile_inst_registers_reg[0][9]} unloaded {regfile_inst/registers[0][9]}} {{regfile_inst_registers_reg[0][10]} unloaded {regfile_inst/registers[0][10]}} {{regfile_inst_registers_reg[0][11]} unloaded {regfile_inst/registers[0][11]}} {{regfile_inst_registers_reg[0][12]} unloaded {regfile_inst/registers[0][12]}} {{regfile_inst_registers_reg[0][13]} unloaded {regfile_inst/registers[0][13]}} {{regfile_inst_registers_reg[0][14]} unloaded {regfile_inst/registers[0][14]}} {{regfile_inst_registers_reg[0][15]} unloaded {regfile_inst/registers[0][15]}} {{regfile_inst_registers_reg[0][16]} unloaded {regfile_inst/registers[0][16]}} {{regfile_inst_registers_reg[0][17]} unloaded {regfile_inst/registers[0][17]}} {{regfile_inst_registers_reg[0][18]} unloaded {regfile_inst/registers[0][18]}} {{regfile_inst_registers_reg[0][19]} unloaded {regfile_inst/registers[0][19]}} {{regfile_inst_registers_reg[0][20]} unloaded {regfile_inst/registers[0][20]}} {{regfile_inst_registers_reg[0][21]} unloaded {regfile_inst/registers[0][21]}} {{regfile_inst_registers_reg[0][22]} unloaded {regfile_inst/registers[0][22]}} {{regfile_inst_registers_reg[0][23]} unloaded {regfile_inst/registers[0][23]}} {{regfile_inst_registers_reg[0][24]} unloaded {regfile_inst/registers[0][24]}} {{regfile_inst_registers_reg[0][25]} unloaded {regfile_inst/registers[0][25]}} {{regfile_inst_registers_reg[0][26]} unloaded {regfile_inst/registers[0][26]}} {{regfile_inst_registers_reg[0][27]} unloaded {regfile_inst/registers[0][27]}} {{regfile_inst_registers_reg[0][28]} unloaded {regfile_inst/registers[0][28]}} {{regfile_inst_registers_reg[0][29]} unloaded {regfile_inst/registers[0][29]}} {{regfile_inst_registers_reg[0][30]} unloaded {regfile_inst/registers[0][30]}} {{regfile_inst_registers_reg[0][31]} unloaded {regfile_inst/registers[0][31]}} {{trap_cause_reg[5]} {{constant 0}} {trap_cause[5]}}}
set_db -quiet design:custom_riscv_core .qos_by_stage {{to_generic {wns -11111111} {tns -111111111} {vep -111111111} {area 216104} {cell_count 16009} {utilization  0.00} {runtime 70 80 71 81} }{first_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 234496} {cell_count 22460} {utilization  0.00} {runtime 41 128 50 140} }{second_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 228539} {cell_count 21746} {utilization  0.00} {runtime 30 171 40 193} }{reify {wns 520} {tns 0} {vep 0} {area 110607} {cell_count 12501} {utilization  0.00} {runtime 32 203 63 257} }{global_incr_map {wns 239} {tns 0} {vep 0} {area 103741} {cell_count 11296} {utilization  0.00} {runtime 7 211 8 266} }{incr_opt {wns 214748365} {tns 0} {vep 0} {area 102472} {cell_count 11035} {utilization  0.00} {runtime 20 235 20 292} }}
set_db -quiet design:custom_riscv_core .is_sop_cluster true
set_db -quiet design:custom_riscv_core .seq_mbci_coverage 0.0
set_db -quiet design:custom_riscv_core .hdl_user_name custom_riscv_core
set_db -quiet design:custom_riscv_core .hdl_filelist {{default -v2001 {SYNTHESIS} {../rtl/riscv_defines.vh ../rtl/alu.v ../rtl/regfile.v ../rtl/decoder.v ../rtl/mdu.v ../rtl/csr_unit.v ../rtl/exception_unit.v ../rtl/custom_riscv_core.v} {../rtl} {}}}
set_db -quiet design:custom_riscv_core .seq_reason_deleted {{{mdu_inst/remainder_reg_reg[32]} unloaded} {mdu_inst/mul_sign unloaded} {mdu_inst/busy_reg unloaded} {{csr_inst/mstatus_reg[0]} {{constant 0}}} {{csr_inst/mstatus_reg[1]} {{constant 0}}} {{csr_inst/mstatus_reg[2]} {{constant 0}}} {{csr_inst/mstatus_reg[4]} {{constant 0}}} {{csr_inst/mstatus_reg[5]} {{constant 0}}} {{csr_inst/mstatus_reg[6]} {{constant 0}}} {{csr_inst/mstatus_reg[8]} {{constant 0}}} {{csr_inst/mstatus_reg[9]} {{constant 0}}} {{csr_inst/mstatus_reg[10]} {{constant 0}}} {{csr_inst/mstatus_reg[13]} {{constant 0}}} {{csr_inst/mstatus_reg[14]} {{constant 0}}} {{csr_inst/mstatus_reg[15]} {{constant 0}}} {{csr_inst/mstatus_reg[16]} {{constant 0}}} {{csr_inst/mstatus_reg[17]} {{constant 0}}} {{csr_inst/mstatus_reg[18]} {{constant 0}}} {{csr_inst/mstatus_reg[19]} {{constant 0}}} {{csr_inst/mstatus_reg[20]} {{constant 0}}} {{csr_inst/mstatus_reg[21]} {{constant 0}}} {{csr_inst/mstatus_reg[22]} {{constant 0}}} {{csr_inst/mstatus_reg[23]} {{constant 0}}} {{csr_inst/mstatus_reg[24]} {{constant 0}}} {{csr_inst/mstatus_reg[25]} {{constant 0}}} {{csr_inst/mstatus_reg[26]} {{constant 0}}} {{csr_inst/mstatus_reg[27]} {{constant 0}}} {{csr_inst/mstatus_reg[28]} {{constant 0}}} {{csr_inst/mstatus_reg[29]} {{constant 0}}} {{csr_inst/mstatus_reg[30]} {{constant 0}}} {{csr_inst/mstatus_reg[31]} {{constant 0}}} {dwb_stb_reg_reg {{merged with dwb_cyc_reg_reg}}} {iwb_stb_reg_reg {{merged with iwb_cyc_reg_reg}}} {{trap_cause_reg[6]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[7]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[8]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[9]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[10]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[11]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[12]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[13]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[14]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[15]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[16]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[17]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[18]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[19]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[20]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[21]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[22]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[23]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[24]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[25]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[26]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[27]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[28]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[29]} {{merged with trap_cause_reg[5]}}} {{trap_cause_reg[30]} {{merged with trap_cause_reg[5]}}} {{regfile_inst_registers_reg[0][0]} unloaded} {{regfile_inst_registers_reg[0][1]} unloaded} {{regfile_inst_registers_reg[0][2]} unloaded} {{regfile_inst_registers_reg[0][3]} unloaded} {{regfile_inst_registers_reg[0][4]} unloaded} {{regfile_inst_registers_reg[0][5]} unloaded} {{regfile_inst_registers_reg[0][6]} unloaded} {{regfile_inst_registers_reg[0][7]} unloaded} {{regfile_inst_registers_reg[0][8]} unloaded} {{regfile_inst_registers_reg[0][9]} unloaded} {{regfile_inst_registers_reg[0][10]} unloaded} {{regfile_inst_registers_reg[0][11]} unloaded} {{regfile_inst_registers_reg[0][12]} unloaded} {{regfile_inst_registers_reg[0][13]} unloaded} {{regfile_inst_registers_reg[0][14]} unloaded} {{regfile_inst_registers_reg[0][15]} unloaded} {{regfile_inst_registers_reg[0][16]} unloaded} {{regfile_inst_registers_reg[0][17]} unloaded} {{regfile_inst_registers_reg[0][18]} unloaded} {{regfile_inst_registers_reg[0][19]} unloaded} {{regfile_inst_registers_reg[0][20]} unloaded} {{regfile_inst_registers_reg[0][21]} unloaded} {{regfile_inst_registers_reg[0][22]} unloaded} {{regfile_inst_registers_reg[0][23]} unloaded} {{regfile_inst_registers_reg[0][24]} unloaded} {{regfile_inst_registers_reg[0][25]} unloaded} {{regfile_inst_registers_reg[0][26]} unloaded} {{regfile_inst_registers_reg[0][27]} unloaded} {{regfile_inst_registers_reg[0][28]} unloaded} {{regfile_inst_registers_reg[0][29]} unloaded} {{regfile_inst_registers_reg[0][30]} unloaded} {{regfile_inst_registers_reg[0][31]} unloaded} {{trap_cause_reg[5]} {{constant 0}}}}
set_db -quiet design:custom_riscv_core .verification_directory fv/custom_riscv_core
set_db -quiet design:custom_riscv_core .lp_clock_gating_max_flops inf
set_db -quiet design:custom_riscv_core .arch_filename ../rtl/../rtl/custom_riscv_core.v
set_db -quiet design:custom_riscv_core .entity_filename ../rtl/../rtl/custom_riscv_core.v
set_db -quiet port:custom_riscv_core/clk .original_name clk
set_db -quiet port:custom_riscv_core/rst_n .original_name rst_n
set_db -quiet {port:custom_riscv_core/iwb_dat_i[31]} .original_name {iwb_dat_i[31]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[30]} .original_name {iwb_dat_i[30]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[29]} .original_name {iwb_dat_i[29]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[28]} .original_name {iwb_dat_i[28]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[27]} .original_name {iwb_dat_i[27]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[26]} .original_name {iwb_dat_i[26]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[25]} .original_name {iwb_dat_i[25]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[24]} .original_name {iwb_dat_i[24]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[23]} .original_name {iwb_dat_i[23]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[22]} .original_name {iwb_dat_i[22]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[21]} .original_name {iwb_dat_i[21]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[20]} .original_name {iwb_dat_i[20]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[19]} .original_name {iwb_dat_i[19]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[18]} .original_name {iwb_dat_i[18]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[17]} .original_name {iwb_dat_i[17]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[16]} .original_name {iwb_dat_i[16]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[15]} .original_name {iwb_dat_i[15]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[14]} .original_name {iwb_dat_i[14]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[13]} .original_name {iwb_dat_i[13]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[12]} .original_name {iwb_dat_i[12]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[11]} .original_name {iwb_dat_i[11]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[10]} .original_name {iwb_dat_i[10]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[9]} .original_name {iwb_dat_i[9]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[8]} .original_name {iwb_dat_i[8]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[7]} .original_name {iwb_dat_i[7]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[6]} .original_name {iwb_dat_i[6]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[5]} .original_name {iwb_dat_i[5]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[4]} .original_name {iwb_dat_i[4]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[3]} .original_name {iwb_dat_i[3]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[2]} .original_name {iwb_dat_i[2]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[1]} .original_name {iwb_dat_i[1]}
set_db -quiet {port:custom_riscv_core/iwb_dat_i[0]} .original_name {iwb_dat_i[0]}
set_db -quiet port:custom_riscv_core/iwb_ack_i .original_name iwb_ack_i
set_db -quiet {port:custom_riscv_core/dwb_dat_i[31]} .original_name {dwb_dat_i[31]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[30]} .original_name {dwb_dat_i[30]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[29]} .original_name {dwb_dat_i[29]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[28]} .original_name {dwb_dat_i[28]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[27]} .original_name {dwb_dat_i[27]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[26]} .original_name {dwb_dat_i[26]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[25]} .original_name {dwb_dat_i[25]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[24]} .original_name {dwb_dat_i[24]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[23]} .original_name {dwb_dat_i[23]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[22]} .original_name {dwb_dat_i[22]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[21]} .original_name {dwb_dat_i[21]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[20]} .original_name {dwb_dat_i[20]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[19]} .original_name {dwb_dat_i[19]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[18]} .original_name {dwb_dat_i[18]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[17]} .original_name {dwb_dat_i[17]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[16]} .original_name {dwb_dat_i[16]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[15]} .original_name {dwb_dat_i[15]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[14]} .original_name {dwb_dat_i[14]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[13]} .original_name {dwb_dat_i[13]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[12]} .original_name {dwb_dat_i[12]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[11]} .original_name {dwb_dat_i[11]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[10]} .original_name {dwb_dat_i[10]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[9]} .original_name {dwb_dat_i[9]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[8]} .original_name {dwb_dat_i[8]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[7]} .original_name {dwb_dat_i[7]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[6]} .original_name {dwb_dat_i[6]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[5]} .original_name {dwb_dat_i[5]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[4]} .original_name {dwb_dat_i[4]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[3]} .original_name {dwb_dat_i[3]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[2]} .original_name {dwb_dat_i[2]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[1]} .original_name {dwb_dat_i[1]}
set_db -quiet {port:custom_riscv_core/dwb_dat_i[0]} .original_name {dwb_dat_i[0]}
set_db -quiet port:custom_riscv_core/dwb_ack_i .original_name dwb_ack_i
set_db -quiet port:custom_riscv_core/dwb_err_i .original_name dwb_err_i
set_db -quiet {port:custom_riscv_core/interrupts[31]} .original_name {interrupts[31]}
set_db -quiet {port:custom_riscv_core/interrupts[30]} .original_name {interrupts[30]}
set_db -quiet {port:custom_riscv_core/interrupts[29]} .original_name {interrupts[29]}
set_db -quiet {port:custom_riscv_core/interrupts[28]} .original_name {interrupts[28]}
set_db -quiet {port:custom_riscv_core/interrupts[27]} .original_name {interrupts[27]}
set_db -quiet {port:custom_riscv_core/interrupts[26]} .original_name {interrupts[26]}
set_db -quiet {port:custom_riscv_core/interrupts[25]} .original_name {interrupts[25]}
set_db -quiet {port:custom_riscv_core/interrupts[24]} .original_name {interrupts[24]}
set_db -quiet {port:custom_riscv_core/interrupts[23]} .original_name {interrupts[23]}
set_db -quiet {port:custom_riscv_core/interrupts[22]} .original_name {interrupts[22]}
set_db -quiet {port:custom_riscv_core/interrupts[21]} .original_name {interrupts[21]}
set_db -quiet {port:custom_riscv_core/interrupts[20]} .original_name {interrupts[20]}
set_db -quiet {port:custom_riscv_core/interrupts[19]} .original_name {interrupts[19]}
set_db -quiet {port:custom_riscv_core/interrupts[18]} .original_name {interrupts[18]}
set_db -quiet {port:custom_riscv_core/interrupts[17]} .original_name {interrupts[17]}
set_db -quiet {port:custom_riscv_core/interrupts[16]} .original_name {interrupts[16]}
set_db -quiet {port:custom_riscv_core/interrupts[15]} .original_name {interrupts[15]}
set_db -quiet {port:custom_riscv_core/interrupts[14]} .original_name {interrupts[14]}
set_db -quiet {port:custom_riscv_core/interrupts[13]} .original_name {interrupts[13]}
set_db -quiet {port:custom_riscv_core/interrupts[12]} .original_name {interrupts[12]}
set_db -quiet {port:custom_riscv_core/interrupts[11]} .original_name {interrupts[11]}
set_db -quiet {port:custom_riscv_core/interrupts[10]} .original_name {interrupts[10]}
set_db -quiet {port:custom_riscv_core/interrupts[9]} .original_name {interrupts[9]}
set_db -quiet {port:custom_riscv_core/interrupts[8]} .original_name {interrupts[8]}
set_db -quiet {port:custom_riscv_core/interrupts[7]} .original_name {interrupts[7]}
set_db -quiet {port:custom_riscv_core/interrupts[6]} .original_name {interrupts[6]}
set_db -quiet {port:custom_riscv_core/interrupts[5]} .original_name {interrupts[5]}
set_db -quiet {port:custom_riscv_core/interrupts[4]} .original_name {interrupts[4]}
set_db -quiet {port:custom_riscv_core/interrupts[3]} .original_name {interrupts[3]}
set_db -quiet {port:custom_riscv_core/interrupts[2]} .original_name {interrupts[2]}
set_db -quiet {port:custom_riscv_core/interrupts[1]} .original_name {interrupts[1]}
set_db -quiet {port:custom_riscv_core/interrupts[0]} .original_name {interrupts[0]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[31]} .original_name {iwb_adr_o[31]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[30]} .original_name {iwb_adr_o[30]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[29]} .original_name {iwb_adr_o[29]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[28]} .original_name {iwb_adr_o[28]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[27]} .original_name {iwb_adr_o[27]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[26]} .original_name {iwb_adr_o[26]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[25]} .original_name {iwb_adr_o[25]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[24]} .original_name {iwb_adr_o[24]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[23]} .original_name {iwb_adr_o[23]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[22]} .original_name {iwb_adr_o[22]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[21]} .original_name {iwb_adr_o[21]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[20]} .original_name {iwb_adr_o[20]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[19]} .original_name {iwb_adr_o[19]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[18]} .original_name {iwb_adr_o[18]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[17]} .original_name {iwb_adr_o[17]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[16]} .original_name {iwb_adr_o[16]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[15]} .original_name {iwb_adr_o[15]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[14]} .original_name {iwb_adr_o[14]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[13]} .original_name {iwb_adr_o[13]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[12]} .original_name {iwb_adr_o[12]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[11]} .original_name {iwb_adr_o[11]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[10]} .original_name {iwb_adr_o[10]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[9]} .original_name {iwb_adr_o[9]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[8]} .original_name {iwb_adr_o[8]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[7]} .original_name {iwb_adr_o[7]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[6]} .original_name {iwb_adr_o[6]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[5]} .original_name {iwb_adr_o[5]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[4]} .original_name {iwb_adr_o[4]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[3]} .original_name {iwb_adr_o[3]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[2]} .original_name {iwb_adr_o[2]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[1]} .original_name {iwb_adr_o[1]}
set_db -quiet {port:custom_riscv_core/iwb_adr_o[0]} .original_name {iwb_adr_o[0]}
set_db -quiet port:custom_riscv_core/iwb_cyc_o .original_name iwb_cyc_o
set_db -quiet port:custom_riscv_core/iwb_stb_o .original_name iwb_stb_o
set_db -quiet {port:custom_riscv_core/dwb_adr_o[31]} .original_name {dwb_adr_o[31]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[30]} .original_name {dwb_adr_o[30]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[29]} .original_name {dwb_adr_o[29]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[28]} .original_name {dwb_adr_o[28]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[27]} .original_name {dwb_adr_o[27]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[26]} .original_name {dwb_adr_o[26]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[25]} .original_name {dwb_adr_o[25]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[24]} .original_name {dwb_adr_o[24]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[23]} .original_name {dwb_adr_o[23]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[22]} .original_name {dwb_adr_o[22]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[21]} .original_name {dwb_adr_o[21]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[20]} .original_name {dwb_adr_o[20]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[19]} .original_name {dwb_adr_o[19]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[18]} .original_name {dwb_adr_o[18]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[17]} .original_name {dwb_adr_o[17]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[16]} .original_name {dwb_adr_o[16]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[15]} .original_name {dwb_adr_o[15]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[14]} .original_name {dwb_adr_o[14]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[13]} .original_name {dwb_adr_o[13]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[12]} .original_name {dwb_adr_o[12]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[11]} .original_name {dwb_adr_o[11]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[10]} .original_name {dwb_adr_o[10]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[9]} .original_name {dwb_adr_o[9]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[8]} .original_name {dwb_adr_o[8]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[7]} .original_name {dwb_adr_o[7]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[6]} .original_name {dwb_adr_o[6]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[5]} .original_name {dwb_adr_o[5]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[4]} .original_name {dwb_adr_o[4]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[3]} .original_name {dwb_adr_o[3]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[2]} .original_name {dwb_adr_o[2]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[1]} .original_name {dwb_adr_o[1]}
set_db -quiet {port:custom_riscv_core/dwb_adr_o[0]} .original_name {dwb_adr_o[0]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[31]} .original_name {dwb_dat_o[31]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[30]} .original_name {dwb_dat_o[30]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[29]} .original_name {dwb_dat_o[29]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[28]} .original_name {dwb_dat_o[28]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[27]} .original_name {dwb_dat_o[27]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[26]} .original_name {dwb_dat_o[26]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[25]} .original_name {dwb_dat_o[25]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[24]} .original_name {dwb_dat_o[24]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[23]} .original_name {dwb_dat_o[23]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[22]} .original_name {dwb_dat_o[22]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[21]} .original_name {dwb_dat_o[21]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[20]} .original_name {dwb_dat_o[20]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[19]} .original_name {dwb_dat_o[19]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[18]} .original_name {dwb_dat_o[18]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[17]} .original_name {dwb_dat_o[17]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[16]} .original_name {dwb_dat_o[16]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[15]} .original_name {dwb_dat_o[15]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[14]} .original_name {dwb_dat_o[14]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[13]} .original_name {dwb_dat_o[13]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[12]} .original_name {dwb_dat_o[12]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[11]} .original_name {dwb_dat_o[11]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[10]} .original_name {dwb_dat_o[10]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[9]} .original_name {dwb_dat_o[9]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[8]} .original_name {dwb_dat_o[8]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[7]} .original_name {dwb_dat_o[7]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[6]} .original_name {dwb_dat_o[6]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[5]} .original_name {dwb_dat_o[5]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[4]} .original_name {dwb_dat_o[4]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[3]} .original_name {dwb_dat_o[3]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[2]} .original_name {dwb_dat_o[2]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[1]} .original_name {dwb_dat_o[1]}
set_db -quiet {port:custom_riscv_core/dwb_dat_o[0]} .original_name {dwb_dat_o[0]}
set_db -quiet port:custom_riscv_core/dwb_we_o .original_name dwb_we_o
set_db -quiet {port:custom_riscv_core/dwb_sel_o[3]} .original_name {dwb_sel_o[3]}
set_db -quiet {port:custom_riscv_core/dwb_sel_o[2]} .original_name {dwb_sel_o[2]}
set_db -quiet {port:custom_riscv_core/dwb_sel_o[1]} .original_name {dwb_sel_o[1]}
set_db -quiet {port:custom_riscv_core/dwb_sel_o[0]} .original_name {dwb_sel_o[0]}
set_db -quiet port:custom_riscv_core/dwb_cyc_o .original_name dwb_cyc_o
set_db -quiet port:custom_riscv_core/dwb_stb_o .original_name dwb_stb_o
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[0]} .original_name {{csr_inst/mip[0]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[0]} .single_bit_orig_name {csr_inst/mip[0]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[0]/Q} .original_name {csr_inst/mip[0]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[1]} .original_name {{csr_inst/mip[1]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[1]} .single_bit_orig_name {csr_inst/mip[1]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[1]/Q} .original_name {csr_inst/mip[1]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[2]} .original_name {{csr_inst/mip[2]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[2]} .single_bit_orig_name {csr_inst/mip[2]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[2]/Q} .original_name {csr_inst/mip[2]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[3]} .original_name {{csr_inst/mip[3]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[3]} .single_bit_orig_name {csr_inst/mip[3]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[3]/Q} .original_name {csr_inst/mip[3]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[4]} .original_name {{csr_inst/mip[4]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[4]} .single_bit_orig_name {csr_inst/mip[4]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[4]/Q} .original_name {csr_inst/mip[4]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[5]} .original_name {{csr_inst/mip[5]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[5]} .single_bit_orig_name {csr_inst/mip[5]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[5]/Q} .original_name {csr_inst/mip[5]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[6]} .original_name {{csr_inst/mip[6]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[6]} .single_bit_orig_name {csr_inst/mip[6]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[6]/Q} .original_name {csr_inst/mip[6]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[7]} .original_name {{csr_inst/mip[7]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[7]} .single_bit_orig_name {csr_inst/mip[7]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[7]/Q} .original_name {csr_inst/mip[7]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[8]} .original_name {{csr_inst/mip[8]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[8]} .single_bit_orig_name {csr_inst/mip[8]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[8]/Q} .original_name {csr_inst/mip[8]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[9]} .original_name {{csr_inst/mip[9]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[9]} .single_bit_orig_name {csr_inst/mip[9]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[9]/Q} .original_name {csr_inst/mip[9]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[10]} .original_name {{csr_inst/mip[10]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[10]} .single_bit_orig_name {csr_inst/mip[10]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[10]/Q} .original_name {csr_inst/mip[10]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[11]} .original_name {{csr_inst/mip[11]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[11]} .single_bit_orig_name {csr_inst/mip[11]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[11]/Q} .original_name {csr_inst/mip[11]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[12]} .original_name {{csr_inst/mip[12]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[12]} .single_bit_orig_name {csr_inst/mip[12]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[12]/Q} .original_name {csr_inst/mip[12]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[13]} .original_name {{csr_inst/mip[13]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[13]} .single_bit_orig_name {csr_inst/mip[13]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[13]/Q} .original_name {csr_inst/mip[13]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[14]} .original_name {{csr_inst/mip[14]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[14]} .single_bit_orig_name {csr_inst/mip[14]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[14]/Q} .original_name {csr_inst/mip[14]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[15]} .original_name {{csr_inst/mip[15]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[15]} .single_bit_orig_name {csr_inst/mip[15]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[15]/Q} .original_name {csr_inst/mip[15]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[16]} .original_name {{csr_inst/mip[16]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[16]} .single_bit_orig_name {csr_inst/mip[16]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[16]/Q} .original_name {csr_inst/mip[16]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[17]} .original_name {{csr_inst/mip[17]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[17]} .single_bit_orig_name {csr_inst/mip[17]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[17]/Q} .original_name {csr_inst/mip[17]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[18]} .original_name {{csr_inst/mip[18]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[18]} .single_bit_orig_name {csr_inst/mip[18]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[18]/Q} .original_name {csr_inst/mip[18]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[19]} .original_name {{csr_inst/mip[19]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[19]} .single_bit_orig_name {csr_inst/mip[19]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[19]/Q} .original_name {csr_inst/mip[19]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[20]} .original_name {{csr_inst/mip[20]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[20]} .single_bit_orig_name {csr_inst/mip[20]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[20]/Q} .original_name {csr_inst/mip[20]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[21]} .original_name {{csr_inst/mip[21]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[21]} .single_bit_orig_name {csr_inst/mip[21]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[21]/Q} .original_name {csr_inst/mip[21]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[22]} .original_name {{csr_inst/mip[22]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[22]} .single_bit_orig_name {csr_inst/mip[22]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[22]/Q} .original_name {csr_inst/mip[22]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[23]} .original_name {{csr_inst/mip[23]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[23]} .single_bit_orig_name {csr_inst/mip[23]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[23]/Q} .original_name {csr_inst/mip[23]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[24]} .original_name {{csr_inst/mip[24]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[24]} .single_bit_orig_name {csr_inst/mip[24]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[24]/Q} .original_name {csr_inst/mip[24]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[25]} .original_name {{csr_inst/mip[25]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[25]} .single_bit_orig_name {csr_inst/mip[25]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[25]/Q} .original_name {csr_inst/mip[25]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[26]} .original_name {{csr_inst/mip[26]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[26]} .single_bit_orig_name {csr_inst/mip[26]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[26]/Q} .original_name {csr_inst/mip[26]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[27]} .original_name {{csr_inst/mip[27]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[27]} .single_bit_orig_name {csr_inst/mip[27]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[27]/Q} .original_name {csr_inst/mip[27]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[28]} .original_name {{csr_inst/mip[28]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[28]} .single_bit_orig_name {csr_inst/mip[28]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[28]/Q} .original_name {csr_inst/mip[28]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[29]} .original_name {{csr_inst/mip[29]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[29]} .single_bit_orig_name {csr_inst/mip[29]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[29]/Q} .original_name {csr_inst/mip[29]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[30]} .original_name {{csr_inst/mip[30]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[30]} .single_bit_orig_name {csr_inst/mip[30]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[30]/Q} .original_name {csr_inst/mip[30]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[31]} .original_name {{csr_inst/mip[31]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[31]} .single_bit_orig_name {csr_inst/mip[31]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mip_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mip_reg[31]/Q} .original_name {csr_inst/mip[31]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[0]} .original_name {{alu_result_reg[0]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[0]} .single_bit_orig_name {alu_result_reg[0]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[0]/Q} .original_name {alu_result_reg[0]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[1]} .original_name {{alu_result_reg[1]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[1]} .single_bit_orig_name {alu_result_reg[1]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[1]/Q} .original_name {alu_result_reg[1]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[2]} .original_name {{alu_result_reg[2]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[2]} .single_bit_orig_name {alu_result_reg[2]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[2]/Q} .original_name {alu_result_reg[2]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[3]} .original_name {{alu_result_reg[3]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[3]} .single_bit_orig_name {alu_result_reg[3]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[3]/Q} .original_name {alu_result_reg[3]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[4]} .original_name {{alu_result_reg[4]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[4]} .single_bit_orig_name {alu_result_reg[4]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[4]/Q} .original_name {alu_result_reg[4]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[5]} .original_name {{alu_result_reg[5]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[5]} .single_bit_orig_name {alu_result_reg[5]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[5]/Q} .original_name {alu_result_reg[5]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[6]} .original_name {{alu_result_reg[6]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[6]} .single_bit_orig_name {alu_result_reg[6]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[6]/Q} .original_name {alu_result_reg[6]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[7]} .original_name {{alu_result_reg[7]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[7]} .single_bit_orig_name {alu_result_reg[7]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[7]/Q} .original_name {alu_result_reg[7]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[8]} .original_name {{alu_result_reg[8]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[8]} .single_bit_orig_name {alu_result_reg[8]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[8]/Q} .original_name {alu_result_reg[8]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[9]} .original_name {{alu_result_reg[9]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[9]} .single_bit_orig_name {alu_result_reg[9]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[9]/Q} .original_name {alu_result_reg[9]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[10]} .original_name {{alu_result_reg[10]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[10]} .single_bit_orig_name {alu_result_reg[10]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[10]/Q} .original_name {alu_result_reg[10]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[11]} .original_name {{alu_result_reg[11]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[11]} .single_bit_orig_name {alu_result_reg[11]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[11]/Q} .original_name {alu_result_reg[11]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[12]} .original_name {{alu_result_reg[12]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[12]} .single_bit_orig_name {alu_result_reg[12]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[12]/Q} .original_name {alu_result_reg[12]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[13]} .original_name {{alu_result_reg[13]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[13]} .single_bit_orig_name {alu_result_reg[13]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[13]/Q} .original_name {alu_result_reg[13]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[14]} .original_name {{alu_result_reg[14]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[14]} .single_bit_orig_name {alu_result_reg[14]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[14]/Q} .original_name {alu_result_reg[14]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[15]} .original_name {{alu_result_reg[15]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[15]} .single_bit_orig_name {alu_result_reg[15]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[15]/Q} .original_name {alu_result_reg[15]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[16]} .original_name {{alu_result_reg[16]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[16]} .single_bit_orig_name {alu_result_reg[16]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[16]/Q} .original_name {alu_result_reg[16]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[17]} .original_name {{alu_result_reg[17]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[17]} .single_bit_orig_name {alu_result_reg[17]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[17]/Q} .original_name {alu_result_reg[17]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[18]} .original_name {{alu_result_reg[18]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[18]} .single_bit_orig_name {alu_result_reg[18]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[18]/Q} .original_name {alu_result_reg[18]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[19]} .original_name {{alu_result_reg[19]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[19]} .single_bit_orig_name {alu_result_reg[19]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[19]/Q} .original_name {alu_result_reg[19]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[20]} .original_name {{alu_result_reg[20]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[20]} .single_bit_orig_name {alu_result_reg[20]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[20]/Q} .original_name {alu_result_reg[20]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[21]} .original_name {{alu_result_reg[21]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[21]} .single_bit_orig_name {alu_result_reg[21]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[21]/Q} .original_name {alu_result_reg[21]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[22]} .original_name {{alu_result_reg[22]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[22]} .single_bit_orig_name {alu_result_reg[22]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[22]/Q} .original_name {alu_result_reg[22]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[23]} .original_name {{alu_result_reg[23]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[23]} .single_bit_orig_name {alu_result_reg[23]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[23]/Q} .original_name {alu_result_reg[23]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[24]} .original_name {{alu_result_reg[24]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[24]} .single_bit_orig_name {alu_result_reg[24]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[24]/Q} .original_name {alu_result_reg[24]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[25]} .original_name {{alu_result_reg[25]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[25]} .single_bit_orig_name {alu_result_reg[25]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[25]/Q} .original_name {alu_result_reg[25]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[26]} .original_name {{alu_result_reg[26]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[26]} .single_bit_orig_name {alu_result_reg[26]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[26]/Q} .original_name {alu_result_reg[26]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[27]} .original_name {{alu_result_reg[27]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[27]} .single_bit_orig_name {alu_result_reg[27]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[27]/Q} .original_name {alu_result_reg[27]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[28]} .original_name {{alu_result_reg[28]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[28]} .single_bit_orig_name {alu_result_reg[28]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[28]/Q} .original_name {alu_result_reg[28]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[29]} .original_name {{alu_result_reg[29]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[29]} .single_bit_orig_name {alu_result_reg[29]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[29]/Q} .original_name {alu_result_reg[29]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[30]} .original_name {{alu_result_reg[30]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[30]} .single_bit_orig_name {alu_result_reg[30]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[30]/Q} .original_name {alu_result_reg[30]/q}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[31]} .original_name {{alu_result_reg[31]}}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[31]} .single_bit_orig_name {alu_result_reg[31]}
set_db -quiet {inst:custom_riscv_core/alu_result_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/alu_result_reg_reg[31]/Q} .original_name {alu_result_reg[31]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[0]} .original_name {{csr_inst/mcause[0]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[0]} .single_bit_orig_name {csr_inst/mcause[0]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[0]/Q} .original_name {csr_inst/mcause[0]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[1]} .original_name {{csr_inst/mcause[1]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[1]} .single_bit_orig_name {csr_inst/mcause[1]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[1]/Q} .original_name {csr_inst/mcause[1]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[2]} .original_name {{csr_inst/mcause[2]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[2]} .single_bit_orig_name {csr_inst/mcause[2]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[2]/Q} .original_name {csr_inst/mcause[2]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[3]} .original_name {{csr_inst/mcause[3]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[3]} .single_bit_orig_name {csr_inst/mcause[3]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[3]/Q} .original_name {csr_inst/mcause[3]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[4]} .original_name {{csr_inst/mcause[4]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[4]} .single_bit_orig_name {csr_inst/mcause[4]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[4]/Q} .original_name {csr_inst/mcause[4]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[5]} .original_name {{csr_inst/mcause[5]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[5]} .single_bit_orig_name {csr_inst/mcause[5]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[5]/Q} .original_name {csr_inst/mcause[5]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[6]} .original_name {{csr_inst/mcause[6]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[6]} .single_bit_orig_name {csr_inst/mcause[6]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[6]/Q} .original_name {csr_inst/mcause[6]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[7]} .original_name {{csr_inst/mcause[7]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[7]} .single_bit_orig_name {csr_inst/mcause[7]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[7]/Q} .original_name {csr_inst/mcause[7]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[8]} .original_name {{csr_inst/mcause[8]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[8]} .single_bit_orig_name {csr_inst/mcause[8]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[8]/Q} .original_name {csr_inst/mcause[8]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[9]} .original_name {{csr_inst/mcause[9]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[9]} .single_bit_orig_name {csr_inst/mcause[9]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[9]/Q} .original_name {csr_inst/mcause[9]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[10]} .original_name {{csr_inst/mcause[10]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[10]} .single_bit_orig_name {csr_inst/mcause[10]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[10]/Q} .original_name {csr_inst/mcause[10]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[11]} .original_name {{csr_inst/mcause[11]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[11]} .single_bit_orig_name {csr_inst/mcause[11]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[11]/Q} .original_name {csr_inst/mcause[11]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[12]} .original_name {{csr_inst/mcause[12]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[12]} .single_bit_orig_name {csr_inst/mcause[12]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[12]/Q} .original_name {csr_inst/mcause[12]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[13]} .original_name {{csr_inst/mcause[13]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[13]} .single_bit_orig_name {csr_inst/mcause[13]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[13]/Q} .original_name {csr_inst/mcause[13]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[14]} .original_name {{csr_inst/mcause[14]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[14]} .single_bit_orig_name {csr_inst/mcause[14]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[14]/Q} .original_name {csr_inst/mcause[14]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[15]} .original_name {{csr_inst/mcause[15]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[15]} .single_bit_orig_name {csr_inst/mcause[15]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[15]/Q} .original_name {csr_inst/mcause[15]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[16]} .original_name {{csr_inst/mcause[16]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[16]} .single_bit_orig_name {csr_inst/mcause[16]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[16]/Q} .original_name {csr_inst/mcause[16]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[17]} .original_name {{csr_inst/mcause[17]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[17]} .single_bit_orig_name {csr_inst/mcause[17]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[17]/Q} .original_name {csr_inst/mcause[17]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[18]} .original_name {{csr_inst/mcause[18]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[18]} .single_bit_orig_name {csr_inst/mcause[18]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[18]/Q} .original_name {csr_inst/mcause[18]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[19]} .original_name {{csr_inst/mcause[19]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[19]} .single_bit_orig_name {csr_inst/mcause[19]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[19]/Q} .original_name {csr_inst/mcause[19]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[20]} .original_name {{csr_inst/mcause[20]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[20]} .single_bit_orig_name {csr_inst/mcause[20]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[20]/Q} .original_name {csr_inst/mcause[20]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[21]} .original_name {{csr_inst/mcause[21]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[21]} .single_bit_orig_name {csr_inst/mcause[21]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[21]/Q} .original_name {csr_inst/mcause[21]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[22]} .original_name {{csr_inst/mcause[22]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[22]} .single_bit_orig_name {csr_inst/mcause[22]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[22]/Q} .original_name {csr_inst/mcause[22]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[23]} .original_name {{csr_inst/mcause[23]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[23]} .single_bit_orig_name {csr_inst/mcause[23]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[23]/Q} .original_name {csr_inst/mcause[23]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[24]} .original_name {{csr_inst/mcause[24]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[24]} .single_bit_orig_name {csr_inst/mcause[24]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[24]/Q} .original_name {csr_inst/mcause[24]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[25]} .original_name {{csr_inst/mcause[25]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[25]} .single_bit_orig_name {csr_inst/mcause[25]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[25]/Q} .original_name {csr_inst/mcause[25]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[26]} .original_name {{csr_inst/mcause[26]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[26]} .single_bit_orig_name {csr_inst/mcause[26]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[26]/Q} .original_name {csr_inst/mcause[26]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[27]} .original_name {{csr_inst/mcause[27]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[27]} .single_bit_orig_name {csr_inst/mcause[27]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[27]/Q} .original_name {csr_inst/mcause[27]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[28]} .original_name {{csr_inst/mcause[28]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[28]} .single_bit_orig_name {csr_inst/mcause[28]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[28]/Q} .original_name {csr_inst/mcause[28]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[29]} .original_name {{csr_inst/mcause[29]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[29]} .single_bit_orig_name {csr_inst/mcause[29]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[29]/Q} .original_name {csr_inst/mcause[29]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[30]} .original_name {{csr_inst/mcause[30]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[30]} .single_bit_orig_name {csr_inst/mcause[30]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[30]/Q} .original_name {csr_inst/mcause[30]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[31]} .original_name {{csr_inst/mcause[31]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[31]} .single_bit_orig_name {csr_inst/mcause[31]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcause_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcause_reg[31]/Q} .original_name {csr_inst/mcause[31]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[0]} .original_name {{csr_inst/mcycle[0]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[0]} .single_bit_orig_name {csr_inst/mcycle[0]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[0]/Q} .original_name {csr_inst/mcycle[0]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[1]} .original_name {{csr_inst/mcycle[1]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[1]} .single_bit_orig_name {csr_inst/mcycle[1]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[1]/Q} .original_name {csr_inst/mcycle[1]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[2]} .original_name {{csr_inst/mcycle[2]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[2]} .single_bit_orig_name {csr_inst/mcycle[2]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[2]/Q} .original_name {csr_inst/mcycle[2]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[3]} .original_name {{csr_inst/mcycle[3]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[3]} .single_bit_orig_name {csr_inst/mcycle[3]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[3]/Q} .original_name {csr_inst/mcycle[3]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[4]} .original_name {{csr_inst/mcycle[4]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[4]} .single_bit_orig_name {csr_inst/mcycle[4]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[4]/Q} .original_name {csr_inst/mcycle[4]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[5]} .original_name {{csr_inst/mcycle[5]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[5]} .single_bit_orig_name {csr_inst/mcycle[5]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[5]/Q} .original_name {csr_inst/mcycle[5]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[6]} .original_name {{csr_inst/mcycle[6]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[6]} .single_bit_orig_name {csr_inst/mcycle[6]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[6]/Q} .original_name {csr_inst/mcycle[6]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[7]} .original_name {{csr_inst/mcycle[7]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[7]} .single_bit_orig_name {csr_inst/mcycle[7]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[7]/Q} .original_name {csr_inst/mcycle[7]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[8]} .original_name {{csr_inst/mcycle[8]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[8]} .single_bit_orig_name {csr_inst/mcycle[8]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[8]/Q} .original_name {csr_inst/mcycle[8]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[9]} .original_name {{csr_inst/mcycle[9]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[9]} .single_bit_orig_name {csr_inst/mcycle[9]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[9]/Q} .original_name {csr_inst/mcycle[9]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[10]} .original_name {{csr_inst/mcycle[10]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[10]} .single_bit_orig_name {csr_inst/mcycle[10]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[10]/Q} .original_name {csr_inst/mcycle[10]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[11]} .original_name {{csr_inst/mcycle[11]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[11]} .single_bit_orig_name {csr_inst/mcycle[11]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[11]/Q} .original_name {csr_inst/mcycle[11]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[12]} .original_name {{csr_inst/mcycle[12]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[12]} .single_bit_orig_name {csr_inst/mcycle[12]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[12]/Q} .original_name {csr_inst/mcycle[12]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[13]} .original_name {{csr_inst/mcycle[13]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[13]} .single_bit_orig_name {csr_inst/mcycle[13]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[13]/Q} .original_name {csr_inst/mcycle[13]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[14]} .original_name {{csr_inst/mcycle[14]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[14]} .single_bit_orig_name {csr_inst/mcycle[14]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[14]/Q} .original_name {csr_inst/mcycle[14]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[15]} .original_name {{csr_inst/mcycle[15]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[15]} .single_bit_orig_name {csr_inst/mcycle[15]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[15]/Q} .original_name {csr_inst/mcycle[15]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[16]} .original_name {{csr_inst/mcycle[16]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[16]} .single_bit_orig_name {csr_inst/mcycle[16]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[16]/Q} .original_name {csr_inst/mcycle[16]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[17]} .original_name {{csr_inst/mcycle[17]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[17]} .single_bit_orig_name {csr_inst/mcycle[17]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[17]/Q} .original_name {csr_inst/mcycle[17]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[18]} .original_name {{csr_inst/mcycle[18]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[18]} .single_bit_orig_name {csr_inst/mcycle[18]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[18]/Q} .original_name {csr_inst/mcycle[18]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[19]} .original_name {{csr_inst/mcycle[19]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[19]} .single_bit_orig_name {csr_inst/mcycle[19]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[19]/Q} .original_name {csr_inst/mcycle[19]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[20]} .original_name {{csr_inst/mcycle[20]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[20]} .single_bit_orig_name {csr_inst/mcycle[20]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[20]/Q} .original_name {csr_inst/mcycle[20]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[21]} .original_name {{csr_inst/mcycle[21]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[21]} .single_bit_orig_name {csr_inst/mcycle[21]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[21]/Q} .original_name {csr_inst/mcycle[21]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[22]} .original_name {{csr_inst/mcycle[22]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[22]} .single_bit_orig_name {csr_inst/mcycle[22]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[22]/Q} .original_name {csr_inst/mcycle[22]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[23]} .original_name {{csr_inst/mcycle[23]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[23]} .single_bit_orig_name {csr_inst/mcycle[23]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[23]/Q} .original_name {csr_inst/mcycle[23]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[24]} .original_name {{csr_inst/mcycle[24]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[24]} .single_bit_orig_name {csr_inst/mcycle[24]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[24]/Q} .original_name {csr_inst/mcycle[24]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[25]} .original_name {{csr_inst/mcycle[25]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[25]} .single_bit_orig_name {csr_inst/mcycle[25]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[25]/Q} .original_name {csr_inst/mcycle[25]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[26]} .original_name {{csr_inst/mcycle[26]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[26]} .single_bit_orig_name {csr_inst/mcycle[26]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[26]/Q} .original_name {csr_inst/mcycle[26]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[27]} .original_name {{csr_inst/mcycle[27]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[27]} .single_bit_orig_name {csr_inst/mcycle[27]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[27]/Q} .original_name {csr_inst/mcycle[27]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[28]} .original_name {{csr_inst/mcycle[28]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[28]} .single_bit_orig_name {csr_inst/mcycle[28]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[28]/Q} .original_name {csr_inst/mcycle[28]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[29]} .original_name {{csr_inst/mcycle[29]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[29]} .single_bit_orig_name {csr_inst/mcycle[29]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[29]/Q} .original_name {csr_inst/mcycle[29]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[30]} .original_name {{csr_inst/mcycle[30]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[30]} .single_bit_orig_name {csr_inst/mcycle[30]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[30]/Q} .original_name {csr_inst/mcycle[30]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[31]} .original_name {{csr_inst/mcycle[31]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[31]} .single_bit_orig_name {csr_inst/mcycle[31]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[31]/Q} .original_name {csr_inst/mcycle[31]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[32]} .original_name {{csr_inst/mcycle[32]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[32]} .single_bit_orig_name {csr_inst/mcycle[32]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[32]/Q} .original_name {csr_inst/mcycle[32]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[33]} .original_name {{csr_inst/mcycle[33]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[33]} .single_bit_orig_name {csr_inst/mcycle[33]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[33]/Q} .original_name {csr_inst/mcycle[33]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[34]} .original_name {{csr_inst/mcycle[34]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[34]} .single_bit_orig_name {csr_inst/mcycle[34]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[34]/Q} .original_name {csr_inst/mcycle[34]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[35]} .original_name {{csr_inst/mcycle[35]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[35]} .single_bit_orig_name {csr_inst/mcycle[35]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[35]/Q} .original_name {csr_inst/mcycle[35]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[36]} .original_name {{csr_inst/mcycle[36]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[36]} .single_bit_orig_name {csr_inst/mcycle[36]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[36]/Q} .original_name {csr_inst/mcycle[36]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[37]} .original_name {{csr_inst/mcycle[37]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[37]} .single_bit_orig_name {csr_inst/mcycle[37]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[37]/Q} .original_name {csr_inst/mcycle[37]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[38]} .original_name {{csr_inst/mcycle[38]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[38]} .single_bit_orig_name {csr_inst/mcycle[38]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[38]/Q} .original_name {csr_inst/mcycle[38]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[39]} .original_name {{csr_inst/mcycle[39]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[39]} .single_bit_orig_name {csr_inst/mcycle[39]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[39]/Q} .original_name {csr_inst/mcycle[39]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[40]} .original_name {{csr_inst/mcycle[40]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[40]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[40]} .single_bit_orig_name {csr_inst/mcycle[40]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[40]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[40]/Q} .original_name {csr_inst/mcycle[40]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[41]} .original_name {{csr_inst/mcycle[41]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[41]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[41]} .single_bit_orig_name {csr_inst/mcycle[41]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[41]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[41]/Q} .original_name {csr_inst/mcycle[41]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[42]} .original_name {{csr_inst/mcycle[42]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[42]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[42]} .single_bit_orig_name {csr_inst/mcycle[42]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[42]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[42]/Q} .original_name {csr_inst/mcycle[42]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[43]} .original_name {{csr_inst/mcycle[43]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[43]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[43]} .single_bit_orig_name {csr_inst/mcycle[43]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[43]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[43]/Q} .original_name {csr_inst/mcycle[43]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[44]} .original_name {{csr_inst/mcycle[44]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[44]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[44]} .single_bit_orig_name {csr_inst/mcycle[44]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[44]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[44]/Q} .original_name {csr_inst/mcycle[44]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[45]} .original_name {{csr_inst/mcycle[45]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[45]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[45]} .single_bit_orig_name {csr_inst/mcycle[45]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[45]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[45]/Q} .original_name {csr_inst/mcycle[45]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[46]} .original_name {{csr_inst/mcycle[46]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[46]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[46]} .single_bit_orig_name {csr_inst/mcycle[46]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[46]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[46]/Q} .original_name {csr_inst/mcycle[46]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[47]} .original_name {{csr_inst/mcycle[47]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[47]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[47]} .single_bit_orig_name {csr_inst/mcycle[47]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[47]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[47]/Q} .original_name {csr_inst/mcycle[47]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[48]} .original_name {{csr_inst/mcycle[48]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[48]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[48]} .single_bit_orig_name {csr_inst/mcycle[48]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[48]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[48]/Q} .original_name {csr_inst/mcycle[48]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[49]} .original_name {{csr_inst/mcycle[49]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[49]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[49]} .single_bit_orig_name {csr_inst/mcycle[49]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[49]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[49]/Q} .original_name {csr_inst/mcycle[49]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[50]} .original_name {{csr_inst/mcycle[50]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[50]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[50]} .single_bit_orig_name {csr_inst/mcycle[50]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[50]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[50]/Q} .original_name {csr_inst/mcycle[50]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[51]} .original_name {{csr_inst/mcycle[51]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[51]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[51]} .single_bit_orig_name {csr_inst/mcycle[51]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[51]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[51]/Q} .original_name {csr_inst/mcycle[51]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[52]} .original_name {{csr_inst/mcycle[52]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[52]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[52]} .single_bit_orig_name {csr_inst/mcycle[52]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[52]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[52]/Q} .original_name {csr_inst/mcycle[52]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[53]} .original_name {{csr_inst/mcycle[53]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[53]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[53]} .single_bit_orig_name {csr_inst/mcycle[53]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[53]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[53]/Q} .original_name {csr_inst/mcycle[53]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[54]} .original_name {{csr_inst/mcycle[54]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[54]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[54]} .single_bit_orig_name {csr_inst/mcycle[54]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[54]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[54]/Q} .original_name {csr_inst/mcycle[54]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[55]} .original_name {{csr_inst/mcycle[55]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[55]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[55]} .single_bit_orig_name {csr_inst/mcycle[55]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[55]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[55]/Q} .original_name {csr_inst/mcycle[55]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[56]} .original_name {{csr_inst/mcycle[56]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[56]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[56]} .single_bit_orig_name {csr_inst/mcycle[56]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[56]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[56]/Q} .original_name {csr_inst/mcycle[56]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[57]} .original_name {{csr_inst/mcycle[57]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[57]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[57]} .single_bit_orig_name {csr_inst/mcycle[57]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[57]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[57]/Q} .original_name {csr_inst/mcycle[57]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[58]} .original_name {{csr_inst/mcycle[58]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[58]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[58]} .single_bit_orig_name {csr_inst/mcycle[58]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[58]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[58]/Q} .original_name {csr_inst/mcycle[58]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[59]} .original_name {{csr_inst/mcycle[59]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[59]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[59]} .single_bit_orig_name {csr_inst/mcycle[59]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[59]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[59]/Q} .original_name {csr_inst/mcycle[59]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[60]} .original_name {{csr_inst/mcycle[60]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[60]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[60]} .single_bit_orig_name {csr_inst/mcycle[60]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[60]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[60]/Q} .original_name {csr_inst/mcycle[60]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[61]} .original_name {{csr_inst/mcycle[61]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[61]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[61]} .single_bit_orig_name {csr_inst/mcycle[61]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[61]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[61]/Q} .original_name {csr_inst/mcycle[61]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[62]} .original_name {{csr_inst/mcycle[62]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[62]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[62]} .single_bit_orig_name {csr_inst/mcycle[62]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[62]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[62]/Q} .original_name {csr_inst/mcycle[62]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[63]} .original_name {{csr_inst/mcycle[63]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[63]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[63]} .single_bit_orig_name {csr_inst/mcycle[63]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mcycle_reg[63]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mcycle_reg[63]/Q} .original_name {csr_inst/mcycle[63]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[0]} .original_name {{csr_inst/mepc[0]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[0]} .single_bit_orig_name {csr_inst/mepc[0]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[0]/Q} .original_name {csr_inst/mepc[0]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[1]} .original_name {{csr_inst/mepc[1]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[1]} .single_bit_orig_name {csr_inst/mepc[1]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[1]/Q} .original_name {csr_inst/mepc[1]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[2]} .original_name {{csr_inst/mepc[2]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[2]} .single_bit_orig_name {csr_inst/mepc[2]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[2]/Q} .original_name {csr_inst/mepc[2]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[3]} .original_name {{csr_inst/mepc[3]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[3]} .single_bit_orig_name {csr_inst/mepc[3]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[3]/Q} .original_name {csr_inst/mepc[3]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[4]} .original_name {{csr_inst/mepc[4]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[4]} .single_bit_orig_name {csr_inst/mepc[4]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[4]/Q} .original_name {csr_inst/mepc[4]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[5]} .original_name {{csr_inst/mepc[5]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[5]} .single_bit_orig_name {csr_inst/mepc[5]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[5]/Q} .original_name {csr_inst/mepc[5]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[6]} .original_name {{csr_inst/mepc[6]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[6]} .single_bit_orig_name {csr_inst/mepc[6]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[6]/Q} .original_name {csr_inst/mepc[6]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[7]} .original_name {{csr_inst/mepc[7]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[7]} .single_bit_orig_name {csr_inst/mepc[7]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[7]/Q} .original_name {csr_inst/mepc[7]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[8]} .original_name {{csr_inst/mepc[8]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[8]} .single_bit_orig_name {csr_inst/mepc[8]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[8]/Q} .original_name {csr_inst/mepc[8]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[9]} .original_name {{csr_inst/mepc[9]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[9]} .single_bit_orig_name {csr_inst/mepc[9]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[9]/Q} .original_name {csr_inst/mepc[9]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[10]} .original_name {{csr_inst/mepc[10]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[10]} .single_bit_orig_name {csr_inst/mepc[10]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[10]/Q} .original_name {csr_inst/mepc[10]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[11]} .original_name {{csr_inst/mepc[11]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[11]} .single_bit_orig_name {csr_inst/mepc[11]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[11]/Q} .original_name {csr_inst/mepc[11]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[12]} .original_name {{csr_inst/mepc[12]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[12]} .single_bit_orig_name {csr_inst/mepc[12]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[12]/Q} .original_name {csr_inst/mepc[12]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[13]} .original_name {{csr_inst/mepc[13]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[13]} .single_bit_orig_name {csr_inst/mepc[13]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[13]/Q} .original_name {csr_inst/mepc[13]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[14]} .original_name {{csr_inst/mepc[14]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[14]} .single_bit_orig_name {csr_inst/mepc[14]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[14]/Q} .original_name {csr_inst/mepc[14]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[15]} .original_name {{csr_inst/mepc[15]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[15]} .single_bit_orig_name {csr_inst/mepc[15]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[15]/Q} .original_name {csr_inst/mepc[15]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[16]} .original_name {{csr_inst/mepc[16]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[16]} .single_bit_orig_name {csr_inst/mepc[16]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[16]/Q} .original_name {csr_inst/mepc[16]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[17]} .original_name {{csr_inst/mepc[17]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[17]} .single_bit_orig_name {csr_inst/mepc[17]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[17]/Q} .original_name {csr_inst/mepc[17]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[18]} .original_name {{csr_inst/mepc[18]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[18]} .single_bit_orig_name {csr_inst/mepc[18]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[18]/Q} .original_name {csr_inst/mepc[18]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[19]} .original_name {{csr_inst/mepc[19]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[19]} .single_bit_orig_name {csr_inst/mepc[19]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[19]/Q} .original_name {csr_inst/mepc[19]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[20]} .original_name {{csr_inst/mepc[20]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[20]} .single_bit_orig_name {csr_inst/mepc[20]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[20]/Q} .original_name {csr_inst/mepc[20]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[21]} .original_name {{csr_inst/mepc[21]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[21]} .single_bit_orig_name {csr_inst/mepc[21]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[21]/Q} .original_name {csr_inst/mepc[21]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[22]} .original_name {{csr_inst/mepc[22]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[22]} .single_bit_orig_name {csr_inst/mepc[22]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[22]/Q} .original_name {csr_inst/mepc[22]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[23]} .original_name {{csr_inst/mepc[23]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[23]} .single_bit_orig_name {csr_inst/mepc[23]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[23]/Q} .original_name {csr_inst/mepc[23]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[24]} .original_name {{csr_inst/mepc[24]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[24]} .single_bit_orig_name {csr_inst/mepc[24]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[24]/Q} .original_name {csr_inst/mepc[24]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[25]} .original_name {{csr_inst/mepc[25]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[25]} .single_bit_orig_name {csr_inst/mepc[25]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[25]/Q} .original_name {csr_inst/mepc[25]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[26]} .original_name {{csr_inst/mepc[26]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[26]} .single_bit_orig_name {csr_inst/mepc[26]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[26]/Q} .original_name {csr_inst/mepc[26]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[27]} .original_name {{csr_inst/mepc[27]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[27]} .single_bit_orig_name {csr_inst/mepc[27]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[27]/Q} .original_name {csr_inst/mepc[27]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[28]} .original_name {{csr_inst/mepc[28]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[28]} .single_bit_orig_name {csr_inst/mepc[28]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[28]/Q} .original_name {csr_inst/mepc[28]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[29]} .original_name {{csr_inst/mepc[29]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[29]} .single_bit_orig_name {csr_inst/mepc[29]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[29]/Q} .original_name {csr_inst/mepc[29]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[30]} .original_name {{csr_inst/mepc[30]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[30]} .single_bit_orig_name {csr_inst/mepc[30]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[30]/Q} .original_name {csr_inst/mepc[30]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[31]} .original_name {{csr_inst/mepc[31]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[31]} .single_bit_orig_name {csr_inst/mepc[31]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mepc_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mepc_reg[31]/Q} .original_name {csr_inst/mepc[31]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[0]} .original_name {{csr_inst/mie[0]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[0]} .single_bit_orig_name {csr_inst/mie[0]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[0]/Q} .original_name {csr_inst/mie[0]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[1]} .original_name {{csr_inst/mie[1]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[1]} .single_bit_orig_name {csr_inst/mie[1]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[1]/Q} .original_name {csr_inst/mie[1]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[2]} .original_name {{csr_inst/mie[2]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[2]} .single_bit_orig_name {csr_inst/mie[2]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[2]/Q} .original_name {csr_inst/mie[2]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[3]} .original_name {{csr_inst/mie[3]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[3]} .single_bit_orig_name {csr_inst/mie[3]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[3]/Q} .original_name {csr_inst/mie[3]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[4]} .original_name {{csr_inst/mie[4]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[4]} .single_bit_orig_name {csr_inst/mie[4]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[4]/Q} .original_name {csr_inst/mie[4]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[5]} .original_name {{csr_inst/mie[5]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[5]} .single_bit_orig_name {csr_inst/mie[5]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[5]/Q} .original_name {csr_inst/mie[5]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[6]} .original_name {{csr_inst/mie[6]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[6]} .single_bit_orig_name {csr_inst/mie[6]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[6]/Q} .original_name {csr_inst/mie[6]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[7]} .original_name {{csr_inst/mie[7]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[7]} .single_bit_orig_name {csr_inst/mie[7]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[7]/Q} .original_name {csr_inst/mie[7]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[8]} .original_name {{csr_inst/mie[8]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[8]} .single_bit_orig_name {csr_inst/mie[8]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[8]/Q} .original_name {csr_inst/mie[8]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[9]} .original_name {{csr_inst/mie[9]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[9]} .single_bit_orig_name {csr_inst/mie[9]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[9]/Q} .original_name {csr_inst/mie[9]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[10]} .original_name {{csr_inst/mie[10]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[10]} .single_bit_orig_name {csr_inst/mie[10]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[10]/Q} .original_name {csr_inst/mie[10]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[11]} .original_name {{csr_inst/mie[11]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[11]} .single_bit_orig_name {csr_inst/mie[11]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[11]/Q} .original_name {csr_inst/mie[11]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[12]} .original_name {{csr_inst/mie[12]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[12]} .single_bit_orig_name {csr_inst/mie[12]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[12]/Q} .original_name {csr_inst/mie[12]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[13]} .original_name {{csr_inst/mie[13]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[13]} .single_bit_orig_name {csr_inst/mie[13]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[13]/Q} .original_name {csr_inst/mie[13]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[14]} .original_name {{csr_inst/mie[14]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[14]} .single_bit_orig_name {csr_inst/mie[14]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[14]/Q} .original_name {csr_inst/mie[14]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[15]} .original_name {{csr_inst/mie[15]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[15]} .single_bit_orig_name {csr_inst/mie[15]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[15]/Q} .original_name {csr_inst/mie[15]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[16]} .original_name {{csr_inst/mie[16]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[16]} .single_bit_orig_name {csr_inst/mie[16]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[16]/Q} .original_name {csr_inst/mie[16]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[17]} .original_name {{csr_inst/mie[17]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[17]} .single_bit_orig_name {csr_inst/mie[17]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[17]/Q} .original_name {csr_inst/mie[17]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[18]} .original_name {{csr_inst/mie[18]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[18]} .single_bit_orig_name {csr_inst/mie[18]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[18]/Q} .original_name {csr_inst/mie[18]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[19]} .original_name {{csr_inst/mie[19]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[19]} .single_bit_orig_name {csr_inst/mie[19]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[19]/Q} .original_name {csr_inst/mie[19]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[20]} .original_name {{csr_inst/mie[20]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[20]} .single_bit_orig_name {csr_inst/mie[20]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[20]/Q} .original_name {csr_inst/mie[20]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[21]} .original_name {{csr_inst/mie[21]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[21]} .single_bit_orig_name {csr_inst/mie[21]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[21]/Q} .original_name {csr_inst/mie[21]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[22]} .original_name {{csr_inst/mie[22]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[22]} .single_bit_orig_name {csr_inst/mie[22]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[22]/Q} .original_name {csr_inst/mie[22]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[23]} .original_name {{csr_inst/mie[23]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[23]} .single_bit_orig_name {csr_inst/mie[23]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[23]/Q} .original_name {csr_inst/mie[23]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[24]} .original_name {{csr_inst/mie[24]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[24]} .single_bit_orig_name {csr_inst/mie[24]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[24]/Q} .original_name {csr_inst/mie[24]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[25]} .original_name {{csr_inst/mie[25]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[25]} .single_bit_orig_name {csr_inst/mie[25]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[25]/Q} .original_name {csr_inst/mie[25]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[26]} .original_name {{csr_inst/mie[26]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[26]} .single_bit_orig_name {csr_inst/mie[26]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[26]/Q} .original_name {csr_inst/mie[26]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[27]} .original_name {{csr_inst/mie[27]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[27]} .single_bit_orig_name {csr_inst/mie[27]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[27]/Q} .original_name {csr_inst/mie[27]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[28]} .original_name {{csr_inst/mie[28]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[28]} .single_bit_orig_name {csr_inst/mie[28]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[28]/Q} .original_name {csr_inst/mie[28]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[29]} .original_name {{csr_inst/mie[29]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[29]} .single_bit_orig_name {csr_inst/mie[29]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[29]/Q} .original_name {csr_inst/mie[29]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[30]} .original_name {{csr_inst/mie[30]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[30]} .single_bit_orig_name {csr_inst/mie[30]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[30]/Q} .original_name {csr_inst/mie[30]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[31]} .original_name {{csr_inst/mie[31]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[31]} .single_bit_orig_name {csr_inst/mie[31]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mie_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mie_reg[31]/Q} .original_name {csr_inst/mie[31]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[0]} .original_name {{csr_inst/minstret[0]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[0]} .single_bit_orig_name {csr_inst/minstret[0]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[0]/Q} .original_name {csr_inst/minstret[0]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[1]} .original_name {{csr_inst/minstret[1]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[1]} .single_bit_orig_name {csr_inst/minstret[1]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[1]/Q} .original_name {csr_inst/minstret[1]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[2]} .original_name {{csr_inst/minstret[2]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[2]} .single_bit_orig_name {csr_inst/minstret[2]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[2]/Q} .original_name {csr_inst/minstret[2]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[3]} .original_name {{csr_inst/minstret[3]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[3]} .single_bit_orig_name {csr_inst/minstret[3]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[3]/Q} .original_name {csr_inst/minstret[3]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[4]} .original_name {{csr_inst/minstret[4]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[4]} .single_bit_orig_name {csr_inst/minstret[4]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[4]/Q} .original_name {csr_inst/minstret[4]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[5]} .original_name {{csr_inst/minstret[5]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[5]} .single_bit_orig_name {csr_inst/minstret[5]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[5]/Q} .original_name {csr_inst/minstret[5]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[6]} .original_name {{csr_inst/minstret[6]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[6]} .single_bit_orig_name {csr_inst/minstret[6]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[6]/Q} .original_name {csr_inst/minstret[6]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[7]} .original_name {{csr_inst/minstret[7]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[7]} .single_bit_orig_name {csr_inst/minstret[7]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[7]/Q} .original_name {csr_inst/minstret[7]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[8]} .original_name {{csr_inst/minstret[8]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[8]} .single_bit_orig_name {csr_inst/minstret[8]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[8]/Q} .original_name {csr_inst/minstret[8]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[9]} .original_name {{csr_inst/minstret[9]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[9]} .single_bit_orig_name {csr_inst/minstret[9]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[9]/Q} .original_name {csr_inst/minstret[9]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[10]} .original_name {{csr_inst/minstret[10]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[10]} .single_bit_orig_name {csr_inst/minstret[10]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[10]/Q} .original_name {csr_inst/minstret[10]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[11]} .original_name {{csr_inst/minstret[11]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[11]} .single_bit_orig_name {csr_inst/minstret[11]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[11]/Q} .original_name {csr_inst/minstret[11]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[12]} .original_name {{csr_inst/minstret[12]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[12]} .single_bit_orig_name {csr_inst/minstret[12]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[12]/Q} .original_name {csr_inst/minstret[12]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[13]} .original_name {{csr_inst/minstret[13]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[13]} .single_bit_orig_name {csr_inst/minstret[13]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[13]/Q} .original_name {csr_inst/minstret[13]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[14]} .original_name {{csr_inst/minstret[14]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[14]} .single_bit_orig_name {csr_inst/minstret[14]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[14]/Q} .original_name {csr_inst/minstret[14]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[15]} .original_name {{csr_inst/minstret[15]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[15]} .single_bit_orig_name {csr_inst/minstret[15]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[15]/Q} .original_name {csr_inst/minstret[15]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[16]} .original_name {{csr_inst/minstret[16]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[16]} .single_bit_orig_name {csr_inst/minstret[16]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[16]/Q} .original_name {csr_inst/minstret[16]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[17]} .original_name {{csr_inst/minstret[17]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[17]} .single_bit_orig_name {csr_inst/minstret[17]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[17]/Q} .original_name {csr_inst/minstret[17]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[18]} .original_name {{csr_inst/minstret[18]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[18]} .single_bit_orig_name {csr_inst/minstret[18]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[18]/Q} .original_name {csr_inst/minstret[18]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[19]} .original_name {{csr_inst/minstret[19]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[19]} .single_bit_orig_name {csr_inst/minstret[19]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[19]/Q} .original_name {csr_inst/minstret[19]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[20]} .original_name {{csr_inst/minstret[20]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[20]} .single_bit_orig_name {csr_inst/minstret[20]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[20]/Q} .original_name {csr_inst/minstret[20]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[21]} .original_name {{csr_inst/minstret[21]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[21]} .single_bit_orig_name {csr_inst/minstret[21]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[21]/Q} .original_name {csr_inst/minstret[21]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[22]} .original_name {{csr_inst/minstret[22]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[22]} .single_bit_orig_name {csr_inst/minstret[22]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[22]/Q} .original_name {csr_inst/minstret[22]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[23]} .original_name {{csr_inst/minstret[23]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[23]} .single_bit_orig_name {csr_inst/minstret[23]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[23]/Q} .original_name {csr_inst/minstret[23]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[24]} .original_name {{csr_inst/minstret[24]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[24]} .single_bit_orig_name {csr_inst/minstret[24]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[24]/Q} .original_name {csr_inst/minstret[24]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[25]} .original_name {{csr_inst/minstret[25]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[25]} .single_bit_orig_name {csr_inst/minstret[25]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[25]/Q} .original_name {csr_inst/minstret[25]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[26]} .original_name {{csr_inst/minstret[26]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[26]} .single_bit_orig_name {csr_inst/minstret[26]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[26]/Q} .original_name {csr_inst/minstret[26]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[27]} .original_name {{csr_inst/minstret[27]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[27]} .single_bit_orig_name {csr_inst/minstret[27]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[27]/Q} .original_name {csr_inst/minstret[27]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[28]} .original_name {{csr_inst/minstret[28]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[28]} .single_bit_orig_name {csr_inst/minstret[28]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[28]/Q} .original_name {csr_inst/minstret[28]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[29]} .original_name {{csr_inst/minstret[29]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[29]} .single_bit_orig_name {csr_inst/minstret[29]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[29]/Q} .original_name {csr_inst/minstret[29]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[30]} .original_name {{csr_inst/minstret[30]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[30]} .single_bit_orig_name {csr_inst/minstret[30]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[30]/Q} .original_name {csr_inst/minstret[30]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[31]} .original_name {{csr_inst/minstret[31]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[31]} .single_bit_orig_name {csr_inst/minstret[31]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[31]/Q} .original_name {csr_inst/minstret[31]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[32]} .original_name {{csr_inst/minstret[32]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[32]} .single_bit_orig_name {csr_inst/minstret[32]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[32]/Q} .original_name {csr_inst/minstret[32]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[33]} .original_name {{csr_inst/minstret[33]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[33]} .single_bit_orig_name {csr_inst/minstret[33]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[33]/Q} .original_name {csr_inst/minstret[33]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[34]} .original_name {{csr_inst/minstret[34]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[34]} .single_bit_orig_name {csr_inst/minstret[34]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[34]/Q} .original_name {csr_inst/minstret[34]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[35]} .original_name {{csr_inst/minstret[35]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[35]} .single_bit_orig_name {csr_inst/minstret[35]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[35]/Q} .original_name {csr_inst/minstret[35]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[36]} .original_name {{csr_inst/minstret[36]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[36]} .single_bit_orig_name {csr_inst/minstret[36]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[36]/Q} .original_name {csr_inst/minstret[36]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[37]} .original_name {{csr_inst/minstret[37]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[37]} .single_bit_orig_name {csr_inst/minstret[37]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[37]/Q} .original_name {csr_inst/minstret[37]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[38]} .original_name {{csr_inst/minstret[38]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[38]} .single_bit_orig_name {csr_inst/minstret[38]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[38]/Q} .original_name {csr_inst/minstret[38]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[39]} .original_name {{csr_inst/minstret[39]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[39]} .single_bit_orig_name {csr_inst/minstret[39]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[39]/Q} .original_name {csr_inst/minstret[39]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[40]} .original_name {{csr_inst/minstret[40]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[40]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[40]} .single_bit_orig_name {csr_inst/minstret[40]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[40]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[40]/Q} .original_name {csr_inst/minstret[40]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[41]} .original_name {{csr_inst/minstret[41]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[41]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[41]} .single_bit_orig_name {csr_inst/minstret[41]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[41]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[41]/Q} .original_name {csr_inst/minstret[41]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[42]} .original_name {{csr_inst/minstret[42]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[42]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[42]} .single_bit_orig_name {csr_inst/minstret[42]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[42]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[42]/Q} .original_name {csr_inst/minstret[42]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[43]} .original_name {{csr_inst/minstret[43]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[43]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[43]} .single_bit_orig_name {csr_inst/minstret[43]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[43]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[43]/Q} .original_name {csr_inst/minstret[43]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[44]} .original_name {{csr_inst/minstret[44]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[44]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[44]} .single_bit_orig_name {csr_inst/minstret[44]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[44]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[44]/Q} .original_name {csr_inst/minstret[44]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[45]} .original_name {{csr_inst/minstret[45]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[45]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[45]} .single_bit_orig_name {csr_inst/minstret[45]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[45]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[45]/Q} .original_name {csr_inst/minstret[45]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[46]} .original_name {{csr_inst/minstret[46]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[46]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[46]} .single_bit_orig_name {csr_inst/minstret[46]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[46]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[46]/Q} .original_name {csr_inst/minstret[46]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[47]} .original_name {{csr_inst/minstret[47]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[47]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[47]} .single_bit_orig_name {csr_inst/minstret[47]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[47]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[47]/Q} .original_name {csr_inst/minstret[47]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[48]} .original_name {{csr_inst/minstret[48]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[48]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[48]} .single_bit_orig_name {csr_inst/minstret[48]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[48]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[48]/Q} .original_name {csr_inst/minstret[48]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[49]} .original_name {{csr_inst/minstret[49]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[49]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[49]} .single_bit_orig_name {csr_inst/minstret[49]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[49]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[49]/Q} .original_name {csr_inst/minstret[49]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[50]} .original_name {{csr_inst/minstret[50]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[50]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[50]} .single_bit_orig_name {csr_inst/minstret[50]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[50]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[50]/Q} .original_name {csr_inst/minstret[50]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[51]} .original_name {{csr_inst/minstret[51]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[51]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[51]} .single_bit_orig_name {csr_inst/minstret[51]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[51]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[51]/Q} .original_name {csr_inst/minstret[51]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[52]} .original_name {{csr_inst/minstret[52]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[52]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[52]} .single_bit_orig_name {csr_inst/minstret[52]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[52]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[52]/Q} .original_name {csr_inst/minstret[52]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[53]} .original_name {{csr_inst/minstret[53]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[53]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[53]} .single_bit_orig_name {csr_inst/minstret[53]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[53]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[53]/Q} .original_name {csr_inst/minstret[53]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[54]} .original_name {{csr_inst/minstret[54]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[54]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[54]} .single_bit_orig_name {csr_inst/minstret[54]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[54]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[54]/Q} .original_name {csr_inst/minstret[54]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[55]} .original_name {{csr_inst/minstret[55]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[55]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[55]} .single_bit_orig_name {csr_inst/minstret[55]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[55]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[55]/Q} .original_name {csr_inst/minstret[55]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[56]} .original_name {{csr_inst/minstret[56]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[56]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[56]} .single_bit_orig_name {csr_inst/minstret[56]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[56]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[56]/Q} .original_name {csr_inst/minstret[56]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[57]} .original_name {{csr_inst/minstret[57]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[57]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[57]} .single_bit_orig_name {csr_inst/minstret[57]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[57]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[57]/Q} .original_name {csr_inst/minstret[57]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[58]} .original_name {{csr_inst/minstret[58]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[58]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[58]} .single_bit_orig_name {csr_inst/minstret[58]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[58]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[58]/Q} .original_name {csr_inst/minstret[58]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[59]} .original_name {{csr_inst/minstret[59]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[59]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[59]} .single_bit_orig_name {csr_inst/minstret[59]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[59]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[59]/Q} .original_name {csr_inst/minstret[59]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[60]} .original_name {{csr_inst/minstret[60]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[60]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[60]} .single_bit_orig_name {csr_inst/minstret[60]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[60]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[60]/Q} .original_name {csr_inst/minstret[60]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[61]} .original_name {{csr_inst/minstret[61]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[61]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[61]} .single_bit_orig_name {csr_inst/minstret[61]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[61]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[61]/Q} .original_name {csr_inst/minstret[61]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[62]} .original_name {{csr_inst/minstret[62]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[62]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[62]} .single_bit_orig_name {csr_inst/minstret[62]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[62]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[62]/Q} .original_name {csr_inst/minstret[62]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[63]} .original_name {{csr_inst/minstret[63]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[63]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[63]} .single_bit_orig_name {csr_inst/minstret[63]}
set_db -quiet {inst:custom_riscv_core/csr_inst_minstret_reg[63]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_minstret_reg[63]/Q} .original_name {csr_inst/minstret[63]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[0]} .original_name {{csr_inst/mscratch[0]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[0]} .single_bit_orig_name {csr_inst/mscratch[0]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[0]/Q} .original_name {csr_inst/mscratch[0]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[1]} .original_name {{csr_inst/mscratch[1]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[1]} .single_bit_orig_name {csr_inst/mscratch[1]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[1]/Q} .original_name {csr_inst/mscratch[1]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[2]} .original_name {{csr_inst/mscratch[2]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[2]} .single_bit_orig_name {csr_inst/mscratch[2]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[2]/Q} .original_name {csr_inst/mscratch[2]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[3]} .original_name {{csr_inst/mscratch[3]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[3]} .single_bit_orig_name {csr_inst/mscratch[3]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[3]/Q} .original_name {csr_inst/mscratch[3]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[4]} .original_name {{csr_inst/mscratch[4]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[4]} .single_bit_orig_name {csr_inst/mscratch[4]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[4]/Q} .original_name {csr_inst/mscratch[4]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[5]} .original_name {{csr_inst/mscratch[5]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[5]} .single_bit_orig_name {csr_inst/mscratch[5]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[5]/Q} .original_name {csr_inst/mscratch[5]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[6]} .original_name {{csr_inst/mscratch[6]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[6]} .single_bit_orig_name {csr_inst/mscratch[6]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[6]/Q} .original_name {csr_inst/mscratch[6]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[7]} .original_name {{csr_inst/mscratch[7]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[7]} .single_bit_orig_name {csr_inst/mscratch[7]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[7]/Q} .original_name {csr_inst/mscratch[7]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[8]} .original_name {{csr_inst/mscratch[8]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[8]} .single_bit_orig_name {csr_inst/mscratch[8]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[8]/Q} .original_name {csr_inst/mscratch[8]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[9]} .original_name {{csr_inst/mscratch[9]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[9]} .single_bit_orig_name {csr_inst/mscratch[9]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[9]/Q} .original_name {csr_inst/mscratch[9]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[10]} .original_name {{csr_inst/mscratch[10]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[10]} .single_bit_orig_name {csr_inst/mscratch[10]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[10]/Q} .original_name {csr_inst/mscratch[10]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[11]} .original_name {{csr_inst/mscratch[11]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[11]} .single_bit_orig_name {csr_inst/mscratch[11]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[11]/Q} .original_name {csr_inst/mscratch[11]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[12]} .original_name {{csr_inst/mscratch[12]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[12]} .single_bit_orig_name {csr_inst/mscratch[12]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[12]/Q} .original_name {csr_inst/mscratch[12]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[13]} .original_name {{csr_inst/mscratch[13]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[13]} .single_bit_orig_name {csr_inst/mscratch[13]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[13]/Q} .original_name {csr_inst/mscratch[13]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[14]} .original_name {{csr_inst/mscratch[14]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[14]} .single_bit_orig_name {csr_inst/mscratch[14]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[14]/Q} .original_name {csr_inst/mscratch[14]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[15]} .original_name {{csr_inst/mscratch[15]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[15]} .single_bit_orig_name {csr_inst/mscratch[15]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[15]/Q} .original_name {csr_inst/mscratch[15]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[16]} .original_name {{csr_inst/mscratch[16]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[16]} .single_bit_orig_name {csr_inst/mscratch[16]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[16]/Q} .original_name {csr_inst/mscratch[16]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[17]} .original_name {{csr_inst/mscratch[17]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[17]} .single_bit_orig_name {csr_inst/mscratch[17]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[17]/Q} .original_name {csr_inst/mscratch[17]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[18]} .original_name {{csr_inst/mscratch[18]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[18]} .single_bit_orig_name {csr_inst/mscratch[18]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[18]/Q} .original_name {csr_inst/mscratch[18]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[19]} .original_name {{csr_inst/mscratch[19]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[19]} .single_bit_orig_name {csr_inst/mscratch[19]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[19]/Q} .original_name {csr_inst/mscratch[19]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[20]} .original_name {{csr_inst/mscratch[20]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[20]} .single_bit_orig_name {csr_inst/mscratch[20]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[20]/Q} .original_name {csr_inst/mscratch[20]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[21]} .original_name {{csr_inst/mscratch[21]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[21]} .single_bit_orig_name {csr_inst/mscratch[21]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[21]/Q} .original_name {csr_inst/mscratch[21]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[22]} .original_name {{csr_inst/mscratch[22]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[22]} .single_bit_orig_name {csr_inst/mscratch[22]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[22]/Q} .original_name {csr_inst/mscratch[22]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[23]} .original_name {{csr_inst/mscratch[23]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[23]} .single_bit_orig_name {csr_inst/mscratch[23]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[23]/Q} .original_name {csr_inst/mscratch[23]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[24]} .original_name {{csr_inst/mscratch[24]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[24]} .single_bit_orig_name {csr_inst/mscratch[24]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[24]/Q} .original_name {csr_inst/mscratch[24]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[25]} .original_name {{csr_inst/mscratch[25]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[25]} .single_bit_orig_name {csr_inst/mscratch[25]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[25]/Q} .original_name {csr_inst/mscratch[25]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[26]} .original_name {{csr_inst/mscratch[26]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[26]} .single_bit_orig_name {csr_inst/mscratch[26]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[26]/Q} .original_name {csr_inst/mscratch[26]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[27]} .original_name {{csr_inst/mscratch[27]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[27]} .single_bit_orig_name {csr_inst/mscratch[27]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[27]/Q} .original_name {csr_inst/mscratch[27]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[28]} .original_name {{csr_inst/mscratch[28]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[28]} .single_bit_orig_name {csr_inst/mscratch[28]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[28]/Q} .original_name {csr_inst/mscratch[28]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[29]} .original_name {{csr_inst/mscratch[29]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[29]} .single_bit_orig_name {csr_inst/mscratch[29]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[29]/Q} .original_name {csr_inst/mscratch[29]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[30]} .original_name {{csr_inst/mscratch[30]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[30]} .single_bit_orig_name {csr_inst/mscratch[30]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[30]/Q} .original_name {csr_inst/mscratch[30]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[31]} .original_name {{csr_inst/mscratch[31]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[31]} .single_bit_orig_name {csr_inst/mscratch[31]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mscratch_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mscratch_reg[31]/Q} .original_name {csr_inst/mscratch[31]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mstatus_reg[3]} .original_name {{csr_inst/mstatus[3]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mstatus_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mstatus_reg[3]} .single_bit_orig_name {csr_inst/mstatus[3]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mstatus_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mstatus_reg[3]/Q} .original_name {csr_inst/mstatus[3]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mstatus_reg[7]} .original_name {{csr_inst/mstatus[7]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mstatus_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mstatus_reg[7]} .single_bit_orig_name {csr_inst/mstatus[7]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mstatus_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mstatus_reg[7]/Q} .original_name {csr_inst/mstatus[7]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mstatus_reg[11]} .original_name {{csr_inst/mstatus[11]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mstatus_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mstatus_reg[11]} .single_bit_orig_name {csr_inst/mstatus[11]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mstatus_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mstatus_reg[11]/Q} .original_name {csr_inst/mstatus[11]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mstatus_reg[12]} .original_name {{csr_inst/mstatus[12]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mstatus_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mstatus_reg[12]} .single_bit_orig_name {csr_inst/mstatus[12]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mstatus_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mstatus_reg[12]/Q} .original_name {csr_inst/mstatus[12]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[0]} .original_name {{csr_inst/mtval[0]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[0]} .single_bit_orig_name {csr_inst/mtval[0]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[0]/Q} .original_name {csr_inst/mtval[0]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[1]} .original_name {{csr_inst/mtval[1]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[1]} .single_bit_orig_name {csr_inst/mtval[1]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[1]/Q} .original_name {csr_inst/mtval[1]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[2]} .original_name {{csr_inst/mtval[2]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[2]} .single_bit_orig_name {csr_inst/mtval[2]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[2]/Q} .original_name {csr_inst/mtval[2]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[3]} .original_name {{csr_inst/mtval[3]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[3]} .single_bit_orig_name {csr_inst/mtval[3]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[3]/Q} .original_name {csr_inst/mtval[3]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[4]} .original_name {{csr_inst/mtval[4]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[4]} .single_bit_orig_name {csr_inst/mtval[4]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[4]/Q} .original_name {csr_inst/mtval[4]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[5]} .original_name {{csr_inst/mtval[5]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[5]} .single_bit_orig_name {csr_inst/mtval[5]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[5]/Q} .original_name {csr_inst/mtval[5]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[6]} .original_name {{csr_inst/mtval[6]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[6]} .single_bit_orig_name {csr_inst/mtval[6]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[6]/Q} .original_name {csr_inst/mtval[6]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[7]} .original_name {{csr_inst/mtval[7]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[7]} .single_bit_orig_name {csr_inst/mtval[7]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[7]/Q} .original_name {csr_inst/mtval[7]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[8]} .original_name {{csr_inst/mtval[8]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[8]} .single_bit_orig_name {csr_inst/mtval[8]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[8]/Q} .original_name {csr_inst/mtval[8]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[9]} .original_name {{csr_inst/mtval[9]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[9]} .single_bit_orig_name {csr_inst/mtval[9]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[9]/Q} .original_name {csr_inst/mtval[9]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[10]} .original_name {{csr_inst/mtval[10]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[10]} .single_bit_orig_name {csr_inst/mtval[10]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[10]/Q} .original_name {csr_inst/mtval[10]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[11]} .original_name {{csr_inst/mtval[11]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[11]} .single_bit_orig_name {csr_inst/mtval[11]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[11]/Q} .original_name {csr_inst/mtval[11]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[12]} .original_name {{csr_inst/mtval[12]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[12]} .single_bit_orig_name {csr_inst/mtval[12]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[12]/Q} .original_name {csr_inst/mtval[12]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[13]} .original_name {{csr_inst/mtval[13]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[13]} .single_bit_orig_name {csr_inst/mtval[13]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[13]/Q} .original_name {csr_inst/mtval[13]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[14]} .original_name {{csr_inst/mtval[14]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[14]} .single_bit_orig_name {csr_inst/mtval[14]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[14]/Q} .original_name {csr_inst/mtval[14]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[15]} .original_name {{csr_inst/mtval[15]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[15]} .single_bit_orig_name {csr_inst/mtval[15]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[15]/Q} .original_name {csr_inst/mtval[15]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[16]} .original_name {{csr_inst/mtval[16]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[16]} .single_bit_orig_name {csr_inst/mtval[16]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[16]/Q} .original_name {csr_inst/mtval[16]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[17]} .original_name {{csr_inst/mtval[17]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[17]} .single_bit_orig_name {csr_inst/mtval[17]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[17]/Q} .original_name {csr_inst/mtval[17]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[18]} .original_name {{csr_inst/mtval[18]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[18]} .single_bit_orig_name {csr_inst/mtval[18]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[18]/Q} .original_name {csr_inst/mtval[18]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[19]} .original_name {{csr_inst/mtval[19]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[19]} .single_bit_orig_name {csr_inst/mtval[19]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[19]/Q} .original_name {csr_inst/mtval[19]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[20]} .original_name {{csr_inst/mtval[20]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[20]} .single_bit_orig_name {csr_inst/mtval[20]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[20]/Q} .original_name {csr_inst/mtval[20]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[21]} .original_name {{csr_inst/mtval[21]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[21]} .single_bit_orig_name {csr_inst/mtval[21]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[21]/Q} .original_name {csr_inst/mtval[21]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[22]} .original_name {{csr_inst/mtval[22]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[22]} .single_bit_orig_name {csr_inst/mtval[22]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[22]/Q} .original_name {csr_inst/mtval[22]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[23]} .original_name {{csr_inst/mtval[23]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[23]} .single_bit_orig_name {csr_inst/mtval[23]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[23]/Q} .original_name {csr_inst/mtval[23]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[24]} .original_name {{csr_inst/mtval[24]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[24]} .single_bit_orig_name {csr_inst/mtval[24]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[24]/Q} .original_name {csr_inst/mtval[24]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[25]} .original_name {{csr_inst/mtval[25]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[25]} .single_bit_orig_name {csr_inst/mtval[25]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[25]/Q} .original_name {csr_inst/mtval[25]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[26]} .original_name {{csr_inst/mtval[26]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[26]} .single_bit_orig_name {csr_inst/mtval[26]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[26]/Q} .original_name {csr_inst/mtval[26]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[27]} .original_name {{csr_inst/mtval[27]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[27]} .single_bit_orig_name {csr_inst/mtval[27]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[27]/Q} .original_name {csr_inst/mtval[27]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[28]} .original_name {{csr_inst/mtval[28]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[28]} .single_bit_orig_name {csr_inst/mtval[28]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[28]/Q} .original_name {csr_inst/mtval[28]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[29]} .original_name {{csr_inst/mtval[29]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[29]} .single_bit_orig_name {csr_inst/mtval[29]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[29]/Q} .original_name {csr_inst/mtval[29]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[30]} .original_name {{csr_inst/mtval[30]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[30]} .single_bit_orig_name {csr_inst/mtval[30]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[30]/Q} .original_name {csr_inst/mtval[30]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[31]} .original_name {{csr_inst/mtval[31]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[31]} .single_bit_orig_name {csr_inst/mtval[31]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtval_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtval_reg[31]/Q} .original_name {csr_inst/mtval[31]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[0]} .original_name {{csr_inst/mtvec[0]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[0]} .single_bit_orig_name {csr_inst/mtvec[0]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[0]/Q} .original_name {csr_inst/mtvec[0]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[1]} .original_name {{csr_inst/mtvec[1]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[1]} .single_bit_orig_name {csr_inst/mtvec[1]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[1]/Q} .original_name {csr_inst/mtvec[1]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[2]} .original_name {{csr_inst/mtvec[2]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[2]} .single_bit_orig_name {csr_inst/mtvec[2]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[2]/Q} .original_name {csr_inst/mtvec[2]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[3]} .original_name {{csr_inst/mtvec[3]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[3]} .single_bit_orig_name {csr_inst/mtvec[3]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[3]/Q} .original_name {csr_inst/mtvec[3]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[4]} .original_name {{csr_inst/mtvec[4]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[4]} .single_bit_orig_name {csr_inst/mtvec[4]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[4]/Q} .original_name {csr_inst/mtvec[4]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[5]} .original_name {{csr_inst/mtvec[5]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[5]} .single_bit_orig_name {csr_inst/mtvec[5]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[5]/Q} .original_name {csr_inst/mtvec[5]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[6]} .original_name {{csr_inst/mtvec[6]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[6]} .single_bit_orig_name {csr_inst/mtvec[6]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[6]/Q} .original_name {csr_inst/mtvec[6]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[7]} .original_name {{csr_inst/mtvec[7]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[7]} .single_bit_orig_name {csr_inst/mtvec[7]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[7]/Q} .original_name {csr_inst/mtvec[7]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[8]} .original_name {{csr_inst/mtvec[8]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[8]} .single_bit_orig_name {csr_inst/mtvec[8]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[8]/Q} .original_name {csr_inst/mtvec[8]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[9]} .original_name {{csr_inst/mtvec[9]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[9]} .single_bit_orig_name {csr_inst/mtvec[9]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[9]/Q} .original_name {csr_inst/mtvec[9]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[10]} .original_name {{csr_inst/mtvec[10]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[10]} .single_bit_orig_name {csr_inst/mtvec[10]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[10]/Q} .original_name {csr_inst/mtvec[10]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[11]} .original_name {{csr_inst/mtvec[11]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[11]} .single_bit_orig_name {csr_inst/mtvec[11]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[11]/Q} .original_name {csr_inst/mtvec[11]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[12]} .original_name {{csr_inst/mtvec[12]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[12]} .single_bit_orig_name {csr_inst/mtvec[12]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[12]/Q} .original_name {csr_inst/mtvec[12]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[13]} .original_name {{csr_inst/mtvec[13]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[13]} .single_bit_orig_name {csr_inst/mtvec[13]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[13]/Q} .original_name {csr_inst/mtvec[13]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[14]} .original_name {{csr_inst/mtvec[14]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[14]} .single_bit_orig_name {csr_inst/mtvec[14]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[14]/Q} .original_name {csr_inst/mtvec[14]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[15]} .original_name {{csr_inst/mtvec[15]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[15]} .single_bit_orig_name {csr_inst/mtvec[15]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[15]/Q} .original_name {csr_inst/mtvec[15]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[16]} .original_name {{csr_inst/mtvec[16]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[16]} .single_bit_orig_name {csr_inst/mtvec[16]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[16]/Q} .original_name {csr_inst/mtvec[16]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[17]} .original_name {{csr_inst/mtvec[17]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[17]} .single_bit_orig_name {csr_inst/mtvec[17]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[17]/Q} .original_name {csr_inst/mtvec[17]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[18]} .original_name {{csr_inst/mtvec[18]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[18]} .single_bit_orig_name {csr_inst/mtvec[18]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[18]/Q} .original_name {csr_inst/mtvec[18]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[19]} .original_name {{csr_inst/mtvec[19]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[19]} .single_bit_orig_name {csr_inst/mtvec[19]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[19]/Q} .original_name {csr_inst/mtvec[19]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[20]} .original_name {{csr_inst/mtvec[20]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[20]} .single_bit_orig_name {csr_inst/mtvec[20]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[20]/Q} .original_name {csr_inst/mtvec[20]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[21]} .original_name {{csr_inst/mtvec[21]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[21]} .single_bit_orig_name {csr_inst/mtvec[21]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[21]/Q} .original_name {csr_inst/mtvec[21]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[22]} .original_name {{csr_inst/mtvec[22]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[22]} .single_bit_orig_name {csr_inst/mtvec[22]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[22]/Q} .original_name {csr_inst/mtvec[22]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[23]} .original_name {{csr_inst/mtvec[23]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[23]} .single_bit_orig_name {csr_inst/mtvec[23]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[23]/Q} .original_name {csr_inst/mtvec[23]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[24]} .original_name {{csr_inst/mtvec[24]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[24]} .single_bit_orig_name {csr_inst/mtvec[24]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[24]/Q} .original_name {csr_inst/mtvec[24]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[25]} .original_name {{csr_inst/mtvec[25]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[25]} .single_bit_orig_name {csr_inst/mtvec[25]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[25]/Q} .original_name {csr_inst/mtvec[25]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[26]} .original_name {{csr_inst/mtvec[26]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[26]} .single_bit_orig_name {csr_inst/mtvec[26]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[26]/Q} .original_name {csr_inst/mtvec[26]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[27]} .original_name {{csr_inst/mtvec[27]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[27]} .single_bit_orig_name {csr_inst/mtvec[27]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[27]/Q} .original_name {csr_inst/mtvec[27]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[28]} .original_name {{csr_inst/mtvec[28]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[28]} .single_bit_orig_name {csr_inst/mtvec[28]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[28]/Q} .original_name {csr_inst/mtvec[28]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[29]} .original_name {{csr_inst/mtvec[29]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[29]} .single_bit_orig_name {csr_inst/mtvec[29]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[29]/Q} .original_name {csr_inst/mtvec[29]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[30]} .original_name {{csr_inst/mtvec[30]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[30]} .single_bit_orig_name {csr_inst/mtvec[30]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[30]/Q} .original_name {csr_inst/mtvec[30]/q}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[31]} .original_name {{csr_inst/mtvec[31]}}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[31]} .single_bit_orig_name {csr_inst/mtvec[31]}
set_db -quiet {inst:custom_riscv_core/csr_inst_mtvec_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/csr_inst_mtvec_reg[31]/Q} .original_name {csr_inst/mtvec[31]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[0]} .original_name {{dwb_adr_reg[0]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[0]} .single_bit_orig_name {dwb_adr_reg[0]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[0]/Q} .original_name {dwb_adr_reg[0]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[1]} .original_name {{dwb_adr_reg[1]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[1]} .single_bit_orig_name {dwb_adr_reg[1]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[1]/Q} .original_name {dwb_adr_reg[1]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[2]} .original_name {{dwb_adr_reg[2]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[2]} .single_bit_orig_name {dwb_adr_reg[2]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[2]/Q} .original_name {dwb_adr_reg[2]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[3]} .original_name {{dwb_adr_reg[3]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[3]} .single_bit_orig_name {dwb_adr_reg[3]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[3]/Q} .original_name {dwb_adr_reg[3]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[4]} .original_name {{dwb_adr_reg[4]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[4]} .single_bit_orig_name {dwb_adr_reg[4]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[4]/Q} .original_name {dwb_adr_reg[4]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[5]} .original_name {{dwb_adr_reg[5]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[5]} .single_bit_orig_name {dwb_adr_reg[5]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[5]/Q} .original_name {dwb_adr_reg[5]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[6]} .original_name {{dwb_adr_reg[6]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[6]} .single_bit_orig_name {dwb_adr_reg[6]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[6]/Q} .original_name {dwb_adr_reg[6]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[7]} .original_name {{dwb_adr_reg[7]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[7]} .single_bit_orig_name {dwb_adr_reg[7]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[7]/Q} .original_name {dwb_adr_reg[7]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[8]} .original_name {{dwb_adr_reg[8]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[8]} .single_bit_orig_name {dwb_adr_reg[8]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[8]/Q} .original_name {dwb_adr_reg[8]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[9]} .original_name {{dwb_adr_reg[9]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[9]} .single_bit_orig_name {dwb_adr_reg[9]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[9]/Q} .original_name {dwb_adr_reg[9]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[10]} .original_name {{dwb_adr_reg[10]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[10]} .single_bit_orig_name {dwb_adr_reg[10]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[10]/Q} .original_name {dwb_adr_reg[10]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[11]} .original_name {{dwb_adr_reg[11]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[11]} .single_bit_orig_name {dwb_adr_reg[11]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[11]/Q} .original_name {dwb_adr_reg[11]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[12]} .original_name {{dwb_adr_reg[12]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[12]} .single_bit_orig_name {dwb_adr_reg[12]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[12]/Q} .original_name {dwb_adr_reg[12]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[13]} .original_name {{dwb_adr_reg[13]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[13]} .single_bit_orig_name {dwb_adr_reg[13]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[13]/Q} .original_name {dwb_adr_reg[13]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[14]} .original_name {{dwb_adr_reg[14]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[14]} .single_bit_orig_name {dwb_adr_reg[14]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[14]/Q} .original_name {dwb_adr_reg[14]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[15]} .original_name {{dwb_adr_reg[15]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[15]} .single_bit_orig_name {dwb_adr_reg[15]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[15]/Q} .original_name {dwb_adr_reg[15]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[16]} .original_name {{dwb_adr_reg[16]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[16]} .single_bit_orig_name {dwb_adr_reg[16]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[16]/Q} .original_name {dwb_adr_reg[16]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[17]} .original_name {{dwb_adr_reg[17]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[17]} .single_bit_orig_name {dwb_adr_reg[17]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[17]/Q} .original_name {dwb_adr_reg[17]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[18]} .original_name {{dwb_adr_reg[18]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[18]} .single_bit_orig_name {dwb_adr_reg[18]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[18]/Q} .original_name {dwb_adr_reg[18]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[19]} .original_name {{dwb_adr_reg[19]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[19]} .single_bit_orig_name {dwb_adr_reg[19]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[19]/Q} .original_name {dwb_adr_reg[19]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[20]} .original_name {{dwb_adr_reg[20]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[20]} .single_bit_orig_name {dwb_adr_reg[20]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[20]/Q} .original_name {dwb_adr_reg[20]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[21]} .original_name {{dwb_adr_reg[21]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[21]} .single_bit_orig_name {dwb_adr_reg[21]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[21]/Q} .original_name {dwb_adr_reg[21]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[22]} .original_name {{dwb_adr_reg[22]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[22]} .single_bit_orig_name {dwb_adr_reg[22]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[22]/Q} .original_name {dwb_adr_reg[22]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[23]} .original_name {{dwb_adr_reg[23]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[23]} .single_bit_orig_name {dwb_adr_reg[23]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[23]/Q} .original_name {dwb_adr_reg[23]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[24]} .original_name {{dwb_adr_reg[24]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[24]} .single_bit_orig_name {dwb_adr_reg[24]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[24]/Q} .original_name {dwb_adr_reg[24]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[25]} .original_name {{dwb_adr_reg[25]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[25]} .single_bit_orig_name {dwb_adr_reg[25]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[25]/Q} .original_name {dwb_adr_reg[25]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[26]} .original_name {{dwb_adr_reg[26]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[26]} .single_bit_orig_name {dwb_adr_reg[26]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[26]/Q} .original_name {dwb_adr_reg[26]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[27]} .original_name {{dwb_adr_reg[27]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[27]} .single_bit_orig_name {dwb_adr_reg[27]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[27]/Q} .original_name {dwb_adr_reg[27]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[28]} .original_name {{dwb_adr_reg[28]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[28]} .single_bit_orig_name {dwb_adr_reg[28]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[28]/Q} .original_name {dwb_adr_reg[28]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[29]} .original_name {{dwb_adr_reg[29]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[29]} .single_bit_orig_name {dwb_adr_reg[29]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[29]/Q} .original_name {dwb_adr_reg[29]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[30]} .original_name {{dwb_adr_reg[30]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[30]} .single_bit_orig_name {dwb_adr_reg[30]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[30]/Q} .original_name {dwb_adr_reg[30]/q}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[31]} .original_name {{dwb_adr_reg[31]}}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[31]} .single_bit_orig_name {dwb_adr_reg[31]}
set_db -quiet {inst:custom_riscv_core/dwb_adr_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_adr_reg_reg[31]/Q} .original_name {dwb_adr_reg[31]/q}
set_db -quiet inst:custom_riscv_core/dwb_cyc_reg_reg .original_name dwb_cyc_reg
set_db -quiet inst:custom_riscv_core/dwb_cyc_reg_reg .orig_hdl_instantiated false
set_db -quiet inst:custom_riscv_core/dwb_cyc_reg_reg .single_bit_orig_name dwb_cyc_reg
set_db -quiet inst:custom_riscv_core/dwb_cyc_reg_reg .gint_phase_inversion false
set_db -quiet pin:custom_riscv_core/dwb_cyc_reg_reg/Q .original_name dwb_cyc_reg/q
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[0]} .original_name {{dwb_dat_reg[0]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[0]} .single_bit_orig_name {dwb_dat_reg[0]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[0]/Q} .original_name {dwb_dat_reg[0]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[1]} .original_name {{dwb_dat_reg[1]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[1]} .single_bit_orig_name {dwb_dat_reg[1]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[1]/Q} .original_name {dwb_dat_reg[1]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[2]} .original_name {{dwb_dat_reg[2]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[2]} .single_bit_orig_name {dwb_dat_reg[2]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[2]/Q} .original_name {dwb_dat_reg[2]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[3]} .original_name {{dwb_dat_reg[3]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[3]} .single_bit_orig_name {dwb_dat_reg[3]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[3]/Q} .original_name {dwb_dat_reg[3]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[4]} .original_name {{dwb_dat_reg[4]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[4]} .single_bit_orig_name {dwb_dat_reg[4]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[4]/Q} .original_name {dwb_dat_reg[4]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[5]} .original_name {{dwb_dat_reg[5]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[5]} .single_bit_orig_name {dwb_dat_reg[5]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[5]/Q} .original_name {dwb_dat_reg[5]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[6]} .original_name {{dwb_dat_reg[6]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[6]} .single_bit_orig_name {dwb_dat_reg[6]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[6]/Q} .original_name {dwb_dat_reg[6]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[7]} .original_name {{dwb_dat_reg[7]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[7]} .single_bit_orig_name {dwb_dat_reg[7]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[7]/Q} .original_name {dwb_dat_reg[7]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[8]} .original_name {{dwb_dat_reg[8]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[8]} .single_bit_orig_name {dwb_dat_reg[8]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[8]/Q} .original_name {dwb_dat_reg[8]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[9]} .original_name {{dwb_dat_reg[9]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[9]} .single_bit_orig_name {dwb_dat_reg[9]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[9]/Q} .original_name {dwb_dat_reg[9]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[10]} .original_name {{dwb_dat_reg[10]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[10]} .single_bit_orig_name {dwb_dat_reg[10]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[10]/Q} .original_name {dwb_dat_reg[10]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[11]} .original_name {{dwb_dat_reg[11]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[11]} .single_bit_orig_name {dwb_dat_reg[11]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[11]/Q} .original_name {dwb_dat_reg[11]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[12]} .original_name {{dwb_dat_reg[12]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[12]} .single_bit_orig_name {dwb_dat_reg[12]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[12]/Q} .original_name {dwb_dat_reg[12]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[13]} .original_name {{dwb_dat_reg[13]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[13]} .single_bit_orig_name {dwb_dat_reg[13]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[13]/Q} .original_name {dwb_dat_reg[13]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[14]} .original_name {{dwb_dat_reg[14]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[14]} .single_bit_orig_name {dwb_dat_reg[14]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[14]/Q} .original_name {dwb_dat_reg[14]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[15]} .original_name {{dwb_dat_reg[15]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[15]} .single_bit_orig_name {dwb_dat_reg[15]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[15]/Q} .original_name {dwb_dat_reg[15]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[16]} .original_name {{dwb_dat_reg[16]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[16]} .single_bit_orig_name {dwb_dat_reg[16]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[16]/Q} .original_name {dwb_dat_reg[16]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[17]} .original_name {{dwb_dat_reg[17]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[17]} .single_bit_orig_name {dwb_dat_reg[17]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[17]/Q} .original_name {dwb_dat_reg[17]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[18]} .original_name {{dwb_dat_reg[18]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[18]} .single_bit_orig_name {dwb_dat_reg[18]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[18]/Q} .original_name {dwb_dat_reg[18]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[19]} .original_name {{dwb_dat_reg[19]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[19]} .single_bit_orig_name {dwb_dat_reg[19]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[19]/Q} .original_name {dwb_dat_reg[19]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[20]} .original_name {{dwb_dat_reg[20]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[20]} .single_bit_orig_name {dwb_dat_reg[20]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[20]/Q} .original_name {dwb_dat_reg[20]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[21]} .original_name {{dwb_dat_reg[21]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[21]} .single_bit_orig_name {dwb_dat_reg[21]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[21]/Q} .original_name {dwb_dat_reg[21]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[22]} .original_name {{dwb_dat_reg[22]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[22]} .single_bit_orig_name {dwb_dat_reg[22]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[22]/Q} .original_name {dwb_dat_reg[22]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[23]} .original_name {{dwb_dat_reg[23]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[23]} .single_bit_orig_name {dwb_dat_reg[23]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[23]/Q} .original_name {dwb_dat_reg[23]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[24]} .original_name {{dwb_dat_reg[24]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[24]} .single_bit_orig_name {dwb_dat_reg[24]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[24]/Q} .original_name {dwb_dat_reg[24]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[25]} .original_name {{dwb_dat_reg[25]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[25]} .single_bit_orig_name {dwb_dat_reg[25]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[25]/Q} .original_name {dwb_dat_reg[25]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[26]} .original_name {{dwb_dat_reg[26]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[26]} .single_bit_orig_name {dwb_dat_reg[26]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[26]/Q} .original_name {dwb_dat_reg[26]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[27]} .original_name {{dwb_dat_reg[27]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[27]} .single_bit_orig_name {dwb_dat_reg[27]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[27]/Q} .original_name {dwb_dat_reg[27]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[28]} .original_name {{dwb_dat_reg[28]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[28]} .single_bit_orig_name {dwb_dat_reg[28]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[28]/Q} .original_name {dwb_dat_reg[28]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[29]} .original_name {{dwb_dat_reg[29]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[29]} .single_bit_orig_name {dwb_dat_reg[29]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[29]/Q} .original_name {dwb_dat_reg[29]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[30]} .original_name {{dwb_dat_reg[30]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[30]} .single_bit_orig_name {dwb_dat_reg[30]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[30]/Q} .original_name {dwb_dat_reg[30]/q}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[31]} .original_name {{dwb_dat_reg[31]}}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[31]} .single_bit_orig_name {dwb_dat_reg[31]}
set_db -quiet {inst:custom_riscv_core/dwb_dat_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_dat_reg_reg[31]/Q} .original_name {dwb_dat_reg[31]/q}
set_db -quiet {inst:custom_riscv_core/dwb_sel_reg_reg[0]} .original_name {{dwb_sel_reg[0]}}
set_db -quiet {inst:custom_riscv_core/dwb_sel_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_sel_reg_reg[0]} .single_bit_orig_name {dwb_sel_reg[0]}
set_db -quiet {inst:custom_riscv_core/dwb_sel_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_sel_reg_reg[0]/Q} .original_name {dwb_sel_reg[0]/q}
set_db -quiet {inst:custom_riscv_core/dwb_sel_reg_reg[1]} .original_name {{dwb_sel_reg[1]}}
set_db -quiet {inst:custom_riscv_core/dwb_sel_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_sel_reg_reg[1]} .single_bit_orig_name {dwb_sel_reg[1]}
set_db -quiet {inst:custom_riscv_core/dwb_sel_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_sel_reg_reg[1]/Q} .original_name {dwb_sel_reg[1]/q}
set_db -quiet {inst:custom_riscv_core/dwb_sel_reg_reg[2]} .original_name {{dwb_sel_reg[2]}}
set_db -quiet {inst:custom_riscv_core/dwb_sel_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_sel_reg_reg[2]} .single_bit_orig_name {dwb_sel_reg[2]}
set_db -quiet {inst:custom_riscv_core/dwb_sel_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_sel_reg_reg[2]/Q} .original_name {dwb_sel_reg[2]/q}
set_db -quiet {inst:custom_riscv_core/dwb_sel_reg_reg[3]} .original_name {{dwb_sel_reg[3]}}
set_db -quiet {inst:custom_riscv_core/dwb_sel_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/dwb_sel_reg_reg[3]} .single_bit_orig_name {dwb_sel_reg[3]}
set_db -quiet {inst:custom_riscv_core/dwb_sel_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/dwb_sel_reg_reg[3]/Q} .original_name {dwb_sel_reg[3]/q}
set_db -quiet inst:custom_riscv_core/dwb_we_reg_reg .original_name dwb_we_reg
set_db -quiet inst:custom_riscv_core/dwb_we_reg_reg .orig_hdl_instantiated false
set_db -quiet inst:custom_riscv_core/dwb_we_reg_reg .single_bit_orig_name dwb_we_reg
set_db -quiet inst:custom_riscv_core/dwb_we_reg_reg .gint_phase_inversion false
set_db -quiet pin:custom_riscv_core/dwb_we_reg_reg/Q .original_name dwb_we_reg/q
set_db -quiet {inst:custom_riscv_core/instruction_reg[0]} .original_name {{instruction[0]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[0]} .single_bit_orig_name {instruction[0]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[0]/Q} .original_name {instruction[0]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[1]} .original_name {{instruction[1]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[1]} .single_bit_orig_name {instruction[1]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[1]/Q} .original_name {instruction[1]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[6]} .original_name {{instruction[6]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[6]} .single_bit_orig_name {instruction[6]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[6]/Q} .original_name {instruction[6]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[7]} .original_name {{instruction[7]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[7]} .single_bit_orig_name {instruction[7]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[7]/Q} .original_name {instruction[7]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[8]} .original_name {{instruction[8]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[8]} .single_bit_orig_name {instruction[8]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[8]/Q} .original_name {instruction[8]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[9]} .original_name {{instruction[9]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[9]} .single_bit_orig_name {instruction[9]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[9]/Q} .original_name {instruction[9]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[10]} .original_name {{instruction[10]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[10]} .single_bit_orig_name {instruction[10]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[10]/Q} .original_name {instruction[10]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[11]} .original_name {{instruction[11]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[11]} .single_bit_orig_name {instruction[11]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[11]/Q} .original_name {instruction[11]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[12]} .original_name {{instruction[12]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[12]} .single_bit_orig_name {instruction[12]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[12]/Q} .original_name {instruction[12]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[13]} .original_name {{instruction[13]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[13]} .single_bit_orig_name {instruction[13]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[13]/Q} .original_name {instruction[13]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[14]} .original_name {{instruction[14]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[14]} .single_bit_orig_name {instruction[14]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[14]/Q} .original_name {instruction[14]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[17]} .original_name {{instruction[17]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[17]} .single_bit_orig_name {instruction[17]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[17]/Q} .original_name {instruction[17]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[21]} .original_name {{instruction[21]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[21]} .single_bit_orig_name {instruction[21]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[21]/Q} .original_name {instruction[21]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[22]} .original_name {{instruction[22]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[22]} .single_bit_orig_name {instruction[22]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[22]/Q} .original_name {instruction[22]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[23]} .original_name {{instruction[23]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[23]} .single_bit_orig_name {instruction[23]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[23]/Q} .original_name {instruction[23]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[24]} .original_name {{instruction[24]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[24]} .single_bit_orig_name {instruction[24]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[24]/Q} .original_name {instruction[24]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[25]} .original_name {{instruction[25]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[25]} .single_bit_orig_name {instruction[25]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[25]/Q} .original_name {instruction[25]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[26]} .original_name {{instruction[26]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[26]} .single_bit_orig_name {instruction[26]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[26]/Q} .original_name {instruction[26]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[27]} .original_name {{instruction[27]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[27]} .single_bit_orig_name {instruction[27]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[27]/Q} .original_name {instruction[27]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[28]} .original_name {{instruction[28]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[28]} .single_bit_orig_name {instruction[28]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[28]/Q} .original_name {instruction[28]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[29]} .original_name {{instruction[29]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[29]} .single_bit_orig_name {instruction[29]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[29]/Q} .original_name {instruction[29]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[30]} .original_name {{instruction[30]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[30]} .single_bit_orig_name {instruction[30]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[30]/Q} .original_name {instruction[30]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[31]} .original_name {{instruction[31]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[31]} .single_bit_orig_name {instruction[31]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[31]/Q} .original_name {instruction[31]/q}
set_db -quiet inst:custom_riscv_core/iwb_cyc_reg_reg .original_name iwb_cyc_reg
set_db -quiet inst:custom_riscv_core/iwb_cyc_reg_reg .orig_hdl_instantiated false
set_db -quiet inst:custom_riscv_core/iwb_cyc_reg_reg .single_bit_orig_name iwb_cyc_reg
set_db -quiet inst:custom_riscv_core/iwb_cyc_reg_reg .gint_phase_inversion false
set_db -quiet pin:custom_riscv_core/iwb_cyc_reg_reg/Q .original_name iwb_cyc_reg/q
set_db -quiet inst:custom_riscv_core/mdu_ack_reg .original_name mdu_ack
set_db -quiet inst:custom_riscv_core/mdu_ack_reg .orig_hdl_instantiated false
set_db -quiet inst:custom_riscv_core/mdu_ack_reg .single_bit_orig_name mdu_ack
set_db -quiet inst:custom_riscv_core/mdu_ack_reg .gint_phase_inversion false
set_db -quiet pin:custom_riscv_core/mdu_ack_reg/Q .original_name mdu_ack/q
set_db -quiet {inst:custom_riscv_core/mdu_funct3_reg[0]} .original_name {{mdu_funct3[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_funct3_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_funct3_reg[0]} .single_bit_orig_name {mdu_funct3[0]}
set_db -quiet {inst:custom_riscv_core/mdu_funct3_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_funct3_reg[0]/Q} .original_name {mdu_funct3[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_funct3_reg[1]} .original_name {{mdu_funct3[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_funct3_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_funct3_reg[1]} .single_bit_orig_name {mdu_funct3[1]}
set_db -quiet {inst:custom_riscv_core/mdu_funct3_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_funct3_reg[1]/Q} .original_name {mdu_funct3[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_funct3_reg[2]} .original_name {{mdu_funct3[2]}}
set_db -quiet {inst:custom_riscv_core/mdu_funct3_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_funct3_reg[2]} .single_bit_orig_name {mdu_funct3[2]}
set_db -quiet {inst:custom_riscv_core/mdu_funct3_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_funct3_reg[2]/Q} .original_name {mdu_funct3[2]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[0]} .original_name {{mdu_inst/a_latched[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[0]} .single_bit_orig_name {mdu_inst/a_latched[0]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[0]/Q} .original_name {mdu_inst/a_latched[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[1]} .original_name {{mdu_inst/a_latched[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[1]} .single_bit_orig_name {mdu_inst/a_latched[1]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[1]/Q} .original_name {mdu_inst/a_latched[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[2]} .original_name {{mdu_inst/a_latched[2]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[2]} .single_bit_orig_name {mdu_inst/a_latched[2]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[2]/Q} .original_name {mdu_inst/a_latched[2]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[3]} .original_name {{mdu_inst/a_latched[3]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[3]} .single_bit_orig_name {mdu_inst/a_latched[3]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[3]/Q} .original_name {mdu_inst/a_latched[3]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[4]} .original_name {{mdu_inst/a_latched[4]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[4]} .single_bit_orig_name {mdu_inst/a_latched[4]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[4]/Q} .original_name {mdu_inst/a_latched[4]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[5]} .original_name {{mdu_inst/a_latched[5]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[5]} .single_bit_orig_name {mdu_inst/a_latched[5]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[5]/Q} .original_name {mdu_inst/a_latched[5]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[6]} .original_name {{mdu_inst/a_latched[6]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[6]} .single_bit_orig_name {mdu_inst/a_latched[6]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[6]/Q} .original_name {mdu_inst/a_latched[6]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[7]} .original_name {{mdu_inst/a_latched[7]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[7]} .single_bit_orig_name {mdu_inst/a_latched[7]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[7]/Q} .original_name {mdu_inst/a_latched[7]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[8]} .original_name {{mdu_inst/a_latched[8]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[8]} .single_bit_orig_name {mdu_inst/a_latched[8]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[8]/Q} .original_name {mdu_inst/a_latched[8]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[9]} .original_name {{mdu_inst/a_latched[9]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[9]} .single_bit_orig_name {mdu_inst/a_latched[9]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[9]/Q} .original_name {mdu_inst/a_latched[9]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[10]} .original_name {{mdu_inst/a_latched[10]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[10]} .single_bit_orig_name {mdu_inst/a_latched[10]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[10]/Q} .original_name {mdu_inst/a_latched[10]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[11]} .original_name {{mdu_inst/a_latched[11]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[11]} .single_bit_orig_name {mdu_inst/a_latched[11]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[11]/Q} .original_name {mdu_inst/a_latched[11]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[12]} .original_name {{mdu_inst/a_latched[12]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[12]} .single_bit_orig_name {mdu_inst/a_latched[12]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[12]/Q} .original_name {mdu_inst/a_latched[12]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[13]} .original_name {{mdu_inst/a_latched[13]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[13]} .single_bit_orig_name {mdu_inst/a_latched[13]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[13]/Q} .original_name {mdu_inst/a_latched[13]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[14]} .original_name {{mdu_inst/a_latched[14]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[14]} .single_bit_orig_name {mdu_inst/a_latched[14]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[14]/Q} .original_name {mdu_inst/a_latched[14]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[15]} .original_name {{mdu_inst/a_latched[15]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[15]} .single_bit_orig_name {mdu_inst/a_latched[15]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[15]/Q} .original_name {mdu_inst/a_latched[15]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[16]} .original_name {{mdu_inst/a_latched[16]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[16]} .single_bit_orig_name {mdu_inst/a_latched[16]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[16]/Q} .original_name {mdu_inst/a_latched[16]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[17]} .original_name {{mdu_inst/a_latched[17]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[17]} .single_bit_orig_name {mdu_inst/a_latched[17]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[17]/Q} .original_name {mdu_inst/a_latched[17]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[18]} .original_name {{mdu_inst/a_latched[18]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[18]} .single_bit_orig_name {mdu_inst/a_latched[18]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[18]/Q} .original_name {mdu_inst/a_latched[18]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[19]} .original_name {{mdu_inst/a_latched[19]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[19]} .single_bit_orig_name {mdu_inst/a_latched[19]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[19]/Q} .original_name {mdu_inst/a_latched[19]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[20]} .original_name {{mdu_inst/a_latched[20]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[20]} .single_bit_orig_name {mdu_inst/a_latched[20]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[20]/Q} .original_name {mdu_inst/a_latched[20]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[21]} .original_name {{mdu_inst/a_latched[21]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[21]} .single_bit_orig_name {mdu_inst/a_latched[21]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[21]/Q} .original_name {mdu_inst/a_latched[21]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[22]} .original_name {{mdu_inst/a_latched[22]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[22]} .single_bit_orig_name {mdu_inst/a_latched[22]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[22]/Q} .original_name {mdu_inst/a_latched[22]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[23]} .original_name {{mdu_inst/a_latched[23]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[23]} .single_bit_orig_name {mdu_inst/a_latched[23]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[23]/Q} .original_name {mdu_inst/a_latched[23]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[24]} .original_name {{mdu_inst/a_latched[24]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[24]} .single_bit_orig_name {mdu_inst/a_latched[24]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[24]/Q} .original_name {mdu_inst/a_latched[24]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[25]} .original_name {{mdu_inst/a_latched[25]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[25]} .single_bit_orig_name {mdu_inst/a_latched[25]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[25]/Q} .original_name {mdu_inst/a_latched[25]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[26]} .original_name {{mdu_inst/a_latched[26]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[26]} .single_bit_orig_name {mdu_inst/a_latched[26]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[26]/Q} .original_name {mdu_inst/a_latched[26]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[27]} .original_name {{mdu_inst/a_latched[27]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[27]} .single_bit_orig_name {mdu_inst/a_latched[27]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[27]/Q} .original_name {mdu_inst/a_latched[27]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[28]} .original_name {{mdu_inst/a_latched[28]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[28]} .single_bit_orig_name {mdu_inst/a_latched[28]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[28]/Q} .original_name {mdu_inst/a_latched[28]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[29]} .original_name {{mdu_inst/a_latched[29]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[29]} .single_bit_orig_name {mdu_inst/a_latched[29]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[29]/Q} .original_name {mdu_inst/a_latched[29]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[30]} .original_name {{mdu_inst/a_latched[30]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[30]} .single_bit_orig_name {mdu_inst/a_latched[30]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[30]/Q} .original_name {mdu_inst/a_latched[30]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[31]} .original_name {{mdu_inst/a_latched[31]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[31]} .single_bit_orig_name {mdu_inst/a_latched[31]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_a_latched_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_a_latched_reg[31]/Q} .original_name {mdu_inst/a_latched[31]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[0]} .original_name {{mdu_inst/acc[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[0]} .single_bit_orig_name {mdu_inst/acc[0]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[0]/Q} .original_name {mdu_inst/acc[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[1]} .original_name {{mdu_inst/acc[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[1]} .single_bit_orig_name {mdu_inst/acc[1]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[1]/Q} .original_name {mdu_inst/acc[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[2]} .original_name {{mdu_inst/acc[2]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[2]} .single_bit_orig_name {mdu_inst/acc[2]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[2]/Q} .original_name {mdu_inst/acc[2]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[3]} .original_name {{mdu_inst/acc[3]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[3]} .single_bit_orig_name {mdu_inst/acc[3]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[3]/Q} .original_name {mdu_inst/acc[3]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[4]} .original_name {{mdu_inst/acc[4]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[4]} .single_bit_orig_name {mdu_inst/acc[4]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[4]/Q} .original_name {mdu_inst/acc[4]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[5]} .original_name {{mdu_inst/acc[5]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[5]} .single_bit_orig_name {mdu_inst/acc[5]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[5]/Q} .original_name {mdu_inst/acc[5]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[6]} .original_name {{mdu_inst/acc[6]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[6]} .single_bit_orig_name {mdu_inst/acc[6]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[6]/Q} .original_name {mdu_inst/acc[6]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[7]} .original_name {{mdu_inst/acc[7]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[7]} .single_bit_orig_name {mdu_inst/acc[7]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[7]/Q} .original_name {mdu_inst/acc[7]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[8]} .original_name {{mdu_inst/acc[8]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[8]} .single_bit_orig_name {mdu_inst/acc[8]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[8]/Q} .original_name {mdu_inst/acc[8]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[9]} .original_name {{mdu_inst/acc[9]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[9]} .single_bit_orig_name {mdu_inst/acc[9]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[9]/Q} .original_name {mdu_inst/acc[9]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[10]} .original_name {{mdu_inst/acc[10]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[10]} .single_bit_orig_name {mdu_inst/acc[10]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[10]/Q} .original_name {mdu_inst/acc[10]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[11]} .original_name {{mdu_inst/acc[11]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[11]} .single_bit_orig_name {mdu_inst/acc[11]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[11]/Q} .original_name {mdu_inst/acc[11]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[12]} .original_name {{mdu_inst/acc[12]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[12]} .single_bit_orig_name {mdu_inst/acc[12]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[12]/Q} .original_name {mdu_inst/acc[12]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[13]} .original_name {{mdu_inst/acc[13]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[13]} .single_bit_orig_name {mdu_inst/acc[13]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[13]/Q} .original_name {mdu_inst/acc[13]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[14]} .original_name {{mdu_inst/acc[14]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[14]} .single_bit_orig_name {mdu_inst/acc[14]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[14]/Q} .original_name {mdu_inst/acc[14]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[15]} .original_name {{mdu_inst/acc[15]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[15]} .single_bit_orig_name {mdu_inst/acc[15]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[15]/Q} .original_name {mdu_inst/acc[15]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[16]} .original_name {{mdu_inst/acc[16]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[16]} .single_bit_orig_name {mdu_inst/acc[16]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[16]/Q} .original_name {mdu_inst/acc[16]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[17]} .original_name {{mdu_inst/acc[17]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[17]} .single_bit_orig_name {mdu_inst/acc[17]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[17]/Q} .original_name {mdu_inst/acc[17]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[18]} .original_name {{mdu_inst/acc[18]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[18]} .single_bit_orig_name {mdu_inst/acc[18]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[18]/Q} .original_name {mdu_inst/acc[18]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[19]} .original_name {{mdu_inst/acc[19]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[19]} .single_bit_orig_name {mdu_inst/acc[19]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[19]/Q} .original_name {mdu_inst/acc[19]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[20]} .original_name {{mdu_inst/acc[20]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[20]} .single_bit_orig_name {mdu_inst/acc[20]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[20]/Q} .original_name {mdu_inst/acc[20]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[21]} .original_name {{mdu_inst/acc[21]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[21]} .single_bit_orig_name {mdu_inst/acc[21]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[21]/Q} .original_name {mdu_inst/acc[21]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[22]} .original_name {{mdu_inst/acc[22]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[22]} .single_bit_orig_name {mdu_inst/acc[22]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[22]/Q} .original_name {mdu_inst/acc[22]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[23]} .original_name {{mdu_inst/acc[23]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[23]} .single_bit_orig_name {mdu_inst/acc[23]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[23]/Q} .original_name {mdu_inst/acc[23]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[24]} .original_name {{mdu_inst/acc[24]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[24]} .single_bit_orig_name {mdu_inst/acc[24]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[24]/Q} .original_name {mdu_inst/acc[24]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[25]} .original_name {{mdu_inst/acc[25]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[25]} .single_bit_orig_name {mdu_inst/acc[25]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[25]/Q} .original_name {mdu_inst/acc[25]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[26]} .original_name {{mdu_inst/acc[26]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[26]} .single_bit_orig_name {mdu_inst/acc[26]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[26]/Q} .original_name {mdu_inst/acc[26]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[27]} .original_name {{mdu_inst/acc[27]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[27]} .single_bit_orig_name {mdu_inst/acc[27]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[27]/Q} .original_name {mdu_inst/acc[27]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[28]} .original_name {{mdu_inst/acc[28]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[28]} .single_bit_orig_name {mdu_inst/acc[28]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[28]/Q} .original_name {mdu_inst/acc[28]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[29]} .original_name {{mdu_inst/acc[29]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[29]} .single_bit_orig_name {mdu_inst/acc[29]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[29]/Q} .original_name {mdu_inst/acc[29]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[30]} .original_name {{mdu_inst/acc[30]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[30]} .single_bit_orig_name {mdu_inst/acc[30]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[30]/Q} .original_name {mdu_inst/acc[30]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[31]} .original_name {{mdu_inst/acc[31]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[31]} .single_bit_orig_name {mdu_inst/acc[31]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[31]/Q} .original_name {mdu_inst/acc[31]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[32]} .original_name {{mdu_inst/acc[32]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[32]} .single_bit_orig_name {mdu_inst/acc[32]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[32]/Q} .original_name {mdu_inst/acc[32]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[33]} .original_name {{mdu_inst/acc[33]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[33]} .single_bit_orig_name {mdu_inst/acc[33]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[33]/Q} .original_name {mdu_inst/acc[33]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[34]} .original_name {{mdu_inst/acc[34]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[34]} .single_bit_orig_name {mdu_inst/acc[34]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[34]/Q} .original_name {mdu_inst/acc[34]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[35]} .original_name {{mdu_inst/acc[35]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[35]} .single_bit_orig_name {mdu_inst/acc[35]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[35]/Q} .original_name {mdu_inst/acc[35]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[36]} .original_name {{mdu_inst/acc[36]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[36]} .single_bit_orig_name {mdu_inst/acc[36]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[36]/Q} .original_name {mdu_inst/acc[36]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[37]} .original_name {{mdu_inst/acc[37]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[37]} .single_bit_orig_name {mdu_inst/acc[37]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[37]/Q} .original_name {mdu_inst/acc[37]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[38]} .original_name {{mdu_inst/acc[38]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[38]} .single_bit_orig_name {mdu_inst/acc[38]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[38]/Q} .original_name {mdu_inst/acc[38]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[39]} .original_name {{mdu_inst/acc[39]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[39]} .single_bit_orig_name {mdu_inst/acc[39]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[39]/Q} .original_name {mdu_inst/acc[39]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[40]} .original_name {{mdu_inst/acc[40]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[40]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[40]} .single_bit_orig_name {mdu_inst/acc[40]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[40]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[40]/Q} .original_name {mdu_inst/acc[40]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[41]} .original_name {{mdu_inst/acc[41]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[41]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[41]} .single_bit_orig_name {mdu_inst/acc[41]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[41]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[41]/Q} .original_name {mdu_inst/acc[41]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[42]} .original_name {{mdu_inst/acc[42]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[42]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[42]} .single_bit_orig_name {mdu_inst/acc[42]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[42]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[42]/Q} .original_name {mdu_inst/acc[42]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[43]} .original_name {{mdu_inst/acc[43]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[43]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[43]} .single_bit_orig_name {mdu_inst/acc[43]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[43]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[43]/Q} .original_name {mdu_inst/acc[43]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[44]} .original_name {{mdu_inst/acc[44]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[44]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[44]} .single_bit_orig_name {mdu_inst/acc[44]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[44]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[44]/Q} .original_name {mdu_inst/acc[44]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[45]} .original_name {{mdu_inst/acc[45]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[45]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[45]} .single_bit_orig_name {mdu_inst/acc[45]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[45]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[45]/Q} .original_name {mdu_inst/acc[45]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[46]} .original_name {{mdu_inst/acc[46]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[46]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[46]} .single_bit_orig_name {mdu_inst/acc[46]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[46]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[46]/Q} .original_name {mdu_inst/acc[46]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[47]} .original_name {{mdu_inst/acc[47]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[47]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[47]} .single_bit_orig_name {mdu_inst/acc[47]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[47]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[47]/Q} .original_name {mdu_inst/acc[47]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[48]} .original_name {{mdu_inst/acc[48]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[48]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[48]} .single_bit_orig_name {mdu_inst/acc[48]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[48]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[48]/Q} .original_name {mdu_inst/acc[48]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[49]} .original_name {{mdu_inst/acc[49]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[49]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[49]} .single_bit_orig_name {mdu_inst/acc[49]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[49]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[49]/Q} .original_name {mdu_inst/acc[49]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[50]} .original_name {{mdu_inst/acc[50]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[50]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[50]} .single_bit_orig_name {mdu_inst/acc[50]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[50]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[50]/Q} .original_name {mdu_inst/acc[50]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[51]} .original_name {{mdu_inst/acc[51]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[51]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[51]} .single_bit_orig_name {mdu_inst/acc[51]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[51]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[51]/Q} .original_name {mdu_inst/acc[51]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[52]} .original_name {{mdu_inst/acc[52]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[52]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[52]} .single_bit_orig_name {mdu_inst/acc[52]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[52]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[52]/Q} .original_name {mdu_inst/acc[52]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[53]} .original_name {{mdu_inst/acc[53]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[53]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[53]} .single_bit_orig_name {mdu_inst/acc[53]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[53]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[53]/Q} .original_name {mdu_inst/acc[53]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[54]} .original_name {{mdu_inst/acc[54]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[54]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[54]} .single_bit_orig_name {mdu_inst/acc[54]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[54]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[54]/Q} .original_name {mdu_inst/acc[54]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[55]} .original_name {{mdu_inst/acc[55]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[55]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[55]} .single_bit_orig_name {mdu_inst/acc[55]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[55]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[55]/Q} .original_name {mdu_inst/acc[55]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[56]} .original_name {{mdu_inst/acc[56]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[56]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[56]} .single_bit_orig_name {mdu_inst/acc[56]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[56]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[56]/Q} .original_name {mdu_inst/acc[56]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[57]} .original_name {{mdu_inst/acc[57]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[57]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[57]} .single_bit_orig_name {mdu_inst/acc[57]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[57]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[57]/Q} .original_name {mdu_inst/acc[57]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[58]} .original_name {{mdu_inst/acc[58]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[58]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[58]} .single_bit_orig_name {mdu_inst/acc[58]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[58]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[58]/Q} .original_name {mdu_inst/acc[58]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[59]} .original_name {{mdu_inst/acc[59]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[59]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[59]} .single_bit_orig_name {mdu_inst/acc[59]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[59]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[59]/Q} .original_name {mdu_inst/acc[59]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[60]} .original_name {{mdu_inst/acc[60]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[60]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[60]} .single_bit_orig_name {mdu_inst/acc[60]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[60]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[60]/Q} .original_name {mdu_inst/acc[60]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[61]} .original_name {{mdu_inst/acc[61]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[61]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[61]} .single_bit_orig_name {mdu_inst/acc[61]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[61]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[61]/Q} .original_name {mdu_inst/acc[61]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[62]} .original_name {{mdu_inst/acc[62]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[62]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[62]} .single_bit_orig_name {mdu_inst/acc[62]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[62]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[62]/Q} .original_name {mdu_inst/acc[62]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[63]} .original_name {{mdu_inst/acc[63]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[63]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[63]} .single_bit_orig_name {mdu_inst/acc[63]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_acc_reg[63]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_acc_reg[63]/Q} .original_name {mdu_inst/acc[63]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[0]} .original_name {{mdu_inst/b_latched[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[0]} .single_bit_orig_name {mdu_inst/b_latched[0]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[0]/Q} .original_name {mdu_inst/b_latched[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[1]} .original_name {{mdu_inst/b_latched[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[1]} .single_bit_orig_name {mdu_inst/b_latched[1]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[1]/Q} .original_name {mdu_inst/b_latched[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[2]} .original_name {{mdu_inst/b_latched[2]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[2]} .single_bit_orig_name {mdu_inst/b_latched[2]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[2]/Q} .original_name {mdu_inst/b_latched[2]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[3]} .original_name {{mdu_inst/b_latched[3]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[3]} .single_bit_orig_name {mdu_inst/b_latched[3]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[3]/Q} .original_name {mdu_inst/b_latched[3]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[4]} .original_name {{mdu_inst/b_latched[4]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[4]} .single_bit_orig_name {mdu_inst/b_latched[4]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[4]/Q} .original_name {mdu_inst/b_latched[4]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[5]} .original_name {{mdu_inst/b_latched[5]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[5]} .single_bit_orig_name {mdu_inst/b_latched[5]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[5]/Q} .original_name {mdu_inst/b_latched[5]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[6]} .original_name {{mdu_inst/b_latched[6]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[6]} .single_bit_orig_name {mdu_inst/b_latched[6]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[6]/Q} .original_name {mdu_inst/b_latched[6]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[7]} .original_name {{mdu_inst/b_latched[7]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[7]} .single_bit_orig_name {mdu_inst/b_latched[7]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[7]/Q} .original_name {mdu_inst/b_latched[7]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[8]} .original_name {{mdu_inst/b_latched[8]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[8]} .single_bit_orig_name {mdu_inst/b_latched[8]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[8]/Q} .original_name {mdu_inst/b_latched[8]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[9]} .original_name {{mdu_inst/b_latched[9]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[9]} .single_bit_orig_name {mdu_inst/b_latched[9]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[9]/Q} .original_name {mdu_inst/b_latched[9]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[10]} .original_name {{mdu_inst/b_latched[10]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[10]} .single_bit_orig_name {mdu_inst/b_latched[10]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[10]/Q} .original_name {mdu_inst/b_latched[10]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[11]} .original_name {{mdu_inst/b_latched[11]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[11]} .single_bit_orig_name {mdu_inst/b_latched[11]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[11]/Q} .original_name {mdu_inst/b_latched[11]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[12]} .original_name {{mdu_inst/b_latched[12]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[12]} .single_bit_orig_name {mdu_inst/b_latched[12]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[12]/Q} .original_name {mdu_inst/b_latched[12]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[13]} .original_name {{mdu_inst/b_latched[13]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[13]} .single_bit_orig_name {mdu_inst/b_latched[13]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[13]/Q} .original_name {mdu_inst/b_latched[13]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[14]} .original_name {{mdu_inst/b_latched[14]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[14]} .single_bit_orig_name {mdu_inst/b_latched[14]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[14]/Q} .original_name {mdu_inst/b_latched[14]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[15]} .original_name {{mdu_inst/b_latched[15]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[15]} .single_bit_orig_name {mdu_inst/b_latched[15]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[15]/Q} .original_name {mdu_inst/b_latched[15]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[16]} .original_name {{mdu_inst/b_latched[16]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[16]} .single_bit_orig_name {mdu_inst/b_latched[16]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[16]/Q} .original_name {mdu_inst/b_latched[16]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[17]} .original_name {{mdu_inst/b_latched[17]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[17]} .single_bit_orig_name {mdu_inst/b_latched[17]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[17]/Q} .original_name {mdu_inst/b_latched[17]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[18]} .original_name {{mdu_inst/b_latched[18]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[18]} .single_bit_orig_name {mdu_inst/b_latched[18]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[18]/Q} .original_name {mdu_inst/b_latched[18]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[19]} .original_name {{mdu_inst/b_latched[19]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[19]} .single_bit_orig_name {mdu_inst/b_latched[19]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[19]/Q} .original_name {mdu_inst/b_latched[19]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[20]} .original_name {{mdu_inst/b_latched[20]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[20]} .single_bit_orig_name {mdu_inst/b_latched[20]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[20]/Q} .original_name {mdu_inst/b_latched[20]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[21]} .original_name {{mdu_inst/b_latched[21]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[21]} .single_bit_orig_name {mdu_inst/b_latched[21]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[21]/Q} .original_name {mdu_inst/b_latched[21]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[22]} .original_name {{mdu_inst/b_latched[22]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[22]} .single_bit_orig_name {mdu_inst/b_latched[22]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[22]/Q} .original_name {mdu_inst/b_latched[22]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[23]} .original_name {{mdu_inst/b_latched[23]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[23]} .single_bit_orig_name {mdu_inst/b_latched[23]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[23]/Q} .original_name {mdu_inst/b_latched[23]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[24]} .original_name {{mdu_inst/b_latched[24]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[24]} .single_bit_orig_name {mdu_inst/b_latched[24]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[24]/Q} .original_name {mdu_inst/b_latched[24]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[25]} .original_name {{mdu_inst/b_latched[25]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[25]} .single_bit_orig_name {mdu_inst/b_latched[25]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[25]/Q} .original_name {mdu_inst/b_latched[25]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[26]} .original_name {{mdu_inst/b_latched[26]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[26]} .single_bit_orig_name {mdu_inst/b_latched[26]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[26]/Q} .original_name {mdu_inst/b_latched[26]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[27]} .original_name {{mdu_inst/b_latched[27]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[27]} .single_bit_orig_name {mdu_inst/b_latched[27]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[27]/Q} .original_name {mdu_inst/b_latched[27]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[28]} .original_name {{mdu_inst/b_latched[28]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[28]} .single_bit_orig_name {mdu_inst/b_latched[28]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[28]/Q} .original_name {mdu_inst/b_latched[28]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[29]} .original_name {{mdu_inst/b_latched[29]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[29]} .single_bit_orig_name {mdu_inst/b_latched[29]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[29]/Q} .original_name {mdu_inst/b_latched[29]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[30]} .original_name {{mdu_inst/b_latched[30]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[30]} .single_bit_orig_name {mdu_inst/b_latched[30]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[30]/Q} .original_name {mdu_inst/b_latched[30]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[31]} .original_name {{mdu_inst/b_latched[31]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[31]} .single_bit_orig_name {mdu_inst/b_latched[31]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_b_latched_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_b_latched_reg[31]/Q} .original_name {mdu_inst/b_latched[31]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[0]} .original_name {{mdu_inst/div_count[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[0]} .single_bit_orig_name {mdu_inst/div_count[0]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_div_count_reg[0]/Q} .original_name {mdu_inst/div_count[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[1]} .original_name {{mdu_inst/div_count[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[1]} .single_bit_orig_name {mdu_inst/div_count[1]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_div_count_reg[1]/Q} .original_name {mdu_inst/div_count[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[2]} .original_name {{mdu_inst/div_count[2]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[2]} .single_bit_orig_name {mdu_inst/div_count[2]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_div_count_reg[2]/Q} .original_name {mdu_inst/div_count[2]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[3]} .original_name {{mdu_inst/div_count[3]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[3]} .single_bit_orig_name {mdu_inst/div_count[3]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_div_count_reg[3]/Q} .original_name {mdu_inst/div_count[3]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[4]} .original_name {{mdu_inst/div_count[4]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[4]} .single_bit_orig_name {mdu_inst/div_count[4]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_div_count_reg[4]/Q} .original_name {mdu_inst/div_count[4]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[5]} .original_name {{mdu_inst/div_count[5]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[5]} .single_bit_orig_name {mdu_inst/div_count[5]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_div_count_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_div_count_reg[5]/Q} .original_name {mdu_inst/div_count[5]/q}
set_db -quiet inst:custom_riscv_core/mdu_inst_div_sign_q_reg .original_name mdu_inst/div_sign_q
set_db -quiet inst:custom_riscv_core/mdu_inst_div_sign_q_reg .orig_hdl_instantiated false
set_db -quiet inst:custom_riscv_core/mdu_inst_div_sign_q_reg .single_bit_orig_name mdu_inst/div_sign_q
set_db -quiet inst:custom_riscv_core/mdu_inst_div_sign_q_reg .gint_phase_inversion false
set_db -quiet pin:custom_riscv_core/mdu_inst_div_sign_q_reg/Q .original_name mdu_inst/div_sign_q/q
set_db -quiet inst:custom_riscv_core/mdu_inst_div_sign_r_reg .original_name mdu_inst/div_sign_r
set_db -quiet inst:custom_riscv_core/mdu_inst_div_sign_r_reg .orig_hdl_instantiated false
set_db -quiet inst:custom_riscv_core/mdu_inst_div_sign_r_reg .single_bit_orig_name mdu_inst/div_sign_r
set_db -quiet inst:custom_riscv_core/mdu_inst_div_sign_r_reg .gint_phase_inversion false
set_db -quiet pin:custom_riscv_core/mdu_inst_div_sign_r_reg/Q .original_name mdu_inst/div_sign_r/q
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[0]} .original_name {{mdu_inst/dividend[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[0]} .single_bit_orig_name {mdu_inst/dividend[0]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[0]/Q} .original_name {mdu_inst/dividend[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[1]} .original_name {{mdu_inst/dividend[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[1]} .single_bit_orig_name {mdu_inst/dividend[1]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[1]/Q} .original_name {mdu_inst/dividend[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[2]} .original_name {{mdu_inst/dividend[2]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[2]} .single_bit_orig_name {mdu_inst/dividend[2]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[2]/Q} .original_name {mdu_inst/dividend[2]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[3]} .original_name {{mdu_inst/dividend[3]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[3]} .single_bit_orig_name {mdu_inst/dividend[3]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[3]/Q} .original_name {mdu_inst/dividend[3]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[4]} .original_name {{mdu_inst/dividend[4]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[4]} .single_bit_orig_name {mdu_inst/dividend[4]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[4]/Q} .original_name {mdu_inst/dividend[4]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[5]} .original_name {{mdu_inst/dividend[5]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[5]} .single_bit_orig_name {mdu_inst/dividend[5]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[5]/Q} .original_name {mdu_inst/dividend[5]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[6]} .original_name {{mdu_inst/dividend[6]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[6]} .single_bit_orig_name {mdu_inst/dividend[6]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[6]/Q} .original_name {mdu_inst/dividend[6]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[7]} .original_name {{mdu_inst/dividend[7]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[7]} .single_bit_orig_name {mdu_inst/dividend[7]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[7]/Q} .original_name {mdu_inst/dividend[7]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[8]} .original_name {{mdu_inst/dividend[8]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[8]} .single_bit_orig_name {mdu_inst/dividend[8]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[8]/Q} .original_name {mdu_inst/dividend[8]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[9]} .original_name {{mdu_inst/dividend[9]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[9]} .single_bit_orig_name {mdu_inst/dividend[9]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[9]/Q} .original_name {mdu_inst/dividend[9]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[10]} .original_name {{mdu_inst/dividend[10]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[10]} .single_bit_orig_name {mdu_inst/dividend[10]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[10]/Q} .original_name {mdu_inst/dividend[10]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[11]} .original_name {{mdu_inst/dividend[11]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[11]} .single_bit_orig_name {mdu_inst/dividend[11]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[11]/Q} .original_name {mdu_inst/dividend[11]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[12]} .original_name {{mdu_inst/dividend[12]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[12]} .single_bit_orig_name {mdu_inst/dividend[12]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[12]/Q} .original_name {mdu_inst/dividend[12]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[13]} .original_name {{mdu_inst/dividend[13]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[13]} .single_bit_orig_name {mdu_inst/dividend[13]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[13]/Q} .original_name {mdu_inst/dividend[13]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[14]} .original_name {{mdu_inst/dividend[14]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[14]} .single_bit_orig_name {mdu_inst/dividend[14]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[14]/Q} .original_name {mdu_inst/dividend[14]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[15]} .original_name {{mdu_inst/dividend[15]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[15]} .single_bit_orig_name {mdu_inst/dividend[15]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[15]/Q} .original_name {mdu_inst/dividend[15]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[16]} .original_name {{mdu_inst/dividend[16]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[16]} .single_bit_orig_name {mdu_inst/dividend[16]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[16]/Q} .original_name {mdu_inst/dividend[16]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[17]} .original_name {{mdu_inst/dividend[17]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[17]} .single_bit_orig_name {mdu_inst/dividend[17]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[17]/Q} .original_name {mdu_inst/dividend[17]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[18]} .original_name {{mdu_inst/dividend[18]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[18]} .single_bit_orig_name {mdu_inst/dividend[18]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[18]/Q} .original_name {mdu_inst/dividend[18]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[19]} .original_name {{mdu_inst/dividend[19]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[19]} .single_bit_orig_name {mdu_inst/dividend[19]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[19]/Q} .original_name {mdu_inst/dividend[19]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[20]} .original_name {{mdu_inst/dividend[20]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[20]} .single_bit_orig_name {mdu_inst/dividend[20]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[20]/Q} .original_name {mdu_inst/dividend[20]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[21]} .original_name {{mdu_inst/dividend[21]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[21]} .single_bit_orig_name {mdu_inst/dividend[21]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[21]/Q} .original_name {mdu_inst/dividend[21]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[22]} .original_name {{mdu_inst/dividend[22]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[22]} .single_bit_orig_name {mdu_inst/dividend[22]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[22]/Q} .original_name {mdu_inst/dividend[22]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[23]} .original_name {{mdu_inst/dividend[23]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[23]} .single_bit_orig_name {mdu_inst/dividend[23]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[23]/Q} .original_name {mdu_inst/dividend[23]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[24]} .original_name {{mdu_inst/dividend[24]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[24]} .single_bit_orig_name {mdu_inst/dividend[24]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[24]/Q} .original_name {mdu_inst/dividend[24]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[25]} .original_name {{mdu_inst/dividend[25]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[25]} .single_bit_orig_name {mdu_inst/dividend[25]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[25]/Q} .original_name {mdu_inst/dividend[25]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[26]} .original_name {{mdu_inst/dividend[26]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[26]} .single_bit_orig_name {mdu_inst/dividend[26]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[26]/Q} .original_name {mdu_inst/dividend[26]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[27]} .original_name {{mdu_inst/dividend[27]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[27]} .single_bit_orig_name {mdu_inst/dividend[27]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[27]/Q} .original_name {mdu_inst/dividend[27]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[28]} .original_name {{mdu_inst/dividend[28]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[28]} .single_bit_orig_name {mdu_inst/dividend[28]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[28]/Q} .original_name {mdu_inst/dividend[28]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[29]} .original_name {{mdu_inst/dividend[29]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[29]} .single_bit_orig_name {mdu_inst/dividend[29]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[29]/Q} .original_name {mdu_inst/dividend[29]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[30]} .original_name {{mdu_inst/dividend[30]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[30]} .single_bit_orig_name {mdu_inst/dividend[30]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[30]/Q} .original_name {mdu_inst/dividend[30]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[31]} .original_name {{mdu_inst/dividend[31]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[31]} .single_bit_orig_name {mdu_inst/dividend[31]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_dividend_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_dividend_reg[31]/Q} .original_name {mdu_inst/dividend[31]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[0]} .original_name {{mdu_inst/divisor[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[0]} .single_bit_orig_name {mdu_inst/divisor[0]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[0]/Q} .original_name {mdu_inst/divisor[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[1]} .original_name {{mdu_inst/divisor[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[1]} .single_bit_orig_name {mdu_inst/divisor[1]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[1]/Q} .original_name {mdu_inst/divisor[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[2]} .original_name {{mdu_inst/divisor[2]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[2]} .single_bit_orig_name {mdu_inst/divisor[2]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[2]/Q} .original_name {mdu_inst/divisor[2]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[3]} .original_name {{mdu_inst/divisor[3]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[3]} .single_bit_orig_name {mdu_inst/divisor[3]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[3]/Q} .original_name {mdu_inst/divisor[3]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[4]} .original_name {{mdu_inst/divisor[4]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[4]} .single_bit_orig_name {mdu_inst/divisor[4]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[4]/Q} .original_name {mdu_inst/divisor[4]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[5]} .original_name {{mdu_inst/divisor[5]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[5]} .single_bit_orig_name {mdu_inst/divisor[5]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[5]/Q} .original_name {mdu_inst/divisor[5]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[6]} .original_name {{mdu_inst/divisor[6]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[6]} .single_bit_orig_name {mdu_inst/divisor[6]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[6]/Q} .original_name {mdu_inst/divisor[6]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[7]} .original_name {{mdu_inst/divisor[7]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[7]} .single_bit_orig_name {mdu_inst/divisor[7]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[7]/Q} .original_name {mdu_inst/divisor[7]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[8]} .original_name {{mdu_inst/divisor[8]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[8]} .single_bit_orig_name {mdu_inst/divisor[8]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[8]/Q} .original_name {mdu_inst/divisor[8]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[9]} .original_name {{mdu_inst/divisor[9]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[9]} .single_bit_orig_name {mdu_inst/divisor[9]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[9]/Q} .original_name {mdu_inst/divisor[9]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[10]} .original_name {{mdu_inst/divisor[10]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[10]} .single_bit_orig_name {mdu_inst/divisor[10]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[10]/Q} .original_name {mdu_inst/divisor[10]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[11]} .original_name {{mdu_inst/divisor[11]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[11]} .single_bit_orig_name {mdu_inst/divisor[11]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[11]/Q} .original_name {mdu_inst/divisor[11]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[12]} .original_name {{mdu_inst/divisor[12]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[12]} .single_bit_orig_name {mdu_inst/divisor[12]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[12]/Q} .original_name {mdu_inst/divisor[12]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[13]} .original_name {{mdu_inst/divisor[13]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[13]} .single_bit_orig_name {mdu_inst/divisor[13]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[13]/Q} .original_name {mdu_inst/divisor[13]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[14]} .original_name {{mdu_inst/divisor[14]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[14]} .single_bit_orig_name {mdu_inst/divisor[14]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[14]/Q} .original_name {mdu_inst/divisor[14]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[15]} .original_name {{mdu_inst/divisor[15]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[15]} .single_bit_orig_name {mdu_inst/divisor[15]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[15]/Q} .original_name {mdu_inst/divisor[15]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[16]} .original_name {{mdu_inst/divisor[16]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[16]} .single_bit_orig_name {mdu_inst/divisor[16]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[16]/Q} .original_name {mdu_inst/divisor[16]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[17]} .original_name {{mdu_inst/divisor[17]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[17]} .single_bit_orig_name {mdu_inst/divisor[17]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[17]/Q} .original_name {mdu_inst/divisor[17]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[19]} .original_name {{mdu_inst/divisor[19]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[19]} .single_bit_orig_name {mdu_inst/divisor[19]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[19]/Q} .original_name {mdu_inst/divisor[19]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[20]} .original_name {{mdu_inst/divisor[20]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[20]} .single_bit_orig_name {mdu_inst/divisor[20]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[20]/Q} .original_name {mdu_inst/divisor[20]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[21]} .original_name {{mdu_inst/divisor[21]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[21]} .single_bit_orig_name {mdu_inst/divisor[21]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[21]/Q} .original_name {mdu_inst/divisor[21]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[22]} .original_name {{mdu_inst/divisor[22]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[22]} .single_bit_orig_name {mdu_inst/divisor[22]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[22]/Q} .original_name {mdu_inst/divisor[22]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[23]} .original_name {{mdu_inst/divisor[23]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[23]} .single_bit_orig_name {mdu_inst/divisor[23]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[23]/Q} .original_name {mdu_inst/divisor[23]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[24]} .original_name {{mdu_inst/divisor[24]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[24]} .single_bit_orig_name {mdu_inst/divisor[24]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[24]/Q} .original_name {mdu_inst/divisor[24]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[25]} .original_name {{mdu_inst/divisor[25]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[25]} .single_bit_orig_name {mdu_inst/divisor[25]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[25]/Q} .original_name {mdu_inst/divisor[25]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[26]} .original_name {{mdu_inst/divisor[26]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[26]} .single_bit_orig_name {mdu_inst/divisor[26]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[26]/Q} .original_name {mdu_inst/divisor[26]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[27]} .original_name {{mdu_inst/divisor[27]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[27]} .single_bit_orig_name {mdu_inst/divisor[27]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[27]/Q} .original_name {mdu_inst/divisor[27]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[28]} .original_name {{mdu_inst/divisor[28]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[28]} .single_bit_orig_name {mdu_inst/divisor[28]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[28]/Q} .original_name {mdu_inst/divisor[28]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[29]} .original_name {{mdu_inst/divisor[29]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[29]} .single_bit_orig_name {mdu_inst/divisor[29]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[29]/Q} .original_name {mdu_inst/divisor[29]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[30]} .original_name {{mdu_inst/divisor[30]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[30]} .single_bit_orig_name {mdu_inst/divisor[30]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[30]/Q} .original_name {mdu_inst/divisor[30]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[31]} .original_name {{mdu_inst/divisor[31]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[31]} .single_bit_orig_name {mdu_inst/divisor[31]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[31]/Q} .original_name {mdu_inst/divisor[31]/q}
set_db -quiet inst:custom_riscv_core/mdu_inst_done_reg .original_name mdu_inst/done
set_db -quiet inst:custom_riscv_core/mdu_inst_done_reg .orig_hdl_instantiated false
set_db -quiet inst:custom_riscv_core/mdu_inst_done_reg .single_bit_orig_name mdu_inst/done
set_db -quiet inst:custom_riscv_core/mdu_inst_done_reg .gint_phase_inversion false
set_db -quiet pin:custom_riscv_core/mdu_inst_done_reg/Q .original_name mdu_inst/done/q
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[0]} .original_name {{mdu_inst/mul_count[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[0]} .single_bit_orig_name {mdu_inst/mul_count[0]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_mul_count_reg[0]/Q} .original_name {mdu_inst/mul_count[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[1]} .original_name {{mdu_inst/mul_count[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[1]} .single_bit_orig_name {mdu_inst/mul_count[1]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_mul_count_reg[1]/Q} .original_name {mdu_inst/mul_count[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[2]} .original_name {{mdu_inst/mul_count[2]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[2]} .single_bit_orig_name {mdu_inst/mul_count[2]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_mul_count_reg[2]/Q} .original_name {mdu_inst/mul_count[2]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[3]} .original_name {{mdu_inst/mul_count[3]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[3]} .single_bit_orig_name {mdu_inst/mul_count[3]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_mul_count_reg[3]/Q} .original_name {mdu_inst/mul_count[3]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[4]} .original_name {{mdu_inst/mul_count[4]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[4]} .single_bit_orig_name {mdu_inst/mul_count[4]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_mul_count_reg[4]/Q} .original_name {mdu_inst/mul_count[4]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[5]} .original_name {{mdu_inst/mul_count[5]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[5]} .single_bit_orig_name {mdu_inst/mul_count[5]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_mul_count_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_mul_count_reg[5]/Q} .original_name {mdu_inst/mul_count[5]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[0]} .original_name {{mdu_inst/multiplicand[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[0]} .single_bit_orig_name {mdu_inst/multiplicand[0]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[0]/Q} .original_name {mdu_inst/multiplicand[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[1]} .original_name {{mdu_inst/multiplicand[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[1]} .single_bit_orig_name {mdu_inst/multiplicand[1]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[1]/Q} .original_name {mdu_inst/multiplicand[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[2]} .original_name {{mdu_inst/multiplicand[2]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[2]} .single_bit_orig_name {mdu_inst/multiplicand[2]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[2]/Q} .original_name {mdu_inst/multiplicand[2]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[3]} .original_name {{mdu_inst/multiplicand[3]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[3]} .single_bit_orig_name {mdu_inst/multiplicand[3]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[3]/Q} .original_name {mdu_inst/multiplicand[3]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[4]} .original_name {{mdu_inst/multiplicand[4]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[4]} .single_bit_orig_name {mdu_inst/multiplicand[4]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[4]/Q} .original_name {mdu_inst/multiplicand[4]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[5]} .original_name {{mdu_inst/multiplicand[5]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[5]} .single_bit_orig_name {mdu_inst/multiplicand[5]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[5]/Q} .original_name {mdu_inst/multiplicand[5]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[6]} .original_name {{mdu_inst/multiplicand[6]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[6]} .single_bit_orig_name {mdu_inst/multiplicand[6]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[6]/Q} .original_name {mdu_inst/multiplicand[6]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[7]} .original_name {{mdu_inst/multiplicand[7]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[7]} .single_bit_orig_name {mdu_inst/multiplicand[7]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[7]/Q} .original_name {mdu_inst/multiplicand[7]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[8]} .original_name {{mdu_inst/multiplicand[8]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[8]} .single_bit_orig_name {mdu_inst/multiplicand[8]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[8]/Q} .original_name {mdu_inst/multiplicand[8]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[9]} .original_name {{mdu_inst/multiplicand[9]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[9]} .single_bit_orig_name {mdu_inst/multiplicand[9]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[9]/Q} .original_name {mdu_inst/multiplicand[9]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[10]} .original_name {{mdu_inst/multiplicand[10]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[10]} .single_bit_orig_name {mdu_inst/multiplicand[10]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[10]/Q} .original_name {mdu_inst/multiplicand[10]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[11]} .original_name {{mdu_inst/multiplicand[11]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[11]} .single_bit_orig_name {mdu_inst/multiplicand[11]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[11]/Q} .original_name {mdu_inst/multiplicand[11]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[12]} .original_name {{mdu_inst/multiplicand[12]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[12]} .single_bit_orig_name {mdu_inst/multiplicand[12]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[12]/Q} .original_name {mdu_inst/multiplicand[12]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[13]} .original_name {{mdu_inst/multiplicand[13]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[13]} .single_bit_orig_name {mdu_inst/multiplicand[13]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[13]/Q} .original_name {mdu_inst/multiplicand[13]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[14]} .original_name {{mdu_inst/multiplicand[14]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[14]} .single_bit_orig_name {mdu_inst/multiplicand[14]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[14]/Q} .original_name {mdu_inst/multiplicand[14]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[15]} .original_name {{mdu_inst/multiplicand[15]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[15]} .single_bit_orig_name {mdu_inst/multiplicand[15]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[15]/Q} .original_name {mdu_inst/multiplicand[15]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[16]} .original_name {{mdu_inst/multiplicand[16]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[16]} .single_bit_orig_name {mdu_inst/multiplicand[16]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[16]/Q} .original_name {mdu_inst/multiplicand[16]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[17]} .original_name {{mdu_inst/multiplicand[17]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[17]} .single_bit_orig_name {mdu_inst/multiplicand[17]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[17]/Q} .original_name {mdu_inst/multiplicand[17]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[18]} .original_name {{mdu_inst/multiplicand[18]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[18]} .single_bit_orig_name {mdu_inst/multiplicand[18]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[18]/Q} .original_name {mdu_inst/multiplicand[18]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[19]} .original_name {{mdu_inst/multiplicand[19]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[19]} .single_bit_orig_name {mdu_inst/multiplicand[19]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[19]/Q} .original_name {mdu_inst/multiplicand[19]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[20]} .original_name {{mdu_inst/multiplicand[20]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[20]} .single_bit_orig_name {mdu_inst/multiplicand[20]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[20]/Q} .original_name {mdu_inst/multiplicand[20]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[21]} .original_name {{mdu_inst/multiplicand[21]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[21]} .single_bit_orig_name {mdu_inst/multiplicand[21]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[21]/Q} .original_name {mdu_inst/multiplicand[21]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[22]} .original_name {{mdu_inst/multiplicand[22]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[22]} .single_bit_orig_name {mdu_inst/multiplicand[22]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[22]/Q} .original_name {mdu_inst/multiplicand[22]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[23]} .original_name {{mdu_inst/multiplicand[23]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[23]} .single_bit_orig_name {mdu_inst/multiplicand[23]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[23]/Q} .original_name {mdu_inst/multiplicand[23]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[24]} .original_name {{mdu_inst/multiplicand[24]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[24]} .single_bit_orig_name {mdu_inst/multiplicand[24]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[24]/Q} .original_name {mdu_inst/multiplicand[24]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[25]} .original_name {{mdu_inst/multiplicand[25]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[25]} .single_bit_orig_name {mdu_inst/multiplicand[25]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[25]/Q} .original_name {mdu_inst/multiplicand[25]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[26]} .original_name {{mdu_inst/multiplicand[26]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[26]} .single_bit_orig_name {mdu_inst/multiplicand[26]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[26]/Q} .original_name {mdu_inst/multiplicand[26]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[27]} .original_name {{mdu_inst/multiplicand[27]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[27]} .single_bit_orig_name {mdu_inst/multiplicand[27]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[27]/Q} .original_name {mdu_inst/multiplicand[27]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[28]} .original_name {{mdu_inst/multiplicand[28]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[28]} .single_bit_orig_name {mdu_inst/multiplicand[28]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[28]/Q} .original_name {mdu_inst/multiplicand[28]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[29]} .original_name {{mdu_inst/multiplicand[29]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[29]} .single_bit_orig_name {mdu_inst/multiplicand[29]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[29]/Q} .original_name {mdu_inst/multiplicand[29]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[30]} .original_name {{mdu_inst/multiplicand[30]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[30]} .single_bit_orig_name {mdu_inst/multiplicand[30]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[30]/Q} .original_name {mdu_inst/multiplicand[30]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[31]} .original_name {{mdu_inst/multiplicand[31]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[31]} .single_bit_orig_name {mdu_inst/multiplicand[31]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[31]/Q} .original_name {mdu_inst/multiplicand[31]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[32]} .original_name {{mdu_inst/multiplicand[32]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[32]} .single_bit_orig_name {mdu_inst/multiplicand[32]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[32]/Q} .original_name {mdu_inst/multiplicand[32]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[33]} .original_name {{mdu_inst/multiplicand[33]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[33]} .single_bit_orig_name {mdu_inst/multiplicand[33]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[33]/Q} .original_name {mdu_inst/multiplicand[33]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[34]} .original_name {{mdu_inst/multiplicand[34]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[34]} .single_bit_orig_name {mdu_inst/multiplicand[34]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[34]/Q} .original_name {mdu_inst/multiplicand[34]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[35]} .original_name {{mdu_inst/multiplicand[35]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[35]} .single_bit_orig_name {mdu_inst/multiplicand[35]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[35]/Q} .original_name {mdu_inst/multiplicand[35]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[36]} .original_name {{mdu_inst/multiplicand[36]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[36]} .single_bit_orig_name {mdu_inst/multiplicand[36]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[36]/Q} .original_name {mdu_inst/multiplicand[36]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[37]} .original_name {{mdu_inst/multiplicand[37]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[37]} .single_bit_orig_name {mdu_inst/multiplicand[37]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[37]/Q} .original_name {mdu_inst/multiplicand[37]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[38]} .original_name {{mdu_inst/multiplicand[38]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[38]} .single_bit_orig_name {mdu_inst/multiplicand[38]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[38]/Q} .original_name {mdu_inst/multiplicand[38]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[39]} .original_name {{mdu_inst/multiplicand[39]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[39]} .single_bit_orig_name {mdu_inst/multiplicand[39]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[39]/Q} .original_name {mdu_inst/multiplicand[39]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[40]} .original_name {{mdu_inst/multiplicand[40]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[40]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[40]} .single_bit_orig_name {mdu_inst/multiplicand[40]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[40]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[40]/Q} .original_name {mdu_inst/multiplicand[40]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[41]} .original_name {{mdu_inst/multiplicand[41]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[41]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[41]} .single_bit_orig_name {mdu_inst/multiplicand[41]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[41]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[41]/Q} .original_name {mdu_inst/multiplicand[41]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[42]} .original_name {{mdu_inst/multiplicand[42]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[42]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[42]} .single_bit_orig_name {mdu_inst/multiplicand[42]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[42]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[42]/Q} .original_name {mdu_inst/multiplicand[42]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[43]} .original_name {{mdu_inst/multiplicand[43]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[43]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[43]} .single_bit_orig_name {mdu_inst/multiplicand[43]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[43]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[43]/Q} .original_name {mdu_inst/multiplicand[43]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[44]} .original_name {{mdu_inst/multiplicand[44]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[44]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[44]} .single_bit_orig_name {mdu_inst/multiplicand[44]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[44]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[44]/Q} .original_name {mdu_inst/multiplicand[44]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[45]} .original_name {{mdu_inst/multiplicand[45]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[45]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[45]} .single_bit_orig_name {mdu_inst/multiplicand[45]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[45]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[45]/Q} .original_name {mdu_inst/multiplicand[45]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[46]} .original_name {{mdu_inst/multiplicand[46]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[46]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[46]} .single_bit_orig_name {mdu_inst/multiplicand[46]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[46]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[46]/Q} .original_name {mdu_inst/multiplicand[46]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[47]} .original_name {{mdu_inst/multiplicand[47]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[47]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[47]} .single_bit_orig_name {mdu_inst/multiplicand[47]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[47]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[47]/Q} .original_name {mdu_inst/multiplicand[47]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[48]} .original_name {{mdu_inst/multiplicand[48]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[48]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[48]} .single_bit_orig_name {mdu_inst/multiplicand[48]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[48]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[48]/Q} .original_name {mdu_inst/multiplicand[48]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[49]} .original_name {{mdu_inst/multiplicand[49]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[49]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[49]} .single_bit_orig_name {mdu_inst/multiplicand[49]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[49]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[49]/Q} .original_name {mdu_inst/multiplicand[49]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[50]} .original_name {{mdu_inst/multiplicand[50]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[50]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[50]} .single_bit_orig_name {mdu_inst/multiplicand[50]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[50]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[50]/Q} .original_name {mdu_inst/multiplicand[50]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[51]} .original_name {{mdu_inst/multiplicand[51]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[51]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[51]} .single_bit_orig_name {mdu_inst/multiplicand[51]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[51]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[51]/Q} .original_name {mdu_inst/multiplicand[51]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[52]} .original_name {{mdu_inst/multiplicand[52]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[52]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[52]} .single_bit_orig_name {mdu_inst/multiplicand[52]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[52]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[52]/Q} .original_name {mdu_inst/multiplicand[52]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[53]} .original_name {{mdu_inst/multiplicand[53]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[53]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[53]} .single_bit_orig_name {mdu_inst/multiplicand[53]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[53]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[53]/Q} .original_name {mdu_inst/multiplicand[53]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[54]} .original_name {{mdu_inst/multiplicand[54]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[54]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[54]} .single_bit_orig_name {mdu_inst/multiplicand[54]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[54]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[54]/Q} .original_name {mdu_inst/multiplicand[54]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[55]} .original_name {{mdu_inst/multiplicand[55]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[55]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[55]} .single_bit_orig_name {mdu_inst/multiplicand[55]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[55]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[55]/Q} .original_name {mdu_inst/multiplicand[55]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[56]} .original_name {{mdu_inst/multiplicand[56]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[56]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[56]} .single_bit_orig_name {mdu_inst/multiplicand[56]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[56]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[56]/Q} .original_name {mdu_inst/multiplicand[56]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[57]} .original_name {{mdu_inst/multiplicand[57]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[57]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[57]} .single_bit_orig_name {mdu_inst/multiplicand[57]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[57]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[57]/Q} .original_name {mdu_inst/multiplicand[57]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[58]} .original_name {{mdu_inst/multiplicand[58]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[58]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[58]} .single_bit_orig_name {mdu_inst/multiplicand[58]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[58]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[58]/Q} .original_name {mdu_inst/multiplicand[58]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[59]} .original_name {{mdu_inst/multiplicand[59]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[59]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[59]} .single_bit_orig_name {mdu_inst/multiplicand[59]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[59]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[59]/Q} .original_name {mdu_inst/multiplicand[59]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[60]} .original_name {{mdu_inst/multiplicand[60]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[60]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[60]} .single_bit_orig_name {mdu_inst/multiplicand[60]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[60]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[60]/Q} .original_name {mdu_inst/multiplicand[60]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[61]} .original_name {{mdu_inst/multiplicand[61]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[61]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[61]} .single_bit_orig_name {mdu_inst/multiplicand[61]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[61]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[61]/Q} .original_name {mdu_inst/multiplicand[61]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[62]} .original_name {{mdu_inst/multiplicand[62]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[62]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[62]} .single_bit_orig_name {mdu_inst/multiplicand[62]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[62]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[62]/Q} .original_name {mdu_inst/multiplicand[62]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[63]} .original_name {{mdu_inst/multiplicand[63]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[63]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[63]} .single_bit_orig_name {mdu_inst/multiplicand[63]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplicand_reg[63]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplicand_reg[63]/Q} .original_name {mdu_inst/multiplicand[63]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[0]} .original_name {{mdu_inst/multiplier[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[0]} .single_bit_orig_name {mdu_inst/multiplier[0]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[0]/Q} .original_name {mdu_inst/multiplier[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[1]} .original_name {{mdu_inst/multiplier[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[1]} .single_bit_orig_name {mdu_inst/multiplier[1]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[1]/Q} .original_name {mdu_inst/multiplier[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[2]} .original_name {{mdu_inst/multiplier[2]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[2]} .single_bit_orig_name {mdu_inst/multiplier[2]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[2]/Q} .original_name {mdu_inst/multiplier[2]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[3]} .original_name {{mdu_inst/multiplier[3]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[3]} .single_bit_orig_name {mdu_inst/multiplier[3]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[3]/Q} .original_name {mdu_inst/multiplier[3]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[4]} .original_name {{mdu_inst/multiplier[4]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[4]} .single_bit_orig_name {mdu_inst/multiplier[4]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[4]/Q} .original_name {mdu_inst/multiplier[4]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[5]} .original_name {{mdu_inst/multiplier[5]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[5]} .single_bit_orig_name {mdu_inst/multiplier[5]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[5]/Q} .original_name {mdu_inst/multiplier[5]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[6]} .original_name {{mdu_inst/multiplier[6]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[6]} .single_bit_orig_name {mdu_inst/multiplier[6]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[6]/Q} .original_name {mdu_inst/multiplier[6]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[7]} .original_name {{mdu_inst/multiplier[7]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[7]} .single_bit_orig_name {mdu_inst/multiplier[7]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[7]/Q} .original_name {mdu_inst/multiplier[7]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[8]} .original_name {{mdu_inst/multiplier[8]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[8]} .single_bit_orig_name {mdu_inst/multiplier[8]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[8]/Q} .original_name {mdu_inst/multiplier[8]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[9]} .original_name {{mdu_inst/multiplier[9]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[9]} .single_bit_orig_name {mdu_inst/multiplier[9]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[9]/Q} .original_name {mdu_inst/multiplier[9]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[10]} .original_name {{mdu_inst/multiplier[10]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[10]} .single_bit_orig_name {mdu_inst/multiplier[10]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[10]/Q} .original_name {mdu_inst/multiplier[10]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[11]} .original_name {{mdu_inst/multiplier[11]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[11]} .single_bit_orig_name {mdu_inst/multiplier[11]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[11]/Q} .original_name {mdu_inst/multiplier[11]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[12]} .original_name {{mdu_inst/multiplier[12]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[12]} .single_bit_orig_name {mdu_inst/multiplier[12]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[12]/Q} .original_name {mdu_inst/multiplier[12]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[13]} .original_name {{mdu_inst/multiplier[13]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[13]} .single_bit_orig_name {mdu_inst/multiplier[13]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[13]/Q} .original_name {mdu_inst/multiplier[13]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[14]} .original_name {{mdu_inst/multiplier[14]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[14]} .single_bit_orig_name {mdu_inst/multiplier[14]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[14]/Q} .original_name {mdu_inst/multiplier[14]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[15]} .original_name {{mdu_inst/multiplier[15]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[15]} .single_bit_orig_name {mdu_inst/multiplier[15]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[15]/Q} .original_name {mdu_inst/multiplier[15]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[16]} .original_name {{mdu_inst/multiplier[16]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[16]} .single_bit_orig_name {mdu_inst/multiplier[16]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[16]/Q} .original_name {mdu_inst/multiplier[16]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[17]} .original_name {{mdu_inst/multiplier[17]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[17]} .single_bit_orig_name {mdu_inst/multiplier[17]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[17]/Q} .original_name {mdu_inst/multiplier[17]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[18]} .original_name {{mdu_inst/multiplier[18]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[18]} .single_bit_orig_name {mdu_inst/multiplier[18]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[18]/Q} .original_name {mdu_inst/multiplier[18]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[19]} .original_name {{mdu_inst/multiplier[19]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[19]} .single_bit_orig_name {mdu_inst/multiplier[19]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[19]/Q} .original_name {mdu_inst/multiplier[19]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[20]} .original_name {{mdu_inst/multiplier[20]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[20]} .single_bit_orig_name {mdu_inst/multiplier[20]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[20]/Q} .original_name {mdu_inst/multiplier[20]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[21]} .original_name {{mdu_inst/multiplier[21]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[21]} .single_bit_orig_name {mdu_inst/multiplier[21]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[21]/Q} .original_name {mdu_inst/multiplier[21]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[22]} .original_name {{mdu_inst/multiplier[22]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[22]} .single_bit_orig_name {mdu_inst/multiplier[22]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[22]/Q} .original_name {mdu_inst/multiplier[22]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[23]} .original_name {{mdu_inst/multiplier[23]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[23]} .single_bit_orig_name {mdu_inst/multiplier[23]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[23]/Q} .original_name {mdu_inst/multiplier[23]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[24]} .original_name {{mdu_inst/multiplier[24]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[24]} .single_bit_orig_name {mdu_inst/multiplier[24]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[24]/Q} .original_name {mdu_inst/multiplier[24]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[25]} .original_name {{mdu_inst/multiplier[25]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[25]} .single_bit_orig_name {mdu_inst/multiplier[25]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[25]/Q} .original_name {mdu_inst/multiplier[25]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[26]} .original_name {{mdu_inst/multiplier[26]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[26]} .single_bit_orig_name {mdu_inst/multiplier[26]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[26]/Q} .original_name {mdu_inst/multiplier[26]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[27]} .original_name {{mdu_inst/multiplier[27]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[27]} .single_bit_orig_name {mdu_inst/multiplier[27]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[27]/Q} .original_name {mdu_inst/multiplier[27]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[28]} .original_name {{mdu_inst/multiplier[28]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[28]} .single_bit_orig_name {mdu_inst/multiplier[28]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[28]/Q} .original_name {mdu_inst/multiplier[28]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[29]} .original_name {{mdu_inst/multiplier[29]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[29]} .single_bit_orig_name {mdu_inst/multiplier[29]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[29]/Q} .original_name {mdu_inst/multiplier[29]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[30]} .original_name {{mdu_inst/multiplier[30]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[30]} .single_bit_orig_name {mdu_inst/multiplier[30]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[30]/Q} .original_name {mdu_inst/multiplier[30]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[31]} .original_name {{mdu_inst/multiplier[31]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[31]} .single_bit_orig_name {mdu_inst/multiplier[31]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_multiplier_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_multiplier_reg[31]/Q} .original_name {mdu_inst/multiplier[31]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_op_latched_reg[0]} .original_name {{mdu_inst/op_latched[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_op_latched_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_op_latched_reg[0]} .single_bit_orig_name {mdu_inst/op_latched[0]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_op_latched_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_op_latched_reg[0]/Q} .original_name {mdu_inst/op_latched[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_op_latched_reg[1]} .original_name {{mdu_inst/op_latched[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_op_latched_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_op_latched_reg[1]} .single_bit_orig_name {mdu_inst/op_latched[1]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_op_latched_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_op_latched_reg[1]/Q} .original_name {mdu_inst/op_latched[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_op_latched_reg[2]} .original_name {{mdu_inst/op_latched[2]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_op_latched_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_op_latched_reg[2]} .single_bit_orig_name {mdu_inst/op_latched[2]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_op_latched_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_op_latched_reg[2]/Q} .original_name {mdu_inst/op_latched[2]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[0]} .original_name {{mdu_inst/product[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[0]} .single_bit_orig_name {mdu_inst/product[0]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[0]/Q} .original_name {mdu_inst/product[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[1]} .original_name {{mdu_inst/product[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[1]} .single_bit_orig_name {mdu_inst/product[1]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[1]/Q} .original_name {mdu_inst/product[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[2]} .original_name {{mdu_inst/product[2]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[2]} .single_bit_orig_name {mdu_inst/product[2]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[2]/Q} .original_name {mdu_inst/product[2]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[3]} .original_name {{mdu_inst/product[3]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[3]} .single_bit_orig_name {mdu_inst/product[3]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[3]/Q} .original_name {mdu_inst/product[3]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[4]} .original_name {{mdu_inst/product[4]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[4]} .single_bit_orig_name {mdu_inst/product[4]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[4]/Q} .original_name {mdu_inst/product[4]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[5]} .original_name {{mdu_inst/product[5]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[5]} .single_bit_orig_name {mdu_inst/product[5]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[5]/Q} .original_name {mdu_inst/product[5]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[6]} .original_name {{mdu_inst/product[6]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[6]} .single_bit_orig_name {mdu_inst/product[6]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[6]/Q} .original_name {mdu_inst/product[6]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[7]} .original_name {{mdu_inst/product[7]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[7]} .single_bit_orig_name {mdu_inst/product[7]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[7]/Q} .original_name {mdu_inst/product[7]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[8]} .original_name {{mdu_inst/product[8]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[8]} .single_bit_orig_name {mdu_inst/product[8]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[8]/Q} .original_name {mdu_inst/product[8]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[9]} .original_name {{mdu_inst/product[9]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[9]} .single_bit_orig_name {mdu_inst/product[9]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[9]/Q} .original_name {mdu_inst/product[9]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[10]} .original_name {{mdu_inst/product[10]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[10]} .single_bit_orig_name {mdu_inst/product[10]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[10]/Q} .original_name {mdu_inst/product[10]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[11]} .original_name {{mdu_inst/product[11]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[11]} .single_bit_orig_name {mdu_inst/product[11]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[11]/Q} .original_name {mdu_inst/product[11]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[12]} .original_name {{mdu_inst/product[12]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[12]} .single_bit_orig_name {mdu_inst/product[12]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[12]/Q} .original_name {mdu_inst/product[12]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[13]} .original_name {{mdu_inst/product[13]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[13]} .single_bit_orig_name {mdu_inst/product[13]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[13]/Q} .original_name {mdu_inst/product[13]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[14]} .original_name {{mdu_inst/product[14]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[14]} .single_bit_orig_name {mdu_inst/product[14]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[14]/Q} .original_name {mdu_inst/product[14]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[15]} .original_name {{mdu_inst/product[15]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[15]} .single_bit_orig_name {mdu_inst/product[15]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[15]/Q} .original_name {mdu_inst/product[15]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[16]} .original_name {{mdu_inst/product[16]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[16]} .single_bit_orig_name {mdu_inst/product[16]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[16]/Q} .original_name {mdu_inst/product[16]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[17]} .original_name {{mdu_inst/product[17]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[17]} .single_bit_orig_name {mdu_inst/product[17]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[17]/Q} .original_name {mdu_inst/product[17]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[18]} .original_name {{mdu_inst/product[18]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[18]} .single_bit_orig_name {mdu_inst/product[18]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[18]/Q} .original_name {mdu_inst/product[18]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[19]} .original_name {{mdu_inst/product[19]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[19]} .single_bit_orig_name {mdu_inst/product[19]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[19]/Q} .original_name {mdu_inst/product[19]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[20]} .original_name {{mdu_inst/product[20]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[20]} .single_bit_orig_name {mdu_inst/product[20]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[20]/Q} .original_name {mdu_inst/product[20]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[21]} .original_name {{mdu_inst/product[21]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[21]} .single_bit_orig_name {mdu_inst/product[21]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[21]/Q} .original_name {mdu_inst/product[21]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[22]} .original_name {{mdu_inst/product[22]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[22]} .single_bit_orig_name {mdu_inst/product[22]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[22]/Q} .original_name {mdu_inst/product[22]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[23]} .original_name {{mdu_inst/product[23]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[23]} .single_bit_orig_name {mdu_inst/product[23]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[23]/Q} .original_name {mdu_inst/product[23]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[24]} .original_name {{mdu_inst/product[24]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[24]} .single_bit_orig_name {mdu_inst/product[24]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[24]/Q} .original_name {mdu_inst/product[24]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[25]} .original_name {{mdu_inst/product[25]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[25]} .single_bit_orig_name {mdu_inst/product[25]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[25]/Q} .original_name {mdu_inst/product[25]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[26]} .original_name {{mdu_inst/product[26]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[26]} .single_bit_orig_name {mdu_inst/product[26]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[26]/Q} .original_name {mdu_inst/product[26]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[27]} .original_name {{mdu_inst/product[27]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[27]} .single_bit_orig_name {mdu_inst/product[27]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[27]/Q} .original_name {mdu_inst/product[27]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[28]} .original_name {{mdu_inst/product[28]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[28]} .single_bit_orig_name {mdu_inst/product[28]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[28]/Q} .original_name {mdu_inst/product[28]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[29]} .original_name {{mdu_inst/product[29]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[29]} .single_bit_orig_name {mdu_inst/product[29]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[29]/Q} .original_name {mdu_inst/product[29]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[30]} .original_name {{mdu_inst/product[30]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[30]} .single_bit_orig_name {mdu_inst/product[30]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[30]/Q} .original_name {mdu_inst/product[30]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[31]} .original_name {{mdu_inst/product[31]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[31]} .single_bit_orig_name {mdu_inst/product[31]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[31]/Q} .original_name {mdu_inst/product[31]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[32]} .original_name {{mdu_inst/product[32]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[32]} .single_bit_orig_name {mdu_inst/product[32]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[32]/Q} .original_name {mdu_inst/product[32]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[33]} .original_name {{mdu_inst/product[33]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[33]} .single_bit_orig_name {mdu_inst/product[33]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[33]/Q} .original_name {mdu_inst/product[33]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[34]} .original_name {{mdu_inst/product[34]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[34]} .single_bit_orig_name {mdu_inst/product[34]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[34]/Q} .original_name {mdu_inst/product[34]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[35]} .original_name {{mdu_inst/product[35]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[35]} .single_bit_orig_name {mdu_inst/product[35]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[35]/Q} .original_name {mdu_inst/product[35]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[36]} .original_name {{mdu_inst/product[36]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[36]} .single_bit_orig_name {mdu_inst/product[36]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[36]/Q} .original_name {mdu_inst/product[36]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[37]} .original_name {{mdu_inst/product[37]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[37]} .single_bit_orig_name {mdu_inst/product[37]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[37]/Q} .original_name {mdu_inst/product[37]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[38]} .original_name {{mdu_inst/product[38]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[38]} .single_bit_orig_name {mdu_inst/product[38]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[38]/Q} .original_name {mdu_inst/product[38]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[39]} .original_name {{mdu_inst/product[39]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[39]} .single_bit_orig_name {mdu_inst/product[39]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[39]/Q} .original_name {mdu_inst/product[39]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[40]} .original_name {{mdu_inst/product[40]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[40]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[40]} .single_bit_orig_name {mdu_inst/product[40]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[40]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[40]/Q} .original_name {mdu_inst/product[40]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[41]} .original_name {{mdu_inst/product[41]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[41]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[41]} .single_bit_orig_name {mdu_inst/product[41]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[41]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[41]/Q} .original_name {mdu_inst/product[41]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[42]} .original_name {{mdu_inst/product[42]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[42]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[42]} .single_bit_orig_name {mdu_inst/product[42]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[42]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[42]/Q} .original_name {mdu_inst/product[42]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[43]} .original_name {{mdu_inst/product[43]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[43]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[43]} .single_bit_orig_name {mdu_inst/product[43]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[43]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[43]/Q} .original_name {mdu_inst/product[43]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[44]} .original_name {{mdu_inst/product[44]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[44]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[44]} .single_bit_orig_name {mdu_inst/product[44]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[44]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[44]/Q} .original_name {mdu_inst/product[44]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[45]} .original_name {{mdu_inst/product[45]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[45]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[45]} .single_bit_orig_name {mdu_inst/product[45]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[45]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[45]/Q} .original_name {mdu_inst/product[45]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[46]} .original_name {{mdu_inst/product[46]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[46]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[46]} .single_bit_orig_name {mdu_inst/product[46]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[46]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[46]/Q} .original_name {mdu_inst/product[46]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[47]} .original_name {{mdu_inst/product[47]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[47]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[47]} .single_bit_orig_name {mdu_inst/product[47]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[47]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[47]/Q} .original_name {mdu_inst/product[47]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[48]} .original_name {{mdu_inst/product[48]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[48]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[48]} .single_bit_orig_name {mdu_inst/product[48]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[48]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[48]/Q} .original_name {mdu_inst/product[48]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[49]} .original_name {{mdu_inst/product[49]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[49]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[49]} .single_bit_orig_name {mdu_inst/product[49]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[49]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[49]/Q} .original_name {mdu_inst/product[49]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[50]} .original_name {{mdu_inst/product[50]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[50]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[50]} .single_bit_orig_name {mdu_inst/product[50]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[50]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[50]/Q} .original_name {mdu_inst/product[50]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[51]} .original_name {{mdu_inst/product[51]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[51]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[51]} .single_bit_orig_name {mdu_inst/product[51]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[51]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[51]/Q} .original_name {mdu_inst/product[51]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[52]} .original_name {{mdu_inst/product[52]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[52]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[52]} .single_bit_orig_name {mdu_inst/product[52]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[52]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[52]/Q} .original_name {mdu_inst/product[52]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[53]} .original_name {{mdu_inst/product[53]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[53]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[53]} .single_bit_orig_name {mdu_inst/product[53]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[53]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[53]/Q} .original_name {mdu_inst/product[53]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[54]} .original_name {{mdu_inst/product[54]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[54]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[54]} .single_bit_orig_name {mdu_inst/product[54]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[54]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[54]/Q} .original_name {mdu_inst/product[54]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[55]} .original_name {{mdu_inst/product[55]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[55]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[55]} .single_bit_orig_name {mdu_inst/product[55]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[55]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[55]/Q} .original_name {mdu_inst/product[55]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[56]} .original_name {{mdu_inst/product[56]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[56]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[56]} .single_bit_orig_name {mdu_inst/product[56]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[56]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[56]/Q} .original_name {mdu_inst/product[56]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[57]} .original_name {{mdu_inst/product[57]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[57]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[57]} .single_bit_orig_name {mdu_inst/product[57]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[57]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[57]/Q} .original_name {mdu_inst/product[57]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[58]} .original_name {{mdu_inst/product[58]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[58]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[58]} .single_bit_orig_name {mdu_inst/product[58]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[58]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[58]/Q} .original_name {mdu_inst/product[58]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[59]} .original_name {{mdu_inst/product[59]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[59]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[59]} .single_bit_orig_name {mdu_inst/product[59]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[59]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[59]/Q} .original_name {mdu_inst/product[59]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[60]} .original_name {{mdu_inst/product[60]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[60]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[60]} .single_bit_orig_name {mdu_inst/product[60]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[60]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[60]/Q} .original_name {mdu_inst/product[60]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[61]} .original_name {{mdu_inst/product[61]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[61]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[61]} .single_bit_orig_name {mdu_inst/product[61]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[61]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[61]/Q} .original_name {mdu_inst/product[61]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[62]} .original_name {{mdu_inst/product[62]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[62]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[62]} .single_bit_orig_name {mdu_inst/product[62]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[62]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[62]/Q} .original_name {mdu_inst/product[62]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[63]} .original_name {{mdu_inst/product[63]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[63]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[63]} .single_bit_orig_name {mdu_inst/product[63]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_product_reg[63]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_product_reg[63]/Q} .original_name {mdu_inst/product[63]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[0]} .original_name {{mdu_inst/quotient[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[0]} .single_bit_orig_name {mdu_inst/quotient[0]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[0]/Q} .original_name {mdu_inst/quotient[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[1]} .original_name {{mdu_inst/quotient[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[1]} .single_bit_orig_name {mdu_inst/quotient[1]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[1]/Q} .original_name {mdu_inst/quotient[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[2]} .original_name {{mdu_inst/quotient[2]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[2]} .single_bit_orig_name {mdu_inst/quotient[2]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[2]/Q} .original_name {mdu_inst/quotient[2]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[3]} .original_name {{mdu_inst/quotient[3]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[3]} .single_bit_orig_name {mdu_inst/quotient[3]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[3]/Q} .original_name {mdu_inst/quotient[3]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[4]} .original_name {{mdu_inst/quotient[4]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[4]} .single_bit_orig_name {mdu_inst/quotient[4]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[4]/Q} .original_name {mdu_inst/quotient[4]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[5]} .original_name {{mdu_inst/quotient[5]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[5]} .single_bit_orig_name {mdu_inst/quotient[5]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[5]/Q} .original_name {mdu_inst/quotient[5]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[6]} .original_name {{mdu_inst/quotient[6]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[6]} .single_bit_orig_name {mdu_inst/quotient[6]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[6]/Q} .original_name {mdu_inst/quotient[6]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[7]} .original_name {{mdu_inst/quotient[7]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[7]} .single_bit_orig_name {mdu_inst/quotient[7]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[7]/Q} .original_name {mdu_inst/quotient[7]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[8]} .original_name {{mdu_inst/quotient[8]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[8]} .single_bit_orig_name {mdu_inst/quotient[8]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[8]/Q} .original_name {mdu_inst/quotient[8]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[9]} .original_name {{mdu_inst/quotient[9]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[9]} .single_bit_orig_name {mdu_inst/quotient[9]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[9]/Q} .original_name {mdu_inst/quotient[9]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[10]} .original_name {{mdu_inst/quotient[10]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[10]} .single_bit_orig_name {mdu_inst/quotient[10]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[10]/Q} .original_name {mdu_inst/quotient[10]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[11]} .original_name {{mdu_inst/quotient[11]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[11]} .single_bit_orig_name {mdu_inst/quotient[11]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[11]/Q} .original_name {mdu_inst/quotient[11]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[12]} .original_name {{mdu_inst/quotient[12]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[12]} .single_bit_orig_name {mdu_inst/quotient[12]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[12]/Q} .original_name {mdu_inst/quotient[12]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[13]} .original_name {{mdu_inst/quotient[13]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[13]} .single_bit_orig_name {mdu_inst/quotient[13]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[13]/Q} .original_name {mdu_inst/quotient[13]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[14]} .original_name {{mdu_inst/quotient[14]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[14]} .single_bit_orig_name {mdu_inst/quotient[14]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[14]/Q} .original_name {mdu_inst/quotient[14]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[15]} .original_name {{mdu_inst/quotient[15]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[15]} .single_bit_orig_name {mdu_inst/quotient[15]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[15]/Q} .original_name {mdu_inst/quotient[15]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[16]} .original_name {{mdu_inst/quotient[16]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[16]} .single_bit_orig_name {mdu_inst/quotient[16]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[16]/Q} .original_name {mdu_inst/quotient[16]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[17]} .original_name {{mdu_inst/quotient[17]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[17]} .single_bit_orig_name {mdu_inst/quotient[17]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[17]/Q} .original_name {mdu_inst/quotient[17]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[18]} .original_name {{mdu_inst/quotient[18]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[18]} .single_bit_orig_name {mdu_inst/quotient[18]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[18]/Q} .original_name {mdu_inst/quotient[18]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[19]} .original_name {{mdu_inst/quotient[19]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[19]} .single_bit_orig_name {mdu_inst/quotient[19]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[19]/Q} .original_name {mdu_inst/quotient[19]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[20]} .original_name {{mdu_inst/quotient[20]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[20]} .single_bit_orig_name {mdu_inst/quotient[20]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[20]/Q} .original_name {mdu_inst/quotient[20]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[21]} .original_name {{mdu_inst/quotient[21]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[21]} .single_bit_orig_name {mdu_inst/quotient[21]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[21]/Q} .original_name {mdu_inst/quotient[21]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[22]} .original_name {{mdu_inst/quotient[22]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[22]} .single_bit_orig_name {mdu_inst/quotient[22]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[22]/Q} .original_name {mdu_inst/quotient[22]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[23]} .original_name {{mdu_inst/quotient[23]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[23]} .single_bit_orig_name {mdu_inst/quotient[23]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[23]/Q} .original_name {mdu_inst/quotient[23]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[24]} .original_name {{mdu_inst/quotient[24]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[24]} .single_bit_orig_name {mdu_inst/quotient[24]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[24]/Q} .original_name {mdu_inst/quotient[24]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[25]} .original_name {{mdu_inst/quotient[25]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[25]} .single_bit_orig_name {mdu_inst/quotient[25]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[25]/Q} .original_name {mdu_inst/quotient[25]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[26]} .original_name {{mdu_inst/quotient[26]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[26]} .single_bit_orig_name {mdu_inst/quotient[26]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[26]/Q} .original_name {mdu_inst/quotient[26]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[27]} .original_name {{mdu_inst/quotient[27]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[27]} .single_bit_orig_name {mdu_inst/quotient[27]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[27]/Q} .original_name {mdu_inst/quotient[27]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[28]} .original_name {{mdu_inst/quotient[28]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[28]} .single_bit_orig_name {mdu_inst/quotient[28]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[28]/Q} .original_name {mdu_inst/quotient[28]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[29]} .original_name {{mdu_inst/quotient[29]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[29]} .single_bit_orig_name {mdu_inst/quotient[29]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[29]/Q} .original_name {mdu_inst/quotient[29]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[30]} .original_name {{mdu_inst/quotient[30]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[30]} .single_bit_orig_name {mdu_inst/quotient[30]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[30]/Q} .original_name {mdu_inst/quotient[30]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[31]} .original_name {{mdu_inst/quotient[31]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[31]} .single_bit_orig_name {mdu_inst/quotient[31]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg[31]/Q} .original_name {mdu_inst/quotient[31]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[0]} .original_name {{mdu_inst/quotient_reg[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[0]} .single_bit_orig_name {mdu_inst/quotient_reg[0]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[0]/Q} .original_name {mdu_inst/quotient_reg[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[1]} .original_name {{mdu_inst/quotient_reg[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[1]} .single_bit_orig_name {mdu_inst/quotient_reg[1]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[1]/Q} .original_name {mdu_inst/quotient_reg[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[2]} .original_name {{mdu_inst/quotient_reg[2]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[2]} .single_bit_orig_name {mdu_inst/quotient_reg[2]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[2]/Q} .original_name {mdu_inst/quotient_reg[2]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[3]} .original_name {{mdu_inst/quotient_reg[3]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[3]} .single_bit_orig_name {mdu_inst/quotient_reg[3]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[3]/Q} .original_name {mdu_inst/quotient_reg[3]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[4]} .original_name {{mdu_inst/quotient_reg[4]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[4]} .single_bit_orig_name {mdu_inst/quotient_reg[4]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[4]/Q} .original_name {mdu_inst/quotient_reg[4]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[5]} .original_name {{mdu_inst/quotient_reg[5]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[5]} .single_bit_orig_name {mdu_inst/quotient_reg[5]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[5]/Q} .original_name {mdu_inst/quotient_reg[5]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[6]} .original_name {{mdu_inst/quotient_reg[6]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[6]} .single_bit_orig_name {mdu_inst/quotient_reg[6]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[6]/Q} .original_name {mdu_inst/quotient_reg[6]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[7]} .original_name {{mdu_inst/quotient_reg[7]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[7]} .single_bit_orig_name {mdu_inst/quotient_reg[7]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[7]/Q} .original_name {mdu_inst/quotient_reg[7]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[8]} .original_name {{mdu_inst/quotient_reg[8]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[8]} .single_bit_orig_name {mdu_inst/quotient_reg[8]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[8]/Q} .original_name {mdu_inst/quotient_reg[8]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[9]} .original_name {{mdu_inst/quotient_reg[9]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[9]} .single_bit_orig_name {mdu_inst/quotient_reg[9]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[9]/Q} .original_name {mdu_inst/quotient_reg[9]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[10]} .original_name {{mdu_inst/quotient_reg[10]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[10]} .single_bit_orig_name {mdu_inst/quotient_reg[10]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[10]/Q} .original_name {mdu_inst/quotient_reg[10]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[11]} .original_name {{mdu_inst/quotient_reg[11]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[11]} .single_bit_orig_name {mdu_inst/quotient_reg[11]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[11]/Q} .original_name {mdu_inst/quotient_reg[11]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[12]} .original_name {{mdu_inst/quotient_reg[12]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[12]} .single_bit_orig_name {mdu_inst/quotient_reg[12]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[12]/Q} .original_name {mdu_inst/quotient_reg[12]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[13]} .original_name {{mdu_inst/quotient_reg[13]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[13]} .single_bit_orig_name {mdu_inst/quotient_reg[13]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[13]/Q} .original_name {mdu_inst/quotient_reg[13]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[14]} .original_name {{mdu_inst/quotient_reg[14]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[14]} .single_bit_orig_name {mdu_inst/quotient_reg[14]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[14]/Q} .original_name {mdu_inst/quotient_reg[14]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[15]} .original_name {{mdu_inst/quotient_reg[15]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[15]} .single_bit_orig_name {mdu_inst/quotient_reg[15]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[15]/Q} .original_name {mdu_inst/quotient_reg[15]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[16]} .original_name {{mdu_inst/quotient_reg[16]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[16]} .single_bit_orig_name {mdu_inst/quotient_reg[16]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[16]/Q} .original_name {mdu_inst/quotient_reg[16]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[17]} .original_name {{mdu_inst/quotient_reg[17]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[17]} .single_bit_orig_name {mdu_inst/quotient_reg[17]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[17]/Q} .original_name {mdu_inst/quotient_reg[17]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[18]} .original_name {{mdu_inst/quotient_reg[18]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[18]} .single_bit_orig_name {mdu_inst/quotient_reg[18]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[18]/Q} .original_name {mdu_inst/quotient_reg[18]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[19]} .original_name {{mdu_inst/quotient_reg[19]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[19]} .single_bit_orig_name {mdu_inst/quotient_reg[19]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[19]/Q} .original_name {mdu_inst/quotient_reg[19]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[20]} .original_name {{mdu_inst/quotient_reg[20]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[20]} .single_bit_orig_name {mdu_inst/quotient_reg[20]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[20]/Q} .original_name {mdu_inst/quotient_reg[20]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[21]} .original_name {{mdu_inst/quotient_reg[21]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[21]} .single_bit_orig_name {mdu_inst/quotient_reg[21]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[21]/Q} .original_name {mdu_inst/quotient_reg[21]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[22]} .original_name {{mdu_inst/quotient_reg[22]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[22]} .single_bit_orig_name {mdu_inst/quotient_reg[22]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[22]/Q} .original_name {mdu_inst/quotient_reg[22]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[23]} .original_name {{mdu_inst/quotient_reg[23]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[23]} .single_bit_orig_name {mdu_inst/quotient_reg[23]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[23]/Q} .original_name {mdu_inst/quotient_reg[23]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[24]} .original_name {{mdu_inst/quotient_reg[24]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[24]} .single_bit_orig_name {mdu_inst/quotient_reg[24]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[24]/Q} .original_name {mdu_inst/quotient_reg[24]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[25]} .original_name {{mdu_inst/quotient_reg[25]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[25]} .single_bit_orig_name {mdu_inst/quotient_reg[25]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[25]/Q} .original_name {mdu_inst/quotient_reg[25]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[26]} .original_name {{mdu_inst/quotient_reg[26]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[26]} .single_bit_orig_name {mdu_inst/quotient_reg[26]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[26]/Q} .original_name {mdu_inst/quotient_reg[26]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[27]} .original_name {{mdu_inst/quotient_reg[27]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[27]} .single_bit_orig_name {mdu_inst/quotient_reg[27]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[27]/Q} .original_name {mdu_inst/quotient_reg[27]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[28]} .original_name {{mdu_inst/quotient_reg[28]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[28]} .single_bit_orig_name {mdu_inst/quotient_reg[28]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[28]/Q} .original_name {mdu_inst/quotient_reg[28]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[29]} .original_name {{mdu_inst/quotient_reg[29]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[29]} .single_bit_orig_name {mdu_inst/quotient_reg[29]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[29]/Q} .original_name {mdu_inst/quotient_reg[29]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[30]} .original_name {{mdu_inst/quotient_reg[30]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[30]} .single_bit_orig_name {mdu_inst/quotient_reg[30]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[30]/Q} .original_name {mdu_inst/quotient_reg[30]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[31]} .original_name {{mdu_inst/quotient_reg[31]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[31]} .single_bit_orig_name {mdu_inst/quotient_reg[31]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_quotient_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_quotient_reg_reg[31]/Q} .original_name {mdu_inst/quotient_reg[31]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[0]} .original_name {{mdu_inst/remainder[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[0]} .single_bit_orig_name {mdu_inst/remainder[0]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[0]/Q} .original_name {mdu_inst/remainder[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[1]} .original_name {{mdu_inst/remainder[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[1]} .single_bit_orig_name {mdu_inst/remainder[1]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[1]/Q} .original_name {mdu_inst/remainder[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[2]} .original_name {{mdu_inst/remainder[2]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[2]} .single_bit_orig_name {mdu_inst/remainder[2]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[2]/Q} .original_name {mdu_inst/remainder[2]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[3]} .original_name {{mdu_inst/remainder[3]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[3]} .single_bit_orig_name {mdu_inst/remainder[3]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[3]/Q} .original_name {mdu_inst/remainder[3]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[4]} .original_name {{mdu_inst/remainder[4]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[4]} .single_bit_orig_name {mdu_inst/remainder[4]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[4]/Q} .original_name {mdu_inst/remainder[4]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[5]} .original_name {{mdu_inst/remainder[5]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[5]} .single_bit_orig_name {mdu_inst/remainder[5]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[5]/Q} .original_name {mdu_inst/remainder[5]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[6]} .original_name {{mdu_inst/remainder[6]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[6]} .single_bit_orig_name {mdu_inst/remainder[6]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[6]/Q} .original_name {mdu_inst/remainder[6]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[7]} .original_name {{mdu_inst/remainder[7]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[7]} .single_bit_orig_name {mdu_inst/remainder[7]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[7]/Q} .original_name {mdu_inst/remainder[7]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[8]} .original_name {{mdu_inst/remainder[8]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[8]} .single_bit_orig_name {mdu_inst/remainder[8]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[8]/Q} .original_name {mdu_inst/remainder[8]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[9]} .original_name {{mdu_inst/remainder[9]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[9]} .single_bit_orig_name {mdu_inst/remainder[9]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[9]/Q} .original_name {mdu_inst/remainder[9]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[10]} .original_name {{mdu_inst/remainder[10]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[10]} .single_bit_orig_name {mdu_inst/remainder[10]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[10]/Q} .original_name {mdu_inst/remainder[10]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[11]} .original_name {{mdu_inst/remainder[11]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[11]} .single_bit_orig_name {mdu_inst/remainder[11]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[11]/Q} .original_name {mdu_inst/remainder[11]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[12]} .original_name {{mdu_inst/remainder[12]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[12]} .single_bit_orig_name {mdu_inst/remainder[12]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[12]/Q} .original_name {mdu_inst/remainder[12]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[13]} .original_name {{mdu_inst/remainder[13]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[13]} .single_bit_orig_name {mdu_inst/remainder[13]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[13]/Q} .original_name {mdu_inst/remainder[13]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[14]} .original_name {{mdu_inst/remainder[14]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[14]} .single_bit_orig_name {mdu_inst/remainder[14]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[14]/Q} .original_name {mdu_inst/remainder[14]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[15]} .original_name {{mdu_inst/remainder[15]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[15]} .single_bit_orig_name {mdu_inst/remainder[15]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[15]/Q} .original_name {mdu_inst/remainder[15]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[16]} .original_name {{mdu_inst/remainder[16]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[16]} .single_bit_orig_name {mdu_inst/remainder[16]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[16]/Q} .original_name {mdu_inst/remainder[16]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[17]} .original_name {{mdu_inst/remainder[17]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[17]} .single_bit_orig_name {mdu_inst/remainder[17]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[17]/Q} .original_name {mdu_inst/remainder[17]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[18]} .original_name {{mdu_inst/remainder[18]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[18]} .single_bit_orig_name {mdu_inst/remainder[18]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[18]/Q} .original_name {mdu_inst/remainder[18]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[19]} .original_name {{mdu_inst/remainder[19]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[19]} .single_bit_orig_name {mdu_inst/remainder[19]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[19]/Q} .original_name {mdu_inst/remainder[19]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[20]} .original_name {{mdu_inst/remainder[20]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[20]} .single_bit_orig_name {mdu_inst/remainder[20]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[20]/Q} .original_name {mdu_inst/remainder[20]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[21]} .original_name {{mdu_inst/remainder[21]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[21]} .single_bit_orig_name {mdu_inst/remainder[21]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[21]/Q} .original_name {mdu_inst/remainder[21]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[22]} .original_name {{mdu_inst/remainder[22]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[22]} .single_bit_orig_name {mdu_inst/remainder[22]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[22]/Q} .original_name {mdu_inst/remainder[22]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[23]} .original_name {{mdu_inst/remainder[23]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[23]} .single_bit_orig_name {mdu_inst/remainder[23]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[23]/Q} .original_name {mdu_inst/remainder[23]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[24]} .original_name {{mdu_inst/remainder[24]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[24]} .single_bit_orig_name {mdu_inst/remainder[24]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[24]/Q} .original_name {mdu_inst/remainder[24]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[25]} .original_name {{mdu_inst/remainder[25]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[25]} .single_bit_orig_name {mdu_inst/remainder[25]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[25]/Q} .original_name {mdu_inst/remainder[25]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[26]} .original_name {{mdu_inst/remainder[26]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[26]} .single_bit_orig_name {mdu_inst/remainder[26]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[26]/Q} .original_name {mdu_inst/remainder[26]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[27]} .original_name {{mdu_inst/remainder[27]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[27]} .single_bit_orig_name {mdu_inst/remainder[27]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[27]/Q} .original_name {mdu_inst/remainder[27]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[28]} .original_name {{mdu_inst/remainder[28]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[28]} .single_bit_orig_name {mdu_inst/remainder[28]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[28]/Q} .original_name {mdu_inst/remainder[28]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[29]} .original_name {{mdu_inst/remainder[29]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[29]} .single_bit_orig_name {mdu_inst/remainder[29]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[29]/Q} .original_name {mdu_inst/remainder[29]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[30]} .original_name {{mdu_inst/remainder[30]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[30]} .single_bit_orig_name {mdu_inst/remainder[30]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[30]/Q} .original_name {mdu_inst/remainder[30]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[31]} .original_name {{mdu_inst/remainder[31]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[31]} .single_bit_orig_name {mdu_inst/remainder[31]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg[31]/Q} .original_name {mdu_inst/remainder[31]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[0]} .original_name {{mdu_inst/remainder_reg[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[0]} .single_bit_orig_name {mdu_inst/remainder_reg[0]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[0]/Q} .original_name {mdu_inst/remainder_reg[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[1]} .original_name {{mdu_inst/remainder_reg[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[1]} .single_bit_orig_name {mdu_inst/remainder_reg[1]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[1]/Q} .original_name {mdu_inst/remainder_reg[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[2]} .original_name {{mdu_inst/remainder_reg[2]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[2]} .single_bit_orig_name {mdu_inst/remainder_reg[2]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[2]/Q} .original_name {mdu_inst/remainder_reg[2]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[3]} .original_name {{mdu_inst/remainder_reg[3]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[3]} .single_bit_orig_name {mdu_inst/remainder_reg[3]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[3]/Q} .original_name {mdu_inst/remainder_reg[3]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[4]} .original_name {{mdu_inst/remainder_reg[4]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[4]} .single_bit_orig_name {mdu_inst/remainder_reg[4]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[4]/Q} .original_name {mdu_inst/remainder_reg[4]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[5]} .original_name {{mdu_inst/remainder_reg[5]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[5]} .single_bit_orig_name {mdu_inst/remainder_reg[5]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[5]/Q} .original_name {mdu_inst/remainder_reg[5]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[6]} .original_name {{mdu_inst/remainder_reg[6]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[6]} .single_bit_orig_name {mdu_inst/remainder_reg[6]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[6]/Q} .original_name {mdu_inst/remainder_reg[6]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[7]} .original_name {{mdu_inst/remainder_reg[7]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[7]} .single_bit_orig_name {mdu_inst/remainder_reg[7]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[7]/Q} .original_name {mdu_inst/remainder_reg[7]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[8]} .original_name {{mdu_inst/remainder_reg[8]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[8]} .single_bit_orig_name {mdu_inst/remainder_reg[8]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[8]/Q} .original_name {mdu_inst/remainder_reg[8]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[9]} .original_name {{mdu_inst/remainder_reg[9]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[9]} .single_bit_orig_name {mdu_inst/remainder_reg[9]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[9]/Q} .original_name {mdu_inst/remainder_reg[9]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[10]} .original_name {{mdu_inst/remainder_reg[10]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[10]} .single_bit_orig_name {mdu_inst/remainder_reg[10]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[10]/Q} .original_name {mdu_inst/remainder_reg[10]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[11]} .original_name {{mdu_inst/remainder_reg[11]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[11]} .single_bit_orig_name {mdu_inst/remainder_reg[11]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[11]/Q} .original_name {mdu_inst/remainder_reg[11]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[12]} .original_name {{mdu_inst/remainder_reg[12]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[12]} .single_bit_orig_name {mdu_inst/remainder_reg[12]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[12]/Q} .original_name {mdu_inst/remainder_reg[12]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[13]} .original_name {{mdu_inst/remainder_reg[13]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[13]} .single_bit_orig_name {mdu_inst/remainder_reg[13]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[13]/Q} .original_name {mdu_inst/remainder_reg[13]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[14]} .original_name {{mdu_inst/remainder_reg[14]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[14]} .single_bit_orig_name {mdu_inst/remainder_reg[14]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[14]/Q} .original_name {mdu_inst/remainder_reg[14]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[15]} .original_name {{mdu_inst/remainder_reg[15]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[15]} .single_bit_orig_name {mdu_inst/remainder_reg[15]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[15]/Q} .original_name {mdu_inst/remainder_reg[15]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[16]} .original_name {{mdu_inst/remainder_reg[16]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[16]} .single_bit_orig_name {mdu_inst/remainder_reg[16]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[16]/Q} .original_name {mdu_inst/remainder_reg[16]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[17]} .original_name {{mdu_inst/remainder_reg[17]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[17]} .single_bit_orig_name {mdu_inst/remainder_reg[17]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[17]/Q} .original_name {mdu_inst/remainder_reg[17]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[18]} .original_name {{mdu_inst/remainder_reg[18]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[18]} .single_bit_orig_name {mdu_inst/remainder_reg[18]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[18]/Q} .original_name {mdu_inst/remainder_reg[18]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[19]} .original_name {{mdu_inst/remainder_reg[19]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[19]} .single_bit_orig_name {mdu_inst/remainder_reg[19]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[19]/Q} .original_name {mdu_inst/remainder_reg[19]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[20]} .original_name {{mdu_inst/remainder_reg[20]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[20]} .single_bit_orig_name {mdu_inst/remainder_reg[20]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[20]/Q} .original_name {mdu_inst/remainder_reg[20]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[21]} .original_name {{mdu_inst/remainder_reg[21]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[21]} .single_bit_orig_name {mdu_inst/remainder_reg[21]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[21]/Q} .original_name {mdu_inst/remainder_reg[21]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[22]} .original_name {{mdu_inst/remainder_reg[22]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[22]} .single_bit_orig_name {mdu_inst/remainder_reg[22]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[22]/Q} .original_name {mdu_inst/remainder_reg[22]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[23]} .original_name {{mdu_inst/remainder_reg[23]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[23]} .single_bit_orig_name {mdu_inst/remainder_reg[23]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[23]/Q} .original_name {mdu_inst/remainder_reg[23]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[24]} .original_name {{mdu_inst/remainder_reg[24]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[24]} .single_bit_orig_name {mdu_inst/remainder_reg[24]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[24]/Q} .original_name {mdu_inst/remainder_reg[24]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[25]} .original_name {{mdu_inst/remainder_reg[25]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[25]} .single_bit_orig_name {mdu_inst/remainder_reg[25]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[25]/Q} .original_name {mdu_inst/remainder_reg[25]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[26]} .original_name {{mdu_inst/remainder_reg[26]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[26]} .single_bit_orig_name {mdu_inst/remainder_reg[26]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[26]/Q} .original_name {mdu_inst/remainder_reg[26]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[27]} .original_name {{mdu_inst/remainder_reg[27]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[27]} .single_bit_orig_name {mdu_inst/remainder_reg[27]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[27]/Q} .original_name {mdu_inst/remainder_reg[27]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[28]} .original_name {{mdu_inst/remainder_reg[28]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[28]} .single_bit_orig_name {mdu_inst/remainder_reg[28]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[28]/Q} .original_name {mdu_inst/remainder_reg[28]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[29]} .original_name {{mdu_inst/remainder_reg[29]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[29]} .single_bit_orig_name {mdu_inst/remainder_reg[29]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[29]/Q} .original_name {mdu_inst/remainder_reg[29]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[30]} .original_name {{mdu_inst/remainder_reg[30]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[30]} .single_bit_orig_name {mdu_inst/remainder_reg[30]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[30]/Q} .original_name {mdu_inst/remainder_reg[30]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[31]} .original_name {{mdu_inst/remainder_reg[31]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[31]} .single_bit_orig_name {mdu_inst/remainder_reg[31]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_remainder_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_remainder_reg_reg[31]/Q} .original_name {mdu_inst/remainder_reg[31]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_state_reg[0]} .original_name {{mdu_inst/state[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_state_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_state_reg[0]} .single_bit_orig_name {mdu_inst/state[0]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_state_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_state_reg[0]/Q} .original_name {mdu_inst/state[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_state_reg[1]} .original_name {{mdu_inst/state[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_state_reg[1]} .single_bit_orig_name {mdu_inst/state[1]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_state_reg[1]/Q} .original_name {mdu_inst/state[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_pending_reg[0]} .original_name {{mdu_pending[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_pending_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_pending_reg[0]} .single_bit_orig_name {mdu_pending[0]}
set_db -quiet {inst:custom_riscv_core/mdu_pending_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_pending_reg[0]/Q} .original_name {mdu_pending[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_pending_reg[1]} .original_name {{mdu_pending[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_pending_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_pending_reg[1]} .single_bit_orig_name {mdu_pending[1]}
set_db -quiet {inst:custom_riscv_core/mdu_pending_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_pending_reg[1]/Q} .original_name {mdu_pending[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[0]} .original_name {{mdu_result_reg[0]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[0]} .single_bit_orig_name {mdu_result_reg[0]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[0]/Q} .original_name {mdu_result_reg[0]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[1]} .original_name {{mdu_result_reg[1]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[1]} .single_bit_orig_name {mdu_result_reg[1]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[1]/Q} .original_name {mdu_result_reg[1]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[2]} .original_name {{mdu_result_reg[2]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[2]} .single_bit_orig_name {mdu_result_reg[2]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[2]/Q} .original_name {mdu_result_reg[2]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[3]} .original_name {{mdu_result_reg[3]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[3]} .single_bit_orig_name {mdu_result_reg[3]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[3]/Q} .original_name {mdu_result_reg[3]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[4]} .original_name {{mdu_result_reg[4]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[4]} .single_bit_orig_name {mdu_result_reg[4]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[4]/Q} .original_name {mdu_result_reg[4]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[5]} .original_name {{mdu_result_reg[5]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[5]} .single_bit_orig_name {mdu_result_reg[5]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[5]/Q} .original_name {mdu_result_reg[5]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[6]} .original_name {{mdu_result_reg[6]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[6]} .single_bit_orig_name {mdu_result_reg[6]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[6]/Q} .original_name {mdu_result_reg[6]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[7]} .original_name {{mdu_result_reg[7]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[7]} .single_bit_orig_name {mdu_result_reg[7]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[7]/Q} .original_name {mdu_result_reg[7]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[8]} .original_name {{mdu_result_reg[8]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[8]} .single_bit_orig_name {mdu_result_reg[8]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[8]/Q} .original_name {mdu_result_reg[8]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[9]} .original_name {{mdu_result_reg[9]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[9]} .single_bit_orig_name {mdu_result_reg[9]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[9]/Q} .original_name {mdu_result_reg[9]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[10]} .original_name {{mdu_result_reg[10]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[10]} .single_bit_orig_name {mdu_result_reg[10]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[10]/Q} .original_name {mdu_result_reg[10]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[11]} .original_name {{mdu_result_reg[11]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[11]} .single_bit_orig_name {mdu_result_reg[11]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[11]/Q} .original_name {mdu_result_reg[11]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[12]} .original_name {{mdu_result_reg[12]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[12]} .single_bit_orig_name {mdu_result_reg[12]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[12]/Q} .original_name {mdu_result_reg[12]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[13]} .original_name {{mdu_result_reg[13]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[13]} .single_bit_orig_name {mdu_result_reg[13]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[13]/Q} .original_name {mdu_result_reg[13]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[14]} .original_name {{mdu_result_reg[14]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[14]} .single_bit_orig_name {mdu_result_reg[14]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[14]/Q} .original_name {mdu_result_reg[14]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[15]} .original_name {{mdu_result_reg[15]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[15]} .single_bit_orig_name {mdu_result_reg[15]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[15]/Q} .original_name {mdu_result_reg[15]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[16]} .original_name {{mdu_result_reg[16]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[16]} .single_bit_orig_name {mdu_result_reg[16]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[16]/Q} .original_name {mdu_result_reg[16]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[17]} .original_name {{mdu_result_reg[17]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[17]} .single_bit_orig_name {mdu_result_reg[17]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[17]/Q} .original_name {mdu_result_reg[17]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[18]} .original_name {{mdu_result_reg[18]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[18]} .single_bit_orig_name {mdu_result_reg[18]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[18]/Q} .original_name {mdu_result_reg[18]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[19]} .original_name {{mdu_result_reg[19]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[19]} .single_bit_orig_name {mdu_result_reg[19]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[19]/Q} .original_name {mdu_result_reg[19]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[20]} .original_name {{mdu_result_reg[20]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[20]} .single_bit_orig_name {mdu_result_reg[20]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[20]/Q} .original_name {mdu_result_reg[20]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[21]} .original_name {{mdu_result_reg[21]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[21]} .single_bit_orig_name {mdu_result_reg[21]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[21]/Q} .original_name {mdu_result_reg[21]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[22]} .original_name {{mdu_result_reg[22]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[22]} .single_bit_orig_name {mdu_result_reg[22]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[22]/Q} .original_name {mdu_result_reg[22]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[23]} .original_name {{mdu_result_reg[23]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[23]} .single_bit_orig_name {mdu_result_reg[23]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[23]/Q} .original_name {mdu_result_reg[23]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[24]} .original_name {{mdu_result_reg[24]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[24]} .single_bit_orig_name {mdu_result_reg[24]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[24]/Q} .original_name {mdu_result_reg[24]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[25]} .original_name {{mdu_result_reg[25]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[25]} .single_bit_orig_name {mdu_result_reg[25]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[25]/Q} .original_name {mdu_result_reg[25]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[26]} .original_name {{mdu_result_reg[26]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[26]} .single_bit_orig_name {mdu_result_reg[26]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[26]/Q} .original_name {mdu_result_reg[26]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[27]} .original_name {{mdu_result_reg[27]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[27]} .single_bit_orig_name {mdu_result_reg[27]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[27]/Q} .original_name {mdu_result_reg[27]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[28]} .original_name {{mdu_result_reg[28]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[28]} .single_bit_orig_name {mdu_result_reg[28]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[28]/Q} .original_name {mdu_result_reg[28]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[29]} .original_name {{mdu_result_reg[29]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[29]} .single_bit_orig_name {mdu_result_reg[29]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[29]/Q} .original_name {mdu_result_reg[29]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[30]} .original_name {{mdu_result_reg[30]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[30]} .single_bit_orig_name {mdu_result_reg[30]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[30]/Q} .original_name {mdu_result_reg[30]/q}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[31]} .original_name {{mdu_result_reg[31]}}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[31]} .single_bit_orig_name {mdu_result_reg[31]}
set_db -quiet {inst:custom_riscv_core/mdu_result_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_result_reg_reg[31]/Q} .original_name {mdu_result_reg[31]/q}
set_db -quiet inst:custom_riscv_core/mdu_start_reg .original_name mdu_start
set_db -quiet inst:custom_riscv_core/mdu_start_reg .orig_hdl_instantiated false
set_db -quiet inst:custom_riscv_core/mdu_start_reg .single_bit_orig_name mdu_start
set_db -quiet inst:custom_riscv_core/mdu_start_reg .gint_phase_inversion false
set_db -quiet pin:custom_riscv_core/mdu_start_reg/Q .original_name mdu_start/q
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[0]} .original_name {{mem_data_reg[0]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[0]} .single_bit_orig_name {mem_data_reg[0]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[0]/Q} .original_name {mem_data_reg[0]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[1]} .original_name {{mem_data_reg[1]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[1]} .single_bit_orig_name {mem_data_reg[1]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[1]/Q} .original_name {mem_data_reg[1]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[2]} .original_name {{mem_data_reg[2]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[2]} .single_bit_orig_name {mem_data_reg[2]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[2]/Q} .original_name {mem_data_reg[2]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[3]} .original_name {{mem_data_reg[3]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[3]} .single_bit_orig_name {mem_data_reg[3]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[3]/Q} .original_name {mem_data_reg[3]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[4]} .original_name {{mem_data_reg[4]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[4]} .single_bit_orig_name {mem_data_reg[4]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[4]/Q} .original_name {mem_data_reg[4]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[5]} .original_name {{mem_data_reg[5]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[5]} .single_bit_orig_name {mem_data_reg[5]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[5]/Q} .original_name {mem_data_reg[5]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[6]} .original_name {{mem_data_reg[6]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[6]} .single_bit_orig_name {mem_data_reg[6]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[6]/Q} .original_name {mem_data_reg[6]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[7]} .original_name {{mem_data_reg[7]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[7]} .single_bit_orig_name {mem_data_reg[7]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[7]/Q} .original_name {mem_data_reg[7]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[8]} .original_name {{mem_data_reg[8]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[8]} .single_bit_orig_name {mem_data_reg[8]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[8]/Q} .original_name {mem_data_reg[8]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[9]} .original_name {{mem_data_reg[9]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[9]} .single_bit_orig_name {mem_data_reg[9]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[9]/Q} .original_name {mem_data_reg[9]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[10]} .original_name {{mem_data_reg[10]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[10]} .single_bit_orig_name {mem_data_reg[10]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[10]/Q} .original_name {mem_data_reg[10]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[11]} .original_name {{mem_data_reg[11]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[11]} .single_bit_orig_name {mem_data_reg[11]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[11]/Q} .original_name {mem_data_reg[11]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[12]} .original_name {{mem_data_reg[12]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[12]} .single_bit_orig_name {mem_data_reg[12]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[12]/Q} .original_name {mem_data_reg[12]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[13]} .original_name {{mem_data_reg[13]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[13]} .single_bit_orig_name {mem_data_reg[13]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[13]/Q} .original_name {mem_data_reg[13]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[14]} .original_name {{mem_data_reg[14]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[14]} .single_bit_orig_name {mem_data_reg[14]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[14]/Q} .original_name {mem_data_reg[14]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[15]} .original_name {{mem_data_reg[15]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[15]} .single_bit_orig_name {mem_data_reg[15]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[15]/Q} .original_name {mem_data_reg[15]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[16]} .original_name {{mem_data_reg[16]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[16]} .single_bit_orig_name {mem_data_reg[16]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[16]/Q} .original_name {mem_data_reg[16]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[17]} .original_name {{mem_data_reg[17]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[17]} .single_bit_orig_name {mem_data_reg[17]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[17]/Q} .original_name {mem_data_reg[17]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[18]} .original_name {{mem_data_reg[18]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[18]} .single_bit_orig_name {mem_data_reg[18]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[18]/Q} .original_name {mem_data_reg[18]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[19]} .original_name {{mem_data_reg[19]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[19]} .single_bit_orig_name {mem_data_reg[19]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[19]/Q} .original_name {mem_data_reg[19]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[20]} .original_name {{mem_data_reg[20]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[20]} .single_bit_orig_name {mem_data_reg[20]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[20]/Q} .original_name {mem_data_reg[20]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[21]} .original_name {{mem_data_reg[21]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[21]} .single_bit_orig_name {mem_data_reg[21]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[21]/Q} .original_name {mem_data_reg[21]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[22]} .original_name {{mem_data_reg[22]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[22]} .single_bit_orig_name {mem_data_reg[22]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[22]/Q} .original_name {mem_data_reg[22]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[23]} .original_name {{mem_data_reg[23]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[23]} .single_bit_orig_name {mem_data_reg[23]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[23]/Q} .original_name {mem_data_reg[23]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[24]} .original_name {{mem_data_reg[24]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[24]} .single_bit_orig_name {mem_data_reg[24]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[24]/Q} .original_name {mem_data_reg[24]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[25]} .original_name {{mem_data_reg[25]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[25]} .single_bit_orig_name {mem_data_reg[25]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[25]/Q} .original_name {mem_data_reg[25]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[26]} .original_name {{mem_data_reg[26]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[26]} .single_bit_orig_name {mem_data_reg[26]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[26]/Q} .original_name {mem_data_reg[26]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[27]} .original_name {{mem_data_reg[27]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[27]} .single_bit_orig_name {mem_data_reg[27]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[27]/Q} .original_name {mem_data_reg[27]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[28]} .original_name {{mem_data_reg[28]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[28]} .single_bit_orig_name {mem_data_reg[28]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[28]/Q} .original_name {mem_data_reg[28]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[29]} .original_name {{mem_data_reg[29]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[29]} .single_bit_orig_name {mem_data_reg[29]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[29]/Q} .original_name {mem_data_reg[29]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[30]} .original_name {{mem_data_reg[30]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[30]} .single_bit_orig_name {mem_data_reg[30]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[30]/Q} .original_name {mem_data_reg[30]/q}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[31]} .original_name {{mem_data_reg[31]}}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[31]} .single_bit_orig_name {mem_data_reg[31]}
set_db -quiet {inst:custom_riscv_core/mem_data_reg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mem_data_reg_reg[31]/Q} .original_name {mem_data_reg[31]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[0]} .original_name {{pc[0]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[0]} .single_bit_orig_name {pc[0]}
set_db -quiet {inst:custom_riscv_core/pc_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[0]/Q} .original_name {pc[0]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[1]} .original_name {{pc[1]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[1]} .single_bit_orig_name {pc[1]}
set_db -quiet {inst:custom_riscv_core/pc_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[1]/Q} .original_name {pc[1]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[2]} .original_name {{pc[2]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[2]} .single_bit_orig_name {pc[2]}
set_db -quiet {inst:custom_riscv_core/pc_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[2]/Q} .original_name {pc[2]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[3]} .original_name {{pc[3]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[3]} .single_bit_orig_name {pc[3]}
set_db -quiet {inst:custom_riscv_core/pc_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[3]/Q} .original_name {pc[3]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[4]} .original_name {{pc[4]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[4]} .single_bit_orig_name {pc[4]}
set_db -quiet {inst:custom_riscv_core/pc_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[4]/Q} .original_name {pc[4]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[5]} .original_name {{pc[5]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[5]} .single_bit_orig_name {pc[5]}
set_db -quiet {inst:custom_riscv_core/pc_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[5]/Q} .original_name {pc[5]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[6]} .original_name {{pc[6]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[6]} .single_bit_orig_name {pc[6]}
set_db -quiet {inst:custom_riscv_core/pc_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[6]/Q} .original_name {pc[6]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[7]} .original_name {{pc[7]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[7]} .single_bit_orig_name {pc[7]}
set_db -quiet {inst:custom_riscv_core/pc_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[7]/Q} .original_name {pc[7]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[8]} .original_name {{pc[8]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[8]} .single_bit_orig_name {pc[8]}
set_db -quiet {inst:custom_riscv_core/pc_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[8]/Q} .original_name {pc[8]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[9]} .original_name {{pc[9]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[9]} .single_bit_orig_name {pc[9]}
set_db -quiet {inst:custom_riscv_core/pc_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[9]/Q} .original_name {pc[9]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[10]} .original_name {{pc[10]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[10]} .single_bit_orig_name {pc[10]}
set_db -quiet {inst:custom_riscv_core/pc_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[10]/Q} .original_name {pc[10]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[11]} .original_name {{pc[11]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[11]} .single_bit_orig_name {pc[11]}
set_db -quiet {inst:custom_riscv_core/pc_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[11]/Q} .original_name {pc[11]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[12]} .original_name {{pc[12]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[12]} .single_bit_orig_name {pc[12]}
set_db -quiet {inst:custom_riscv_core/pc_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[12]/Q} .original_name {pc[12]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[13]} .original_name {{pc[13]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[13]} .single_bit_orig_name {pc[13]}
set_db -quiet {inst:custom_riscv_core/pc_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[13]/Q} .original_name {pc[13]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[14]} .original_name {{pc[14]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[14]} .single_bit_orig_name {pc[14]}
set_db -quiet {inst:custom_riscv_core/pc_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[14]/Q} .original_name {pc[14]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[15]} .original_name {{pc[15]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[15]} .single_bit_orig_name {pc[15]}
set_db -quiet {inst:custom_riscv_core/pc_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[15]/Q} .original_name {pc[15]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[16]} .original_name {{pc[16]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[16]} .single_bit_orig_name {pc[16]}
set_db -quiet {inst:custom_riscv_core/pc_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[16]/Q} .original_name {pc[16]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[17]} .original_name {{pc[17]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[17]} .single_bit_orig_name {pc[17]}
set_db -quiet {inst:custom_riscv_core/pc_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[17]/Q} .original_name {pc[17]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[18]} .original_name {{pc[18]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[18]} .single_bit_orig_name {pc[18]}
set_db -quiet {inst:custom_riscv_core/pc_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[18]/Q} .original_name {pc[18]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[19]} .original_name {{pc[19]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[19]} .single_bit_orig_name {pc[19]}
set_db -quiet {inst:custom_riscv_core/pc_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[19]/Q} .original_name {pc[19]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[20]} .original_name {{pc[20]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[20]} .single_bit_orig_name {pc[20]}
set_db -quiet {inst:custom_riscv_core/pc_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[20]/Q} .original_name {pc[20]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[21]} .original_name {{pc[21]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[21]} .single_bit_orig_name {pc[21]}
set_db -quiet {inst:custom_riscv_core/pc_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[21]/Q} .original_name {pc[21]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[22]} .original_name {{pc[22]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[22]} .single_bit_orig_name {pc[22]}
set_db -quiet {inst:custom_riscv_core/pc_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[22]/Q} .original_name {pc[22]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[23]} .original_name {{pc[23]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[23]} .single_bit_orig_name {pc[23]}
set_db -quiet {inst:custom_riscv_core/pc_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[23]/Q} .original_name {pc[23]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[24]} .original_name {{pc[24]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[24]} .single_bit_orig_name {pc[24]}
set_db -quiet {inst:custom_riscv_core/pc_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[24]/Q} .original_name {pc[24]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[25]} .original_name {{pc[25]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[25]} .single_bit_orig_name {pc[25]}
set_db -quiet {inst:custom_riscv_core/pc_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[25]/Q} .original_name {pc[25]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[26]} .original_name {{pc[26]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[26]} .single_bit_orig_name {pc[26]}
set_db -quiet {inst:custom_riscv_core/pc_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[26]/Q} .original_name {pc[26]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[27]} .original_name {{pc[27]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[27]} .single_bit_orig_name {pc[27]}
set_db -quiet {inst:custom_riscv_core/pc_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[27]/Q} .original_name {pc[27]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[28]} .original_name {{pc[28]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[28]} .single_bit_orig_name {pc[28]}
set_db -quiet {inst:custom_riscv_core/pc_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[28]/Q} .original_name {pc[28]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[29]} .original_name {{pc[29]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[29]} .single_bit_orig_name {pc[29]}
set_db -quiet {inst:custom_riscv_core/pc_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[29]/Q} .original_name {pc[29]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[30]} .original_name {{pc[30]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[30]} .single_bit_orig_name {pc[30]}
set_db -quiet {inst:custom_riscv_core/pc_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[30]/Q} .original_name {pc[30]/q}
set_db -quiet {inst:custom_riscv_core/pc_reg[31]} .original_name {{pc[31]}}
set_db -quiet {inst:custom_riscv_core/pc_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/pc_reg[31]} .single_bit_orig_name {pc[31]}
set_db -quiet {inst:custom_riscv_core/pc_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/pc_reg[31]/Q} .original_name {pc[31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][0]} .original_name {{regfile_inst/registers[1][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][0]} .single_bit_orig_name {regfile_inst/registers[1][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][0]/Q} .original_name {regfile_inst/registers[1][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][1]} .original_name {{regfile_inst/registers[1][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][1]} .single_bit_orig_name {regfile_inst/registers[1][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][1]/Q} .original_name {regfile_inst/registers[1][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][2]} .original_name {{regfile_inst/registers[1][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][2]} .single_bit_orig_name {regfile_inst/registers[1][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][2]/Q} .original_name {regfile_inst/registers[1][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][3]} .original_name {{regfile_inst/registers[1][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][3]} .single_bit_orig_name {regfile_inst/registers[1][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][3]/Q} .original_name {regfile_inst/registers[1][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][4]} .original_name {{regfile_inst/registers[1][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][4]} .single_bit_orig_name {regfile_inst/registers[1][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][4]/Q} .original_name {regfile_inst/registers[1][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][5]} .original_name {{regfile_inst/registers[1][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][5]} .single_bit_orig_name {regfile_inst/registers[1][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][5]/Q} .original_name {regfile_inst/registers[1][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][6]} .original_name {{regfile_inst/registers[1][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][6]} .single_bit_orig_name {regfile_inst/registers[1][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][6]/Q} .original_name {regfile_inst/registers[1][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][7]} .original_name {{regfile_inst/registers[1][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][7]} .single_bit_orig_name {regfile_inst/registers[1][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][7]/Q} .original_name {regfile_inst/registers[1][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][8]} .original_name {{regfile_inst/registers[1][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][8]} .single_bit_orig_name {regfile_inst/registers[1][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][8]/Q} .original_name {regfile_inst/registers[1][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][9]} .original_name {{regfile_inst/registers[1][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][9]} .single_bit_orig_name {regfile_inst/registers[1][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][9]/Q} .original_name {regfile_inst/registers[1][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][10]} .original_name {{regfile_inst/registers[1][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][10]} .single_bit_orig_name {regfile_inst/registers[1][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][10]/Q} .original_name {regfile_inst/registers[1][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][11]} .original_name {{regfile_inst/registers[1][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][11]} .single_bit_orig_name {regfile_inst/registers[1][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][11]/Q} .original_name {regfile_inst/registers[1][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][12]} .original_name {{regfile_inst/registers[1][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][12]} .single_bit_orig_name {regfile_inst/registers[1][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][12]/Q} .original_name {regfile_inst/registers[1][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][13]} .original_name {{regfile_inst/registers[1][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][13]} .single_bit_orig_name {regfile_inst/registers[1][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][13]/Q} .original_name {regfile_inst/registers[1][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][14]} .original_name {{regfile_inst/registers[1][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][14]} .single_bit_orig_name {regfile_inst/registers[1][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][14]/Q} .original_name {regfile_inst/registers[1][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][15]} .original_name {{regfile_inst/registers[1][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][15]} .single_bit_orig_name {regfile_inst/registers[1][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][15]/Q} .original_name {regfile_inst/registers[1][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][16]} .original_name {{regfile_inst/registers[1][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][16]} .single_bit_orig_name {regfile_inst/registers[1][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][16]/Q} .original_name {regfile_inst/registers[1][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][17]} .original_name {{regfile_inst/registers[1][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][17]} .single_bit_orig_name {regfile_inst/registers[1][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][17]/Q} .original_name {regfile_inst/registers[1][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][18]} .original_name {{regfile_inst/registers[1][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][18]} .single_bit_orig_name {regfile_inst/registers[1][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][18]/Q} .original_name {regfile_inst/registers[1][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][19]} .original_name {{regfile_inst/registers[1][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][19]} .single_bit_orig_name {regfile_inst/registers[1][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][19]/Q} .original_name {regfile_inst/registers[1][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][20]} .original_name {{regfile_inst/registers[1][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][20]} .single_bit_orig_name {regfile_inst/registers[1][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][20]/Q} .original_name {regfile_inst/registers[1][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][21]} .original_name {{regfile_inst/registers[1][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][21]} .single_bit_orig_name {regfile_inst/registers[1][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][21]/Q} .original_name {regfile_inst/registers[1][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][22]} .original_name {{regfile_inst/registers[1][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][22]} .single_bit_orig_name {regfile_inst/registers[1][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][22]/Q} .original_name {regfile_inst/registers[1][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][23]} .original_name {{regfile_inst/registers[1][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][23]} .single_bit_orig_name {regfile_inst/registers[1][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][23]/Q} .original_name {regfile_inst/registers[1][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][24]} .original_name {{regfile_inst/registers[1][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][24]} .single_bit_orig_name {regfile_inst/registers[1][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][24]/Q} .original_name {regfile_inst/registers[1][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][25]} .original_name {{regfile_inst/registers[1][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][25]} .single_bit_orig_name {regfile_inst/registers[1][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][25]/Q} .original_name {regfile_inst/registers[1][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][26]} .original_name {{regfile_inst/registers[1][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][26]} .single_bit_orig_name {regfile_inst/registers[1][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][26]/Q} .original_name {regfile_inst/registers[1][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][27]} .original_name {{regfile_inst/registers[1][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][27]} .single_bit_orig_name {regfile_inst/registers[1][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][27]/Q} .original_name {regfile_inst/registers[1][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][28]} .original_name {{regfile_inst/registers[1][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][28]} .single_bit_orig_name {regfile_inst/registers[1][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][28]/Q} .original_name {regfile_inst/registers[1][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][29]} .original_name {{regfile_inst/registers[1][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][29]} .single_bit_orig_name {regfile_inst/registers[1][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][29]/Q} .original_name {regfile_inst/registers[1][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][30]} .original_name {{regfile_inst/registers[1][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][30]} .single_bit_orig_name {regfile_inst/registers[1][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][30]/Q} .original_name {regfile_inst/registers[1][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][31]} .original_name {{regfile_inst/registers[1][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][31]} .single_bit_orig_name {regfile_inst/registers[1][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[1][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[1][31]/Q} .original_name {regfile_inst/registers[1][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][0]} .original_name {{regfile_inst/registers[2][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][0]} .single_bit_orig_name {regfile_inst/registers[2][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][0]/Q} .original_name {regfile_inst/registers[2][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][1]} .original_name {{regfile_inst/registers[2][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][1]} .single_bit_orig_name {regfile_inst/registers[2][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][1]/Q} .original_name {regfile_inst/registers[2][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][2]} .original_name {{regfile_inst/registers[2][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][2]} .single_bit_orig_name {regfile_inst/registers[2][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][2]/Q} .original_name {regfile_inst/registers[2][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][3]} .original_name {{regfile_inst/registers[2][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][3]} .single_bit_orig_name {regfile_inst/registers[2][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][3]/Q} .original_name {regfile_inst/registers[2][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][4]} .original_name {{regfile_inst/registers[2][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][4]} .single_bit_orig_name {regfile_inst/registers[2][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][4]/Q} .original_name {regfile_inst/registers[2][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][5]} .original_name {{regfile_inst/registers[2][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][5]} .single_bit_orig_name {regfile_inst/registers[2][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][5]/Q} .original_name {regfile_inst/registers[2][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][6]} .original_name {{regfile_inst/registers[2][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][6]} .single_bit_orig_name {regfile_inst/registers[2][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][6]/Q} .original_name {regfile_inst/registers[2][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][7]} .original_name {{regfile_inst/registers[2][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][7]} .single_bit_orig_name {regfile_inst/registers[2][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][7]/Q} .original_name {regfile_inst/registers[2][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][8]} .original_name {{regfile_inst/registers[2][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][8]} .single_bit_orig_name {regfile_inst/registers[2][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][8]/Q} .original_name {regfile_inst/registers[2][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][9]} .original_name {{regfile_inst/registers[2][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][9]} .single_bit_orig_name {regfile_inst/registers[2][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][9]/Q} .original_name {regfile_inst/registers[2][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][10]} .original_name {{regfile_inst/registers[2][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][10]} .single_bit_orig_name {regfile_inst/registers[2][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][10]/Q} .original_name {regfile_inst/registers[2][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][11]} .original_name {{regfile_inst/registers[2][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][11]} .single_bit_orig_name {regfile_inst/registers[2][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][11]/Q} .original_name {regfile_inst/registers[2][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][12]} .original_name {{regfile_inst/registers[2][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][12]} .single_bit_orig_name {regfile_inst/registers[2][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][12]/Q} .original_name {regfile_inst/registers[2][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][13]} .original_name {{regfile_inst/registers[2][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][13]} .single_bit_orig_name {regfile_inst/registers[2][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][13]/Q} .original_name {regfile_inst/registers[2][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][14]} .original_name {{regfile_inst/registers[2][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][14]} .single_bit_orig_name {regfile_inst/registers[2][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][14]/Q} .original_name {regfile_inst/registers[2][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][15]} .original_name {{regfile_inst/registers[2][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][15]} .single_bit_orig_name {regfile_inst/registers[2][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][15]/Q} .original_name {regfile_inst/registers[2][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][16]} .original_name {{regfile_inst/registers[2][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][16]} .single_bit_orig_name {regfile_inst/registers[2][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][16]/Q} .original_name {regfile_inst/registers[2][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][17]} .original_name {{regfile_inst/registers[2][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][17]} .single_bit_orig_name {regfile_inst/registers[2][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][17]/Q} .original_name {regfile_inst/registers[2][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][18]} .original_name {{regfile_inst/registers[2][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][18]} .single_bit_orig_name {regfile_inst/registers[2][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][18]/Q} .original_name {regfile_inst/registers[2][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][19]} .original_name {{regfile_inst/registers[2][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][19]} .single_bit_orig_name {regfile_inst/registers[2][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][19]/Q} .original_name {regfile_inst/registers[2][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][20]} .original_name {{regfile_inst/registers[2][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][20]} .single_bit_orig_name {regfile_inst/registers[2][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][20]/Q} .original_name {regfile_inst/registers[2][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][21]} .original_name {{regfile_inst/registers[2][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][21]} .single_bit_orig_name {regfile_inst/registers[2][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][21]/Q} .original_name {regfile_inst/registers[2][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][22]} .original_name {{regfile_inst/registers[2][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][22]} .single_bit_orig_name {regfile_inst/registers[2][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][22]/Q} .original_name {regfile_inst/registers[2][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][23]} .original_name {{regfile_inst/registers[2][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][23]} .single_bit_orig_name {regfile_inst/registers[2][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][23]/Q} .original_name {regfile_inst/registers[2][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][24]} .original_name {{regfile_inst/registers[2][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][24]} .single_bit_orig_name {regfile_inst/registers[2][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][24]/Q} .original_name {regfile_inst/registers[2][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][25]} .original_name {{regfile_inst/registers[2][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][25]} .single_bit_orig_name {regfile_inst/registers[2][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][25]/Q} .original_name {regfile_inst/registers[2][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][26]} .original_name {{regfile_inst/registers[2][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][26]} .single_bit_orig_name {regfile_inst/registers[2][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][26]/Q} .original_name {regfile_inst/registers[2][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][27]} .original_name {{regfile_inst/registers[2][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][27]} .single_bit_orig_name {regfile_inst/registers[2][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][27]/Q} .original_name {regfile_inst/registers[2][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][28]} .original_name {{regfile_inst/registers[2][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][28]} .single_bit_orig_name {regfile_inst/registers[2][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][28]/Q} .original_name {regfile_inst/registers[2][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][29]} .original_name {{regfile_inst/registers[2][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][29]} .single_bit_orig_name {regfile_inst/registers[2][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][29]/Q} .original_name {regfile_inst/registers[2][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][30]} .original_name {{regfile_inst/registers[2][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][30]} .single_bit_orig_name {regfile_inst/registers[2][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][30]/Q} .original_name {regfile_inst/registers[2][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][31]} .original_name {{regfile_inst/registers[2][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][31]} .single_bit_orig_name {regfile_inst/registers[2][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[2][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[2][31]/Q} .original_name {regfile_inst/registers[2][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][0]} .original_name {{regfile_inst/registers[3][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][0]} .single_bit_orig_name {regfile_inst/registers[3][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][0]/Q} .original_name {regfile_inst/registers[3][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][1]} .original_name {{regfile_inst/registers[3][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][1]} .single_bit_orig_name {regfile_inst/registers[3][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][1]/Q} .original_name {regfile_inst/registers[3][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][2]} .original_name {{regfile_inst/registers[3][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][2]} .single_bit_orig_name {regfile_inst/registers[3][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][2]/Q} .original_name {regfile_inst/registers[3][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][3]} .original_name {{regfile_inst/registers[3][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][3]} .single_bit_orig_name {regfile_inst/registers[3][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][3]/Q} .original_name {regfile_inst/registers[3][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][4]} .original_name {{regfile_inst/registers[3][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][4]} .single_bit_orig_name {regfile_inst/registers[3][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][4]/Q} .original_name {regfile_inst/registers[3][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][5]} .original_name {{regfile_inst/registers[3][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][5]} .single_bit_orig_name {regfile_inst/registers[3][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][5]/Q} .original_name {regfile_inst/registers[3][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][6]} .original_name {{regfile_inst/registers[3][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][6]} .single_bit_orig_name {regfile_inst/registers[3][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][6]/Q} .original_name {regfile_inst/registers[3][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][7]} .original_name {{regfile_inst/registers[3][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][7]} .single_bit_orig_name {regfile_inst/registers[3][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][7]/Q} .original_name {regfile_inst/registers[3][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][8]} .original_name {{regfile_inst/registers[3][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][8]} .single_bit_orig_name {regfile_inst/registers[3][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][8]/Q} .original_name {regfile_inst/registers[3][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][9]} .original_name {{regfile_inst/registers[3][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][9]} .single_bit_orig_name {regfile_inst/registers[3][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][9]/Q} .original_name {regfile_inst/registers[3][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][10]} .original_name {{regfile_inst/registers[3][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][10]} .single_bit_orig_name {regfile_inst/registers[3][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][10]/Q} .original_name {regfile_inst/registers[3][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][11]} .original_name {{regfile_inst/registers[3][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][11]} .single_bit_orig_name {regfile_inst/registers[3][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][11]/Q} .original_name {regfile_inst/registers[3][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][12]} .original_name {{regfile_inst/registers[3][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][12]} .single_bit_orig_name {regfile_inst/registers[3][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][12]/Q} .original_name {regfile_inst/registers[3][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][13]} .original_name {{regfile_inst/registers[3][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][13]} .single_bit_orig_name {regfile_inst/registers[3][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][13]/Q} .original_name {regfile_inst/registers[3][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][14]} .original_name {{regfile_inst/registers[3][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][14]} .single_bit_orig_name {regfile_inst/registers[3][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][14]/Q} .original_name {regfile_inst/registers[3][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][15]} .original_name {{regfile_inst/registers[3][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][15]} .single_bit_orig_name {regfile_inst/registers[3][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][15]/Q} .original_name {regfile_inst/registers[3][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][16]} .original_name {{regfile_inst/registers[3][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][16]} .single_bit_orig_name {regfile_inst/registers[3][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][16]/Q} .original_name {regfile_inst/registers[3][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][17]} .original_name {{regfile_inst/registers[3][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][17]} .single_bit_orig_name {regfile_inst/registers[3][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][17]/Q} .original_name {regfile_inst/registers[3][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][18]} .original_name {{regfile_inst/registers[3][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][18]} .single_bit_orig_name {regfile_inst/registers[3][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][18]/Q} .original_name {regfile_inst/registers[3][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][19]} .original_name {{regfile_inst/registers[3][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][19]} .single_bit_orig_name {regfile_inst/registers[3][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][19]/Q} .original_name {regfile_inst/registers[3][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][20]} .original_name {{regfile_inst/registers[3][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][20]} .single_bit_orig_name {regfile_inst/registers[3][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][20]/Q} .original_name {regfile_inst/registers[3][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][21]} .original_name {{regfile_inst/registers[3][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][21]} .single_bit_orig_name {regfile_inst/registers[3][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][21]/Q} .original_name {regfile_inst/registers[3][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][22]} .original_name {{regfile_inst/registers[3][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][22]} .single_bit_orig_name {regfile_inst/registers[3][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][22]/Q} .original_name {regfile_inst/registers[3][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][23]} .original_name {{regfile_inst/registers[3][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][23]} .single_bit_orig_name {regfile_inst/registers[3][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][23]/Q} .original_name {regfile_inst/registers[3][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][24]} .original_name {{regfile_inst/registers[3][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][24]} .single_bit_orig_name {regfile_inst/registers[3][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][24]/Q} .original_name {regfile_inst/registers[3][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][25]} .original_name {{regfile_inst/registers[3][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][25]} .single_bit_orig_name {regfile_inst/registers[3][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][25]/Q} .original_name {regfile_inst/registers[3][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][26]} .original_name {{regfile_inst/registers[3][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][26]} .single_bit_orig_name {regfile_inst/registers[3][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][26]/Q} .original_name {regfile_inst/registers[3][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][27]} .original_name {{regfile_inst/registers[3][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][27]} .single_bit_orig_name {regfile_inst/registers[3][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][27]/Q} .original_name {regfile_inst/registers[3][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][28]} .original_name {{regfile_inst/registers[3][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][28]} .single_bit_orig_name {regfile_inst/registers[3][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][28]/Q} .original_name {regfile_inst/registers[3][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][29]} .original_name {{regfile_inst/registers[3][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][29]} .single_bit_orig_name {regfile_inst/registers[3][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][29]/Q} .original_name {regfile_inst/registers[3][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][30]} .original_name {{regfile_inst/registers[3][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][30]} .single_bit_orig_name {regfile_inst/registers[3][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][30]/Q} .original_name {regfile_inst/registers[3][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][31]} .original_name {{regfile_inst/registers[3][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][31]} .single_bit_orig_name {regfile_inst/registers[3][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[3][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[3][31]/Q} .original_name {regfile_inst/registers[3][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][0]} .original_name {{regfile_inst/registers[4][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][0]} .single_bit_orig_name {regfile_inst/registers[4][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][0]/Q} .original_name {regfile_inst/registers[4][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][1]} .original_name {{regfile_inst/registers[4][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][1]} .single_bit_orig_name {regfile_inst/registers[4][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][1]/Q} .original_name {regfile_inst/registers[4][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][2]} .original_name {{regfile_inst/registers[4][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][2]} .single_bit_orig_name {regfile_inst/registers[4][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][2]/Q} .original_name {regfile_inst/registers[4][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][3]} .original_name {{regfile_inst/registers[4][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][3]} .single_bit_orig_name {regfile_inst/registers[4][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][3]/Q} .original_name {regfile_inst/registers[4][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][4]} .original_name {{regfile_inst/registers[4][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][4]} .single_bit_orig_name {regfile_inst/registers[4][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][4]/Q} .original_name {regfile_inst/registers[4][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][5]} .original_name {{regfile_inst/registers[4][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][5]} .single_bit_orig_name {regfile_inst/registers[4][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][5]/Q} .original_name {regfile_inst/registers[4][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][6]} .original_name {{regfile_inst/registers[4][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][6]} .single_bit_orig_name {regfile_inst/registers[4][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][6]/Q} .original_name {regfile_inst/registers[4][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][7]} .original_name {{regfile_inst/registers[4][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][7]} .single_bit_orig_name {regfile_inst/registers[4][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][7]/Q} .original_name {regfile_inst/registers[4][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][8]} .original_name {{regfile_inst/registers[4][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][8]} .single_bit_orig_name {regfile_inst/registers[4][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][8]/Q} .original_name {regfile_inst/registers[4][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][9]} .original_name {{regfile_inst/registers[4][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][9]} .single_bit_orig_name {regfile_inst/registers[4][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][9]/Q} .original_name {regfile_inst/registers[4][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][10]} .original_name {{regfile_inst/registers[4][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][10]} .single_bit_orig_name {regfile_inst/registers[4][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][10]/Q} .original_name {regfile_inst/registers[4][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][11]} .original_name {{regfile_inst/registers[4][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][11]} .single_bit_orig_name {regfile_inst/registers[4][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][11]/Q} .original_name {regfile_inst/registers[4][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][12]} .original_name {{regfile_inst/registers[4][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][12]} .single_bit_orig_name {regfile_inst/registers[4][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][12]/Q} .original_name {regfile_inst/registers[4][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][13]} .original_name {{regfile_inst/registers[4][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][13]} .single_bit_orig_name {regfile_inst/registers[4][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][13]/Q} .original_name {regfile_inst/registers[4][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][14]} .original_name {{regfile_inst/registers[4][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][14]} .single_bit_orig_name {regfile_inst/registers[4][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][14]/Q} .original_name {regfile_inst/registers[4][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][15]} .original_name {{regfile_inst/registers[4][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][15]} .single_bit_orig_name {regfile_inst/registers[4][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][15]/Q} .original_name {regfile_inst/registers[4][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][16]} .original_name {{regfile_inst/registers[4][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][16]} .single_bit_orig_name {regfile_inst/registers[4][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][16]/Q} .original_name {regfile_inst/registers[4][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][17]} .original_name {{regfile_inst/registers[4][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][17]} .single_bit_orig_name {regfile_inst/registers[4][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][17]/Q} .original_name {regfile_inst/registers[4][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][18]} .original_name {{regfile_inst/registers[4][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][18]} .single_bit_orig_name {regfile_inst/registers[4][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][18]/Q} .original_name {regfile_inst/registers[4][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][19]} .original_name {{regfile_inst/registers[4][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][19]} .single_bit_orig_name {regfile_inst/registers[4][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][19]/Q} .original_name {regfile_inst/registers[4][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][20]} .original_name {{regfile_inst/registers[4][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][20]} .single_bit_orig_name {regfile_inst/registers[4][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][20]/Q} .original_name {regfile_inst/registers[4][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][21]} .original_name {{regfile_inst/registers[4][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][21]} .single_bit_orig_name {regfile_inst/registers[4][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][21]/Q} .original_name {regfile_inst/registers[4][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][22]} .original_name {{regfile_inst/registers[4][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][22]} .single_bit_orig_name {regfile_inst/registers[4][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][22]/Q} .original_name {regfile_inst/registers[4][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][23]} .original_name {{regfile_inst/registers[4][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][23]} .single_bit_orig_name {regfile_inst/registers[4][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][23]/Q} .original_name {regfile_inst/registers[4][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][24]} .original_name {{regfile_inst/registers[4][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][24]} .single_bit_orig_name {regfile_inst/registers[4][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][24]/Q} .original_name {regfile_inst/registers[4][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][25]} .original_name {{regfile_inst/registers[4][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][25]} .single_bit_orig_name {regfile_inst/registers[4][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][25]/Q} .original_name {regfile_inst/registers[4][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][26]} .original_name {{regfile_inst/registers[4][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][26]} .single_bit_orig_name {regfile_inst/registers[4][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][26]/Q} .original_name {regfile_inst/registers[4][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][27]} .original_name {{regfile_inst/registers[4][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][27]} .single_bit_orig_name {regfile_inst/registers[4][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][27]/Q} .original_name {regfile_inst/registers[4][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][28]} .original_name {{regfile_inst/registers[4][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][28]} .single_bit_orig_name {regfile_inst/registers[4][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][28]/Q} .original_name {regfile_inst/registers[4][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][29]} .original_name {{regfile_inst/registers[4][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][29]} .single_bit_orig_name {regfile_inst/registers[4][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][29]/Q} .original_name {regfile_inst/registers[4][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][30]} .original_name {{regfile_inst/registers[4][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][30]} .single_bit_orig_name {regfile_inst/registers[4][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][30]/Q} .original_name {regfile_inst/registers[4][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][31]} .original_name {{regfile_inst/registers[4][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][31]} .single_bit_orig_name {regfile_inst/registers[4][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[4][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[4][31]/Q} .original_name {regfile_inst/registers[4][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][0]} .original_name {{regfile_inst/registers[5][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][0]} .single_bit_orig_name {regfile_inst/registers[5][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][0]/Q} .original_name {regfile_inst/registers[5][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][1]} .original_name {{regfile_inst/registers[5][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][1]} .single_bit_orig_name {regfile_inst/registers[5][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][1]/Q} .original_name {regfile_inst/registers[5][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][2]} .original_name {{regfile_inst/registers[5][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][2]} .single_bit_orig_name {regfile_inst/registers[5][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][2]/Q} .original_name {regfile_inst/registers[5][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][3]} .original_name {{regfile_inst/registers[5][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][3]} .single_bit_orig_name {regfile_inst/registers[5][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][3]/Q} .original_name {regfile_inst/registers[5][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][4]} .original_name {{regfile_inst/registers[5][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][4]} .single_bit_orig_name {regfile_inst/registers[5][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][4]/Q} .original_name {regfile_inst/registers[5][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][5]} .original_name {{regfile_inst/registers[5][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][5]} .single_bit_orig_name {regfile_inst/registers[5][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][5]/Q} .original_name {regfile_inst/registers[5][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][6]} .original_name {{regfile_inst/registers[5][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][6]} .single_bit_orig_name {regfile_inst/registers[5][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][6]/Q} .original_name {regfile_inst/registers[5][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][7]} .original_name {{regfile_inst/registers[5][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][7]} .single_bit_orig_name {regfile_inst/registers[5][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][7]/Q} .original_name {regfile_inst/registers[5][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][8]} .original_name {{regfile_inst/registers[5][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][8]} .single_bit_orig_name {regfile_inst/registers[5][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][8]/Q} .original_name {regfile_inst/registers[5][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][9]} .original_name {{regfile_inst/registers[5][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][9]} .single_bit_orig_name {regfile_inst/registers[5][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][9]/Q} .original_name {regfile_inst/registers[5][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][10]} .original_name {{regfile_inst/registers[5][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][10]} .single_bit_orig_name {regfile_inst/registers[5][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][10]/Q} .original_name {regfile_inst/registers[5][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][11]} .original_name {{regfile_inst/registers[5][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][11]} .single_bit_orig_name {regfile_inst/registers[5][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][11]/Q} .original_name {regfile_inst/registers[5][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][12]} .original_name {{regfile_inst/registers[5][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][12]} .single_bit_orig_name {regfile_inst/registers[5][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][12]/Q} .original_name {regfile_inst/registers[5][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][13]} .original_name {{regfile_inst/registers[5][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][13]} .single_bit_orig_name {regfile_inst/registers[5][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][13]/Q} .original_name {regfile_inst/registers[5][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][14]} .original_name {{regfile_inst/registers[5][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][14]} .single_bit_orig_name {regfile_inst/registers[5][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][14]/Q} .original_name {regfile_inst/registers[5][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][15]} .original_name {{regfile_inst/registers[5][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][15]} .single_bit_orig_name {regfile_inst/registers[5][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][15]/Q} .original_name {regfile_inst/registers[5][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][16]} .original_name {{regfile_inst/registers[5][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][16]} .single_bit_orig_name {regfile_inst/registers[5][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][16]/Q} .original_name {regfile_inst/registers[5][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][17]} .original_name {{regfile_inst/registers[5][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][17]} .single_bit_orig_name {regfile_inst/registers[5][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][17]/Q} .original_name {regfile_inst/registers[5][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][18]} .original_name {{regfile_inst/registers[5][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][18]} .single_bit_orig_name {regfile_inst/registers[5][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][18]/Q} .original_name {regfile_inst/registers[5][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][19]} .original_name {{regfile_inst/registers[5][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][19]} .single_bit_orig_name {regfile_inst/registers[5][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][19]/Q} .original_name {regfile_inst/registers[5][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][20]} .original_name {{regfile_inst/registers[5][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][20]} .single_bit_orig_name {regfile_inst/registers[5][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][20]/Q} .original_name {regfile_inst/registers[5][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][21]} .original_name {{regfile_inst/registers[5][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][21]} .single_bit_orig_name {regfile_inst/registers[5][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][21]/Q} .original_name {regfile_inst/registers[5][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][22]} .original_name {{regfile_inst/registers[5][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][22]} .single_bit_orig_name {regfile_inst/registers[5][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][22]/Q} .original_name {regfile_inst/registers[5][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][23]} .original_name {{regfile_inst/registers[5][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][23]} .single_bit_orig_name {regfile_inst/registers[5][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][23]/Q} .original_name {regfile_inst/registers[5][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][24]} .original_name {{regfile_inst/registers[5][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][24]} .single_bit_orig_name {regfile_inst/registers[5][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][24]/Q} .original_name {regfile_inst/registers[5][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][25]} .original_name {{regfile_inst/registers[5][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][25]} .single_bit_orig_name {regfile_inst/registers[5][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][25]/Q} .original_name {regfile_inst/registers[5][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][26]} .original_name {{regfile_inst/registers[5][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][26]} .single_bit_orig_name {regfile_inst/registers[5][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][26]/Q} .original_name {regfile_inst/registers[5][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][27]} .original_name {{regfile_inst/registers[5][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][27]} .single_bit_orig_name {regfile_inst/registers[5][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][27]/Q} .original_name {regfile_inst/registers[5][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][28]} .original_name {{regfile_inst/registers[5][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][28]} .single_bit_orig_name {regfile_inst/registers[5][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][28]/Q} .original_name {regfile_inst/registers[5][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][29]} .original_name {{regfile_inst/registers[5][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][29]} .single_bit_orig_name {regfile_inst/registers[5][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][29]/Q} .original_name {regfile_inst/registers[5][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][30]} .original_name {{regfile_inst/registers[5][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][30]} .single_bit_orig_name {regfile_inst/registers[5][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][30]/Q} .original_name {regfile_inst/registers[5][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][31]} .original_name {{regfile_inst/registers[5][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][31]} .single_bit_orig_name {regfile_inst/registers[5][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[5][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[5][31]/Q} .original_name {regfile_inst/registers[5][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][0]} .original_name {{regfile_inst/registers[6][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][0]} .single_bit_orig_name {regfile_inst/registers[6][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][0]/Q} .original_name {regfile_inst/registers[6][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][1]} .original_name {{regfile_inst/registers[6][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][1]} .single_bit_orig_name {regfile_inst/registers[6][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][1]/Q} .original_name {regfile_inst/registers[6][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][2]} .original_name {{regfile_inst/registers[6][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][2]} .single_bit_orig_name {regfile_inst/registers[6][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][2]/Q} .original_name {regfile_inst/registers[6][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][3]} .original_name {{regfile_inst/registers[6][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][3]} .single_bit_orig_name {regfile_inst/registers[6][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][3]/Q} .original_name {regfile_inst/registers[6][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][4]} .original_name {{regfile_inst/registers[6][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][4]} .single_bit_orig_name {regfile_inst/registers[6][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][4]/Q} .original_name {regfile_inst/registers[6][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][5]} .original_name {{regfile_inst/registers[6][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][5]} .single_bit_orig_name {regfile_inst/registers[6][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][5]/Q} .original_name {regfile_inst/registers[6][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][6]} .original_name {{regfile_inst/registers[6][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][6]} .single_bit_orig_name {regfile_inst/registers[6][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][6]/Q} .original_name {regfile_inst/registers[6][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][7]} .original_name {{regfile_inst/registers[6][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][7]} .single_bit_orig_name {regfile_inst/registers[6][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][7]/Q} .original_name {regfile_inst/registers[6][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][8]} .original_name {{regfile_inst/registers[6][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][8]} .single_bit_orig_name {regfile_inst/registers[6][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][8]/Q} .original_name {regfile_inst/registers[6][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][9]} .original_name {{regfile_inst/registers[6][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][9]} .single_bit_orig_name {regfile_inst/registers[6][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][9]/Q} .original_name {regfile_inst/registers[6][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][10]} .original_name {{regfile_inst/registers[6][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][10]} .single_bit_orig_name {regfile_inst/registers[6][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][10]/Q} .original_name {regfile_inst/registers[6][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][11]} .original_name {{regfile_inst/registers[6][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][11]} .single_bit_orig_name {regfile_inst/registers[6][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][11]/Q} .original_name {regfile_inst/registers[6][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][12]} .original_name {{regfile_inst/registers[6][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][12]} .single_bit_orig_name {regfile_inst/registers[6][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][12]/Q} .original_name {regfile_inst/registers[6][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][13]} .original_name {{regfile_inst/registers[6][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][13]} .single_bit_orig_name {regfile_inst/registers[6][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][13]/Q} .original_name {regfile_inst/registers[6][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][14]} .original_name {{regfile_inst/registers[6][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][14]} .single_bit_orig_name {regfile_inst/registers[6][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][14]/Q} .original_name {regfile_inst/registers[6][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][15]} .original_name {{regfile_inst/registers[6][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][15]} .single_bit_orig_name {regfile_inst/registers[6][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][15]/Q} .original_name {regfile_inst/registers[6][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][16]} .original_name {{regfile_inst/registers[6][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][16]} .single_bit_orig_name {regfile_inst/registers[6][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][16]/Q} .original_name {regfile_inst/registers[6][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][17]} .original_name {{regfile_inst/registers[6][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][17]} .single_bit_orig_name {regfile_inst/registers[6][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][17]/Q} .original_name {regfile_inst/registers[6][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][18]} .original_name {{regfile_inst/registers[6][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][18]} .single_bit_orig_name {regfile_inst/registers[6][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][18]/Q} .original_name {regfile_inst/registers[6][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][19]} .original_name {{regfile_inst/registers[6][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][19]} .single_bit_orig_name {regfile_inst/registers[6][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][19]/Q} .original_name {regfile_inst/registers[6][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][20]} .original_name {{regfile_inst/registers[6][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][20]} .single_bit_orig_name {regfile_inst/registers[6][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][20]/Q} .original_name {regfile_inst/registers[6][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][21]} .original_name {{regfile_inst/registers[6][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][21]} .single_bit_orig_name {regfile_inst/registers[6][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][21]/Q} .original_name {regfile_inst/registers[6][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][22]} .original_name {{regfile_inst/registers[6][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][22]} .single_bit_orig_name {regfile_inst/registers[6][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][22]/Q} .original_name {regfile_inst/registers[6][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][23]} .original_name {{regfile_inst/registers[6][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][23]} .single_bit_orig_name {regfile_inst/registers[6][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][23]/Q} .original_name {regfile_inst/registers[6][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][24]} .original_name {{regfile_inst/registers[6][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][24]} .single_bit_orig_name {regfile_inst/registers[6][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][24]/Q} .original_name {regfile_inst/registers[6][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][25]} .original_name {{regfile_inst/registers[6][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][25]} .single_bit_orig_name {regfile_inst/registers[6][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][25]/Q} .original_name {regfile_inst/registers[6][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][26]} .original_name {{regfile_inst/registers[6][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][26]} .single_bit_orig_name {regfile_inst/registers[6][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][26]/Q} .original_name {regfile_inst/registers[6][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][27]} .original_name {{regfile_inst/registers[6][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][27]} .single_bit_orig_name {regfile_inst/registers[6][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][27]/Q} .original_name {regfile_inst/registers[6][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][28]} .original_name {{regfile_inst/registers[6][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][28]} .single_bit_orig_name {regfile_inst/registers[6][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][28]/Q} .original_name {regfile_inst/registers[6][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][29]} .original_name {{regfile_inst/registers[6][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][29]} .single_bit_orig_name {regfile_inst/registers[6][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][29]/Q} .original_name {regfile_inst/registers[6][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][30]} .original_name {{regfile_inst/registers[6][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][30]} .single_bit_orig_name {regfile_inst/registers[6][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][30]/Q} .original_name {regfile_inst/registers[6][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][31]} .original_name {{regfile_inst/registers[6][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][31]} .single_bit_orig_name {regfile_inst/registers[6][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[6][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[6][31]/Q} .original_name {regfile_inst/registers[6][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][0]} .original_name {{regfile_inst/registers[7][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][0]} .single_bit_orig_name {regfile_inst/registers[7][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][0]/Q} .original_name {regfile_inst/registers[7][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][1]} .original_name {{regfile_inst/registers[7][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][1]} .single_bit_orig_name {regfile_inst/registers[7][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][1]/Q} .original_name {regfile_inst/registers[7][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][2]} .original_name {{regfile_inst/registers[7][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][2]} .single_bit_orig_name {regfile_inst/registers[7][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][2]/Q} .original_name {regfile_inst/registers[7][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][3]} .original_name {{regfile_inst/registers[7][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][3]} .single_bit_orig_name {regfile_inst/registers[7][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][3]/Q} .original_name {regfile_inst/registers[7][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][4]} .original_name {{regfile_inst/registers[7][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][4]} .single_bit_orig_name {regfile_inst/registers[7][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][4]/Q} .original_name {regfile_inst/registers[7][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][5]} .original_name {{regfile_inst/registers[7][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][5]} .single_bit_orig_name {regfile_inst/registers[7][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][5]/Q} .original_name {regfile_inst/registers[7][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][6]} .original_name {{regfile_inst/registers[7][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][6]} .single_bit_orig_name {regfile_inst/registers[7][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][6]/Q} .original_name {regfile_inst/registers[7][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][7]} .original_name {{regfile_inst/registers[7][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][7]} .single_bit_orig_name {regfile_inst/registers[7][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][7]/Q} .original_name {regfile_inst/registers[7][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][8]} .original_name {{regfile_inst/registers[7][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][8]} .single_bit_orig_name {regfile_inst/registers[7][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][8]/Q} .original_name {regfile_inst/registers[7][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][9]} .original_name {{regfile_inst/registers[7][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][9]} .single_bit_orig_name {regfile_inst/registers[7][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][9]/Q} .original_name {regfile_inst/registers[7][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][10]} .original_name {{regfile_inst/registers[7][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][10]} .single_bit_orig_name {regfile_inst/registers[7][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][10]/Q} .original_name {regfile_inst/registers[7][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][11]} .original_name {{regfile_inst/registers[7][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][11]} .single_bit_orig_name {regfile_inst/registers[7][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][11]/Q} .original_name {regfile_inst/registers[7][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][12]} .original_name {{regfile_inst/registers[7][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][12]} .single_bit_orig_name {regfile_inst/registers[7][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][12]/Q} .original_name {regfile_inst/registers[7][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][13]} .original_name {{regfile_inst/registers[7][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][13]} .single_bit_orig_name {regfile_inst/registers[7][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][13]/Q} .original_name {regfile_inst/registers[7][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][14]} .original_name {{regfile_inst/registers[7][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][14]} .single_bit_orig_name {regfile_inst/registers[7][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][14]/Q} .original_name {regfile_inst/registers[7][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][15]} .original_name {{regfile_inst/registers[7][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][15]} .single_bit_orig_name {regfile_inst/registers[7][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][15]/Q} .original_name {regfile_inst/registers[7][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][16]} .original_name {{regfile_inst/registers[7][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][16]} .single_bit_orig_name {regfile_inst/registers[7][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][16]/Q} .original_name {regfile_inst/registers[7][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][17]} .original_name {{regfile_inst/registers[7][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][17]} .single_bit_orig_name {regfile_inst/registers[7][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][17]/Q} .original_name {regfile_inst/registers[7][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][18]} .original_name {{regfile_inst/registers[7][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][18]} .single_bit_orig_name {regfile_inst/registers[7][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][18]/Q} .original_name {regfile_inst/registers[7][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][19]} .original_name {{regfile_inst/registers[7][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][19]} .single_bit_orig_name {regfile_inst/registers[7][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][19]/Q} .original_name {regfile_inst/registers[7][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][20]} .original_name {{regfile_inst/registers[7][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][20]} .single_bit_orig_name {regfile_inst/registers[7][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][20]/Q} .original_name {regfile_inst/registers[7][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][21]} .original_name {{regfile_inst/registers[7][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][21]} .single_bit_orig_name {regfile_inst/registers[7][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][21]/Q} .original_name {regfile_inst/registers[7][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][22]} .original_name {{regfile_inst/registers[7][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][22]} .single_bit_orig_name {regfile_inst/registers[7][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][22]/Q} .original_name {regfile_inst/registers[7][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][23]} .original_name {{regfile_inst/registers[7][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][23]} .single_bit_orig_name {regfile_inst/registers[7][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][23]/Q} .original_name {regfile_inst/registers[7][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][24]} .original_name {{regfile_inst/registers[7][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][24]} .single_bit_orig_name {regfile_inst/registers[7][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][24]/Q} .original_name {regfile_inst/registers[7][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][25]} .original_name {{regfile_inst/registers[7][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][25]} .single_bit_orig_name {regfile_inst/registers[7][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][25]/Q} .original_name {regfile_inst/registers[7][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][26]} .original_name {{regfile_inst/registers[7][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][26]} .single_bit_orig_name {regfile_inst/registers[7][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][26]/Q} .original_name {regfile_inst/registers[7][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][27]} .original_name {{regfile_inst/registers[7][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][27]} .single_bit_orig_name {regfile_inst/registers[7][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][27]/Q} .original_name {regfile_inst/registers[7][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][28]} .original_name {{regfile_inst/registers[7][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][28]} .single_bit_orig_name {regfile_inst/registers[7][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][28]/Q} .original_name {regfile_inst/registers[7][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][29]} .original_name {{regfile_inst/registers[7][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][29]} .single_bit_orig_name {regfile_inst/registers[7][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][29]/Q} .original_name {regfile_inst/registers[7][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][30]} .original_name {{regfile_inst/registers[7][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][30]} .single_bit_orig_name {regfile_inst/registers[7][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][30]/Q} .original_name {regfile_inst/registers[7][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][31]} .original_name {{regfile_inst/registers[7][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][31]} .single_bit_orig_name {regfile_inst/registers[7][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[7][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[7][31]/Q} .original_name {regfile_inst/registers[7][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][0]} .original_name {{regfile_inst/registers[8][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][0]} .single_bit_orig_name {regfile_inst/registers[8][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][0]/Q} .original_name {regfile_inst/registers[8][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][1]} .original_name {{regfile_inst/registers[8][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][1]} .single_bit_orig_name {regfile_inst/registers[8][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][1]/Q} .original_name {regfile_inst/registers[8][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][2]} .original_name {{regfile_inst/registers[8][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][2]} .single_bit_orig_name {regfile_inst/registers[8][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][2]/Q} .original_name {regfile_inst/registers[8][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][3]} .original_name {{regfile_inst/registers[8][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][3]} .single_bit_orig_name {regfile_inst/registers[8][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][3]/Q} .original_name {regfile_inst/registers[8][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][4]} .original_name {{regfile_inst/registers[8][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][4]} .single_bit_orig_name {regfile_inst/registers[8][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][4]/Q} .original_name {regfile_inst/registers[8][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][5]} .original_name {{regfile_inst/registers[8][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][5]} .single_bit_orig_name {regfile_inst/registers[8][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][5]/Q} .original_name {regfile_inst/registers[8][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][6]} .original_name {{regfile_inst/registers[8][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][6]} .single_bit_orig_name {regfile_inst/registers[8][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][6]/Q} .original_name {regfile_inst/registers[8][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][7]} .original_name {{regfile_inst/registers[8][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][7]} .single_bit_orig_name {regfile_inst/registers[8][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][7]/Q} .original_name {regfile_inst/registers[8][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][8]} .original_name {{regfile_inst/registers[8][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][8]} .single_bit_orig_name {regfile_inst/registers[8][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][8]/Q} .original_name {regfile_inst/registers[8][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][9]} .original_name {{regfile_inst/registers[8][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][9]} .single_bit_orig_name {regfile_inst/registers[8][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][9]/Q} .original_name {regfile_inst/registers[8][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][10]} .original_name {{regfile_inst/registers[8][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][10]} .single_bit_orig_name {regfile_inst/registers[8][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][10]/Q} .original_name {regfile_inst/registers[8][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][11]} .original_name {{regfile_inst/registers[8][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][11]} .single_bit_orig_name {regfile_inst/registers[8][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][11]/Q} .original_name {regfile_inst/registers[8][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][12]} .original_name {{regfile_inst/registers[8][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][12]} .single_bit_orig_name {regfile_inst/registers[8][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][12]/Q} .original_name {regfile_inst/registers[8][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][13]} .original_name {{regfile_inst/registers[8][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][13]} .single_bit_orig_name {regfile_inst/registers[8][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][13]/Q} .original_name {regfile_inst/registers[8][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][14]} .original_name {{regfile_inst/registers[8][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][14]} .single_bit_orig_name {regfile_inst/registers[8][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][14]/Q} .original_name {regfile_inst/registers[8][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][15]} .original_name {{regfile_inst/registers[8][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][15]} .single_bit_orig_name {regfile_inst/registers[8][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][15]/Q} .original_name {regfile_inst/registers[8][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][16]} .original_name {{regfile_inst/registers[8][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][16]} .single_bit_orig_name {regfile_inst/registers[8][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][16]/Q} .original_name {regfile_inst/registers[8][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][17]} .original_name {{regfile_inst/registers[8][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][17]} .single_bit_orig_name {regfile_inst/registers[8][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][17]/Q} .original_name {regfile_inst/registers[8][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][18]} .original_name {{regfile_inst/registers[8][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][18]} .single_bit_orig_name {regfile_inst/registers[8][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][18]/Q} .original_name {regfile_inst/registers[8][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][19]} .original_name {{regfile_inst/registers[8][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][19]} .single_bit_orig_name {regfile_inst/registers[8][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][19]/Q} .original_name {regfile_inst/registers[8][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][20]} .original_name {{regfile_inst/registers[8][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][20]} .single_bit_orig_name {regfile_inst/registers[8][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][20]/Q} .original_name {regfile_inst/registers[8][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][21]} .original_name {{regfile_inst/registers[8][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][21]} .single_bit_orig_name {regfile_inst/registers[8][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][21]/Q} .original_name {regfile_inst/registers[8][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][22]} .original_name {{regfile_inst/registers[8][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][22]} .single_bit_orig_name {regfile_inst/registers[8][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][22]/Q} .original_name {regfile_inst/registers[8][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][23]} .original_name {{regfile_inst/registers[8][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][23]} .single_bit_orig_name {regfile_inst/registers[8][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][23]/Q} .original_name {regfile_inst/registers[8][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][24]} .original_name {{regfile_inst/registers[8][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][24]} .single_bit_orig_name {regfile_inst/registers[8][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][24]/Q} .original_name {regfile_inst/registers[8][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][25]} .original_name {{regfile_inst/registers[8][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][25]} .single_bit_orig_name {regfile_inst/registers[8][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][25]/Q} .original_name {regfile_inst/registers[8][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][26]} .original_name {{regfile_inst/registers[8][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][26]} .single_bit_orig_name {regfile_inst/registers[8][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][26]/Q} .original_name {regfile_inst/registers[8][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][27]} .original_name {{regfile_inst/registers[8][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][27]} .single_bit_orig_name {regfile_inst/registers[8][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][27]/Q} .original_name {regfile_inst/registers[8][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][28]} .original_name {{regfile_inst/registers[8][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][28]} .single_bit_orig_name {regfile_inst/registers[8][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][28]/Q} .original_name {regfile_inst/registers[8][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][29]} .original_name {{regfile_inst/registers[8][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][29]} .single_bit_orig_name {regfile_inst/registers[8][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][29]/Q} .original_name {regfile_inst/registers[8][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][30]} .original_name {{regfile_inst/registers[8][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][30]} .single_bit_orig_name {regfile_inst/registers[8][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][30]/Q} .original_name {regfile_inst/registers[8][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][31]} .original_name {{regfile_inst/registers[8][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][31]} .single_bit_orig_name {regfile_inst/registers[8][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[8][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[8][31]/Q} .original_name {regfile_inst/registers[8][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][0]} .original_name {{regfile_inst/registers[9][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][0]} .single_bit_orig_name {regfile_inst/registers[9][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][0]/Q} .original_name {regfile_inst/registers[9][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][1]} .original_name {{regfile_inst/registers[9][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][1]} .single_bit_orig_name {regfile_inst/registers[9][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][1]/Q} .original_name {regfile_inst/registers[9][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][2]} .original_name {{regfile_inst/registers[9][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][2]} .single_bit_orig_name {regfile_inst/registers[9][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][2]/Q} .original_name {regfile_inst/registers[9][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][3]} .original_name {{regfile_inst/registers[9][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][3]} .single_bit_orig_name {regfile_inst/registers[9][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][3]/Q} .original_name {regfile_inst/registers[9][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][4]} .original_name {{regfile_inst/registers[9][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][4]} .single_bit_orig_name {regfile_inst/registers[9][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][4]/Q} .original_name {regfile_inst/registers[9][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][5]} .original_name {{regfile_inst/registers[9][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][5]} .single_bit_orig_name {regfile_inst/registers[9][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][5]/Q} .original_name {regfile_inst/registers[9][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][6]} .original_name {{regfile_inst/registers[9][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][6]} .single_bit_orig_name {regfile_inst/registers[9][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][6]/Q} .original_name {regfile_inst/registers[9][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][7]} .original_name {{regfile_inst/registers[9][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][7]} .single_bit_orig_name {regfile_inst/registers[9][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][7]/Q} .original_name {regfile_inst/registers[9][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][8]} .original_name {{regfile_inst/registers[9][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][8]} .single_bit_orig_name {regfile_inst/registers[9][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][8]/Q} .original_name {regfile_inst/registers[9][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][9]} .original_name {{regfile_inst/registers[9][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][9]} .single_bit_orig_name {regfile_inst/registers[9][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][9]/Q} .original_name {regfile_inst/registers[9][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][10]} .original_name {{regfile_inst/registers[9][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][10]} .single_bit_orig_name {regfile_inst/registers[9][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][10]/Q} .original_name {regfile_inst/registers[9][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][11]} .original_name {{regfile_inst/registers[9][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][11]} .single_bit_orig_name {regfile_inst/registers[9][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][11]/Q} .original_name {regfile_inst/registers[9][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][12]} .original_name {{regfile_inst/registers[9][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][12]} .single_bit_orig_name {regfile_inst/registers[9][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][12]/Q} .original_name {regfile_inst/registers[9][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][13]} .original_name {{regfile_inst/registers[9][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][13]} .single_bit_orig_name {regfile_inst/registers[9][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][13]/Q} .original_name {regfile_inst/registers[9][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][14]} .original_name {{regfile_inst/registers[9][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][14]} .single_bit_orig_name {regfile_inst/registers[9][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][14]/Q} .original_name {regfile_inst/registers[9][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][15]} .original_name {{regfile_inst/registers[9][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][15]} .single_bit_orig_name {regfile_inst/registers[9][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][15]/Q} .original_name {regfile_inst/registers[9][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][16]} .original_name {{regfile_inst/registers[9][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][16]} .single_bit_orig_name {regfile_inst/registers[9][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][16]/Q} .original_name {regfile_inst/registers[9][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][17]} .original_name {{regfile_inst/registers[9][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][17]} .single_bit_orig_name {regfile_inst/registers[9][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][17]/Q} .original_name {regfile_inst/registers[9][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][18]} .original_name {{regfile_inst/registers[9][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][18]} .single_bit_orig_name {regfile_inst/registers[9][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][18]/Q} .original_name {regfile_inst/registers[9][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][19]} .original_name {{regfile_inst/registers[9][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][19]} .single_bit_orig_name {regfile_inst/registers[9][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][19]/Q} .original_name {regfile_inst/registers[9][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][20]} .original_name {{regfile_inst/registers[9][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][20]} .single_bit_orig_name {regfile_inst/registers[9][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][20]/Q} .original_name {regfile_inst/registers[9][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][21]} .original_name {{regfile_inst/registers[9][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][21]} .single_bit_orig_name {regfile_inst/registers[9][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][21]/Q} .original_name {regfile_inst/registers[9][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][22]} .original_name {{regfile_inst/registers[9][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][22]} .single_bit_orig_name {regfile_inst/registers[9][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][22]/Q} .original_name {regfile_inst/registers[9][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][23]} .original_name {{regfile_inst/registers[9][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][23]} .single_bit_orig_name {regfile_inst/registers[9][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][23]/Q} .original_name {regfile_inst/registers[9][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][24]} .original_name {{regfile_inst/registers[9][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][24]} .single_bit_orig_name {regfile_inst/registers[9][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][24]/Q} .original_name {regfile_inst/registers[9][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][25]} .original_name {{regfile_inst/registers[9][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][25]} .single_bit_orig_name {regfile_inst/registers[9][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][25]/Q} .original_name {regfile_inst/registers[9][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][26]} .original_name {{regfile_inst/registers[9][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][26]} .single_bit_orig_name {regfile_inst/registers[9][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][26]/Q} .original_name {regfile_inst/registers[9][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][27]} .original_name {{regfile_inst/registers[9][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][27]} .single_bit_orig_name {regfile_inst/registers[9][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][27]/Q} .original_name {regfile_inst/registers[9][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][28]} .original_name {{regfile_inst/registers[9][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][28]} .single_bit_orig_name {regfile_inst/registers[9][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][28]/Q} .original_name {regfile_inst/registers[9][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][29]} .original_name {{regfile_inst/registers[9][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][29]} .single_bit_orig_name {regfile_inst/registers[9][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][29]/Q} .original_name {regfile_inst/registers[9][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][30]} .original_name {{regfile_inst/registers[9][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][30]} .single_bit_orig_name {regfile_inst/registers[9][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][30]/Q} .original_name {regfile_inst/registers[9][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][31]} .original_name {{regfile_inst/registers[9][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][31]} .single_bit_orig_name {regfile_inst/registers[9][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[9][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[9][31]/Q} .original_name {regfile_inst/registers[9][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][0]} .original_name {{regfile_inst/registers[10][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][0]} .single_bit_orig_name {regfile_inst/registers[10][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][0]/Q} .original_name {regfile_inst/registers[10][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][1]} .original_name {{regfile_inst/registers[10][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][1]} .single_bit_orig_name {regfile_inst/registers[10][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][1]/Q} .original_name {regfile_inst/registers[10][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][2]} .original_name {{regfile_inst/registers[10][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][2]} .single_bit_orig_name {regfile_inst/registers[10][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][2]/Q} .original_name {regfile_inst/registers[10][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][3]} .original_name {{regfile_inst/registers[10][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][3]} .single_bit_orig_name {regfile_inst/registers[10][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][3]/Q} .original_name {regfile_inst/registers[10][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][4]} .original_name {{regfile_inst/registers[10][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][4]} .single_bit_orig_name {regfile_inst/registers[10][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][4]/Q} .original_name {regfile_inst/registers[10][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][5]} .original_name {{regfile_inst/registers[10][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][5]} .single_bit_orig_name {regfile_inst/registers[10][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][5]/Q} .original_name {regfile_inst/registers[10][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][6]} .original_name {{regfile_inst/registers[10][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][6]} .single_bit_orig_name {regfile_inst/registers[10][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][6]/Q} .original_name {regfile_inst/registers[10][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][7]} .original_name {{regfile_inst/registers[10][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][7]} .single_bit_orig_name {regfile_inst/registers[10][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][7]/Q} .original_name {regfile_inst/registers[10][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][8]} .original_name {{regfile_inst/registers[10][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][8]} .single_bit_orig_name {regfile_inst/registers[10][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][8]/Q} .original_name {regfile_inst/registers[10][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][9]} .original_name {{regfile_inst/registers[10][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][9]} .single_bit_orig_name {regfile_inst/registers[10][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][9]/Q} .original_name {regfile_inst/registers[10][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][10]} .original_name {{regfile_inst/registers[10][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][10]} .single_bit_orig_name {regfile_inst/registers[10][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][10]/Q} .original_name {regfile_inst/registers[10][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][11]} .original_name {{regfile_inst/registers[10][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][11]} .single_bit_orig_name {regfile_inst/registers[10][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][11]/Q} .original_name {regfile_inst/registers[10][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][12]} .original_name {{regfile_inst/registers[10][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][12]} .single_bit_orig_name {regfile_inst/registers[10][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][12]/Q} .original_name {regfile_inst/registers[10][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][13]} .original_name {{regfile_inst/registers[10][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][13]} .single_bit_orig_name {regfile_inst/registers[10][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][13]/Q} .original_name {regfile_inst/registers[10][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][14]} .original_name {{regfile_inst/registers[10][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][14]} .single_bit_orig_name {regfile_inst/registers[10][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][14]/Q} .original_name {regfile_inst/registers[10][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][15]} .original_name {{regfile_inst/registers[10][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][15]} .single_bit_orig_name {regfile_inst/registers[10][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][15]/Q} .original_name {regfile_inst/registers[10][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][16]} .original_name {{regfile_inst/registers[10][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][16]} .single_bit_orig_name {regfile_inst/registers[10][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][16]/Q} .original_name {regfile_inst/registers[10][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][17]} .original_name {{regfile_inst/registers[10][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][17]} .single_bit_orig_name {regfile_inst/registers[10][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][17]/Q} .original_name {regfile_inst/registers[10][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][18]} .original_name {{regfile_inst/registers[10][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][18]} .single_bit_orig_name {regfile_inst/registers[10][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][18]/Q} .original_name {regfile_inst/registers[10][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][19]} .original_name {{regfile_inst/registers[10][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][19]} .single_bit_orig_name {regfile_inst/registers[10][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][19]/Q} .original_name {regfile_inst/registers[10][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][20]} .original_name {{regfile_inst/registers[10][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][20]} .single_bit_orig_name {regfile_inst/registers[10][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][20]/Q} .original_name {regfile_inst/registers[10][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][21]} .original_name {{regfile_inst/registers[10][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][21]} .single_bit_orig_name {regfile_inst/registers[10][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][21]/Q} .original_name {regfile_inst/registers[10][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][22]} .original_name {{regfile_inst/registers[10][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][22]} .single_bit_orig_name {regfile_inst/registers[10][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][22]/Q} .original_name {regfile_inst/registers[10][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][23]} .original_name {{regfile_inst/registers[10][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][23]} .single_bit_orig_name {regfile_inst/registers[10][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][23]/Q} .original_name {regfile_inst/registers[10][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][24]} .original_name {{regfile_inst/registers[10][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][24]} .single_bit_orig_name {regfile_inst/registers[10][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][24]/Q} .original_name {regfile_inst/registers[10][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][25]} .original_name {{regfile_inst/registers[10][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][25]} .single_bit_orig_name {regfile_inst/registers[10][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][25]/Q} .original_name {regfile_inst/registers[10][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][26]} .original_name {{regfile_inst/registers[10][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][26]} .single_bit_orig_name {regfile_inst/registers[10][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][26]/Q} .original_name {regfile_inst/registers[10][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][27]} .original_name {{regfile_inst/registers[10][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][27]} .single_bit_orig_name {regfile_inst/registers[10][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][27]/Q} .original_name {regfile_inst/registers[10][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][28]} .original_name {{regfile_inst/registers[10][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][28]} .single_bit_orig_name {regfile_inst/registers[10][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][28]/Q} .original_name {regfile_inst/registers[10][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][29]} .original_name {{regfile_inst/registers[10][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][29]} .single_bit_orig_name {regfile_inst/registers[10][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][29]/Q} .original_name {regfile_inst/registers[10][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][30]} .original_name {{regfile_inst/registers[10][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][30]} .single_bit_orig_name {regfile_inst/registers[10][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][30]/Q} .original_name {regfile_inst/registers[10][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][31]} .original_name {{regfile_inst/registers[10][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][31]} .single_bit_orig_name {regfile_inst/registers[10][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[10][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[10][31]/Q} .original_name {regfile_inst/registers[10][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][0]} .original_name {{regfile_inst/registers[11][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][0]} .single_bit_orig_name {regfile_inst/registers[11][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][0]/Q} .original_name {regfile_inst/registers[11][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][1]} .original_name {{regfile_inst/registers[11][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][1]} .single_bit_orig_name {regfile_inst/registers[11][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][1]/Q} .original_name {regfile_inst/registers[11][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][2]} .original_name {{regfile_inst/registers[11][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][2]} .single_bit_orig_name {regfile_inst/registers[11][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][2]/Q} .original_name {regfile_inst/registers[11][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][3]} .original_name {{regfile_inst/registers[11][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][3]} .single_bit_orig_name {regfile_inst/registers[11][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][3]/Q} .original_name {regfile_inst/registers[11][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][4]} .original_name {{regfile_inst/registers[11][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][4]} .single_bit_orig_name {regfile_inst/registers[11][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][4]/Q} .original_name {regfile_inst/registers[11][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][5]} .original_name {{regfile_inst/registers[11][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][5]} .single_bit_orig_name {regfile_inst/registers[11][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][5]/Q} .original_name {regfile_inst/registers[11][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][6]} .original_name {{regfile_inst/registers[11][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][6]} .single_bit_orig_name {regfile_inst/registers[11][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][6]/Q} .original_name {regfile_inst/registers[11][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][7]} .original_name {{regfile_inst/registers[11][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][7]} .single_bit_orig_name {regfile_inst/registers[11][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][7]/Q} .original_name {regfile_inst/registers[11][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][8]} .original_name {{regfile_inst/registers[11][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][8]} .single_bit_orig_name {regfile_inst/registers[11][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][8]/Q} .original_name {regfile_inst/registers[11][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][9]} .original_name {{regfile_inst/registers[11][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][9]} .single_bit_orig_name {regfile_inst/registers[11][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][9]/Q} .original_name {regfile_inst/registers[11][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][10]} .original_name {{regfile_inst/registers[11][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][10]} .single_bit_orig_name {regfile_inst/registers[11][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][10]/Q} .original_name {regfile_inst/registers[11][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][11]} .original_name {{regfile_inst/registers[11][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][11]} .single_bit_orig_name {regfile_inst/registers[11][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][11]/Q} .original_name {regfile_inst/registers[11][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][12]} .original_name {{regfile_inst/registers[11][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][12]} .single_bit_orig_name {regfile_inst/registers[11][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][12]/Q} .original_name {regfile_inst/registers[11][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][13]} .original_name {{regfile_inst/registers[11][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][13]} .single_bit_orig_name {regfile_inst/registers[11][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][13]/Q} .original_name {regfile_inst/registers[11][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][14]} .original_name {{regfile_inst/registers[11][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][14]} .single_bit_orig_name {regfile_inst/registers[11][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][14]/Q} .original_name {regfile_inst/registers[11][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][15]} .original_name {{regfile_inst/registers[11][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][15]} .single_bit_orig_name {regfile_inst/registers[11][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][15]/Q} .original_name {regfile_inst/registers[11][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][16]} .original_name {{regfile_inst/registers[11][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][16]} .single_bit_orig_name {regfile_inst/registers[11][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][16]/Q} .original_name {regfile_inst/registers[11][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][17]} .original_name {{regfile_inst/registers[11][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][17]} .single_bit_orig_name {regfile_inst/registers[11][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][17]/Q} .original_name {regfile_inst/registers[11][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][18]} .original_name {{regfile_inst/registers[11][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][18]} .single_bit_orig_name {regfile_inst/registers[11][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][18]/Q} .original_name {regfile_inst/registers[11][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][19]} .original_name {{regfile_inst/registers[11][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][19]} .single_bit_orig_name {regfile_inst/registers[11][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][19]/Q} .original_name {regfile_inst/registers[11][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][20]} .original_name {{regfile_inst/registers[11][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][20]} .single_bit_orig_name {regfile_inst/registers[11][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][20]/Q} .original_name {regfile_inst/registers[11][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][21]} .original_name {{regfile_inst/registers[11][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][21]} .single_bit_orig_name {regfile_inst/registers[11][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][21]/Q} .original_name {regfile_inst/registers[11][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][22]} .original_name {{regfile_inst/registers[11][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][22]} .single_bit_orig_name {regfile_inst/registers[11][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][22]/Q} .original_name {regfile_inst/registers[11][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][23]} .original_name {{regfile_inst/registers[11][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][23]} .single_bit_orig_name {regfile_inst/registers[11][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][23]/Q} .original_name {regfile_inst/registers[11][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][24]} .original_name {{regfile_inst/registers[11][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][24]} .single_bit_orig_name {regfile_inst/registers[11][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][24]/Q} .original_name {regfile_inst/registers[11][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][25]} .original_name {{regfile_inst/registers[11][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][25]} .single_bit_orig_name {regfile_inst/registers[11][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][25]/Q} .original_name {regfile_inst/registers[11][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][26]} .original_name {{regfile_inst/registers[11][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][26]} .single_bit_orig_name {regfile_inst/registers[11][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][26]/Q} .original_name {regfile_inst/registers[11][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][27]} .original_name {{regfile_inst/registers[11][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][27]} .single_bit_orig_name {regfile_inst/registers[11][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][27]/Q} .original_name {regfile_inst/registers[11][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][28]} .original_name {{regfile_inst/registers[11][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][28]} .single_bit_orig_name {regfile_inst/registers[11][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][28]/Q} .original_name {regfile_inst/registers[11][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][29]} .original_name {{regfile_inst/registers[11][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][29]} .single_bit_orig_name {regfile_inst/registers[11][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][29]/Q} .original_name {regfile_inst/registers[11][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][30]} .original_name {{regfile_inst/registers[11][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][30]} .single_bit_orig_name {regfile_inst/registers[11][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][30]/Q} .original_name {regfile_inst/registers[11][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][31]} .original_name {{regfile_inst/registers[11][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][31]} .single_bit_orig_name {regfile_inst/registers[11][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[11][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[11][31]/Q} .original_name {regfile_inst/registers[11][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][0]} .original_name {{regfile_inst/registers[12][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][0]} .single_bit_orig_name {regfile_inst/registers[12][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][0]/Q} .original_name {regfile_inst/registers[12][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][1]} .original_name {{regfile_inst/registers[12][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][1]} .single_bit_orig_name {regfile_inst/registers[12][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][1]/Q} .original_name {regfile_inst/registers[12][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][2]} .original_name {{regfile_inst/registers[12][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][2]} .single_bit_orig_name {regfile_inst/registers[12][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][2]/Q} .original_name {regfile_inst/registers[12][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][3]} .original_name {{regfile_inst/registers[12][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][3]} .single_bit_orig_name {regfile_inst/registers[12][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][3]/Q} .original_name {regfile_inst/registers[12][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][4]} .original_name {{regfile_inst/registers[12][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][4]} .single_bit_orig_name {regfile_inst/registers[12][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][4]/Q} .original_name {regfile_inst/registers[12][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][5]} .original_name {{regfile_inst/registers[12][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][5]} .single_bit_orig_name {regfile_inst/registers[12][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][5]/Q} .original_name {regfile_inst/registers[12][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][6]} .original_name {{regfile_inst/registers[12][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][6]} .single_bit_orig_name {regfile_inst/registers[12][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][6]/Q} .original_name {regfile_inst/registers[12][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][7]} .original_name {{regfile_inst/registers[12][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][7]} .single_bit_orig_name {regfile_inst/registers[12][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][7]/Q} .original_name {regfile_inst/registers[12][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][8]} .original_name {{regfile_inst/registers[12][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][8]} .single_bit_orig_name {regfile_inst/registers[12][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][8]/Q} .original_name {regfile_inst/registers[12][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][9]} .original_name {{regfile_inst/registers[12][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][9]} .single_bit_orig_name {regfile_inst/registers[12][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][9]/Q} .original_name {regfile_inst/registers[12][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][10]} .original_name {{regfile_inst/registers[12][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][10]} .single_bit_orig_name {regfile_inst/registers[12][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][10]/Q} .original_name {regfile_inst/registers[12][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][11]} .original_name {{regfile_inst/registers[12][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][11]} .single_bit_orig_name {regfile_inst/registers[12][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][11]/Q} .original_name {regfile_inst/registers[12][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][12]} .original_name {{regfile_inst/registers[12][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][12]} .single_bit_orig_name {regfile_inst/registers[12][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][12]/Q} .original_name {regfile_inst/registers[12][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][13]} .original_name {{regfile_inst/registers[12][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][13]} .single_bit_orig_name {regfile_inst/registers[12][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][13]/Q} .original_name {regfile_inst/registers[12][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][14]} .original_name {{regfile_inst/registers[12][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][14]} .single_bit_orig_name {regfile_inst/registers[12][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][14]/Q} .original_name {regfile_inst/registers[12][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][15]} .original_name {{regfile_inst/registers[12][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][15]} .single_bit_orig_name {regfile_inst/registers[12][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][15]/Q} .original_name {regfile_inst/registers[12][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][16]} .original_name {{regfile_inst/registers[12][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][16]} .single_bit_orig_name {regfile_inst/registers[12][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][16]/Q} .original_name {regfile_inst/registers[12][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][17]} .original_name {{regfile_inst/registers[12][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][17]} .single_bit_orig_name {regfile_inst/registers[12][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][17]/Q} .original_name {regfile_inst/registers[12][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][18]} .original_name {{regfile_inst/registers[12][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][18]} .single_bit_orig_name {regfile_inst/registers[12][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][18]/Q} .original_name {regfile_inst/registers[12][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][19]} .original_name {{regfile_inst/registers[12][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][19]} .single_bit_orig_name {regfile_inst/registers[12][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][19]/Q} .original_name {regfile_inst/registers[12][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][20]} .original_name {{regfile_inst/registers[12][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][20]} .single_bit_orig_name {regfile_inst/registers[12][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][20]/Q} .original_name {regfile_inst/registers[12][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][21]} .original_name {{regfile_inst/registers[12][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][21]} .single_bit_orig_name {regfile_inst/registers[12][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][21]/Q} .original_name {regfile_inst/registers[12][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][22]} .original_name {{regfile_inst/registers[12][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][22]} .single_bit_orig_name {regfile_inst/registers[12][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][22]/Q} .original_name {regfile_inst/registers[12][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][23]} .original_name {{regfile_inst/registers[12][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][23]} .single_bit_orig_name {regfile_inst/registers[12][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][23]/Q} .original_name {regfile_inst/registers[12][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][24]} .original_name {{regfile_inst/registers[12][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][24]} .single_bit_orig_name {regfile_inst/registers[12][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][24]/Q} .original_name {regfile_inst/registers[12][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][25]} .original_name {{regfile_inst/registers[12][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][25]} .single_bit_orig_name {regfile_inst/registers[12][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][25]/Q} .original_name {regfile_inst/registers[12][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][26]} .original_name {{regfile_inst/registers[12][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][26]} .single_bit_orig_name {regfile_inst/registers[12][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][26]/Q} .original_name {regfile_inst/registers[12][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][27]} .original_name {{regfile_inst/registers[12][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][27]} .single_bit_orig_name {regfile_inst/registers[12][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][27]/Q} .original_name {regfile_inst/registers[12][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][28]} .original_name {{regfile_inst/registers[12][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][28]} .single_bit_orig_name {regfile_inst/registers[12][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][28]/Q} .original_name {regfile_inst/registers[12][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][29]} .original_name {{regfile_inst/registers[12][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][29]} .single_bit_orig_name {regfile_inst/registers[12][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][29]/Q} .original_name {regfile_inst/registers[12][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][30]} .original_name {{regfile_inst/registers[12][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][30]} .single_bit_orig_name {regfile_inst/registers[12][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][30]/Q} .original_name {regfile_inst/registers[12][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][31]} .original_name {{regfile_inst/registers[12][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][31]} .single_bit_orig_name {regfile_inst/registers[12][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[12][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[12][31]/Q} .original_name {regfile_inst/registers[12][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][0]} .original_name {{regfile_inst/registers[13][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][0]} .single_bit_orig_name {regfile_inst/registers[13][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][0]/Q} .original_name {regfile_inst/registers[13][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][1]} .original_name {{regfile_inst/registers[13][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][1]} .single_bit_orig_name {regfile_inst/registers[13][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][1]/Q} .original_name {regfile_inst/registers[13][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][2]} .original_name {{regfile_inst/registers[13][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][2]} .single_bit_orig_name {regfile_inst/registers[13][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][2]/Q} .original_name {regfile_inst/registers[13][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][3]} .original_name {{regfile_inst/registers[13][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][3]} .single_bit_orig_name {regfile_inst/registers[13][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][3]/Q} .original_name {regfile_inst/registers[13][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][4]} .original_name {{regfile_inst/registers[13][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][4]} .single_bit_orig_name {regfile_inst/registers[13][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][4]/Q} .original_name {regfile_inst/registers[13][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][5]} .original_name {{regfile_inst/registers[13][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][5]} .single_bit_orig_name {regfile_inst/registers[13][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][5]/Q} .original_name {regfile_inst/registers[13][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][6]} .original_name {{regfile_inst/registers[13][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][6]} .single_bit_orig_name {regfile_inst/registers[13][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][6]/Q} .original_name {regfile_inst/registers[13][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][7]} .original_name {{regfile_inst/registers[13][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][7]} .single_bit_orig_name {regfile_inst/registers[13][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][7]/Q} .original_name {regfile_inst/registers[13][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][8]} .original_name {{regfile_inst/registers[13][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][8]} .single_bit_orig_name {regfile_inst/registers[13][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][8]/Q} .original_name {regfile_inst/registers[13][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][9]} .original_name {{regfile_inst/registers[13][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][9]} .single_bit_orig_name {regfile_inst/registers[13][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][9]/Q} .original_name {regfile_inst/registers[13][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][10]} .original_name {{regfile_inst/registers[13][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][10]} .single_bit_orig_name {regfile_inst/registers[13][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][10]/Q} .original_name {regfile_inst/registers[13][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][11]} .original_name {{regfile_inst/registers[13][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][11]} .single_bit_orig_name {regfile_inst/registers[13][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][11]/Q} .original_name {regfile_inst/registers[13][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][12]} .original_name {{regfile_inst/registers[13][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][12]} .single_bit_orig_name {regfile_inst/registers[13][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][12]/Q} .original_name {regfile_inst/registers[13][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][13]} .original_name {{regfile_inst/registers[13][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][13]} .single_bit_orig_name {regfile_inst/registers[13][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][13]/Q} .original_name {regfile_inst/registers[13][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][14]} .original_name {{regfile_inst/registers[13][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][14]} .single_bit_orig_name {regfile_inst/registers[13][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][14]/Q} .original_name {regfile_inst/registers[13][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][15]} .original_name {{regfile_inst/registers[13][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][15]} .single_bit_orig_name {regfile_inst/registers[13][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][15]/Q} .original_name {regfile_inst/registers[13][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][16]} .original_name {{regfile_inst/registers[13][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][16]} .single_bit_orig_name {regfile_inst/registers[13][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][16]/Q} .original_name {regfile_inst/registers[13][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][17]} .original_name {{regfile_inst/registers[13][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][17]} .single_bit_orig_name {regfile_inst/registers[13][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][17]/Q} .original_name {regfile_inst/registers[13][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][18]} .original_name {{regfile_inst/registers[13][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][18]} .single_bit_orig_name {regfile_inst/registers[13][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][18]/Q} .original_name {regfile_inst/registers[13][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][19]} .original_name {{regfile_inst/registers[13][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][19]} .single_bit_orig_name {regfile_inst/registers[13][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][19]/Q} .original_name {regfile_inst/registers[13][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][20]} .original_name {{regfile_inst/registers[13][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][20]} .single_bit_orig_name {regfile_inst/registers[13][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][20]/Q} .original_name {regfile_inst/registers[13][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][21]} .original_name {{regfile_inst/registers[13][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][21]} .single_bit_orig_name {regfile_inst/registers[13][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][21]/Q} .original_name {regfile_inst/registers[13][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][22]} .original_name {{regfile_inst/registers[13][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][22]} .single_bit_orig_name {regfile_inst/registers[13][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][22]/Q} .original_name {regfile_inst/registers[13][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][23]} .original_name {{regfile_inst/registers[13][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][23]} .single_bit_orig_name {regfile_inst/registers[13][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][23]/Q} .original_name {regfile_inst/registers[13][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][24]} .original_name {{regfile_inst/registers[13][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][24]} .single_bit_orig_name {regfile_inst/registers[13][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][24]/Q} .original_name {regfile_inst/registers[13][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][25]} .original_name {{regfile_inst/registers[13][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][25]} .single_bit_orig_name {regfile_inst/registers[13][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][25]/Q} .original_name {regfile_inst/registers[13][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][26]} .original_name {{regfile_inst/registers[13][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][26]} .single_bit_orig_name {regfile_inst/registers[13][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][26]/Q} .original_name {regfile_inst/registers[13][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][27]} .original_name {{regfile_inst/registers[13][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][27]} .single_bit_orig_name {regfile_inst/registers[13][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][27]/Q} .original_name {regfile_inst/registers[13][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][28]} .original_name {{regfile_inst/registers[13][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][28]} .single_bit_orig_name {regfile_inst/registers[13][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][28]/Q} .original_name {regfile_inst/registers[13][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][29]} .original_name {{regfile_inst/registers[13][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][29]} .single_bit_orig_name {regfile_inst/registers[13][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][29]/Q} .original_name {regfile_inst/registers[13][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][30]} .original_name {{regfile_inst/registers[13][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][30]} .single_bit_orig_name {regfile_inst/registers[13][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][30]/Q} .original_name {regfile_inst/registers[13][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][31]} .original_name {{regfile_inst/registers[13][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][31]} .single_bit_orig_name {regfile_inst/registers[13][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[13][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[13][31]/Q} .original_name {regfile_inst/registers[13][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][0]} .original_name {{regfile_inst/registers[14][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][0]} .single_bit_orig_name {regfile_inst/registers[14][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][0]/Q} .original_name {regfile_inst/registers[14][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][1]} .original_name {{regfile_inst/registers[14][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][1]} .single_bit_orig_name {regfile_inst/registers[14][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][1]/Q} .original_name {regfile_inst/registers[14][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][2]} .original_name {{regfile_inst/registers[14][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][2]} .single_bit_orig_name {regfile_inst/registers[14][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][2]/Q} .original_name {regfile_inst/registers[14][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][3]} .original_name {{regfile_inst/registers[14][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][3]} .single_bit_orig_name {regfile_inst/registers[14][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][3]/Q} .original_name {regfile_inst/registers[14][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][4]} .original_name {{regfile_inst/registers[14][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][4]} .single_bit_orig_name {regfile_inst/registers[14][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][4]/Q} .original_name {regfile_inst/registers[14][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][5]} .original_name {{regfile_inst/registers[14][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][5]} .single_bit_orig_name {regfile_inst/registers[14][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][5]/Q} .original_name {regfile_inst/registers[14][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][6]} .original_name {{regfile_inst/registers[14][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][6]} .single_bit_orig_name {regfile_inst/registers[14][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][6]/Q} .original_name {regfile_inst/registers[14][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][7]} .original_name {{regfile_inst/registers[14][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][7]} .single_bit_orig_name {regfile_inst/registers[14][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][7]/Q} .original_name {regfile_inst/registers[14][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][8]} .original_name {{regfile_inst/registers[14][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][8]} .single_bit_orig_name {regfile_inst/registers[14][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][8]/Q} .original_name {regfile_inst/registers[14][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][9]} .original_name {{regfile_inst/registers[14][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][9]} .single_bit_orig_name {regfile_inst/registers[14][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][9]/Q} .original_name {regfile_inst/registers[14][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][10]} .original_name {{regfile_inst/registers[14][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][10]} .single_bit_orig_name {regfile_inst/registers[14][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][10]/Q} .original_name {regfile_inst/registers[14][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][11]} .original_name {{regfile_inst/registers[14][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][11]} .single_bit_orig_name {regfile_inst/registers[14][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][11]/Q} .original_name {regfile_inst/registers[14][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][12]} .original_name {{regfile_inst/registers[14][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][12]} .single_bit_orig_name {regfile_inst/registers[14][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][12]/Q} .original_name {regfile_inst/registers[14][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][13]} .original_name {{regfile_inst/registers[14][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][13]} .single_bit_orig_name {regfile_inst/registers[14][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][13]/Q} .original_name {regfile_inst/registers[14][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][14]} .original_name {{regfile_inst/registers[14][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][14]} .single_bit_orig_name {regfile_inst/registers[14][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][14]/Q} .original_name {regfile_inst/registers[14][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][15]} .original_name {{regfile_inst/registers[14][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][15]} .single_bit_orig_name {regfile_inst/registers[14][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][15]/Q} .original_name {regfile_inst/registers[14][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][16]} .original_name {{regfile_inst/registers[14][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][16]} .single_bit_orig_name {regfile_inst/registers[14][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][16]/Q} .original_name {regfile_inst/registers[14][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][17]} .original_name {{regfile_inst/registers[14][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][17]} .single_bit_orig_name {regfile_inst/registers[14][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][17]/Q} .original_name {regfile_inst/registers[14][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][18]} .original_name {{regfile_inst/registers[14][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][18]} .single_bit_orig_name {regfile_inst/registers[14][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][18]/Q} .original_name {regfile_inst/registers[14][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][19]} .original_name {{regfile_inst/registers[14][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][19]} .single_bit_orig_name {regfile_inst/registers[14][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][19]/Q} .original_name {regfile_inst/registers[14][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][20]} .original_name {{regfile_inst/registers[14][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][20]} .single_bit_orig_name {regfile_inst/registers[14][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][20]/Q} .original_name {regfile_inst/registers[14][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][21]} .original_name {{regfile_inst/registers[14][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][21]} .single_bit_orig_name {regfile_inst/registers[14][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][21]/Q} .original_name {regfile_inst/registers[14][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][22]} .original_name {{regfile_inst/registers[14][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][22]} .single_bit_orig_name {regfile_inst/registers[14][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][22]/Q} .original_name {regfile_inst/registers[14][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][23]} .original_name {{regfile_inst/registers[14][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][23]} .single_bit_orig_name {regfile_inst/registers[14][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][23]/Q} .original_name {regfile_inst/registers[14][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][24]} .original_name {{regfile_inst/registers[14][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][24]} .single_bit_orig_name {regfile_inst/registers[14][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][24]/Q} .original_name {regfile_inst/registers[14][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][25]} .original_name {{regfile_inst/registers[14][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][25]} .single_bit_orig_name {regfile_inst/registers[14][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][25]/Q} .original_name {regfile_inst/registers[14][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][26]} .original_name {{regfile_inst/registers[14][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][26]} .single_bit_orig_name {regfile_inst/registers[14][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][26]/Q} .original_name {regfile_inst/registers[14][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][27]} .original_name {{regfile_inst/registers[14][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][27]} .single_bit_orig_name {regfile_inst/registers[14][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][27]/Q} .original_name {regfile_inst/registers[14][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][28]} .original_name {{regfile_inst/registers[14][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][28]} .single_bit_orig_name {regfile_inst/registers[14][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][28]/Q} .original_name {regfile_inst/registers[14][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][29]} .original_name {{regfile_inst/registers[14][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][29]} .single_bit_orig_name {regfile_inst/registers[14][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][29]/Q} .original_name {regfile_inst/registers[14][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][30]} .original_name {{regfile_inst/registers[14][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][30]} .single_bit_orig_name {regfile_inst/registers[14][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][30]/Q} .original_name {regfile_inst/registers[14][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][31]} .original_name {{regfile_inst/registers[14][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][31]} .single_bit_orig_name {regfile_inst/registers[14][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[14][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[14][31]/Q} .original_name {regfile_inst/registers[14][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][0]} .original_name {{regfile_inst/registers[15][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][0]} .single_bit_orig_name {regfile_inst/registers[15][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][0]/Q} .original_name {regfile_inst/registers[15][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][1]} .original_name {{regfile_inst/registers[15][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][1]} .single_bit_orig_name {regfile_inst/registers[15][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][1]/Q} .original_name {regfile_inst/registers[15][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][2]} .original_name {{regfile_inst/registers[15][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][2]} .single_bit_orig_name {regfile_inst/registers[15][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][2]/Q} .original_name {regfile_inst/registers[15][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][3]} .original_name {{regfile_inst/registers[15][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][3]} .single_bit_orig_name {regfile_inst/registers[15][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][3]/Q} .original_name {regfile_inst/registers[15][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][4]} .original_name {{regfile_inst/registers[15][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][4]} .single_bit_orig_name {regfile_inst/registers[15][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][4]/Q} .original_name {regfile_inst/registers[15][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][5]} .original_name {{regfile_inst/registers[15][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][5]} .single_bit_orig_name {regfile_inst/registers[15][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][5]/Q} .original_name {regfile_inst/registers[15][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][6]} .original_name {{regfile_inst/registers[15][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][6]} .single_bit_orig_name {regfile_inst/registers[15][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][6]/Q} .original_name {regfile_inst/registers[15][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][7]} .original_name {{regfile_inst/registers[15][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][7]} .single_bit_orig_name {regfile_inst/registers[15][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][7]/Q} .original_name {regfile_inst/registers[15][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][8]} .original_name {{regfile_inst/registers[15][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][8]} .single_bit_orig_name {regfile_inst/registers[15][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][8]/Q} .original_name {regfile_inst/registers[15][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][9]} .original_name {{regfile_inst/registers[15][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][9]} .single_bit_orig_name {regfile_inst/registers[15][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][9]/Q} .original_name {regfile_inst/registers[15][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][10]} .original_name {{regfile_inst/registers[15][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][10]} .single_bit_orig_name {regfile_inst/registers[15][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][10]/Q} .original_name {regfile_inst/registers[15][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][11]} .original_name {{regfile_inst/registers[15][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][11]} .single_bit_orig_name {regfile_inst/registers[15][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][11]/Q} .original_name {regfile_inst/registers[15][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][12]} .original_name {{regfile_inst/registers[15][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][12]} .single_bit_orig_name {regfile_inst/registers[15][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][12]/Q} .original_name {regfile_inst/registers[15][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][13]} .original_name {{regfile_inst/registers[15][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][13]} .single_bit_orig_name {regfile_inst/registers[15][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][13]/Q} .original_name {regfile_inst/registers[15][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][14]} .original_name {{regfile_inst/registers[15][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][14]} .single_bit_orig_name {regfile_inst/registers[15][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][14]/Q} .original_name {regfile_inst/registers[15][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][15]} .original_name {{regfile_inst/registers[15][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][15]} .single_bit_orig_name {regfile_inst/registers[15][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][15]/Q} .original_name {regfile_inst/registers[15][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][16]} .original_name {{regfile_inst/registers[15][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][16]} .single_bit_orig_name {regfile_inst/registers[15][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][16]/Q} .original_name {regfile_inst/registers[15][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][17]} .original_name {{regfile_inst/registers[15][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][17]} .single_bit_orig_name {regfile_inst/registers[15][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][17]/Q} .original_name {regfile_inst/registers[15][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][18]} .original_name {{regfile_inst/registers[15][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][18]} .single_bit_orig_name {regfile_inst/registers[15][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][18]/Q} .original_name {regfile_inst/registers[15][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][19]} .original_name {{regfile_inst/registers[15][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][19]} .single_bit_orig_name {regfile_inst/registers[15][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][19]/Q} .original_name {regfile_inst/registers[15][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][20]} .original_name {{regfile_inst/registers[15][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][20]} .single_bit_orig_name {regfile_inst/registers[15][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][20]/Q} .original_name {regfile_inst/registers[15][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][21]} .original_name {{regfile_inst/registers[15][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][21]} .single_bit_orig_name {regfile_inst/registers[15][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][21]/Q} .original_name {regfile_inst/registers[15][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][22]} .original_name {{regfile_inst/registers[15][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][22]} .single_bit_orig_name {regfile_inst/registers[15][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][22]/Q} .original_name {regfile_inst/registers[15][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][23]} .original_name {{regfile_inst/registers[15][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][23]} .single_bit_orig_name {regfile_inst/registers[15][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][23]/Q} .original_name {regfile_inst/registers[15][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][24]} .original_name {{regfile_inst/registers[15][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][24]} .single_bit_orig_name {regfile_inst/registers[15][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][24]/Q} .original_name {regfile_inst/registers[15][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][25]} .original_name {{regfile_inst/registers[15][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][25]} .single_bit_orig_name {regfile_inst/registers[15][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][25]/Q} .original_name {regfile_inst/registers[15][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][26]} .original_name {{regfile_inst/registers[15][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][26]} .single_bit_orig_name {regfile_inst/registers[15][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][26]/Q} .original_name {regfile_inst/registers[15][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][27]} .original_name {{regfile_inst/registers[15][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][27]} .single_bit_orig_name {regfile_inst/registers[15][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][27]/Q} .original_name {regfile_inst/registers[15][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][28]} .original_name {{regfile_inst/registers[15][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][28]} .single_bit_orig_name {regfile_inst/registers[15][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][28]/Q} .original_name {regfile_inst/registers[15][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][29]} .original_name {{regfile_inst/registers[15][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][29]} .single_bit_orig_name {regfile_inst/registers[15][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][29]/Q} .original_name {regfile_inst/registers[15][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][30]} .original_name {{regfile_inst/registers[15][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][30]} .single_bit_orig_name {regfile_inst/registers[15][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][30]/Q} .original_name {regfile_inst/registers[15][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][31]} .original_name {{regfile_inst/registers[15][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][31]} .single_bit_orig_name {regfile_inst/registers[15][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[15][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[15][31]/Q} .original_name {regfile_inst/registers[15][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][0]} .original_name {{regfile_inst/registers[16][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][0]} .single_bit_orig_name {regfile_inst/registers[16][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][0]/Q} .original_name {regfile_inst/registers[16][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][1]} .original_name {{regfile_inst/registers[16][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][1]} .single_bit_orig_name {regfile_inst/registers[16][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][1]/Q} .original_name {regfile_inst/registers[16][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][2]} .original_name {{regfile_inst/registers[16][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][2]} .single_bit_orig_name {regfile_inst/registers[16][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][2]/Q} .original_name {regfile_inst/registers[16][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][3]} .original_name {{regfile_inst/registers[16][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][3]} .single_bit_orig_name {regfile_inst/registers[16][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][3]/Q} .original_name {regfile_inst/registers[16][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][4]} .original_name {{regfile_inst/registers[16][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][4]} .single_bit_orig_name {regfile_inst/registers[16][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][4]/Q} .original_name {regfile_inst/registers[16][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][5]} .original_name {{regfile_inst/registers[16][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][5]} .single_bit_orig_name {regfile_inst/registers[16][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][5]/Q} .original_name {regfile_inst/registers[16][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][6]} .original_name {{regfile_inst/registers[16][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][6]} .single_bit_orig_name {regfile_inst/registers[16][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][6]/Q} .original_name {regfile_inst/registers[16][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][7]} .original_name {{regfile_inst/registers[16][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][7]} .single_bit_orig_name {regfile_inst/registers[16][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][7]/Q} .original_name {regfile_inst/registers[16][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][8]} .original_name {{regfile_inst/registers[16][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][8]} .single_bit_orig_name {regfile_inst/registers[16][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][8]/Q} .original_name {regfile_inst/registers[16][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][9]} .original_name {{regfile_inst/registers[16][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][9]} .single_bit_orig_name {regfile_inst/registers[16][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][9]/Q} .original_name {regfile_inst/registers[16][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][10]} .original_name {{regfile_inst/registers[16][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][10]} .single_bit_orig_name {regfile_inst/registers[16][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][10]/Q} .original_name {regfile_inst/registers[16][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][11]} .original_name {{regfile_inst/registers[16][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][11]} .single_bit_orig_name {regfile_inst/registers[16][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][11]/Q} .original_name {regfile_inst/registers[16][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][12]} .original_name {{regfile_inst/registers[16][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][12]} .single_bit_orig_name {regfile_inst/registers[16][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][12]/Q} .original_name {regfile_inst/registers[16][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][13]} .original_name {{regfile_inst/registers[16][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][13]} .single_bit_orig_name {regfile_inst/registers[16][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][13]/Q} .original_name {regfile_inst/registers[16][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][14]} .original_name {{regfile_inst/registers[16][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][14]} .single_bit_orig_name {regfile_inst/registers[16][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][14]/Q} .original_name {regfile_inst/registers[16][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][15]} .original_name {{regfile_inst/registers[16][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][15]} .single_bit_orig_name {regfile_inst/registers[16][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][15]/Q} .original_name {regfile_inst/registers[16][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][16]} .original_name {{regfile_inst/registers[16][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][16]} .single_bit_orig_name {regfile_inst/registers[16][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][16]/Q} .original_name {regfile_inst/registers[16][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][17]} .original_name {{regfile_inst/registers[16][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][17]} .single_bit_orig_name {regfile_inst/registers[16][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][17]/Q} .original_name {regfile_inst/registers[16][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][18]} .original_name {{regfile_inst/registers[16][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][18]} .single_bit_orig_name {regfile_inst/registers[16][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][18]/Q} .original_name {regfile_inst/registers[16][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][19]} .original_name {{regfile_inst/registers[16][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][19]} .single_bit_orig_name {regfile_inst/registers[16][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][19]/Q} .original_name {regfile_inst/registers[16][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][20]} .original_name {{regfile_inst/registers[16][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][20]} .single_bit_orig_name {regfile_inst/registers[16][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][20]/Q} .original_name {regfile_inst/registers[16][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][21]} .original_name {{regfile_inst/registers[16][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][21]} .single_bit_orig_name {regfile_inst/registers[16][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][21]/Q} .original_name {regfile_inst/registers[16][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][22]} .original_name {{regfile_inst/registers[16][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][22]} .single_bit_orig_name {regfile_inst/registers[16][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][22]/Q} .original_name {regfile_inst/registers[16][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][23]} .original_name {{regfile_inst/registers[16][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][23]} .single_bit_orig_name {regfile_inst/registers[16][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][23]/Q} .original_name {regfile_inst/registers[16][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][24]} .original_name {{regfile_inst/registers[16][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][24]} .single_bit_orig_name {regfile_inst/registers[16][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][24]/Q} .original_name {regfile_inst/registers[16][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][25]} .original_name {{regfile_inst/registers[16][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][25]} .single_bit_orig_name {regfile_inst/registers[16][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][25]/Q} .original_name {regfile_inst/registers[16][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][26]} .original_name {{regfile_inst/registers[16][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][26]} .single_bit_orig_name {regfile_inst/registers[16][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][26]/Q} .original_name {regfile_inst/registers[16][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][27]} .original_name {{regfile_inst/registers[16][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][27]} .single_bit_orig_name {regfile_inst/registers[16][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][27]/Q} .original_name {regfile_inst/registers[16][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][28]} .original_name {{regfile_inst/registers[16][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][28]} .single_bit_orig_name {regfile_inst/registers[16][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][28]/Q} .original_name {regfile_inst/registers[16][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][29]} .original_name {{regfile_inst/registers[16][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][29]} .single_bit_orig_name {regfile_inst/registers[16][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][29]/Q} .original_name {regfile_inst/registers[16][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][30]} .original_name {{regfile_inst/registers[16][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][30]} .single_bit_orig_name {regfile_inst/registers[16][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][30]/Q} .original_name {regfile_inst/registers[16][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][31]} .original_name {{regfile_inst/registers[16][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][31]} .single_bit_orig_name {regfile_inst/registers[16][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[16][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[16][31]/Q} .original_name {regfile_inst/registers[16][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][0]} .original_name {{regfile_inst/registers[17][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][0]} .single_bit_orig_name {regfile_inst/registers[17][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][0]/Q} .original_name {regfile_inst/registers[17][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][1]} .original_name {{regfile_inst/registers[17][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][1]} .single_bit_orig_name {regfile_inst/registers[17][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][1]/Q} .original_name {regfile_inst/registers[17][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][2]} .original_name {{regfile_inst/registers[17][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][2]} .single_bit_orig_name {regfile_inst/registers[17][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][2]/Q} .original_name {regfile_inst/registers[17][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][3]} .original_name {{regfile_inst/registers[17][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][3]} .single_bit_orig_name {regfile_inst/registers[17][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][3]/Q} .original_name {regfile_inst/registers[17][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][4]} .original_name {{regfile_inst/registers[17][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][4]} .single_bit_orig_name {regfile_inst/registers[17][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][4]/Q} .original_name {regfile_inst/registers[17][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][5]} .original_name {{regfile_inst/registers[17][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][5]} .single_bit_orig_name {regfile_inst/registers[17][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][5]/Q} .original_name {regfile_inst/registers[17][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][6]} .original_name {{regfile_inst/registers[17][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][6]} .single_bit_orig_name {regfile_inst/registers[17][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][6]/Q} .original_name {regfile_inst/registers[17][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][7]} .original_name {{regfile_inst/registers[17][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][7]} .single_bit_orig_name {regfile_inst/registers[17][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][7]/Q} .original_name {regfile_inst/registers[17][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][8]} .original_name {{regfile_inst/registers[17][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][8]} .single_bit_orig_name {regfile_inst/registers[17][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][8]/Q} .original_name {regfile_inst/registers[17][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][9]} .original_name {{regfile_inst/registers[17][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][9]} .single_bit_orig_name {regfile_inst/registers[17][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][9]/Q} .original_name {regfile_inst/registers[17][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][10]} .original_name {{regfile_inst/registers[17][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][10]} .single_bit_orig_name {regfile_inst/registers[17][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][10]/Q} .original_name {regfile_inst/registers[17][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][11]} .original_name {{regfile_inst/registers[17][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][11]} .single_bit_orig_name {regfile_inst/registers[17][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][11]/Q} .original_name {regfile_inst/registers[17][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][12]} .original_name {{regfile_inst/registers[17][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][12]} .single_bit_orig_name {regfile_inst/registers[17][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][12]/Q} .original_name {regfile_inst/registers[17][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][13]} .original_name {{regfile_inst/registers[17][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][13]} .single_bit_orig_name {regfile_inst/registers[17][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][13]/Q} .original_name {regfile_inst/registers[17][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][14]} .original_name {{regfile_inst/registers[17][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][14]} .single_bit_orig_name {regfile_inst/registers[17][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][14]/Q} .original_name {regfile_inst/registers[17][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][15]} .original_name {{regfile_inst/registers[17][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][15]} .single_bit_orig_name {regfile_inst/registers[17][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][15]/Q} .original_name {regfile_inst/registers[17][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][16]} .original_name {{regfile_inst/registers[17][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][16]} .single_bit_orig_name {regfile_inst/registers[17][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][16]/Q} .original_name {regfile_inst/registers[17][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][17]} .original_name {{regfile_inst/registers[17][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][17]} .single_bit_orig_name {regfile_inst/registers[17][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][17]/Q} .original_name {regfile_inst/registers[17][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][18]} .original_name {{regfile_inst/registers[17][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][18]} .single_bit_orig_name {regfile_inst/registers[17][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][18]/Q} .original_name {regfile_inst/registers[17][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][19]} .original_name {{regfile_inst/registers[17][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][19]} .single_bit_orig_name {regfile_inst/registers[17][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][19]/Q} .original_name {regfile_inst/registers[17][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][20]} .original_name {{regfile_inst/registers[17][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][20]} .single_bit_orig_name {regfile_inst/registers[17][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][20]/Q} .original_name {regfile_inst/registers[17][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][21]} .original_name {{regfile_inst/registers[17][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][21]} .single_bit_orig_name {regfile_inst/registers[17][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][21]/Q} .original_name {regfile_inst/registers[17][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][22]} .original_name {{regfile_inst/registers[17][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][22]} .single_bit_orig_name {regfile_inst/registers[17][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][22]/Q} .original_name {regfile_inst/registers[17][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][23]} .original_name {{regfile_inst/registers[17][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][23]} .single_bit_orig_name {regfile_inst/registers[17][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][23]/Q} .original_name {regfile_inst/registers[17][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][24]} .original_name {{regfile_inst/registers[17][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][24]} .single_bit_orig_name {regfile_inst/registers[17][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][24]/Q} .original_name {regfile_inst/registers[17][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][25]} .original_name {{regfile_inst/registers[17][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][25]} .single_bit_orig_name {regfile_inst/registers[17][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][25]/Q} .original_name {regfile_inst/registers[17][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][26]} .original_name {{regfile_inst/registers[17][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][26]} .single_bit_orig_name {regfile_inst/registers[17][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][26]/Q} .original_name {regfile_inst/registers[17][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][27]} .original_name {{regfile_inst/registers[17][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][27]} .single_bit_orig_name {regfile_inst/registers[17][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][27]/Q} .original_name {regfile_inst/registers[17][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][28]} .original_name {{regfile_inst/registers[17][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][28]} .single_bit_orig_name {regfile_inst/registers[17][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][28]/Q} .original_name {regfile_inst/registers[17][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][29]} .original_name {{regfile_inst/registers[17][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][29]} .single_bit_orig_name {regfile_inst/registers[17][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][29]/Q} .original_name {regfile_inst/registers[17][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][30]} .original_name {{regfile_inst/registers[17][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][30]} .single_bit_orig_name {regfile_inst/registers[17][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][30]/Q} .original_name {regfile_inst/registers[17][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][31]} .original_name {{regfile_inst/registers[17][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][31]} .single_bit_orig_name {regfile_inst/registers[17][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[17][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[17][31]/Q} .original_name {regfile_inst/registers[17][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][0]} .original_name {{regfile_inst/registers[18][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][0]} .single_bit_orig_name {regfile_inst/registers[18][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][0]/Q} .original_name {regfile_inst/registers[18][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][1]} .original_name {{regfile_inst/registers[18][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][1]} .single_bit_orig_name {regfile_inst/registers[18][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][1]/Q} .original_name {regfile_inst/registers[18][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][2]} .original_name {{regfile_inst/registers[18][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][2]} .single_bit_orig_name {regfile_inst/registers[18][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][2]/Q} .original_name {regfile_inst/registers[18][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][3]} .original_name {{regfile_inst/registers[18][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][3]} .single_bit_orig_name {regfile_inst/registers[18][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][3]/Q} .original_name {regfile_inst/registers[18][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][4]} .original_name {{regfile_inst/registers[18][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][4]} .single_bit_orig_name {regfile_inst/registers[18][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][4]/Q} .original_name {regfile_inst/registers[18][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][5]} .original_name {{regfile_inst/registers[18][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][5]} .single_bit_orig_name {regfile_inst/registers[18][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][5]/Q} .original_name {regfile_inst/registers[18][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][6]} .original_name {{regfile_inst/registers[18][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][6]} .single_bit_orig_name {regfile_inst/registers[18][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][6]/Q} .original_name {regfile_inst/registers[18][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][7]} .original_name {{regfile_inst/registers[18][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][7]} .single_bit_orig_name {regfile_inst/registers[18][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][7]/Q} .original_name {regfile_inst/registers[18][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][8]} .original_name {{regfile_inst/registers[18][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][8]} .single_bit_orig_name {regfile_inst/registers[18][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][8]/Q} .original_name {regfile_inst/registers[18][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][9]} .original_name {{regfile_inst/registers[18][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][9]} .single_bit_orig_name {regfile_inst/registers[18][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][9]/Q} .original_name {regfile_inst/registers[18][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][10]} .original_name {{regfile_inst/registers[18][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][10]} .single_bit_orig_name {regfile_inst/registers[18][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][10]/Q} .original_name {regfile_inst/registers[18][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][11]} .original_name {{regfile_inst/registers[18][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][11]} .single_bit_orig_name {regfile_inst/registers[18][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][11]/Q} .original_name {regfile_inst/registers[18][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][12]} .original_name {{regfile_inst/registers[18][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][12]} .single_bit_orig_name {regfile_inst/registers[18][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][12]/Q} .original_name {regfile_inst/registers[18][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][13]} .original_name {{regfile_inst/registers[18][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][13]} .single_bit_orig_name {regfile_inst/registers[18][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][13]/Q} .original_name {regfile_inst/registers[18][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][14]} .original_name {{regfile_inst/registers[18][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][14]} .single_bit_orig_name {regfile_inst/registers[18][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][14]/Q} .original_name {regfile_inst/registers[18][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][15]} .original_name {{regfile_inst/registers[18][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][15]} .single_bit_orig_name {regfile_inst/registers[18][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][15]/Q} .original_name {regfile_inst/registers[18][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][16]} .original_name {{regfile_inst/registers[18][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][16]} .single_bit_orig_name {regfile_inst/registers[18][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][16]/Q} .original_name {regfile_inst/registers[18][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][17]} .original_name {{regfile_inst/registers[18][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][17]} .single_bit_orig_name {regfile_inst/registers[18][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][17]/Q} .original_name {regfile_inst/registers[18][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][18]} .original_name {{regfile_inst/registers[18][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][18]} .single_bit_orig_name {regfile_inst/registers[18][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][18]/Q} .original_name {regfile_inst/registers[18][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][19]} .original_name {{regfile_inst/registers[18][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][19]} .single_bit_orig_name {regfile_inst/registers[18][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][19]/Q} .original_name {regfile_inst/registers[18][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][20]} .original_name {{regfile_inst/registers[18][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][20]} .single_bit_orig_name {regfile_inst/registers[18][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][20]/Q} .original_name {regfile_inst/registers[18][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][21]} .original_name {{regfile_inst/registers[18][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][21]} .single_bit_orig_name {regfile_inst/registers[18][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][21]/Q} .original_name {regfile_inst/registers[18][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][22]} .original_name {{regfile_inst/registers[18][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][22]} .single_bit_orig_name {regfile_inst/registers[18][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][22]/Q} .original_name {regfile_inst/registers[18][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][23]} .original_name {{regfile_inst/registers[18][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][23]} .single_bit_orig_name {regfile_inst/registers[18][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][23]/Q} .original_name {regfile_inst/registers[18][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][24]} .original_name {{regfile_inst/registers[18][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][24]} .single_bit_orig_name {regfile_inst/registers[18][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][24]/Q} .original_name {regfile_inst/registers[18][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][25]} .original_name {{regfile_inst/registers[18][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][25]} .single_bit_orig_name {regfile_inst/registers[18][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][25]/Q} .original_name {regfile_inst/registers[18][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][26]} .original_name {{regfile_inst/registers[18][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][26]} .single_bit_orig_name {regfile_inst/registers[18][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][26]/Q} .original_name {regfile_inst/registers[18][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][27]} .original_name {{regfile_inst/registers[18][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][27]} .single_bit_orig_name {regfile_inst/registers[18][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][27]/Q} .original_name {regfile_inst/registers[18][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][28]} .original_name {{regfile_inst/registers[18][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][28]} .single_bit_orig_name {regfile_inst/registers[18][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][28]/Q} .original_name {regfile_inst/registers[18][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][29]} .original_name {{regfile_inst/registers[18][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][29]} .single_bit_orig_name {regfile_inst/registers[18][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][29]/Q} .original_name {regfile_inst/registers[18][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][30]} .original_name {{regfile_inst/registers[18][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][30]} .single_bit_orig_name {regfile_inst/registers[18][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][30]/Q} .original_name {regfile_inst/registers[18][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][31]} .original_name {{regfile_inst/registers[18][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][31]} .single_bit_orig_name {regfile_inst/registers[18][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[18][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[18][31]/Q} .original_name {regfile_inst/registers[18][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][0]} .original_name {{regfile_inst/registers[19][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][0]} .single_bit_orig_name {regfile_inst/registers[19][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][0]/Q} .original_name {regfile_inst/registers[19][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][1]} .original_name {{regfile_inst/registers[19][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][1]} .single_bit_orig_name {regfile_inst/registers[19][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][1]/Q} .original_name {regfile_inst/registers[19][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][2]} .original_name {{regfile_inst/registers[19][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][2]} .single_bit_orig_name {regfile_inst/registers[19][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][2]/Q} .original_name {regfile_inst/registers[19][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][3]} .original_name {{regfile_inst/registers[19][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][3]} .single_bit_orig_name {regfile_inst/registers[19][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][3]/Q} .original_name {regfile_inst/registers[19][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][4]} .original_name {{regfile_inst/registers[19][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][4]} .single_bit_orig_name {regfile_inst/registers[19][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][4]/Q} .original_name {regfile_inst/registers[19][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][5]} .original_name {{regfile_inst/registers[19][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][5]} .single_bit_orig_name {regfile_inst/registers[19][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][5]/Q} .original_name {regfile_inst/registers[19][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][6]} .original_name {{regfile_inst/registers[19][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][6]} .single_bit_orig_name {regfile_inst/registers[19][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][6]/Q} .original_name {regfile_inst/registers[19][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][7]} .original_name {{regfile_inst/registers[19][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][7]} .single_bit_orig_name {regfile_inst/registers[19][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][7]/Q} .original_name {regfile_inst/registers[19][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][8]} .original_name {{regfile_inst/registers[19][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][8]} .single_bit_orig_name {regfile_inst/registers[19][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][8]/Q} .original_name {regfile_inst/registers[19][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][9]} .original_name {{regfile_inst/registers[19][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][9]} .single_bit_orig_name {regfile_inst/registers[19][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][9]/Q} .original_name {regfile_inst/registers[19][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][10]} .original_name {{regfile_inst/registers[19][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][10]} .single_bit_orig_name {regfile_inst/registers[19][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][10]/Q} .original_name {regfile_inst/registers[19][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][11]} .original_name {{regfile_inst/registers[19][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][11]} .single_bit_orig_name {regfile_inst/registers[19][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][11]/Q} .original_name {regfile_inst/registers[19][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][12]} .original_name {{regfile_inst/registers[19][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][12]} .single_bit_orig_name {regfile_inst/registers[19][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][12]/Q} .original_name {regfile_inst/registers[19][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][13]} .original_name {{regfile_inst/registers[19][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][13]} .single_bit_orig_name {regfile_inst/registers[19][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][13]/Q} .original_name {regfile_inst/registers[19][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][14]} .original_name {{regfile_inst/registers[19][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][14]} .single_bit_orig_name {regfile_inst/registers[19][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][14]/Q} .original_name {regfile_inst/registers[19][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][15]} .original_name {{regfile_inst/registers[19][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][15]} .single_bit_orig_name {regfile_inst/registers[19][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][15]/Q} .original_name {regfile_inst/registers[19][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][16]} .original_name {{regfile_inst/registers[19][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][16]} .single_bit_orig_name {regfile_inst/registers[19][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][16]/Q} .original_name {regfile_inst/registers[19][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][17]} .original_name {{regfile_inst/registers[19][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][17]} .single_bit_orig_name {regfile_inst/registers[19][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][17]/Q} .original_name {regfile_inst/registers[19][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][18]} .original_name {{regfile_inst/registers[19][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][18]} .single_bit_orig_name {regfile_inst/registers[19][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][18]/Q} .original_name {regfile_inst/registers[19][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][19]} .original_name {{regfile_inst/registers[19][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][19]} .single_bit_orig_name {regfile_inst/registers[19][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][19]/Q} .original_name {regfile_inst/registers[19][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][20]} .original_name {{regfile_inst/registers[19][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][20]} .single_bit_orig_name {regfile_inst/registers[19][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][20]/Q} .original_name {regfile_inst/registers[19][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][21]} .original_name {{regfile_inst/registers[19][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][21]} .single_bit_orig_name {regfile_inst/registers[19][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][21]/Q} .original_name {regfile_inst/registers[19][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][22]} .original_name {{regfile_inst/registers[19][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][22]} .single_bit_orig_name {regfile_inst/registers[19][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][22]/Q} .original_name {regfile_inst/registers[19][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][23]} .original_name {{regfile_inst/registers[19][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][23]} .single_bit_orig_name {regfile_inst/registers[19][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][23]/Q} .original_name {regfile_inst/registers[19][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][24]} .original_name {{regfile_inst/registers[19][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][24]} .single_bit_orig_name {regfile_inst/registers[19][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][24]/Q} .original_name {regfile_inst/registers[19][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][25]} .original_name {{regfile_inst/registers[19][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][25]} .single_bit_orig_name {regfile_inst/registers[19][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][25]/Q} .original_name {regfile_inst/registers[19][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][26]} .original_name {{regfile_inst/registers[19][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][26]} .single_bit_orig_name {regfile_inst/registers[19][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][26]/Q} .original_name {regfile_inst/registers[19][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][27]} .original_name {{regfile_inst/registers[19][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][27]} .single_bit_orig_name {regfile_inst/registers[19][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][27]/Q} .original_name {regfile_inst/registers[19][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][28]} .original_name {{regfile_inst/registers[19][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][28]} .single_bit_orig_name {regfile_inst/registers[19][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][28]/Q} .original_name {regfile_inst/registers[19][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][29]} .original_name {{regfile_inst/registers[19][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][29]} .single_bit_orig_name {regfile_inst/registers[19][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][29]/Q} .original_name {regfile_inst/registers[19][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][30]} .original_name {{regfile_inst/registers[19][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][30]} .single_bit_orig_name {regfile_inst/registers[19][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][30]/Q} .original_name {regfile_inst/registers[19][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][31]} .original_name {{regfile_inst/registers[19][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][31]} .single_bit_orig_name {regfile_inst/registers[19][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[19][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[19][31]/Q} .original_name {regfile_inst/registers[19][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][0]} .original_name {{regfile_inst/registers[20][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][0]} .single_bit_orig_name {regfile_inst/registers[20][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][0]/Q} .original_name {regfile_inst/registers[20][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][1]} .original_name {{regfile_inst/registers[20][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][1]} .single_bit_orig_name {regfile_inst/registers[20][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][1]/Q} .original_name {regfile_inst/registers[20][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][2]} .original_name {{regfile_inst/registers[20][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][2]} .single_bit_orig_name {regfile_inst/registers[20][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][2]/Q} .original_name {regfile_inst/registers[20][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][3]} .original_name {{regfile_inst/registers[20][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][3]} .single_bit_orig_name {regfile_inst/registers[20][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][3]/Q} .original_name {regfile_inst/registers[20][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][4]} .original_name {{regfile_inst/registers[20][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][4]} .single_bit_orig_name {regfile_inst/registers[20][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][4]/Q} .original_name {regfile_inst/registers[20][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][5]} .original_name {{regfile_inst/registers[20][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][5]} .single_bit_orig_name {regfile_inst/registers[20][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][5]/Q} .original_name {regfile_inst/registers[20][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][6]} .original_name {{regfile_inst/registers[20][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][6]} .single_bit_orig_name {regfile_inst/registers[20][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][6]/Q} .original_name {regfile_inst/registers[20][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][7]} .original_name {{regfile_inst/registers[20][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][7]} .single_bit_orig_name {regfile_inst/registers[20][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][7]/Q} .original_name {regfile_inst/registers[20][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][8]} .original_name {{regfile_inst/registers[20][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][8]} .single_bit_orig_name {regfile_inst/registers[20][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][8]/Q} .original_name {regfile_inst/registers[20][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][9]} .original_name {{regfile_inst/registers[20][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][9]} .single_bit_orig_name {regfile_inst/registers[20][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][9]/Q} .original_name {regfile_inst/registers[20][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][10]} .original_name {{regfile_inst/registers[20][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][10]} .single_bit_orig_name {regfile_inst/registers[20][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][10]/Q} .original_name {regfile_inst/registers[20][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][11]} .original_name {{regfile_inst/registers[20][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][11]} .single_bit_orig_name {regfile_inst/registers[20][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][11]/Q} .original_name {regfile_inst/registers[20][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][12]} .original_name {{regfile_inst/registers[20][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][12]} .single_bit_orig_name {regfile_inst/registers[20][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][12]/Q} .original_name {regfile_inst/registers[20][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][13]} .original_name {{regfile_inst/registers[20][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][13]} .single_bit_orig_name {regfile_inst/registers[20][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][13]/Q} .original_name {regfile_inst/registers[20][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][14]} .original_name {{regfile_inst/registers[20][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][14]} .single_bit_orig_name {regfile_inst/registers[20][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][14]/Q} .original_name {regfile_inst/registers[20][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][15]} .original_name {{regfile_inst/registers[20][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][15]} .single_bit_orig_name {regfile_inst/registers[20][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][15]/Q} .original_name {regfile_inst/registers[20][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][16]} .original_name {{regfile_inst/registers[20][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][16]} .single_bit_orig_name {regfile_inst/registers[20][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][16]/Q} .original_name {regfile_inst/registers[20][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][17]} .original_name {{regfile_inst/registers[20][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][17]} .single_bit_orig_name {regfile_inst/registers[20][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][17]/Q} .original_name {regfile_inst/registers[20][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][18]} .original_name {{regfile_inst/registers[20][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][18]} .single_bit_orig_name {regfile_inst/registers[20][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][18]/Q} .original_name {regfile_inst/registers[20][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][19]} .original_name {{regfile_inst/registers[20][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][19]} .single_bit_orig_name {regfile_inst/registers[20][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][19]/Q} .original_name {regfile_inst/registers[20][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][20]} .original_name {{regfile_inst/registers[20][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][20]} .single_bit_orig_name {regfile_inst/registers[20][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][20]/Q} .original_name {regfile_inst/registers[20][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][21]} .original_name {{regfile_inst/registers[20][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][21]} .single_bit_orig_name {regfile_inst/registers[20][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][21]/Q} .original_name {regfile_inst/registers[20][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][22]} .original_name {{regfile_inst/registers[20][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][22]} .single_bit_orig_name {regfile_inst/registers[20][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][22]/Q} .original_name {regfile_inst/registers[20][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][23]} .original_name {{regfile_inst/registers[20][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][23]} .single_bit_orig_name {regfile_inst/registers[20][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][23]/Q} .original_name {regfile_inst/registers[20][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][24]} .original_name {{regfile_inst/registers[20][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][24]} .single_bit_orig_name {regfile_inst/registers[20][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][24]/Q} .original_name {regfile_inst/registers[20][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][25]} .original_name {{regfile_inst/registers[20][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][25]} .single_bit_orig_name {regfile_inst/registers[20][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][25]/Q} .original_name {regfile_inst/registers[20][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][26]} .original_name {{regfile_inst/registers[20][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][26]} .single_bit_orig_name {regfile_inst/registers[20][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][26]/Q} .original_name {regfile_inst/registers[20][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][27]} .original_name {{regfile_inst/registers[20][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][27]} .single_bit_orig_name {regfile_inst/registers[20][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][27]/Q} .original_name {regfile_inst/registers[20][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][28]} .original_name {{regfile_inst/registers[20][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][28]} .single_bit_orig_name {regfile_inst/registers[20][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][28]/Q} .original_name {regfile_inst/registers[20][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][29]} .original_name {{regfile_inst/registers[20][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][29]} .single_bit_orig_name {regfile_inst/registers[20][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][29]/Q} .original_name {regfile_inst/registers[20][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][30]} .original_name {{regfile_inst/registers[20][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][30]} .single_bit_orig_name {regfile_inst/registers[20][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][30]/Q} .original_name {regfile_inst/registers[20][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][31]} .original_name {{regfile_inst/registers[20][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][31]} .single_bit_orig_name {regfile_inst/registers[20][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[20][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[20][31]/Q} .original_name {regfile_inst/registers[20][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][0]} .original_name {{regfile_inst/registers[21][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][0]} .single_bit_orig_name {regfile_inst/registers[21][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][0]/Q} .original_name {regfile_inst/registers[21][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][1]} .original_name {{regfile_inst/registers[21][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][1]} .single_bit_orig_name {regfile_inst/registers[21][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][1]/Q} .original_name {regfile_inst/registers[21][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][2]} .original_name {{regfile_inst/registers[21][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][2]} .single_bit_orig_name {regfile_inst/registers[21][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][2]/Q} .original_name {regfile_inst/registers[21][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][3]} .original_name {{regfile_inst/registers[21][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][3]} .single_bit_orig_name {regfile_inst/registers[21][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][3]/Q} .original_name {regfile_inst/registers[21][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][4]} .original_name {{regfile_inst/registers[21][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][4]} .single_bit_orig_name {regfile_inst/registers[21][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][4]/Q} .original_name {regfile_inst/registers[21][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][5]} .original_name {{regfile_inst/registers[21][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][5]} .single_bit_orig_name {regfile_inst/registers[21][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][5]/Q} .original_name {regfile_inst/registers[21][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][6]} .original_name {{regfile_inst/registers[21][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][6]} .single_bit_orig_name {regfile_inst/registers[21][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][6]/Q} .original_name {regfile_inst/registers[21][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][7]} .original_name {{regfile_inst/registers[21][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][7]} .single_bit_orig_name {regfile_inst/registers[21][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][7]/Q} .original_name {regfile_inst/registers[21][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][8]} .original_name {{regfile_inst/registers[21][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][8]} .single_bit_orig_name {regfile_inst/registers[21][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][8]/Q} .original_name {regfile_inst/registers[21][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][9]} .original_name {{regfile_inst/registers[21][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][9]} .single_bit_orig_name {regfile_inst/registers[21][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][9]/Q} .original_name {regfile_inst/registers[21][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][10]} .original_name {{regfile_inst/registers[21][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][10]} .single_bit_orig_name {regfile_inst/registers[21][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][10]/Q} .original_name {regfile_inst/registers[21][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][11]} .original_name {{regfile_inst/registers[21][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][11]} .single_bit_orig_name {regfile_inst/registers[21][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][11]/Q} .original_name {regfile_inst/registers[21][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][12]} .original_name {{regfile_inst/registers[21][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][12]} .single_bit_orig_name {regfile_inst/registers[21][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][12]/Q} .original_name {regfile_inst/registers[21][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][13]} .original_name {{regfile_inst/registers[21][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][13]} .single_bit_orig_name {regfile_inst/registers[21][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][13]/Q} .original_name {regfile_inst/registers[21][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][14]} .original_name {{regfile_inst/registers[21][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][14]} .single_bit_orig_name {regfile_inst/registers[21][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][14]/Q} .original_name {regfile_inst/registers[21][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][15]} .original_name {{regfile_inst/registers[21][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][15]} .single_bit_orig_name {regfile_inst/registers[21][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][15]/Q} .original_name {regfile_inst/registers[21][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][16]} .original_name {{regfile_inst/registers[21][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][16]} .single_bit_orig_name {regfile_inst/registers[21][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][16]/Q} .original_name {regfile_inst/registers[21][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][17]} .original_name {{regfile_inst/registers[21][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][17]} .single_bit_orig_name {regfile_inst/registers[21][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][17]/Q} .original_name {regfile_inst/registers[21][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][18]} .original_name {{regfile_inst/registers[21][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][18]} .single_bit_orig_name {regfile_inst/registers[21][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][18]/Q} .original_name {regfile_inst/registers[21][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][19]} .original_name {{regfile_inst/registers[21][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][19]} .single_bit_orig_name {regfile_inst/registers[21][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][19]/Q} .original_name {regfile_inst/registers[21][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][20]} .original_name {{regfile_inst/registers[21][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][20]} .single_bit_orig_name {regfile_inst/registers[21][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][20]/Q} .original_name {regfile_inst/registers[21][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][21]} .original_name {{regfile_inst/registers[21][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][21]} .single_bit_orig_name {regfile_inst/registers[21][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][21]/Q} .original_name {regfile_inst/registers[21][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][22]} .original_name {{regfile_inst/registers[21][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][22]} .single_bit_orig_name {regfile_inst/registers[21][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][22]/Q} .original_name {regfile_inst/registers[21][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][23]} .original_name {{regfile_inst/registers[21][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][23]} .single_bit_orig_name {regfile_inst/registers[21][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][23]/Q} .original_name {regfile_inst/registers[21][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][24]} .original_name {{regfile_inst/registers[21][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][24]} .single_bit_orig_name {regfile_inst/registers[21][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][24]/Q} .original_name {regfile_inst/registers[21][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][25]} .original_name {{regfile_inst/registers[21][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][25]} .single_bit_orig_name {regfile_inst/registers[21][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][25]/Q} .original_name {regfile_inst/registers[21][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][26]} .original_name {{regfile_inst/registers[21][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][26]} .single_bit_orig_name {regfile_inst/registers[21][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][26]/Q} .original_name {regfile_inst/registers[21][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][27]} .original_name {{regfile_inst/registers[21][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][27]} .single_bit_orig_name {regfile_inst/registers[21][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][27]/Q} .original_name {regfile_inst/registers[21][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][28]} .original_name {{regfile_inst/registers[21][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][28]} .single_bit_orig_name {regfile_inst/registers[21][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][28]/Q} .original_name {regfile_inst/registers[21][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][29]} .original_name {{regfile_inst/registers[21][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][29]} .single_bit_orig_name {regfile_inst/registers[21][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][29]/Q} .original_name {regfile_inst/registers[21][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][30]} .original_name {{regfile_inst/registers[21][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][30]} .single_bit_orig_name {regfile_inst/registers[21][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][30]/Q} .original_name {regfile_inst/registers[21][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][31]} .original_name {{regfile_inst/registers[21][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][31]} .single_bit_orig_name {regfile_inst/registers[21][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[21][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[21][31]/Q} .original_name {regfile_inst/registers[21][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][0]} .original_name {{regfile_inst/registers[22][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][0]} .single_bit_orig_name {regfile_inst/registers[22][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][0]/Q} .original_name {regfile_inst/registers[22][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][1]} .original_name {{regfile_inst/registers[22][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][1]} .single_bit_orig_name {regfile_inst/registers[22][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][1]/Q} .original_name {regfile_inst/registers[22][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][2]} .original_name {{regfile_inst/registers[22][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][2]} .single_bit_orig_name {regfile_inst/registers[22][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][2]/Q} .original_name {regfile_inst/registers[22][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][3]} .original_name {{regfile_inst/registers[22][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][3]} .single_bit_orig_name {regfile_inst/registers[22][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][3]/Q} .original_name {regfile_inst/registers[22][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][4]} .original_name {{regfile_inst/registers[22][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][4]} .single_bit_orig_name {regfile_inst/registers[22][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][4]/Q} .original_name {regfile_inst/registers[22][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][5]} .original_name {{regfile_inst/registers[22][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][5]} .single_bit_orig_name {regfile_inst/registers[22][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][5]/Q} .original_name {regfile_inst/registers[22][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][6]} .original_name {{regfile_inst/registers[22][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][6]} .single_bit_orig_name {regfile_inst/registers[22][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][6]/Q} .original_name {regfile_inst/registers[22][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][7]} .original_name {{regfile_inst/registers[22][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][7]} .single_bit_orig_name {regfile_inst/registers[22][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][7]/Q} .original_name {regfile_inst/registers[22][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][8]} .original_name {{regfile_inst/registers[22][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][8]} .single_bit_orig_name {regfile_inst/registers[22][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][8]/Q} .original_name {regfile_inst/registers[22][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][9]} .original_name {{regfile_inst/registers[22][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][9]} .single_bit_orig_name {regfile_inst/registers[22][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][9]/Q} .original_name {regfile_inst/registers[22][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][10]} .original_name {{regfile_inst/registers[22][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][10]} .single_bit_orig_name {regfile_inst/registers[22][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][10]/Q} .original_name {regfile_inst/registers[22][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][11]} .original_name {{regfile_inst/registers[22][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][11]} .single_bit_orig_name {regfile_inst/registers[22][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][11]/Q} .original_name {regfile_inst/registers[22][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][12]} .original_name {{regfile_inst/registers[22][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][12]} .single_bit_orig_name {regfile_inst/registers[22][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][12]/Q} .original_name {regfile_inst/registers[22][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][13]} .original_name {{regfile_inst/registers[22][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][13]} .single_bit_orig_name {regfile_inst/registers[22][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][13]/Q} .original_name {regfile_inst/registers[22][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][14]} .original_name {{regfile_inst/registers[22][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][14]} .single_bit_orig_name {regfile_inst/registers[22][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][14]/Q} .original_name {regfile_inst/registers[22][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][15]} .original_name {{regfile_inst/registers[22][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][15]} .single_bit_orig_name {regfile_inst/registers[22][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][15]/Q} .original_name {regfile_inst/registers[22][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][16]} .original_name {{regfile_inst/registers[22][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][16]} .single_bit_orig_name {regfile_inst/registers[22][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][16]/Q} .original_name {regfile_inst/registers[22][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][17]} .original_name {{regfile_inst/registers[22][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][17]} .single_bit_orig_name {regfile_inst/registers[22][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][17]/Q} .original_name {regfile_inst/registers[22][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][18]} .original_name {{regfile_inst/registers[22][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][18]} .single_bit_orig_name {regfile_inst/registers[22][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][18]/Q} .original_name {regfile_inst/registers[22][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][19]} .original_name {{regfile_inst/registers[22][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][19]} .single_bit_orig_name {regfile_inst/registers[22][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][19]/Q} .original_name {regfile_inst/registers[22][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][20]} .original_name {{regfile_inst/registers[22][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][20]} .single_bit_orig_name {regfile_inst/registers[22][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][20]/Q} .original_name {regfile_inst/registers[22][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][21]} .original_name {{regfile_inst/registers[22][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][21]} .single_bit_orig_name {regfile_inst/registers[22][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][21]/Q} .original_name {regfile_inst/registers[22][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][22]} .original_name {{regfile_inst/registers[22][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][22]} .single_bit_orig_name {regfile_inst/registers[22][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][22]/Q} .original_name {regfile_inst/registers[22][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][23]} .original_name {{regfile_inst/registers[22][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][23]} .single_bit_orig_name {regfile_inst/registers[22][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][23]/Q} .original_name {regfile_inst/registers[22][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][24]} .original_name {{regfile_inst/registers[22][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][24]} .single_bit_orig_name {regfile_inst/registers[22][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][24]/Q} .original_name {regfile_inst/registers[22][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][25]} .original_name {{regfile_inst/registers[22][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][25]} .single_bit_orig_name {regfile_inst/registers[22][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][25]/Q} .original_name {regfile_inst/registers[22][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][26]} .original_name {{regfile_inst/registers[22][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][26]} .single_bit_orig_name {regfile_inst/registers[22][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][26]/Q} .original_name {regfile_inst/registers[22][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][27]} .original_name {{regfile_inst/registers[22][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][27]} .single_bit_orig_name {regfile_inst/registers[22][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][27]/Q} .original_name {regfile_inst/registers[22][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][28]} .original_name {{regfile_inst/registers[22][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][28]} .single_bit_orig_name {regfile_inst/registers[22][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][28]/Q} .original_name {regfile_inst/registers[22][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][29]} .original_name {{regfile_inst/registers[22][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][29]} .single_bit_orig_name {regfile_inst/registers[22][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][29]/Q} .original_name {regfile_inst/registers[22][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][30]} .original_name {{regfile_inst/registers[22][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][30]} .single_bit_orig_name {regfile_inst/registers[22][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][30]/Q} .original_name {regfile_inst/registers[22][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][31]} .original_name {{regfile_inst/registers[22][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][31]} .single_bit_orig_name {regfile_inst/registers[22][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[22][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[22][31]/Q} .original_name {regfile_inst/registers[22][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][0]} .original_name {{regfile_inst/registers[23][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][0]} .single_bit_orig_name {regfile_inst/registers[23][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][0]/Q} .original_name {regfile_inst/registers[23][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][1]} .original_name {{regfile_inst/registers[23][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][1]} .single_bit_orig_name {regfile_inst/registers[23][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][1]/Q} .original_name {regfile_inst/registers[23][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][2]} .original_name {{regfile_inst/registers[23][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][2]} .single_bit_orig_name {regfile_inst/registers[23][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][2]/Q} .original_name {regfile_inst/registers[23][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][3]} .original_name {{regfile_inst/registers[23][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][3]} .single_bit_orig_name {regfile_inst/registers[23][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][3]/Q} .original_name {regfile_inst/registers[23][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][4]} .original_name {{regfile_inst/registers[23][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][4]} .single_bit_orig_name {regfile_inst/registers[23][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][4]/Q} .original_name {regfile_inst/registers[23][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][5]} .original_name {{regfile_inst/registers[23][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][5]} .single_bit_orig_name {regfile_inst/registers[23][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][5]/Q} .original_name {regfile_inst/registers[23][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][6]} .original_name {{regfile_inst/registers[23][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][6]} .single_bit_orig_name {regfile_inst/registers[23][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][6]/Q} .original_name {regfile_inst/registers[23][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][7]} .original_name {{regfile_inst/registers[23][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][7]} .single_bit_orig_name {regfile_inst/registers[23][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][7]/Q} .original_name {regfile_inst/registers[23][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][8]} .original_name {{regfile_inst/registers[23][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][8]} .single_bit_orig_name {regfile_inst/registers[23][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][8]/Q} .original_name {regfile_inst/registers[23][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][9]} .original_name {{regfile_inst/registers[23][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][9]} .single_bit_orig_name {regfile_inst/registers[23][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][9]/Q} .original_name {regfile_inst/registers[23][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][10]} .original_name {{regfile_inst/registers[23][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][10]} .single_bit_orig_name {regfile_inst/registers[23][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][10]/Q} .original_name {regfile_inst/registers[23][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][11]} .original_name {{regfile_inst/registers[23][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][11]} .single_bit_orig_name {regfile_inst/registers[23][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][11]/Q} .original_name {regfile_inst/registers[23][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][12]} .original_name {{regfile_inst/registers[23][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][12]} .single_bit_orig_name {regfile_inst/registers[23][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][12]/Q} .original_name {regfile_inst/registers[23][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][13]} .original_name {{regfile_inst/registers[23][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][13]} .single_bit_orig_name {regfile_inst/registers[23][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][13]/Q} .original_name {regfile_inst/registers[23][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][14]} .original_name {{regfile_inst/registers[23][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][14]} .single_bit_orig_name {regfile_inst/registers[23][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][14]/Q} .original_name {regfile_inst/registers[23][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][15]} .original_name {{regfile_inst/registers[23][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][15]} .single_bit_orig_name {regfile_inst/registers[23][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][15]/Q} .original_name {regfile_inst/registers[23][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][16]} .original_name {{regfile_inst/registers[23][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][16]} .single_bit_orig_name {regfile_inst/registers[23][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][16]/Q} .original_name {regfile_inst/registers[23][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][17]} .original_name {{regfile_inst/registers[23][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][17]} .single_bit_orig_name {regfile_inst/registers[23][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][17]/Q} .original_name {regfile_inst/registers[23][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][18]} .original_name {{regfile_inst/registers[23][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][18]} .single_bit_orig_name {regfile_inst/registers[23][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][18]/Q} .original_name {regfile_inst/registers[23][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][19]} .original_name {{regfile_inst/registers[23][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][19]} .single_bit_orig_name {regfile_inst/registers[23][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][19]/Q} .original_name {regfile_inst/registers[23][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][20]} .original_name {{regfile_inst/registers[23][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][20]} .single_bit_orig_name {regfile_inst/registers[23][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][20]/Q} .original_name {regfile_inst/registers[23][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][21]} .original_name {{regfile_inst/registers[23][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][21]} .single_bit_orig_name {regfile_inst/registers[23][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][21]/Q} .original_name {regfile_inst/registers[23][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][22]} .original_name {{regfile_inst/registers[23][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][22]} .single_bit_orig_name {regfile_inst/registers[23][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][22]/Q} .original_name {regfile_inst/registers[23][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][23]} .original_name {{regfile_inst/registers[23][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][23]} .single_bit_orig_name {regfile_inst/registers[23][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][23]/Q} .original_name {regfile_inst/registers[23][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][24]} .original_name {{regfile_inst/registers[23][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][24]} .single_bit_orig_name {regfile_inst/registers[23][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][24]/Q} .original_name {regfile_inst/registers[23][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][25]} .original_name {{regfile_inst/registers[23][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][25]} .single_bit_orig_name {regfile_inst/registers[23][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][25]/Q} .original_name {regfile_inst/registers[23][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][26]} .original_name {{regfile_inst/registers[23][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][26]} .single_bit_orig_name {regfile_inst/registers[23][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][26]/Q} .original_name {regfile_inst/registers[23][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][27]} .original_name {{regfile_inst/registers[23][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][27]} .single_bit_orig_name {regfile_inst/registers[23][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][27]/Q} .original_name {regfile_inst/registers[23][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][28]} .original_name {{regfile_inst/registers[23][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][28]} .single_bit_orig_name {regfile_inst/registers[23][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][28]/Q} .original_name {regfile_inst/registers[23][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][29]} .original_name {{regfile_inst/registers[23][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][29]} .single_bit_orig_name {regfile_inst/registers[23][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][29]/Q} .original_name {regfile_inst/registers[23][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][30]} .original_name {{regfile_inst/registers[23][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][30]} .single_bit_orig_name {regfile_inst/registers[23][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][30]/Q} .original_name {regfile_inst/registers[23][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][31]} .original_name {{regfile_inst/registers[23][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][31]} .single_bit_orig_name {regfile_inst/registers[23][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[23][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[23][31]/Q} .original_name {regfile_inst/registers[23][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][0]} .original_name {{regfile_inst/registers[24][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][0]} .single_bit_orig_name {regfile_inst/registers[24][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][0]/Q} .original_name {regfile_inst/registers[24][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][1]} .original_name {{regfile_inst/registers[24][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][1]} .single_bit_orig_name {regfile_inst/registers[24][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][1]/Q} .original_name {regfile_inst/registers[24][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][2]} .original_name {{regfile_inst/registers[24][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][2]} .single_bit_orig_name {regfile_inst/registers[24][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][2]/Q} .original_name {regfile_inst/registers[24][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][3]} .original_name {{regfile_inst/registers[24][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][3]} .single_bit_orig_name {regfile_inst/registers[24][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][3]/Q} .original_name {regfile_inst/registers[24][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][4]} .original_name {{regfile_inst/registers[24][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][4]} .single_bit_orig_name {regfile_inst/registers[24][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][4]/Q} .original_name {regfile_inst/registers[24][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][5]} .original_name {{regfile_inst/registers[24][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][5]} .single_bit_orig_name {regfile_inst/registers[24][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][5]/Q} .original_name {regfile_inst/registers[24][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][6]} .original_name {{regfile_inst/registers[24][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][6]} .single_bit_orig_name {regfile_inst/registers[24][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][6]/Q} .original_name {regfile_inst/registers[24][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][7]} .original_name {{regfile_inst/registers[24][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][7]} .single_bit_orig_name {regfile_inst/registers[24][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][7]/Q} .original_name {regfile_inst/registers[24][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][8]} .original_name {{regfile_inst/registers[24][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][8]} .single_bit_orig_name {regfile_inst/registers[24][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][8]/Q} .original_name {regfile_inst/registers[24][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][9]} .original_name {{regfile_inst/registers[24][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][9]} .single_bit_orig_name {regfile_inst/registers[24][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][9]/Q} .original_name {regfile_inst/registers[24][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][10]} .original_name {{regfile_inst/registers[24][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][10]} .single_bit_orig_name {regfile_inst/registers[24][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][10]/Q} .original_name {regfile_inst/registers[24][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][11]} .original_name {{regfile_inst/registers[24][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][11]} .single_bit_orig_name {regfile_inst/registers[24][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][11]/Q} .original_name {regfile_inst/registers[24][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][12]} .original_name {{regfile_inst/registers[24][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][12]} .single_bit_orig_name {regfile_inst/registers[24][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][12]/Q} .original_name {regfile_inst/registers[24][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][13]} .original_name {{regfile_inst/registers[24][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][13]} .single_bit_orig_name {regfile_inst/registers[24][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][13]/Q} .original_name {regfile_inst/registers[24][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][14]} .original_name {{regfile_inst/registers[24][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][14]} .single_bit_orig_name {regfile_inst/registers[24][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][14]/Q} .original_name {regfile_inst/registers[24][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][15]} .original_name {{regfile_inst/registers[24][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][15]} .single_bit_orig_name {regfile_inst/registers[24][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][15]/Q} .original_name {regfile_inst/registers[24][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][16]} .original_name {{regfile_inst/registers[24][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][16]} .single_bit_orig_name {regfile_inst/registers[24][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][16]/Q} .original_name {regfile_inst/registers[24][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][17]} .original_name {{regfile_inst/registers[24][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][17]} .single_bit_orig_name {regfile_inst/registers[24][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][17]/Q} .original_name {regfile_inst/registers[24][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][18]} .original_name {{regfile_inst/registers[24][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][18]} .single_bit_orig_name {regfile_inst/registers[24][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][18]/Q} .original_name {regfile_inst/registers[24][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][19]} .original_name {{regfile_inst/registers[24][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][19]} .single_bit_orig_name {regfile_inst/registers[24][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][19]/Q} .original_name {regfile_inst/registers[24][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][20]} .original_name {{regfile_inst/registers[24][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][20]} .single_bit_orig_name {regfile_inst/registers[24][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][20]/Q} .original_name {regfile_inst/registers[24][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][21]} .original_name {{regfile_inst/registers[24][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][21]} .single_bit_orig_name {regfile_inst/registers[24][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][21]/Q} .original_name {regfile_inst/registers[24][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][22]} .original_name {{regfile_inst/registers[24][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][22]} .single_bit_orig_name {regfile_inst/registers[24][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][22]/Q} .original_name {regfile_inst/registers[24][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][23]} .original_name {{regfile_inst/registers[24][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][23]} .single_bit_orig_name {regfile_inst/registers[24][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][23]/Q} .original_name {regfile_inst/registers[24][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][24]} .original_name {{regfile_inst/registers[24][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][24]} .single_bit_orig_name {regfile_inst/registers[24][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][24]/Q} .original_name {regfile_inst/registers[24][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][25]} .original_name {{regfile_inst/registers[24][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][25]} .single_bit_orig_name {regfile_inst/registers[24][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][25]/Q} .original_name {regfile_inst/registers[24][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][26]} .original_name {{regfile_inst/registers[24][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][26]} .single_bit_orig_name {regfile_inst/registers[24][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][26]/Q} .original_name {regfile_inst/registers[24][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][27]} .original_name {{regfile_inst/registers[24][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][27]} .single_bit_orig_name {regfile_inst/registers[24][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][27]/Q} .original_name {regfile_inst/registers[24][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][28]} .original_name {{regfile_inst/registers[24][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][28]} .single_bit_orig_name {regfile_inst/registers[24][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][28]/Q} .original_name {regfile_inst/registers[24][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][29]} .original_name {{regfile_inst/registers[24][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][29]} .single_bit_orig_name {regfile_inst/registers[24][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][29]/Q} .original_name {regfile_inst/registers[24][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][30]} .original_name {{regfile_inst/registers[24][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][30]} .single_bit_orig_name {regfile_inst/registers[24][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][30]/Q} .original_name {regfile_inst/registers[24][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][31]} .original_name {{regfile_inst/registers[24][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][31]} .single_bit_orig_name {regfile_inst/registers[24][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[24][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[24][31]/Q} .original_name {regfile_inst/registers[24][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][0]} .original_name {{regfile_inst/registers[25][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][0]} .single_bit_orig_name {regfile_inst/registers[25][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][0]/Q} .original_name {regfile_inst/registers[25][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][1]} .original_name {{regfile_inst/registers[25][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][1]} .single_bit_orig_name {regfile_inst/registers[25][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][1]/Q} .original_name {regfile_inst/registers[25][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][2]} .original_name {{regfile_inst/registers[25][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][2]} .single_bit_orig_name {regfile_inst/registers[25][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][2]/Q} .original_name {regfile_inst/registers[25][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][3]} .original_name {{regfile_inst/registers[25][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][3]} .single_bit_orig_name {regfile_inst/registers[25][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][3]/Q} .original_name {regfile_inst/registers[25][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][4]} .original_name {{regfile_inst/registers[25][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][4]} .single_bit_orig_name {regfile_inst/registers[25][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][4]/Q} .original_name {regfile_inst/registers[25][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][5]} .original_name {{regfile_inst/registers[25][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][5]} .single_bit_orig_name {regfile_inst/registers[25][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][5]/Q} .original_name {regfile_inst/registers[25][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][6]} .original_name {{regfile_inst/registers[25][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][6]} .single_bit_orig_name {regfile_inst/registers[25][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][6]/Q} .original_name {regfile_inst/registers[25][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][7]} .original_name {{regfile_inst/registers[25][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][7]} .single_bit_orig_name {regfile_inst/registers[25][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][7]/Q} .original_name {regfile_inst/registers[25][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][8]} .original_name {{regfile_inst/registers[25][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][8]} .single_bit_orig_name {regfile_inst/registers[25][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][8]/Q} .original_name {regfile_inst/registers[25][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][9]} .original_name {{regfile_inst/registers[25][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][9]} .single_bit_orig_name {regfile_inst/registers[25][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][9]/Q} .original_name {regfile_inst/registers[25][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][10]} .original_name {{regfile_inst/registers[25][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][10]} .single_bit_orig_name {regfile_inst/registers[25][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][10]/Q} .original_name {regfile_inst/registers[25][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][11]} .original_name {{regfile_inst/registers[25][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][11]} .single_bit_orig_name {regfile_inst/registers[25][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][11]/Q} .original_name {regfile_inst/registers[25][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][12]} .original_name {{regfile_inst/registers[25][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][12]} .single_bit_orig_name {regfile_inst/registers[25][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][12]/Q} .original_name {regfile_inst/registers[25][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][13]} .original_name {{regfile_inst/registers[25][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][13]} .single_bit_orig_name {regfile_inst/registers[25][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][13]/Q} .original_name {regfile_inst/registers[25][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][14]} .original_name {{regfile_inst/registers[25][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][14]} .single_bit_orig_name {regfile_inst/registers[25][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][14]/Q} .original_name {regfile_inst/registers[25][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][15]} .original_name {{regfile_inst/registers[25][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][15]} .single_bit_orig_name {regfile_inst/registers[25][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][15]/Q} .original_name {regfile_inst/registers[25][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][16]} .original_name {{regfile_inst/registers[25][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][16]} .single_bit_orig_name {regfile_inst/registers[25][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][16]/Q} .original_name {regfile_inst/registers[25][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][17]} .original_name {{regfile_inst/registers[25][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][17]} .single_bit_orig_name {regfile_inst/registers[25][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][17]/Q} .original_name {regfile_inst/registers[25][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][18]} .original_name {{regfile_inst/registers[25][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][18]} .single_bit_orig_name {regfile_inst/registers[25][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][18]/Q} .original_name {regfile_inst/registers[25][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][19]} .original_name {{regfile_inst/registers[25][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][19]} .single_bit_orig_name {regfile_inst/registers[25][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][19]/Q} .original_name {regfile_inst/registers[25][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][20]} .original_name {{regfile_inst/registers[25][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][20]} .single_bit_orig_name {regfile_inst/registers[25][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][20]/Q} .original_name {regfile_inst/registers[25][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][21]} .original_name {{regfile_inst/registers[25][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][21]} .single_bit_orig_name {regfile_inst/registers[25][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][21]/Q} .original_name {regfile_inst/registers[25][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][22]} .original_name {{regfile_inst/registers[25][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][22]} .single_bit_orig_name {regfile_inst/registers[25][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][22]/Q} .original_name {regfile_inst/registers[25][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][23]} .original_name {{regfile_inst/registers[25][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][23]} .single_bit_orig_name {regfile_inst/registers[25][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][23]/Q} .original_name {regfile_inst/registers[25][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][24]} .original_name {{regfile_inst/registers[25][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][24]} .single_bit_orig_name {regfile_inst/registers[25][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][24]/Q} .original_name {regfile_inst/registers[25][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][25]} .original_name {{regfile_inst/registers[25][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][25]} .single_bit_orig_name {regfile_inst/registers[25][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][25]/Q} .original_name {regfile_inst/registers[25][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][26]} .original_name {{regfile_inst/registers[25][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][26]} .single_bit_orig_name {regfile_inst/registers[25][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][26]/Q} .original_name {regfile_inst/registers[25][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][27]} .original_name {{regfile_inst/registers[25][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][27]} .single_bit_orig_name {regfile_inst/registers[25][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][27]/Q} .original_name {regfile_inst/registers[25][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][28]} .original_name {{regfile_inst/registers[25][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][28]} .single_bit_orig_name {regfile_inst/registers[25][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][28]/Q} .original_name {regfile_inst/registers[25][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][29]} .original_name {{regfile_inst/registers[25][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][29]} .single_bit_orig_name {regfile_inst/registers[25][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][29]/Q} .original_name {regfile_inst/registers[25][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][30]} .original_name {{regfile_inst/registers[25][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][30]} .single_bit_orig_name {regfile_inst/registers[25][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][30]/Q} .original_name {regfile_inst/registers[25][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][31]} .original_name {{regfile_inst/registers[25][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][31]} .single_bit_orig_name {regfile_inst/registers[25][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[25][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[25][31]/Q} .original_name {regfile_inst/registers[25][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][0]} .original_name {{regfile_inst/registers[26][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][0]} .single_bit_orig_name {regfile_inst/registers[26][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][0]/Q} .original_name {regfile_inst/registers[26][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][1]} .original_name {{regfile_inst/registers[26][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][1]} .single_bit_orig_name {regfile_inst/registers[26][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][1]/Q} .original_name {regfile_inst/registers[26][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][2]} .original_name {{regfile_inst/registers[26][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][2]} .single_bit_orig_name {regfile_inst/registers[26][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][2]/Q} .original_name {regfile_inst/registers[26][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][3]} .original_name {{regfile_inst/registers[26][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][3]} .single_bit_orig_name {regfile_inst/registers[26][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][3]/Q} .original_name {regfile_inst/registers[26][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][4]} .original_name {{regfile_inst/registers[26][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][4]} .single_bit_orig_name {regfile_inst/registers[26][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][4]/Q} .original_name {regfile_inst/registers[26][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][5]} .original_name {{regfile_inst/registers[26][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][5]} .single_bit_orig_name {regfile_inst/registers[26][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][5]/Q} .original_name {regfile_inst/registers[26][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][6]} .original_name {{regfile_inst/registers[26][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][6]} .single_bit_orig_name {regfile_inst/registers[26][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][6]/Q} .original_name {regfile_inst/registers[26][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][7]} .original_name {{regfile_inst/registers[26][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][7]} .single_bit_orig_name {regfile_inst/registers[26][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][7]/Q} .original_name {regfile_inst/registers[26][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][8]} .original_name {{regfile_inst/registers[26][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][8]} .single_bit_orig_name {regfile_inst/registers[26][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][8]/Q} .original_name {regfile_inst/registers[26][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][9]} .original_name {{regfile_inst/registers[26][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][9]} .single_bit_orig_name {regfile_inst/registers[26][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][9]/Q} .original_name {regfile_inst/registers[26][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][10]} .original_name {{regfile_inst/registers[26][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][10]} .single_bit_orig_name {regfile_inst/registers[26][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][10]/Q} .original_name {regfile_inst/registers[26][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][11]} .original_name {{regfile_inst/registers[26][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][11]} .single_bit_orig_name {regfile_inst/registers[26][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][11]/Q} .original_name {regfile_inst/registers[26][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][12]} .original_name {{regfile_inst/registers[26][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][12]} .single_bit_orig_name {regfile_inst/registers[26][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][12]/Q} .original_name {regfile_inst/registers[26][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][13]} .original_name {{regfile_inst/registers[26][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][13]} .single_bit_orig_name {regfile_inst/registers[26][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][13]/Q} .original_name {regfile_inst/registers[26][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][14]} .original_name {{regfile_inst/registers[26][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][14]} .single_bit_orig_name {regfile_inst/registers[26][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][14]/Q} .original_name {regfile_inst/registers[26][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][15]} .original_name {{regfile_inst/registers[26][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][15]} .single_bit_orig_name {regfile_inst/registers[26][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][15]/Q} .original_name {regfile_inst/registers[26][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][16]} .original_name {{regfile_inst/registers[26][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][16]} .single_bit_orig_name {regfile_inst/registers[26][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][16]/Q} .original_name {regfile_inst/registers[26][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][17]} .original_name {{regfile_inst/registers[26][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][17]} .single_bit_orig_name {regfile_inst/registers[26][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][17]/Q} .original_name {regfile_inst/registers[26][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][18]} .original_name {{regfile_inst/registers[26][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][18]} .single_bit_orig_name {regfile_inst/registers[26][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][18]/Q} .original_name {regfile_inst/registers[26][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][19]} .original_name {{regfile_inst/registers[26][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][19]} .single_bit_orig_name {regfile_inst/registers[26][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][19]/Q} .original_name {regfile_inst/registers[26][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][20]} .original_name {{regfile_inst/registers[26][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][20]} .single_bit_orig_name {regfile_inst/registers[26][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][20]/Q} .original_name {regfile_inst/registers[26][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][21]} .original_name {{regfile_inst/registers[26][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][21]} .single_bit_orig_name {regfile_inst/registers[26][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][21]/Q} .original_name {regfile_inst/registers[26][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][22]} .original_name {{regfile_inst/registers[26][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][22]} .single_bit_orig_name {regfile_inst/registers[26][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][22]/Q} .original_name {regfile_inst/registers[26][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][23]} .original_name {{regfile_inst/registers[26][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][23]} .single_bit_orig_name {regfile_inst/registers[26][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][23]/Q} .original_name {regfile_inst/registers[26][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][24]} .original_name {{regfile_inst/registers[26][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][24]} .single_bit_orig_name {regfile_inst/registers[26][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][24]/Q} .original_name {regfile_inst/registers[26][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][25]} .original_name {{regfile_inst/registers[26][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][25]} .single_bit_orig_name {regfile_inst/registers[26][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][25]/Q} .original_name {regfile_inst/registers[26][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][26]} .original_name {{regfile_inst/registers[26][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][26]} .single_bit_orig_name {regfile_inst/registers[26][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][26]/Q} .original_name {regfile_inst/registers[26][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][27]} .original_name {{regfile_inst/registers[26][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][27]} .single_bit_orig_name {regfile_inst/registers[26][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][27]/Q} .original_name {regfile_inst/registers[26][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][28]} .original_name {{regfile_inst/registers[26][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][28]} .single_bit_orig_name {regfile_inst/registers[26][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][28]/Q} .original_name {regfile_inst/registers[26][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][29]} .original_name {{regfile_inst/registers[26][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][29]} .single_bit_orig_name {regfile_inst/registers[26][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][29]/Q} .original_name {regfile_inst/registers[26][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][30]} .original_name {{regfile_inst/registers[26][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][30]} .single_bit_orig_name {regfile_inst/registers[26][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][30]/Q} .original_name {regfile_inst/registers[26][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][31]} .original_name {{regfile_inst/registers[26][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][31]} .single_bit_orig_name {regfile_inst/registers[26][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[26][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[26][31]/Q} .original_name {regfile_inst/registers[26][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][0]} .original_name {{regfile_inst/registers[27][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][0]} .single_bit_orig_name {regfile_inst/registers[27][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][0]/Q} .original_name {regfile_inst/registers[27][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][1]} .original_name {{regfile_inst/registers[27][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][1]} .single_bit_orig_name {regfile_inst/registers[27][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][1]/Q} .original_name {regfile_inst/registers[27][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][2]} .original_name {{regfile_inst/registers[27][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][2]} .single_bit_orig_name {regfile_inst/registers[27][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][2]/Q} .original_name {regfile_inst/registers[27][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][3]} .original_name {{regfile_inst/registers[27][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][3]} .single_bit_orig_name {regfile_inst/registers[27][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][3]/Q} .original_name {regfile_inst/registers[27][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][4]} .original_name {{regfile_inst/registers[27][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][4]} .single_bit_orig_name {regfile_inst/registers[27][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][4]/Q} .original_name {regfile_inst/registers[27][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][5]} .original_name {{regfile_inst/registers[27][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][5]} .single_bit_orig_name {regfile_inst/registers[27][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][5]/Q} .original_name {regfile_inst/registers[27][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][6]} .original_name {{regfile_inst/registers[27][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][6]} .single_bit_orig_name {regfile_inst/registers[27][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][6]/Q} .original_name {regfile_inst/registers[27][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][7]} .original_name {{regfile_inst/registers[27][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][7]} .single_bit_orig_name {regfile_inst/registers[27][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][7]/Q} .original_name {regfile_inst/registers[27][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][8]} .original_name {{regfile_inst/registers[27][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][8]} .single_bit_orig_name {regfile_inst/registers[27][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][8]/Q} .original_name {regfile_inst/registers[27][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][9]} .original_name {{regfile_inst/registers[27][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][9]} .single_bit_orig_name {regfile_inst/registers[27][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][9]/Q} .original_name {regfile_inst/registers[27][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][10]} .original_name {{regfile_inst/registers[27][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][10]} .single_bit_orig_name {regfile_inst/registers[27][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][10]/Q} .original_name {regfile_inst/registers[27][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][11]} .original_name {{regfile_inst/registers[27][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][11]} .single_bit_orig_name {regfile_inst/registers[27][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][11]/Q} .original_name {regfile_inst/registers[27][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][12]} .original_name {{regfile_inst/registers[27][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][12]} .single_bit_orig_name {regfile_inst/registers[27][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][12]/Q} .original_name {regfile_inst/registers[27][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][13]} .original_name {{regfile_inst/registers[27][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][13]} .single_bit_orig_name {regfile_inst/registers[27][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][13]/Q} .original_name {regfile_inst/registers[27][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][14]} .original_name {{regfile_inst/registers[27][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][14]} .single_bit_orig_name {regfile_inst/registers[27][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][14]/Q} .original_name {regfile_inst/registers[27][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][15]} .original_name {{regfile_inst/registers[27][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][15]} .single_bit_orig_name {regfile_inst/registers[27][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][15]/Q} .original_name {regfile_inst/registers[27][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][16]} .original_name {{regfile_inst/registers[27][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][16]} .single_bit_orig_name {regfile_inst/registers[27][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][16]/Q} .original_name {regfile_inst/registers[27][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][17]} .original_name {{regfile_inst/registers[27][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][17]} .single_bit_orig_name {regfile_inst/registers[27][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][17]/Q} .original_name {regfile_inst/registers[27][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][18]} .original_name {{regfile_inst/registers[27][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][18]} .single_bit_orig_name {regfile_inst/registers[27][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][18]/Q} .original_name {regfile_inst/registers[27][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][19]} .original_name {{regfile_inst/registers[27][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][19]} .single_bit_orig_name {regfile_inst/registers[27][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][19]/Q} .original_name {regfile_inst/registers[27][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][20]} .original_name {{regfile_inst/registers[27][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][20]} .single_bit_orig_name {regfile_inst/registers[27][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][20]/Q} .original_name {regfile_inst/registers[27][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][21]} .original_name {{regfile_inst/registers[27][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][21]} .single_bit_orig_name {regfile_inst/registers[27][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][21]/Q} .original_name {regfile_inst/registers[27][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][22]} .original_name {{regfile_inst/registers[27][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][22]} .single_bit_orig_name {regfile_inst/registers[27][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][22]/Q} .original_name {regfile_inst/registers[27][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][23]} .original_name {{regfile_inst/registers[27][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][23]} .single_bit_orig_name {regfile_inst/registers[27][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][23]/Q} .original_name {regfile_inst/registers[27][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][24]} .original_name {{regfile_inst/registers[27][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][24]} .single_bit_orig_name {regfile_inst/registers[27][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][24]/Q} .original_name {regfile_inst/registers[27][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][25]} .original_name {{regfile_inst/registers[27][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][25]} .single_bit_orig_name {regfile_inst/registers[27][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][25]/Q} .original_name {regfile_inst/registers[27][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][26]} .original_name {{regfile_inst/registers[27][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][26]} .single_bit_orig_name {regfile_inst/registers[27][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][26]/Q} .original_name {regfile_inst/registers[27][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][27]} .original_name {{regfile_inst/registers[27][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][27]} .single_bit_orig_name {regfile_inst/registers[27][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][27]/Q} .original_name {regfile_inst/registers[27][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][28]} .original_name {{regfile_inst/registers[27][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][28]} .single_bit_orig_name {regfile_inst/registers[27][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][28]/Q} .original_name {regfile_inst/registers[27][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][29]} .original_name {{regfile_inst/registers[27][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][29]} .single_bit_orig_name {regfile_inst/registers[27][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][29]/Q} .original_name {regfile_inst/registers[27][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][30]} .original_name {{regfile_inst/registers[27][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][30]} .single_bit_orig_name {regfile_inst/registers[27][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][30]/Q} .original_name {regfile_inst/registers[27][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][31]} .original_name {{regfile_inst/registers[27][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][31]} .single_bit_orig_name {regfile_inst/registers[27][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[27][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[27][31]/Q} .original_name {regfile_inst/registers[27][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][0]} .original_name {{regfile_inst/registers[28][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][0]} .single_bit_orig_name {regfile_inst/registers[28][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][0]/Q} .original_name {regfile_inst/registers[28][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][1]} .original_name {{regfile_inst/registers[28][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][1]} .single_bit_orig_name {regfile_inst/registers[28][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][1]/Q} .original_name {regfile_inst/registers[28][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][2]} .original_name {{regfile_inst/registers[28][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][2]} .single_bit_orig_name {regfile_inst/registers[28][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][2]/Q} .original_name {regfile_inst/registers[28][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][3]} .original_name {{regfile_inst/registers[28][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][3]} .single_bit_orig_name {regfile_inst/registers[28][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][3]/Q} .original_name {regfile_inst/registers[28][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][4]} .original_name {{regfile_inst/registers[28][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][4]} .single_bit_orig_name {regfile_inst/registers[28][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][4]/Q} .original_name {regfile_inst/registers[28][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][5]} .original_name {{regfile_inst/registers[28][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][5]} .single_bit_orig_name {regfile_inst/registers[28][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][5]/Q} .original_name {regfile_inst/registers[28][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][6]} .original_name {{regfile_inst/registers[28][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][6]} .single_bit_orig_name {regfile_inst/registers[28][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][6]/Q} .original_name {regfile_inst/registers[28][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][7]} .original_name {{regfile_inst/registers[28][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][7]} .single_bit_orig_name {regfile_inst/registers[28][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][7]/Q} .original_name {regfile_inst/registers[28][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][8]} .original_name {{regfile_inst/registers[28][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][8]} .single_bit_orig_name {regfile_inst/registers[28][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][8]/Q} .original_name {regfile_inst/registers[28][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][9]} .original_name {{regfile_inst/registers[28][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][9]} .single_bit_orig_name {regfile_inst/registers[28][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][9]/Q} .original_name {regfile_inst/registers[28][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][10]} .original_name {{regfile_inst/registers[28][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][10]} .single_bit_orig_name {regfile_inst/registers[28][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][10]/Q} .original_name {regfile_inst/registers[28][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][11]} .original_name {{regfile_inst/registers[28][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][11]} .single_bit_orig_name {regfile_inst/registers[28][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][11]/Q} .original_name {regfile_inst/registers[28][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][12]} .original_name {{regfile_inst/registers[28][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][12]} .single_bit_orig_name {regfile_inst/registers[28][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][12]/Q} .original_name {regfile_inst/registers[28][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][13]} .original_name {{regfile_inst/registers[28][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][13]} .single_bit_orig_name {regfile_inst/registers[28][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][13]/Q} .original_name {regfile_inst/registers[28][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][14]} .original_name {{regfile_inst/registers[28][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][14]} .single_bit_orig_name {regfile_inst/registers[28][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][14]/Q} .original_name {regfile_inst/registers[28][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][15]} .original_name {{regfile_inst/registers[28][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][15]} .single_bit_orig_name {regfile_inst/registers[28][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][15]/Q} .original_name {regfile_inst/registers[28][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][16]} .original_name {{regfile_inst/registers[28][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][16]} .single_bit_orig_name {regfile_inst/registers[28][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][16]/Q} .original_name {regfile_inst/registers[28][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][17]} .original_name {{regfile_inst/registers[28][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][17]} .single_bit_orig_name {regfile_inst/registers[28][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][17]/Q} .original_name {regfile_inst/registers[28][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][18]} .original_name {{regfile_inst/registers[28][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][18]} .single_bit_orig_name {regfile_inst/registers[28][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][18]/Q} .original_name {regfile_inst/registers[28][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][19]} .original_name {{regfile_inst/registers[28][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][19]} .single_bit_orig_name {regfile_inst/registers[28][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][19]/Q} .original_name {regfile_inst/registers[28][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][20]} .original_name {{regfile_inst/registers[28][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][20]} .single_bit_orig_name {regfile_inst/registers[28][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][20]/Q} .original_name {regfile_inst/registers[28][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][21]} .original_name {{regfile_inst/registers[28][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][21]} .single_bit_orig_name {regfile_inst/registers[28][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][21]/Q} .original_name {regfile_inst/registers[28][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][22]} .original_name {{regfile_inst/registers[28][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][22]} .single_bit_orig_name {regfile_inst/registers[28][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][22]/Q} .original_name {regfile_inst/registers[28][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][23]} .original_name {{regfile_inst/registers[28][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][23]} .single_bit_orig_name {regfile_inst/registers[28][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][23]/Q} .original_name {regfile_inst/registers[28][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][24]} .original_name {{regfile_inst/registers[28][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][24]} .single_bit_orig_name {regfile_inst/registers[28][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][24]/Q} .original_name {regfile_inst/registers[28][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][25]} .original_name {{regfile_inst/registers[28][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][25]} .single_bit_orig_name {regfile_inst/registers[28][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][25]/Q} .original_name {regfile_inst/registers[28][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][26]} .original_name {{regfile_inst/registers[28][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][26]} .single_bit_orig_name {regfile_inst/registers[28][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][26]/Q} .original_name {regfile_inst/registers[28][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][27]} .original_name {{regfile_inst/registers[28][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][27]} .single_bit_orig_name {regfile_inst/registers[28][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][27]/Q} .original_name {regfile_inst/registers[28][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][28]} .original_name {{regfile_inst/registers[28][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][28]} .single_bit_orig_name {regfile_inst/registers[28][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][28]/Q} .original_name {regfile_inst/registers[28][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][29]} .original_name {{regfile_inst/registers[28][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][29]} .single_bit_orig_name {regfile_inst/registers[28][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][29]/Q} .original_name {regfile_inst/registers[28][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][30]} .original_name {{regfile_inst/registers[28][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][30]} .single_bit_orig_name {regfile_inst/registers[28][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][30]/Q} .original_name {regfile_inst/registers[28][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][31]} .original_name {{regfile_inst/registers[28][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][31]} .single_bit_orig_name {regfile_inst/registers[28][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[28][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[28][31]/Q} .original_name {regfile_inst/registers[28][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][0]} .original_name {{regfile_inst/registers[29][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][0]} .single_bit_orig_name {regfile_inst/registers[29][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][0]/Q} .original_name {regfile_inst/registers[29][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][1]} .original_name {{regfile_inst/registers[29][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][1]} .single_bit_orig_name {regfile_inst/registers[29][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][1]/Q} .original_name {regfile_inst/registers[29][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][2]} .original_name {{regfile_inst/registers[29][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][2]} .single_bit_orig_name {regfile_inst/registers[29][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][2]/Q} .original_name {regfile_inst/registers[29][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][3]} .original_name {{regfile_inst/registers[29][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][3]} .single_bit_orig_name {regfile_inst/registers[29][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][3]/Q} .original_name {regfile_inst/registers[29][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][4]} .original_name {{regfile_inst/registers[29][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][4]} .single_bit_orig_name {regfile_inst/registers[29][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][4]/Q} .original_name {regfile_inst/registers[29][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][5]} .original_name {{regfile_inst/registers[29][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][5]} .single_bit_orig_name {regfile_inst/registers[29][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][5]/Q} .original_name {regfile_inst/registers[29][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][6]} .original_name {{regfile_inst/registers[29][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][6]} .single_bit_orig_name {regfile_inst/registers[29][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][6]/Q} .original_name {regfile_inst/registers[29][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][7]} .original_name {{regfile_inst/registers[29][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][7]} .single_bit_orig_name {regfile_inst/registers[29][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][7]/Q} .original_name {regfile_inst/registers[29][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][8]} .original_name {{regfile_inst/registers[29][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][8]} .single_bit_orig_name {regfile_inst/registers[29][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][8]/Q} .original_name {regfile_inst/registers[29][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][9]} .original_name {{regfile_inst/registers[29][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][9]} .single_bit_orig_name {regfile_inst/registers[29][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][9]/Q} .original_name {regfile_inst/registers[29][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][10]} .original_name {{regfile_inst/registers[29][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][10]} .single_bit_orig_name {regfile_inst/registers[29][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][10]/Q} .original_name {regfile_inst/registers[29][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][11]} .original_name {{regfile_inst/registers[29][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][11]} .single_bit_orig_name {regfile_inst/registers[29][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][11]/Q} .original_name {regfile_inst/registers[29][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][12]} .original_name {{regfile_inst/registers[29][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][12]} .single_bit_orig_name {regfile_inst/registers[29][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][12]/Q} .original_name {regfile_inst/registers[29][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][13]} .original_name {{regfile_inst/registers[29][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][13]} .single_bit_orig_name {regfile_inst/registers[29][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][13]/Q} .original_name {regfile_inst/registers[29][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][14]} .original_name {{regfile_inst/registers[29][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][14]} .single_bit_orig_name {regfile_inst/registers[29][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][14]/Q} .original_name {regfile_inst/registers[29][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][15]} .original_name {{regfile_inst/registers[29][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][15]} .single_bit_orig_name {regfile_inst/registers[29][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][15]/Q} .original_name {regfile_inst/registers[29][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][16]} .original_name {{regfile_inst/registers[29][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][16]} .single_bit_orig_name {regfile_inst/registers[29][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][16]/Q} .original_name {regfile_inst/registers[29][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][17]} .original_name {{regfile_inst/registers[29][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][17]} .single_bit_orig_name {regfile_inst/registers[29][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][17]/Q} .original_name {regfile_inst/registers[29][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][18]} .original_name {{regfile_inst/registers[29][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][18]} .single_bit_orig_name {regfile_inst/registers[29][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][18]/Q} .original_name {regfile_inst/registers[29][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][19]} .original_name {{regfile_inst/registers[29][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][19]} .single_bit_orig_name {regfile_inst/registers[29][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][19]/Q} .original_name {regfile_inst/registers[29][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][20]} .original_name {{regfile_inst/registers[29][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][20]} .single_bit_orig_name {regfile_inst/registers[29][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][20]/Q} .original_name {regfile_inst/registers[29][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][21]} .original_name {{regfile_inst/registers[29][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][21]} .single_bit_orig_name {regfile_inst/registers[29][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][21]/Q} .original_name {regfile_inst/registers[29][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][22]} .original_name {{regfile_inst/registers[29][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][22]} .single_bit_orig_name {regfile_inst/registers[29][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][22]/Q} .original_name {regfile_inst/registers[29][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][23]} .original_name {{regfile_inst/registers[29][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][23]} .single_bit_orig_name {regfile_inst/registers[29][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][23]/Q} .original_name {regfile_inst/registers[29][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][24]} .original_name {{regfile_inst/registers[29][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][24]} .single_bit_orig_name {regfile_inst/registers[29][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][24]/Q} .original_name {regfile_inst/registers[29][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][25]} .original_name {{regfile_inst/registers[29][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][25]} .single_bit_orig_name {regfile_inst/registers[29][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][25]/Q} .original_name {regfile_inst/registers[29][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][26]} .original_name {{regfile_inst/registers[29][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][26]} .single_bit_orig_name {regfile_inst/registers[29][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][26]/Q} .original_name {regfile_inst/registers[29][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][27]} .original_name {{regfile_inst/registers[29][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][27]} .single_bit_orig_name {regfile_inst/registers[29][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][27]/Q} .original_name {regfile_inst/registers[29][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][28]} .original_name {{regfile_inst/registers[29][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][28]} .single_bit_orig_name {regfile_inst/registers[29][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][28]/Q} .original_name {regfile_inst/registers[29][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][29]} .original_name {{regfile_inst/registers[29][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][29]} .single_bit_orig_name {regfile_inst/registers[29][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][29]/Q} .original_name {regfile_inst/registers[29][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][30]} .original_name {{regfile_inst/registers[29][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][30]} .single_bit_orig_name {regfile_inst/registers[29][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][30]/Q} .original_name {regfile_inst/registers[29][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][31]} .original_name {{regfile_inst/registers[29][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][31]} .single_bit_orig_name {regfile_inst/registers[29][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[29][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[29][31]/Q} .original_name {regfile_inst/registers[29][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][0]} .original_name {{regfile_inst/registers[30][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][0]} .single_bit_orig_name {regfile_inst/registers[30][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][0]/Q} .original_name {regfile_inst/registers[30][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][1]} .original_name {{regfile_inst/registers[30][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][1]} .single_bit_orig_name {regfile_inst/registers[30][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][1]/Q} .original_name {regfile_inst/registers[30][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][2]} .original_name {{regfile_inst/registers[30][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][2]} .single_bit_orig_name {regfile_inst/registers[30][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][2]/Q} .original_name {regfile_inst/registers[30][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][3]} .original_name {{regfile_inst/registers[30][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][3]} .single_bit_orig_name {regfile_inst/registers[30][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][3]/Q} .original_name {regfile_inst/registers[30][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][4]} .original_name {{regfile_inst/registers[30][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][4]} .single_bit_orig_name {regfile_inst/registers[30][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][4]/Q} .original_name {regfile_inst/registers[30][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][5]} .original_name {{regfile_inst/registers[30][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][5]} .single_bit_orig_name {regfile_inst/registers[30][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][5]/Q} .original_name {regfile_inst/registers[30][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][6]} .original_name {{regfile_inst/registers[30][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][6]} .single_bit_orig_name {regfile_inst/registers[30][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][6]/Q} .original_name {regfile_inst/registers[30][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][7]} .original_name {{regfile_inst/registers[30][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][7]} .single_bit_orig_name {regfile_inst/registers[30][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][7]/Q} .original_name {regfile_inst/registers[30][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][8]} .original_name {{regfile_inst/registers[30][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][8]} .single_bit_orig_name {regfile_inst/registers[30][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][8]/Q} .original_name {regfile_inst/registers[30][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][9]} .original_name {{regfile_inst/registers[30][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][9]} .single_bit_orig_name {regfile_inst/registers[30][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][9]/Q} .original_name {regfile_inst/registers[30][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][10]} .original_name {{regfile_inst/registers[30][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][10]} .single_bit_orig_name {regfile_inst/registers[30][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][10]/Q} .original_name {regfile_inst/registers[30][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][11]} .original_name {{regfile_inst/registers[30][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][11]} .single_bit_orig_name {regfile_inst/registers[30][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][11]/Q} .original_name {regfile_inst/registers[30][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][12]} .original_name {{regfile_inst/registers[30][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][12]} .single_bit_orig_name {regfile_inst/registers[30][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][12]/Q} .original_name {regfile_inst/registers[30][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][13]} .original_name {{regfile_inst/registers[30][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][13]} .single_bit_orig_name {regfile_inst/registers[30][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][13]/Q} .original_name {regfile_inst/registers[30][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][14]} .original_name {{regfile_inst/registers[30][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][14]} .single_bit_orig_name {regfile_inst/registers[30][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][14]/Q} .original_name {regfile_inst/registers[30][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][15]} .original_name {{regfile_inst/registers[30][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][15]} .single_bit_orig_name {regfile_inst/registers[30][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][15]/Q} .original_name {regfile_inst/registers[30][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][16]} .original_name {{regfile_inst/registers[30][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][16]} .single_bit_orig_name {regfile_inst/registers[30][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][16]/Q} .original_name {regfile_inst/registers[30][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][17]} .original_name {{regfile_inst/registers[30][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][17]} .single_bit_orig_name {regfile_inst/registers[30][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][17]/Q} .original_name {regfile_inst/registers[30][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][18]} .original_name {{regfile_inst/registers[30][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][18]} .single_bit_orig_name {regfile_inst/registers[30][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][18]/Q} .original_name {regfile_inst/registers[30][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][19]} .original_name {{regfile_inst/registers[30][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][19]} .single_bit_orig_name {regfile_inst/registers[30][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][19]/Q} .original_name {regfile_inst/registers[30][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][20]} .original_name {{regfile_inst/registers[30][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][20]} .single_bit_orig_name {regfile_inst/registers[30][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][20]/Q} .original_name {regfile_inst/registers[30][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][21]} .original_name {{regfile_inst/registers[30][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][21]} .single_bit_orig_name {regfile_inst/registers[30][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][21]/Q} .original_name {regfile_inst/registers[30][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][22]} .original_name {{regfile_inst/registers[30][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][22]} .single_bit_orig_name {regfile_inst/registers[30][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][22]/Q} .original_name {regfile_inst/registers[30][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][23]} .original_name {{regfile_inst/registers[30][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][23]} .single_bit_orig_name {regfile_inst/registers[30][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][23]/Q} .original_name {regfile_inst/registers[30][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][24]} .original_name {{regfile_inst/registers[30][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][24]} .single_bit_orig_name {regfile_inst/registers[30][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][24]/Q} .original_name {regfile_inst/registers[30][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][25]} .original_name {{regfile_inst/registers[30][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][25]} .single_bit_orig_name {regfile_inst/registers[30][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][25]/Q} .original_name {regfile_inst/registers[30][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][26]} .original_name {{regfile_inst/registers[30][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][26]} .single_bit_orig_name {regfile_inst/registers[30][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][26]/Q} .original_name {regfile_inst/registers[30][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][27]} .original_name {{regfile_inst/registers[30][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][27]} .single_bit_orig_name {regfile_inst/registers[30][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][27]/Q} .original_name {regfile_inst/registers[30][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][28]} .original_name {{regfile_inst/registers[30][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][28]} .single_bit_orig_name {regfile_inst/registers[30][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][28]/Q} .original_name {regfile_inst/registers[30][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][29]} .original_name {{regfile_inst/registers[30][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][29]} .single_bit_orig_name {regfile_inst/registers[30][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][29]/Q} .original_name {regfile_inst/registers[30][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][30]} .original_name {{regfile_inst/registers[30][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][30]} .single_bit_orig_name {regfile_inst/registers[30][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][30]/Q} .original_name {regfile_inst/registers[30][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][31]} .original_name {{regfile_inst/registers[30][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][31]} .single_bit_orig_name {regfile_inst/registers[30][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[30][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[30][31]/Q} .original_name {regfile_inst/registers[30][31]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][0]} .original_name {{regfile_inst/registers[31][0]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][0]} .single_bit_orig_name {regfile_inst/registers[31][0]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][0]/Q} .original_name {regfile_inst/registers[31][0]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][1]} .original_name {{regfile_inst/registers[31][1]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][1]} .single_bit_orig_name {regfile_inst/registers[31][1]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][1]/Q} .original_name {regfile_inst/registers[31][1]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][2]} .original_name {{regfile_inst/registers[31][2]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][2]} .single_bit_orig_name {regfile_inst/registers[31][2]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][2]/Q} .original_name {regfile_inst/registers[31][2]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][3]} .original_name {{regfile_inst/registers[31][3]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][3]} .single_bit_orig_name {regfile_inst/registers[31][3]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][3]/Q} .original_name {regfile_inst/registers[31][3]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][4]} .original_name {{regfile_inst/registers[31][4]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][4]} .single_bit_orig_name {regfile_inst/registers[31][4]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][4]/Q} .original_name {regfile_inst/registers[31][4]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][5]} .original_name {{regfile_inst/registers[31][5]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][5]} .single_bit_orig_name {regfile_inst/registers[31][5]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][5]/Q} .original_name {regfile_inst/registers[31][5]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][6]} .original_name {{regfile_inst/registers[31][6]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][6]} .single_bit_orig_name {regfile_inst/registers[31][6]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][6]/Q} .original_name {regfile_inst/registers[31][6]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][7]} .original_name {{regfile_inst/registers[31][7]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][7]} .single_bit_orig_name {regfile_inst/registers[31][7]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][7]/Q} .original_name {regfile_inst/registers[31][7]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][8]} .original_name {{regfile_inst/registers[31][8]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][8]} .single_bit_orig_name {regfile_inst/registers[31][8]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][8]/Q} .original_name {regfile_inst/registers[31][8]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][9]} .original_name {{regfile_inst/registers[31][9]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][9]} .single_bit_orig_name {regfile_inst/registers[31][9]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][9]/Q} .original_name {regfile_inst/registers[31][9]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][10]} .original_name {{regfile_inst/registers[31][10]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][10]} .single_bit_orig_name {regfile_inst/registers[31][10]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][10]/Q} .original_name {regfile_inst/registers[31][10]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][11]} .original_name {{regfile_inst/registers[31][11]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][11]} .single_bit_orig_name {regfile_inst/registers[31][11]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][11]/Q} .original_name {regfile_inst/registers[31][11]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][12]} .original_name {{regfile_inst/registers[31][12]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][12]} .single_bit_orig_name {regfile_inst/registers[31][12]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][12]/Q} .original_name {regfile_inst/registers[31][12]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][13]} .original_name {{regfile_inst/registers[31][13]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][13]} .single_bit_orig_name {regfile_inst/registers[31][13]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][13]/Q} .original_name {regfile_inst/registers[31][13]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][14]} .original_name {{regfile_inst/registers[31][14]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][14]} .single_bit_orig_name {regfile_inst/registers[31][14]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][14]/Q} .original_name {regfile_inst/registers[31][14]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][15]} .original_name {{regfile_inst/registers[31][15]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][15]} .single_bit_orig_name {regfile_inst/registers[31][15]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][15]/Q} .original_name {regfile_inst/registers[31][15]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][16]} .original_name {{regfile_inst/registers[31][16]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][16]} .single_bit_orig_name {regfile_inst/registers[31][16]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][16]/Q} .original_name {regfile_inst/registers[31][16]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][17]} .original_name {{regfile_inst/registers[31][17]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][17]} .single_bit_orig_name {regfile_inst/registers[31][17]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][17]/Q} .original_name {regfile_inst/registers[31][17]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][18]} .original_name {{regfile_inst/registers[31][18]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][18]} .single_bit_orig_name {regfile_inst/registers[31][18]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][18]/Q} .original_name {regfile_inst/registers[31][18]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][19]} .original_name {{regfile_inst/registers[31][19]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][19]} .single_bit_orig_name {regfile_inst/registers[31][19]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][19]/Q} .original_name {regfile_inst/registers[31][19]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][20]} .original_name {{regfile_inst/registers[31][20]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][20]} .single_bit_orig_name {regfile_inst/registers[31][20]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][20]/Q} .original_name {regfile_inst/registers[31][20]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][21]} .original_name {{regfile_inst/registers[31][21]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][21]} .single_bit_orig_name {regfile_inst/registers[31][21]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][21]/Q} .original_name {regfile_inst/registers[31][21]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][22]} .original_name {{regfile_inst/registers[31][22]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][22]} .single_bit_orig_name {regfile_inst/registers[31][22]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][22]/Q} .original_name {regfile_inst/registers[31][22]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][23]} .original_name {{regfile_inst/registers[31][23]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][23]} .single_bit_orig_name {regfile_inst/registers[31][23]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][23]/Q} .original_name {regfile_inst/registers[31][23]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][24]} .original_name {{regfile_inst/registers[31][24]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][24]} .single_bit_orig_name {regfile_inst/registers[31][24]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][24]/Q} .original_name {regfile_inst/registers[31][24]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][25]} .original_name {{regfile_inst/registers[31][25]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][25]} .single_bit_orig_name {regfile_inst/registers[31][25]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][25]/Q} .original_name {regfile_inst/registers[31][25]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][26]} .original_name {{regfile_inst/registers[31][26]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][26]} .single_bit_orig_name {regfile_inst/registers[31][26]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][26]/Q} .original_name {regfile_inst/registers[31][26]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][27]} .original_name {{regfile_inst/registers[31][27]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][27]} .single_bit_orig_name {regfile_inst/registers[31][27]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][27]/Q} .original_name {regfile_inst/registers[31][27]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][28]} .original_name {{regfile_inst/registers[31][28]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][28]} .single_bit_orig_name {regfile_inst/registers[31][28]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][28]/Q} .original_name {regfile_inst/registers[31][28]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][29]} .original_name {{regfile_inst/registers[31][29]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][29]} .single_bit_orig_name {regfile_inst/registers[31][29]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][29]/Q} .original_name {regfile_inst/registers[31][29]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][30]} .original_name {{regfile_inst/registers[31][30]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][30]} .single_bit_orig_name {regfile_inst/registers[31][30]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][30]/Q} .original_name {regfile_inst/registers[31][30]/q}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][31]} .original_name {{regfile_inst/registers[31][31]}}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][31]} .single_bit_orig_name {regfile_inst/registers[31][31]}
set_db -quiet {inst:custom_riscv_core/regfile_inst_registers_reg[31][31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/regfile_inst_registers_reg[31][31]/Q} .original_name {regfile_inst/registers[31][31]/q}
set_db -quiet {inst:custom_riscv_core/state_reg[2]} .original_name {{state[2]}}
set_db -quiet {inst:custom_riscv_core/state_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/state_reg[2]} .single_bit_orig_name {state[2]}
set_db -quiet {inst:custom_riscv_core/state_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/state_reg[2]/Q} .original_name {state[2]/q}
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[0]} .original_name {{trap_cause[0]}}
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[0]} .single_bit_orig_name {trap_cause[0]}
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_cause_reg[0]/Q} .original_name {trap_cause[0]/q}
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[1]} .original_name {{trap_cause[1]}}
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[1]} .single_bit_orig_name {trap_cause[1]}
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_cause_reg[1]/Q} .original_name {trap_cause[1]/q}
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[2]} .original_name {{trap_cause[2]}}
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[2]} .single_bit_orig_name {trap_cause[2]}
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_cause_reg[2]/Q} .original_name {trap_cause[2]/q}
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[3]} .original_name {{trap_cause[3]}}
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[3]} .single_bit_orig_name {trap_cause[3]}
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_cause_reg[3]/Q} .original_name {trap_cause[3]/q}
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[4]} .original_name {{trap_cause[4]}}
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[4]} .single_bit_orig_name {trap_cause[4]}
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_cause_reg[4]/Q} .original_name {trap_cause[4]/q}
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[31]} .original_name {{trap_cause[31]}}
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[31]} .single_bit_orig_name {trap_cause[31]}
set_db -quiet {inst:custom_riscv_core/trap_cause_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_cause_reg[31]/Q} .original_name {trap_cause[31]/q}
set_db -quiet inst:custom_riscv_core/trap_entry_reg .original_name trap_entry
set_db -quiet inst:custom_riscv_core/trap_entry_reg .orig_hdl_instantiated false
set_db -quiet inst:custom_riscv_core/trap_entry_reg .single_bit_orig_name trap_entry
set_db -quiet inst:custom_riscv_core/trap_entry_reg .gint_phase_inversion false
set_db -quiet pin:custom_riscv_core/trap_entry_reg/Q .original_name trap_entry/q
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[0]} .original_name {{trap_pc[0]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[0]} .single_bit_orig_name {trap_pc[0]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[0]/Q} .original_name {trap_pc[0]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[1]} .original_name {{trap_pc[1]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[1]} .single_bit_orig_name {trap_pc[1]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[1]/Q} .original_name {trap_pc[1]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[2]} .original_name {{trap_pc[2]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[2]} .single_bit_orig_name {trap_pc[2]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[2]/Q} .original_name {trap_pc[2]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[3]} .original_name {{trap_pc[3]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[3]} .single_bit_orig_name {trap_pc[3]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[3]/Q} .original_name {trap_pc[3]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[4]} .original_name {{trap_pc[4]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[4]} .single_bit_orig_name {trap_pc[4]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[4]/Q} .original_name {trap_pc[4]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[5]} .original_name {{trap_pc[5]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[5]} .single_bit_orig_name {trap_pc[5]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[5]/Q} .original_name {trap_pc[5]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[6]} .original_name {{trap_pc[6]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[6]} .single_bit_orig_name {trap_pc[6]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[6]/Q} .original_name {trap_pc[6]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[7]} .original_name {{trap_pc[7]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[7]} .single_bit_orig_name {trap_pc[7]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[7]/Q} .original_name {trap_pc[7]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[8]} .original_name {{trap_pc[8]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[8]} .single_bit_orig_name {trap_pc[8]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[8]/Q} .original_name {trap_pc[8]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[9]} .original_name {{trap_pc[9]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[9]} .single_bit_orig_name {trap_pc[9]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[9]/Q} .original_name {trap_pc[9]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[10]} .original_name {{trap_pc[10]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[10]} .single_bit_orig_name {trap_pc[10]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[10]/Q} .original_name {trap_pc[10]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[11]} .original_name {{trap_pc[11]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[11]} .single_bit_orig_name {trap_pc[11]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[11]/Q} .original_name {trap_pc[11]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[12]} .original_name {{trap_pc[12]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[12]} .single_bit_orig_name {trap_pc[12]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[12]/Q} .original_name {trap_pc[12]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[13]} .original_name {{trap_pc[13]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[13]} .single_bit_orig_name {trap_pc[13]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[13]/Q} .original_name {trap_pc[13]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[14]} .original_name {{trap_pc[14]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[14]} .single_bit_orig_name {trap_pc[14]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[14]/Q} .original_name {trap_pc[14]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[15]} .original_name {{trap_pc[15]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[15]} .single_bit_orig_name {trap_pc[15]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[15]/Q} .original_name {trap_pc[15]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[16]} .original_name {{trap_pc[16]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[16]} .single_bit_orig_name {trap_pc[16]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[16]/Q} .original_name {trap_pc[16]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[17]} .original_name {{trap_pc[17]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[17]} .single_bit_orig_name {trap_pc[17]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[17]/Q} .original_name {trap_pc[17]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[18]} .original_name {{trap_pc[18]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[18]} .single_bit_orig_name {trap_pc[18]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[18]/Q} .original_name {trap_pc[18]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[19]} .original_name {{trap_pc[19]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[19]} .single_bit_orig_name {trap_pc[19]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[19]/Q} .original_name {trap_pc[19]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[20]} .original_name {{trap_pc[20]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[20]} .single_bit_orig_name {trap_pc[20]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[20]/Q} .original_name {trap_pc[20]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[21]} .original_name {{trap_pc[21]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[21]} .single_bit_orig_name {trap_pc[21]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[21]/Q} .original_name {trap_pc[21]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[22]} .original_name {{trap_pc[22]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[22]} .single_bit_orig_name {trap_pc[22]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[22]/Q} .original_name {trap_pc[22]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[23]} .original_name {{trap_pc[23]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[23]} .single_bit_orig_name {trap_pc[23]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[23]/Q} .original_name {trap_pc[23]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[24]} .original_name {{trap_pc[24]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[24]} .single_bit_orig_name {trap_pc[24]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[24]/Q} .original_name {trap_pc[24]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[25]} .original_name {{trap_pc[25]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[25]} .single_bit_orig_name {trap_pc[25]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[25]/Q} .original_name {trap_pc[25]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[26]} .original_name {{trap_pc[26]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[26]} .single_bit_orig_name {trap_pc[26]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[26]/Q} .original_name {trap_pc[26]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[27]} .original_name {{trap_pc[27]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[27]} .single_bit_orig_name {trap_pc[27]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[27]/Q} .original_name {trap_pc[27]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[28]} .original_name {{trap_pc[28]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[28]} .single_bit_orig_name {trap_pc[28]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[28]/Q} .original_name {trap_pc[28]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[29]} .original_name {{trap_pc[29]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[29]} .single_bit_orig_name {trap_pc[29]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[29]/Q} .original_name {trap_pc[29]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[30]} .original_name {{trap_pc[30]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[30]} .single_bit_orig_name {trap_pc[30]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[30]/Q} .original_name {trap_pc[30]/q}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[31]} .original_name {{trap_pc[31]}}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[31]} .single_bit_orig_name {trap_pc[31]}
set_db -quiet {inst:custom_riscv_core/trap_pc_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_pc_reg[31]/Q} .original_name {trap_pc[31]/q}
set_db -quiet inst:custom_riscv_core/trap_return_reg .original_name trap_return
set_db -quiet inst:custom_riscv_core/trap_return_reg .orig_hdl_instantiated false
set_db -quiet inst:custom_riscv_core/trap_return_reg .single_bit_orig_name trap_return
set_db -quiet inst:custom_riscv_core/trap_return_reg .gint_phase_inversion false
set_db -quiet pin:custom_riscv_core/trap_return_reg/Q .original_name trap_return/q
set_db -quiet {inst:custom_riscv_core/trap_val_reg[0]} .original_name {{trap_val[0]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[0]} .single_bit_orig_name {trap_val[0]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[0]/Q} .original_name {trap_val[0]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[1]} .original_name {{trap_val[1]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[1]} .single_bit_orig_name {trap_val[1]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[1]/Q} .original_name {trap_val[1]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[2]} .original_name {{trap_val[2]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[2]} .single_bit_orig_name {trap_val[2]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[2]/Q} .original_name {trap_val[2]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[3]} .original_name {{trap_val[3]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[3]} .single_bit_orig_name {trap_val[3]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[3]/Q} .original_name {trap_val[3]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[4]} .original_name {{trap_val[4]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[4]} .single_bit_orig_name {trap_val[4]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[4]/Q} .original_name {trap_val[4]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[5]} .original_name {{trap_val[5]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[5]} .single_bit_orig_name {trap_val[5]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[5]/Q} .original_name {trap_val[5]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[6]} .original_name {{trap_val[6]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[6]} .single_bit_orig_name {trap_val[6]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[6]/Q} .original_name {trap_val[6]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[7]} .original_name {{trap_val[7]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[7]} .single_bit_orig_name {trap_val[7]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[7]/Q} .original_name {trap_val[7]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[8]} .original_name {{trap_val[8]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[8]} .single_bit_orig_name {trap_val[8]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[8]/Q} .original_name {trap_val[8]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[9]} .original_name {{trap_val[9]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[9]} .single_bit_orig_name {trap_val[9]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[9]/Q} .original_name {trap_val[9]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[10]} .original_name {{trap_val[10]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[10]} .single_bit_orig_name {trap_val[10]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[10]/Q} .original_name {trap_val[10]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[11]} .original_name {{trap_val[11]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[11]} .single_bit_orig_name {trap_val[11]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[11]/Q} .original_name {trap_val[11]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[12]} .original_name {{trap_val[12]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[12]} .single_bit_orig_name {trap_val[12]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[12]/Q} .original_name {trap_val[12]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[13]} .original_name {{trap_val[13]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[13]} .single_bit_orig_name {trap_val[13]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[13]/Q} .original_name {trap_val[13]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[14]} .original_name {{trap_val[14]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[14]} .single_bit_orig_name {trap_val[14]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[14]/Q} .original_name {trap_val[14]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[15]} .original_name {{trap_val[15]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[15]} .single_bit_orig_name {trap_val[15]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[15]/Q} .original_name {trap_val[15]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[16]} .original_name {{trap_val[16]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[16]} .single_bit_orig_name {trap_val[16]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[16]/Q} .original_name {trap_val[16]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[17]} .original_name {{trap_val[17]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[17]} .single_bit_orig_name {trap_val[17]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[17]/Q} .original_name {trap_val[17]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[18]} .original_name {{trap_val[18]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[18]} .single_bit_orig_name {trap_val[18]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[18]/Q} .original_name {trap_val[18]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[19]} .original_name {{trap_val[19]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[19]} .single_bit_orig_name {trap_val[19]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[19]/Q} .original_name {trap_val[19]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[20]} .original_name {{trap_val[20]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[20]} .single_bit_orig_name {trap_val[20]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[20]/Q} .original_name {trap_val[20]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[21]} .original_name {{trap_val[21]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[21]} .single_bit_orig_name {trap_val[21]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[21]/Q} .original_name {trap_val[21]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[22]} .original_name {{trap_val[22]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[22]} .single_bit_orig_name {trap_val[22]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[22]/Q} .original_name {trap_val[22]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[23]} .original_name {{trap_val[23]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[23]} .single_bit_orig_name {trap_val[23]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[23]/Q} .original_name {trap_val[23]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[24]} .original_name {{trap_val[24]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[24]} .single_bit_orig_name {trap_val[24]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[24]/Q} .original_name {trap_val[24]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[25]} .original_name {{trap_val[25]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[25]} .single_bit_orig_name {trap_val[25]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[25]/Q} .original_name {trap_val[25]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[26]} .original_name {{trap_val[26]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[26]} .single_bit_orig_name {trap_val[26]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[26]/Q} .original_name {trap_val[26]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[27]} .original_name {{trap_val[27]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[27]} .single_bit_orig_name {trap_val[27]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[27]/Q} .original_name {trap_val[27]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[28]} .original_name {{trap_val[28]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[28]} .single_bit_orig_name {trap_val[28]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[28]/Q} .original_name {trap_val[28]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[29]} .original_name {{trap_val[29]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[29]} .single_bit_orig_name {trap_val[29]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[29]/Q} .original_name {trap_val[29]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[30]} .original_name {{trap_val[30]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[30]} .single_bit_orig_name {trap_val[30]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[30]/Q} .original_name {trap_val[30]/q}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[31]} .original_name {{trap_val[31]}}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/trap_val_reg[31]} .single_bit_orig_name {trap_val[31]}
set_db -quiet {inst:custom_riscv_core/trap_val_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/trap_val_reg[31]/Q} .original_name {trap_val[31]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[4]} .original_name {{instruction[4]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[4]} .single_bit_orig_name {instruction[4]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[4]/Q} .original_name {instruction[4]/q}
set_db -quiet {pin:custom_riscv_core/instruction_reg[4]/Q_N} .original_name {instruction[4]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[5]} .original_name {{instruction[5]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[5]} .single_bit_orig_name {instruction[5]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[5]/Q} .original_name {instruction[5]/q}
set_db -quiet {pin:custom_riscv_core/instruction_reg[5]/Q_N} .original_name {instruction[5]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[20]} .original_name {{instruction[20]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[20]} .single_bit_orig_name {instruction[20]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[20]/Q} .original_name {instruction[20]/q}
set_db -quiet {pin:custom_riscv_core/instruction_reg[20]/Q_N} .original_name {instruction[20]/q}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[18]} .original_name {{mdu_inst/divisor[18]}}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[18]} .single_bit_orig_name {mdu_inst/divisor[18]}
set_db -quiet {inst:custom_riscv_core/mdu_inst_divisor_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[18]/Q} .original_name {mdu_inst/divisor[18]/q}
set_db -quiet {pin:custom_riscv_core/mdu_inst_divisor_reg[18]/Q_N} .original_name {mdu_inst/divisor[18]/q}
set_db -quiet {inst:custom_riscv_core/state_reg[0]} .original_name {{state[0]}}
set_db -quiet {inst:custom_riscv_core/state_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/state_reg[0]} .single_bit_orig_name {state[0]}
set_db -quiet {inst:custom_riscv_core/state_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/state_reg[0]/Q} .original_name {state[0]/q}
set_db -quiet {pin:custom_riscv_core/state_reg[0]/Q_N} .original_name {state[0]/q}
set_db -quiet {inst:custom_riscv_core/state_reg[1]} .original_name {{state[1]}}
set_db -quiet {inst:custom_riscv_core/state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/state_reg[1]} .single_bit_orig_name {state[1]}
set_db -quiet {inst:custom_riscv_core/state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/state_reg[1]/Q} .original_name {state[1]/q}
set_db -quiet {pin:custom_riscv_core/state_reg[1]/Q_N} .original_name {state[1]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[19]} .original_name {{instruction[19]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[19]} .single_bit_orig_name {instruction[19]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[19]/Q} .original_name {instruction[19]/q}
set_db -quiet {pin:custom_riscv_core/instruction_reg[19]/Q_N} .original_name {instruction[19]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[16]} .original_name {{instruction[16]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[16]} .single_bit_orig_name {instruction[16]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[16]/Q} .original_name {instruction[16]/q}
set_db -quiet {pin:custom_riscv_core/instruction_reg[16]/Q_N} .original_name {instruction[16]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[18]} .original_name {{instruction[18]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[18]} .single_bit_orig_name {instruction[18]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[18]/Q} .original_name {instruction[18]/q}
set_db -quiet {pin:custom_riscv_core/instruction_reg[18]/Q_N} .original_name {instruction[18]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[2]} .original_name {{instruction[2]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[2]} .single_bit_orig_name {instruction[2]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[2]/Q} .original_name {instruction[2]/q}
set_db -quiet {pin:custom_riscv_core/instruction_reg[2]/Q_N} .original_name {instruction[2]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[3]} .original_name {{instruction[3]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[3]} .single_bit_orig_name {instruction[3]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[3]/Q} .original_name {instruction[3]/q}
set_db -quiet {pin:custom_riscv_core/instruction_reg[3]/Q_N} .original_name {instruction[3]/q}
set_db -quiet {inst:custom_riscv_core/instruction_reg[15]} .original_name {{instruction[15]}}
set_db -quiet {inst:custom_riscv_core/instruction_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:custom_riscv_core/instruction_reg[15]} .single_bit_orig_name {instruction[15]}
set_db -quiet {inst:custom_riscv_core/instruction_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:custom_riscv_core/instruction_reg[15]/Q} .original_name {instruction[15]/q}
set_db -quiet {pin:custom_riscv_core/instruction_reg[15]/Q_N} .original_name {instruction[15]/q}
# BEGIN PMBIST SECTION
# END PMBIST SECTION
# BEGIN GLO TBR TABLE
set_db -quiet design:custom_riscv_core .set_boundary_change_new {start restore}
set_db -quiet design:custom_riscv_core .set_boundary_change_new {finish restore}
# END GLO TBR TABLE
set_db -quiet source_verbose true
#############################################################
#####   FLOW WRITE   ########################################
##
## Written by Genus(TM) Synthesis Solution version 21.18-s082_1
## flowkit v21.12-s019_1
## Written on 12:04:48 18-Dec 2025
#############################################################
#####   Flow Definitions   ##################################

#############################################################
#####   Step Definitions   ##################################


#############################################################
#####   Attribute Definitions   #############################

if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}
if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
if {[is_attribute flow_template_tools -obj_type root]} {set_db flow_template_tools {}}
if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}


#############################################################
#####   Flow History   ######################################

if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}
if {[is_attribute flow_plugin_steps -obj_type root]} {set_db flow_plugin_steps {}}
if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
if {[is_attribute flow_template_tools -obj_type root]} {set_db flow_template_tools {}}
if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
if {[is_attribute flow_remark -obj_type root]} {set_db flow_remark {}}
if {[is_attribute flow_features -obj_type root]} {set_db flow_features {}}
if {[is_attribute flow_feature_values -obj_type root]} {set_db flow_feature_values {}}
if {[is_attribute flow_write_db_args -obj_type root]} {set_db flow_write_db_args {}}
if {[is_attribute flow_write_db_sdc -obj_type root]} {set_db flow_write_db_sdc true}
if {[is_attribute flow_write_db_common -obj_type root]} {set_db flow_write_db_common false}
if {[is_attribute flow_post_db_overwrite -obj_type root]} {set_db flow_post_db_overwrite {}}
if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
if {[is_attribute flow_step_last -obj_type root]} {set_db flow_step_last {}}
if {[is_attribute flow_step_current -obj_type root]} {set_db flow_step_current {}}
if {[is_attribute flow_step_canonical_current -obj_type root]} {set_db flow_step_canonical_current {}}
if {[is_attribute flow_step_next -obj_type root]} {set_db flow_step_next {}}
if {[is_attribute flow_working_directory -obj_type root]} {set_db flow_working_directory .}
if {[is_attribute flow_branch -obj_type root]} {set_db flow_branch {}}
if {[is_attribute flow_caller_data -obj_type root]} {set_db flow_caller_data {}}
if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {set_db flow_metrics_snapshot_uuid d1625fcc-4486-4599-a51c-be3e09c08fdb}
if {[is_attribute flow_starting_db -obj_type root]} {set_db flow_starting_db {}}
if {[is_attribute flow_db_directory -obj_type root]} {set_db flow_db_directory dbs}
if {[is_attribute flow_report_directory -obj_type root]} {set_db flow_report_directory reports}
if {[is_attribute flow_log_directory -obj_type root]} {set_db flow_log_directory logs}
if {[is_attribute flow_mail_to -obj_type root]} {set_db flow_mail_to {}}
if {[is_attribute flow_exit_when_done -obj_type root]} {set_db flow_exit_when_done false}
if {[is_attribute flow_mail_on_error -obj_type root]} {set_db flow_mail_on_error false}
if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
if {[is_attribute flow_history -obj_type root]} {set_db flow_history {}}
if {[is_attribute flow_step_last_status -obj_type root]} {set_db flow_step_last_status not_run}
if {[is_attribute flow_step_last_msg -obj_type root]} {set_db flow_step_last_msg {}}
if {[is_attribute flow_run_tag -obj_type root]} {set_db flow_run_tag {}}
if {[is_attribute flow_current_cache -obj_type root]} {set_db flow_current_cache {}}
if {[is_attribute flow_step_order_cache -obj_type root]} {set_db flow_step_order_cache {}}
if {[is_attribute flow_step_results_cache -obj_type root]} {set_db flow_step_results_cache {}}
if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
if {[is_attribute flow_execute_in_global -obj_type root]} {set_db flow_execute_in_global true}
if {[is_attribute flow_overwrite_db -obj_type root]} {set_db flow_overwrite_db false}
if {[is_attribute flow_print_run_information -obj_type root]} {set_db flow_print_run_information false}
if {[is_attribute flow_verbose -obj_type root]} {set_db flow_verbose true}
if {[is_attribute flow_print_run_information_full -obj_type root]} {set_db flow_print_run_information_full false}
if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
if {[is_attribute flow_init_header_tcl -obj_type root]} {set_db flow_init_header_tcl {}}
if {[is_attribute flow_init_footer_tcl -obj_type root]} {set_db flow_init_footer_tcl {}}
if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
if {[is_attribute flow_step_last_number -obj_type root]} {set_db flow_step_last_number 0}
if {[is_attribute flow_autoload_applets -obj_type root]} {set_db flow_autoload_applets false}
if {[is_attribute flow_autoload_dir -obj_type root]} {set_db flow_autoload_dir error}
if {[is_attribute flow_skip_auto_db_save -obj_type root]} {set_db flow_skip_auto_db_save true}
if {[is_attribute flow_skip_auto_generate_metrics -obj_type root]} {set_db flow_skip_auto_generate_metrics false}
if {[is_attribute flow_top -obj_type root]} {set_db flow_top {}}
if {[is_attribute flow_hier_path -obj_type root]} {set_db flow_hier_path {}}
if {[is_attribute flow_schedule -obj_type root]} {set_db flow_schedule {}}
if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
if {[is_attribute flow_script -obj_type root]} {set_db flow_script {}}
if {[is_attribute flow_yaml_script -obj_type root]} {set_db flow_yaml_script {}}
if {[is_attribute flow_cla_enabled_features -obj_type root]} {set_db flow_cla_enabled_features {}}
if {[is_attribute flow_cla_inject_tcl -obj_type root]} {set_db flow_cla_inject_tcl {}}
if {[is_attribute flow_error_message -obj_type root]} {set_db flow_error_message {}}
if {[is_attribute flow_error_errorinfo -obj_type root]} {set_db flow_error_errorinfo {}}
if {[is_attribute flow_exclude_time_for_init_flow -obj_type root]} {set_db flow_exclude_time_for_init_flow false}
if {[is_attribute flow_error_write_db -obj_type root]} {set_db flow_error_write_db true}
if {[is_attribute flow_advanced_metric_isolation -obj_type root]} {set_db flow_advanced_metric_isolation flow}
if {[is_attribute flow_yaml_root -obj_type root]} {set_db flow_yaml_root {}}
if {[is_attribute flow_yaml_root_dir -obj_type root]} {set_db flow_yaml_root_dir {}}
if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}

#############################################################
#####   User Defined Attributes   ###########################

