# GenRTL AIåŠ©æ‰‹ - ä»£ç æ¸²æŸ“åŠŸèƒ½æ–‡æ¡£

## æ¦‚è¿°

GenRTL AIåŠ©æ‰‹ç°åœ¨æ”¯æŒå°†LLMè¿”å›çš„ä»£ç ä»¥æ–‡ä»¶å½¢å¼å±•ç¤ºï¼Œç±»ä¼¼Cursorçš„ä»£ç å—æ¸²æŸ“åŠŸèƒ½ã€‚

## ä»£ç å—æ ¼å¼

### 1. æ ‡å‡†ä»£ç å—ï¼ˆæ— æ–‡ä»¶åï¼‰

å¦‚æœLLMåªè¿”å›ä»£ç è€Œä¸æŒ‡å®šæ–‡ä»¶åï¼Œä¼šæ˜¾ç¤ºä¸ºåŒ¿åä»£ç å—ï¼š

````markdown
```verilog
module uart(
  input wire clk,
  input wire reset
);
  // ...
endmodule
```
````

**æ¸²æŸ“æ•ˆæœï¼š**
- æ˜¾ç¤ºè¯­æ³•é«˜äº®çš„ä»£ç 
- å¯æŠ˜å /å±•å¼€
- æ— æ–‡ä»¶åæ ‡ç­¾

---

### 2. æ–°å»ºæ–‡ä»¶

ä½¿ç”¨ `language:filename` æ ¼å¼æŒ‡å®šæ–°å»ºæ–‡ä»¶ï¼š

````markdown
```verilog:src/uart.v
module uart(
  input wire clk,
  input wire reset,
  input wire tx_data,
  output reg rx_data
);
  // UART implementation
endmodule
```
````

**æ¸²æŸ“æ•ˆæœï¼š**
```
ğŸ“„ æ–°æ–‡ä»¶
src/uart.v
[å¯æŠ˜å çš„ä»£ç å—]
```

---

### 3. ç¼–è¾‘ç°æœ‰æ–‡ä»¶

ä½¿ç”¨ `startLine:endLine:filepath` æ ¼å¼è¡¨ç¤ºç¼–è¾‘ç°æœ‰æ–‡ä»¶ï¼š

````markdown
```45:67:src/top.v
// Updated code for lines 45-67
module top(
  input wire clk,
  input wire rst_n
);
  uart u_uart(
    .clk(clk),
    .reset(~rst_n)
  );
endmodule
```
````

**æ¸²æŸ“æ•ˆæœï¼š**
```
âœï¸ ç¼–è¾‘ç°æœ‰æ–‡ä»¶
src/top.v (Lines 45-67)
[å¯æŠ˜å çš„ä»£ç å—ï¼Œæ˜¾ç¤ºä¿®æ”¹çš„è¡Œ]
```

---

## æ··åˆå†…å®¹ç¤ºä¾‹

AIå¯ä»¥åœ¨ä¸€ä¸ªå“åº”ä¸­æ··åˆè‡ªç„¶è¯­è¨€å’Œä»£ç ï¼š

````markdown
æˆ‘æ¥å¸®ä½ åˆ›å»ºä¸€ä¸ªUARTç”µè·¯ï¼š

```verilog:src/uart_tx.v
module uart_tx(
  input wire clk,
  input wire [7:0] data,
  output reg tx
);
  // Transmitter implementation
endmodule
```

ç°åœ¨è®©æˆ‘ä»¬ä¿®æ”¹é¡¶å±‚æ¨¡å—æ¥å®ä¾‹åŒ–å®ƒï¼š

```23:35:src/top.v
module top(
  input wire sys_clk,
  output wire uart_tx
);
  uart_tx u_tx(
    .clk(sys_clk),
    .tx(uart_tx)
  );
endmodule
```

è¿™ä¸ªå®ç°å®Œæˆäº†åŸºæœ¬çš„UARTå‘é€åŠŸèƒ½ã€‚
````

**æ¸²æŸ“æ•ˆæœï¼š**

```
genRTL AI ğŸ¤–

æˆ‘æ¥å¸®ä½ åˆ›å»ºä¸€ä¸ªUARTç”µè·¯ï¼š

ğŸ“„ æ–°æ–‡ä»¶
src/uart_tx.v
[ä»£ç å—1]

ç°åœ¨è®©æˆ‘ä»¬ä¿®æ”¹é¡¶å±‚æ¨¡å—æ¥å®ä¾‹åŒ–å®ƒï¼š

âœï¸ ç¼–è¾‘ç°æœ‰æ–‡ä»¶
src/top.v (Lines 23-35)
[ä»£ç å—2]

è¿™ä¸ªå®ç°å®Œæˆäº†åŸºæœ¬çš„UARTå‘é€åŠŸèƒ½ã€‚
```

---

## æ”¯æŒçš„è¯­è¨€

ä»£ç å—æ”¯æŒæ‰€æœ‰ä¸»æµç¼–ç¨‹è¯­è¨€çš„è¯­æ³•é«˜äº®ï¼š

- **HDL**: `verilog`, `systemverilog`, `vhdl`
- **Web**: `javascript`, `typescript`, `html`, `css`, `jsx`, `tsx`
- **Backend**: `python`, `java`, `go`, `rust`, `c`, `cpp`
- **é…ç½®**: `json`, `yaml`, `toml`, `xml`
- **Shell**: `bash`, `powershell`, `sh`
- ä»¥åŠæ›´å¤š...

---

## ä»æ–‡ä»¶æ‰©å±•åæ¨æ–­è¯­è¨€

å¦‚æœåªæä¾›æ–‡ä»¶åè€Œä¸æŒ‡å®šè¯­è¨€ï¼Œç³»ç»Ÿä¼šè‡ªåŠ¨ä»æ‰©å±•åæ¨æ–­ï¼š

````markdown
```src/main.py
def hello():
    print("Hello World")
```
````

ä¼šè¢«è¯†åˆ«ä¸ºPythonä»£ç ã€‚

**æ”¯æŒçš„æ‰©å±•åæ˜ å°„ï¼š**
- `.v`, `.sv` â†’ `verilog`/`systemverilog`
- `.py` â†’ `python`
- `.js` â†’ `javascript`
- `.ts` â†’ `typescript`
- `.cpp`, `.cc` â†’ `cpp`
- ç­‰ç­‰...

---

## ç”¨æˆ·ç•Œé¢äº¤äº’

### ä»£ç å—å¡ç‰‡

æ¯ä¸ªä»£ç å—æ˜¾ç¤ºä¸ºä¸€ä¸ªå¡ç‰‡ï¼ŒåŒ…å«ï¼š

1. **æ–‡ä»¶å¤´éƒ¨**
   - æ–‡ä»¶å›¾æ ‡
   - æ“ä½œç±»å‹æ ‡ç­¾ï¼ˆ"æ–°æ–‡ä»¶" æˆ– "ç¼–è¾‘ç°æœ‰æ–‡ä»¶"ï¼‰
   - æ–‡ä»¶è·¯å¾„
   - è¡Œå·èŒƒå›´ï¼ˆå¦‚æœé€‚ç”¨ï¼‰

2. **å¯æŠ˜å å†…å®¹**
   - ç‚¹å‡»æ–‡ä»¶å¤´éƒ¨å±•å¼€/æŠ˜å ä»£ç 
   - Chevronå›¾æ ‡æŒ‡ç¤ºå½“å‰çŠ¶æ€

3. **ä»£ç åŒºåŸŸ**
   - è¯­æ³•é«˜äº®æ˜¾ç¤º
   - æ¨ªå‘æ»šåŠ¨æ¡ï¼ˆè¶…é•¿è¡Œï¼‰
   - ä¸VSCodeä¸»é¢˜ä¸€è‡´çš„æ ·å¼

### ç”¨æˆ·æ¶ˆæ¯

ç”¨æˆ·çš„æ¶ˆæ¯æ˜¾ç¤ºä¸ºï¼š
- ç°è‰²èƒŒæ™¯å¡ç‰‡
- "You" æ ‡ç­¾
- ä¿æŒåŸå§‹æ ¼å¼

---

## ç¤ºä¾‹ï¼šåˆ›å»ºå®Œæ•´çš„UARTæ¨¡å—

**ç”¨æˆ·è¾“å…¥ï¼š**
```
è¯·ç”¨verilogå†™ä¸€ä¸ªå®Œæ•´çš„UARTç”µè·¯ï¼ŒåŒ…æ‹¬å‘é€å’Œæ¥æ”¶æ¨¡å—
```

**AIå“åº”ç¤ºä¾‹ï¼š**

````markdown
å¥½çš„ï¼Œæˆ‘æ¥åˆ›å»ºä¸€ä¸ªå®Œæ•´çš„UARTç”µè·¯ã€‚

é¦–å…ˆæ˜¯UARTå‘é€å™¨ï¼š

```verilog:src/uart_tx.v
module uart_tx #(
  parameter BAUD_RATE = 115200,
  parameter CLOCK_FREQ = 50000000
)(
  input wire clk,
  input wire rst_n,
  input wire [7:0] tx_data,
  input wire tx_start,
  output reg tx,
  output wire tx_busy
);
  
  localparam BAUD_DIV = CLOCK_FREQ / BAUD_RATE;
  
  reg [15:0] baud_counter;
  reg [3:0] bit_counter;
  reg [9:0] tx_shift_reg;
  
  // UART transmitter implementation
  always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
      tx <= 1'b1;
      tx_shift_reg <= 10'h3FF;
      baud_counter <= 0;
      bit_counter <= 0;
    end else begin
      // ... transmission logic
    end
  end
  
  assign tx_busy = (bit_counter != 0);
  
endmodule
```

æ¥ä¸‹æ¥æ˜¯UARTæ¥æ”¶å™¨ï¼š

```verilog:src/uart_rx.v
module uart_rx #(
  parameter BAUD_RATE = 115200,
  parameter CLOCK_FREQ = 50000000
)(
  input wire clk,
  input wire rst_n,
  input wire rx,
  output reg [7:0] rx_data,
  output reg rx_valid
);
  
  localparam BAUD_DIV = CLOCK_FREQ / BAUD_RATE;
  
  // UART receiver implementation
  // ...
  
endmodule
```

æœ€åæ˜¯é¡¶å±‚æ¨¡å—æ•´åˆï¼š

```verilog:src/uart_top.v
module uart_top #(
  parameter BAUD_RATE = 115200,
  parameter CLOCK_FREQ = 50000000
)(
  input wire clk,
  input wire rst_n,
  
  // TX interface
  input wire [7:0] tx_data,
  input wire tx_start,
  output wire tx,
  output wire tx_busy,
  
  // RX interface
  input wire rx,
  output wire [7:0] rx_data,
  output wire rx_valid
);
  
  uart_tx #(
    .BAUD_RATE(BAUD_RATE),
    .CLOCK_FREQ(CLOCK_FREQ)
  ) u_tx (
    .clk(clk),
    .rst_n(rst_n),
    .tx_data(tx_data),
    .tx_start(tx_start),
    .tx(tx),
    .tx_busy(tx_busy)
  );
  
  uart_rx #(
    .BAUD_RATE(BAUD_RATE),
    .CLOCK_FREQ(CLOCK_FREQ)
  ) u_rx (
    .clk(clk),
    .rst_n(rst_n),
    .rx(rx),
    .rx_data(rx_data),
    .rx_valid(rx_valid)
  );
  
endmodule
```

è¿™ä¸ªUARTå®ç°æä¾›äº†ï¼š
- å¯é…ç½®çš„æ³¢ç‰¹ç‡
- æ ‡å‡†çš„8-N-1æ ¼å¼ï¼ˆ8ä½æ•°æ®ï¼Œæ— æ ¡éªŒï¼Œ1ä½åœæ­¢ä½ï¼‰
- å‘é€/æ¥æ”¶çŠ¶æ€æŒ‡ç¤º
- å®Œæ•´çš„æ¡æ‰‹ä¿¡å·

ä½ å¯ä»¥æ ¹æ®éœ€è¦è°ƒæ•´å‚æ•°ã€‚
````

---

## æŠ€æœ¯å®ç°

### ä»£ç è§£æå™¨

ä½äº `cline/webview-ui/src/components/chat/SaaSMessageRenderer.tsx`

```typescript
function parseMessageContent(content: string): ContentBlock[]
```

**å·¥ä½œæµç¨‹ï¼š**
1. ä½¿ç”¨æ­£åˆ™è¡¨è¾¾å¼åŒ¹é…æ‰€æœ‰ä»£ç å—
2. è§£ææ¯ä¸ªä»£ç å—çš„æ ‡è®°ï¼ˆè¯­è¨€ã€æ–‡ä»¶åã€è¡Œå·ï¼‰
3. å°†å†…å®¹åˆ†å‰²ä¸ºæ–‡æœ¬å—å’Œä»£ç å—
4. è¿”å›ç»“æ„åŒ–çš„å†…å®¹æ•°ç»„

### æ¸²æŸ“ç»„ä»¶

**ä¸»è¦ç»„ä»¶ï¼š**
- `SaaSMessageRenderer`: ä¸»æ¸²æŸ“å™¨ï¼Œå¤„ç†ç”¨æˆ·å’ŒAIæ¶ˆæ¯
- `CodeBlockRenderer`: æ¸²æŸ“å•ä¸ªä»£ç å—
- `CodeAccordian`: å¯æŠ˜å çš„ä»£ç å®¹å™¨ï¼ˆå¤ç”¨ç°æœ‰ç»„ä»¶ï¼‰
- `MarkdownBlock`: Markdownæ–‡æœ¬æ¸²æŸ“å™¨ï¼ˆå¤ç”¨ç°æœ‰ç»„ä»¶ï¼‰

---

## æœ€ä½³å®è·µ

### å¯¹äºLLM Promptè®¾è®¡

åœ¨ç³»ç»Ÿæç¤ºè¯ä¸­å»ºè®®LLMä½¿ç”¨ä»¥ä¸‹æ ¼å¼ï¼š

```
å½“åˆ›å»ºæ–°æ–‡ä»¶æ—¶ï¼Œä½¿ç”¨æ ¼å¼ï¼š
```language:path/to/file.ext
code here
```

å½“ç¼–è¾‘ç°æœ‰æ–‡ä»¶æ—¶ï¼Œä½¿ç”¨æ ¼å¼ï¼š
```startLine:endLine:path/to/file.ext
code here
```

ç¤ºä¾‹ï¼š
- æ–°æ–‡ä»¶ï¼š```verilog:src/uart.v
- ç¼–è¾‘æ–‡ä»¶ï¼š```45:67:src/top.v
```

### å¯¹äºç”¨æˆ·

- æ˜ç¡®æŒ‡å‡ºéœ€è¦åˆ›å»ºæˆ–ä¿®æ”¹çš„æ–‡ä»¶
- æä¾›è¶³å¤Ÿçš„ä¸Šä¸‹æ–‡è®©AIç†è§£æ–‡ä»¶ç»“æ„
- ä½¿ç”¨å‡†ç¡®çš„æ–‡ä»¶è·¯å¾„

---

## æ•…éšœæ’é™¤

### ä»£ç å—æ²¡æœ‰æ­£ç¡®è¯†åˆ«

**é—®é¢˜ï¼š** ä»£ç å—æ˜¾ç¤ºä¸ºçº¯æ–‡æœ¬

**æ£€æŸ¥ï¼š**
1. æ˜¯å¦ä½¿ç”¨äº†ä¸‰ä¸ªåå¼•å· ` ``` `
2. å¼€å§‹å’Œç»“æŸæ ‡è®°æ˜¯å¦åŒ¹é…
3. æ˜¯å¦æœ‰é¢å¤–çš„ç©ºæ ¼æˆ–å­—ç¬¦

### æ–‡ä»¶åæ²¡æœ‰æ˜¾ç¤º

**é—®é¢˜ï¼š** ä»£ç å—æ²¡æœ‰æ–‡ä»¶åæ ‡ç­¾

**æ£€æŸ¥ï¼š**
1. æ ¼å¼æ˜¯å¦æ­£ç¡®ï¼š`language:filename` æˆ– `startLine:endLine:filepath`
2. å†’å·å‰åæ²¡æœ‰ç©ºæ ¼
3. æ–‡ä»¶è·¯å¾„æ²¡æœ‰ç‰¹æ®Šå­—ç¬¦é—®é¢˜

### è¯­æ³•é«˜äº®ä¸æ­£ç¡®

**é—®é¢˜ï¼š** ä»£ç æ²¡æœ‰æ­£ç¡®çš„é¢œè‰²é«˜äº®

**æ£€æŸ¥ï¼š**
1. è¯­è¨€æ ‡è¯†ç¬¦æ˜¯å¦æ­£ç¡®ï¼ˆå¦‚ `javascript` è€Œä¸æ˜¯ `js`ï¼‰
2. æ–‡ä»¶æ‰©å±•åæ˜¯å¦è¢«æ­£ç¡®è¯†åˆ«
3. VSCodeä¸»é¢˜æ˜¯å¦æ”¯æŒè¯¥è¯­è¨€

---

## æœªæ¥åŠŸèƒ½

### è®¡åˆ’ä¸­çš„åŠŸèƒ½

- [ ] **ApplyæŒ‰é’®**: ä¸€é”®åº”ç”¨ä»£ç åˆ°å·¥ä½œåŒº
- [ ] **CopyæŒ‰é’®**: å¤åˆ¶ä»£ç åˆ°å‰ªè´´æ¿
- [ ] **Open in Editor**: åœ¨VSCodeä¸­æ‰“å¼€æ–‡ä»¶
- [ ] **Diffè§†å›¾**: æ˜¾ç¤ºä¿®æ”¹å‰åçš„å¯¹æ¯”
- [ ] **Keep/Undo**: ç‰ˆæœ¬æ§åˆ¶é›†æˆ
- [ ] **å¤šæ–‡ä»¶é¢„è§ˆ**: å¹¶æ’æ˜¾ç¤ºå¤šä¸ªæ–‡ä»¶

---

## å‚è€ƒèµ„æ–™

- [Markdownä»£ç å—è¯­æ³•](https://www.markdownguide.org/extended-syntax/#fenced-code-blocks)
- [VSCodeä¸»é¢˜é¢œè‰²](https://code.visualstudio.com/api/references/theme-color)
- [Highlight.jsæ”¯æŒçš„è¯­è¨€](https://github.com/highlightjs/highlight.js/blob/main/SUPPORTED_LANGUAGES.md)

