#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jan 22 10:19:39 2024
# Process ID: 19112
# Current directory: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16500 C:\Users\Jalal\Desktop\FPGAs\N-bit-Multiplier\N-bit_multiplier.xpr
# Log file: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/vivado.log
# Journal file: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_1bit [fulladder_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_nbits [\FullAdder_nbits(num_of_bit=4)\]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_nbits [\multiplier_nbits(n=2)\]
Compiling architecture bench of entity xil_defaultlib.multiplier_nbits_tb
Built simulation snapshot multiplier_nbits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_nbits_tb_behav -key {Behavioral:sim_5:Functional:multiplier_nbits_tb} -tclbatch {multiplier_nbits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source multiplier_nbits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 200ns
Note: Shifting 1 to 0
Time: 0 ps  Iteration: 0  Process: /multiplier_nbits_tb/uut/add_op  File: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd
Note: Old Result is 0
Time: 0 ps  Iteration: 0  Process: /multiplier_nbits_tb/uut/add_op  File: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd
Note: New Result is 0
Time: 0 ps  Iteration: 0  Process: /multiplier_nbits_tb/uut/add_op  File: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd
Note: A and B set to 1
Time: 0 ps  Iteration: 0  Process: /multiplier_nbits_tb/stimulus  File: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd
Note: Output is 0
Time: 10 ns  Iteration: 0  Process: /multiplier_nbits_tb/stimulus  File: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd
Note: Bit is 1
Time: 50 ns  Iteration: 0  Process: /multiplier_nbits_tb/uut/add_op  File: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd
Note: Shifting 1 to 0
Time: 100 ns  Iteration: 0  Process: /multiplier_nbits_tb/uut/add_op  File: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd
Note: Old Result is 0
Time: 100 ns  Iteration: 0  Process: /multiplier_nbits_tb/uut/add_op  File: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd
Note: New Result is 0
Time: 100 ns  Iteration: 0  Process: /multiplier_nbits_tb/uut/add_op  File: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd
Note: Bit is 1
Time: 150 ns  Iteration: 0  Process: /multiplier_nbits_tb/uut/add_op  File: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd
Note: Shifting 1 to 0
Time: 200 ns  Iteration: 0  Process: /multiplier_nbits_tb/uut/add_op  File: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd
Note: Old Result is 0
Time: 200 ns  Iteration: 0  Process: /multiplier_nbits_tb/uut/add_op  File: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd
Note: New Result is 0
Time: 200 ns  Iteration: 0  Process: /multiplier_nbits_tb/uut/add_op  File: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_nbits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1110.172 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: multiplier_nbits
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1619.816 ; gain = 246.062
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multiplier_nbits' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:14]
	Parameter N bound to: 3 - type: integer 
	Parameter num_of_bit bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FullAdder_nbits' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:26' bound to instance 'FA1' of component 'FullAdder_nbits' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:38]
INFO: [Synth 8-638] synthesizing module 'FullAdder_nbits' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:40]
	Parameter num_of_bit bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-638] synthesizing module 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'FullAdder_1bit' (1#1) [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:12]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'FullAdder_nbits' (2#1) [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:40]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:58]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:71]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:58]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:71]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:58]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'multiplier_nbits' (3#1) [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1698.766 ; gain = 325.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1698.766 ; gain = 325.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1698.766 ; gain = 325.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1698.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1772.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1897.398 ; gain = 523.645
16 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1897.398 ; gain = 787.227
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_1bit [fulladder_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_nbits [\FullAdder_nbits(num_of_bit=4)\]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_nbits [\multiplier_nbits(n=2)\]
Compiling architecture bench of entity xil_defaultlib.multiplier_nbits_tb
Built simulation snapshot multiplier_nbits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_nbits_tb_behav -key {Behavioral:sim_5:Functional:multiplier_nbits_tb} -tclbatch {multiplier_nbits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source multiplier_nbits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 200ns
Note: Shifting 1 to 0
Time: 0 ps  Iteration: 0  Process: /multiplier_nbits_tb/uut/add_op  File: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd
Note: Old Result is 0
Time: 0 ps  Iteration: 0  Process: /multiplier_nbits_tb/uut/add_op  File: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd
Note: New Result is 0
Time: 0 ps  Iteration: 0  Process: /multiplier_nbits_tb/uut/add_op  File: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd
Note: A and B set to 1
Time: 0 ps  Iteration: 0  Process: /multiplier_nbits_tb/stimulus  File: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd
Note: Output is 0
Time: 10 ns  Iteration: 0  Process: /multiplier_nbits_tb/stimulus  File: C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_nbits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: multiplier_nbits
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1921.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multiplier_nbits' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:14]
	Parameter N bound to: 3 - type: integer 
	Parameter num_of_bit bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FullAdder_nbits' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:26' bound to instance 'FA1' of component 'FullAdder_nbits' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:38]
INFO: [Synth 8-638] synthesizing module 'FullAdder_nbits' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:40]
	Parameter num_of_bit bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-638] synthesizing module 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'FullAdder_1bit' (1#1) [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:12]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'FullAdder_nbits' (2#1) [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:40]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:59]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:73]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:59]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:73]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:59]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'multiplier_nbits' (3#1) [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1921.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1921.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1921.113 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1921.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1921.113 ; gain = 0.000
15 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1921.113 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: multiplier_nbits
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.676 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multiplier_nbits' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:14]
	Parameter N bound to: 2 - type: integer 
	Parameter num_of_bit bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FullAdder_nbits' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:26' bound to instance 'FA1' of component 'FullAdder_nbits' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:38]
INFO: [Synth 8-638] synthesizing module 'FullAdder_nbits' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:40]
	Parameter num_of_bit bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-638] synthesizing module 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'FullAdder_1bit' (1#1) [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:12]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-3491] module 'FullAdder_1bit' declared at 'C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd:4' bound to instance 'FA' of component 'FullAdder_1bit' [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'FullAdder_nbits' (2#1) [C:/Users/Jalal/Desktop/FPGAs/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_nbit.vhd:40]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:59]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:73]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:59]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'multiplier_nbits' (3#1) [C:/Users/Jalal/Desktop/FPGAs/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2105.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2105.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2105.676 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2105.676 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2105.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2105.676 ; gain = 0.000
13 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2105.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 4930.914 ; gain = 2794.340
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 22 10:31:18 2024...
