Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec 31 12:03:45 2023
| Host         : LAPTOP-7A45SF4Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file final_timing_summary_routed.rpt -pb final_timing_summary_routed.pb -rpx final_timing_summary_routed.rpx -warn_on_violation
| Design       : final
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: div1/num_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: isPressed_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[100]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[101]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[102]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[103]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[104]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[105]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[106]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[107]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[108]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[109]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[110]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[111]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[112]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[113]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[114]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[115]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[116]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[117]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[118]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[119]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[120]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[121]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[122]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[123]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[124]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[125]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[32]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[33]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[34]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[35]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[36]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[37]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[38]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[39]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[40]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[41]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[42]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[43]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[44]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[45]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[46]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[47]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[48]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[49]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[50]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[51]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[52]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[53]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[54]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[55]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[56]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[57]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[58]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[59]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[60]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[61]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[62]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[63]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[64]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[65]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[66]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[67]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[68]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[69]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[70]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[71]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[72]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[73]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[74]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[75]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[76]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[77]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[78]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[79]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[80]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[81]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[82]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[83]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[84]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[85]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[86]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[87]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[88]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[89]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[90]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[91]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[92]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[93]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[94]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[95]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[96]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[97]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[98]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[99]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_valid_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.384        0.000                      0                  411        0.127        0.000                      0                  411        4.500        0.000                       0                   247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.384        0.000                      0                  411        0.127        0.000                      0                  411        4.500        0.000                       0                   247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 kbd/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/key_down_reg[89]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.940ns (20.819%)  route 3.575ns (79.181%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.626     5.147    kbd/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  kbd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  kbd/key_reg[1]/Q
                         net (fo=71, routed)          1.916     7.520    kbd/last_change[1]
    SLICE_X61Y14         LUT3 (Prop_lut3_I2_O)        0.152     7.672 r  kbd/key_down[121]_i_2/O
                         net (fo=16, routed)          1.659     9.330    kbd/key_down[121]_i_2_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I1_O)        0.332     9.662 r  kbd/key_down[89]_i_1/O
                         net (fo=1, routed)           0.000     9.662    kbd/p_0_in[89]
    SLICE_X55Y11         FDCE                                         r  kbd/key_down_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.449    14.790    kbd/clk_IBUF_BUFG
    SLICE_X55Y11         FDCE                                         r  kbd/key_down_reg[89]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X55Y11         FDCE (Setup_fdce_C_D)        0.031    15.046    kbd/key_down_reg[89]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 kbd/key_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/key_down_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.842ns (19.346%)  route 3.510ns (80.654%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.626     5.147    kbd/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  kbd/key_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  kbd/key_reg[2]/Q
                         net (fo=60, routed)          2.188     7.754    kbd/last_change[2]
    SLICE_X62Y12         LUT5 (Prop_lut5_I2_O)        0.299     8.053 r  kbd/key_down[70]_i_2/O
                         net (fo=12, routed)          1.322     9.376    kbd/key_down[70]_i_2_n_0
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.124     9.500 r  kbd/key_down[6]_i_1/O
                         net (fo=1, routed)           0.000     9.500    kbd/p_0_in[6]
    SLICE_X62Y17         FDCE                                         r  kbd/key_down_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.511    14.852    kbd/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  kbd/key_down_reg[6]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X62Y17         FDCE (Setup_fdce_C_D)        0.032    15.109    kbd/key_down_reg[6]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 kbd/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/key_down_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.930ns (21.419%)  route 3.412ns (78.581%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.626     5.147    kbd/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  kbd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  kbd/key_reg[1]/Q
                         net (fo=71, routed)          1.915     7.519    kbd/last_change[1]
    SLICE_X56Y16         LUT5 (Prop_lut5_I1_O)        0.146     7.665 r  kbd/key_down[100]_i_2/O
                         net (fo=4, routed)           1.497     9.161    kbd/key_down[100]_i_2_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.328     9.489 r  kbd/key_down[4]_i_1/O
                         net (fo=1, routed)           0.000     9.489    kbd/p_0_in[4]
    SLICE_X63Y16         FDCE                                         r  kbd/key_down_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.512    14.853    kbd/clk_IBUF_BUFG
    SLICE_X63Y16         FDCE                                         r  kbd/key_down_reg[4]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X63Y16         FDCE (Setup_fdce_C_D)        0.031    15.109    kbd/key_down_reg[4]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 kbd/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/key_down_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.940ns (21.795%)  route 3.373ns (78.205%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.626     5.147    kbd/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  kbd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  kbd/key_reg[1]/Q
                         net (fo=71, routed)          1.916     7.520    kbd/last_change[1]
    SLICE_X61Y14         LUT3 (Prop_lut3_I2_O)        0.152     7.672 r  kbd/key_down[121]_i_2/O
                         net (fo=16, routed)          1.456     9.128    kbd/key_down[121]_i_2_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.332     9.460 r  kbd/key_down[17]_i_1/O
                         net (fo=1, routed)           0.000     9.460    kbd/p_0_in[17]
    SLICE_X54Y17         FDCE                                         r  kbd/key_down_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.444    14.785    kbd/clk_IBUF_BUFG
    SLICE_X54Y17         FDCE                                         r  kbd/key_down_reg[17]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X54Y17         FDCE (Setup_fdce_C_D)        0.081    15.091    kbd/key_down_reg[17]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 kbd/key_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/key_down_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.940ns (21.928%)  route 3.347ns (78.072%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.626     5.147    kbd/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  kbd/key_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  kbd/key_reg[4]/Q
                         net (fo=64, routed)          2.071     7.674    kbd/last_change[4]
    SLICE_X57Y15         LUT5 (Prop_lut5_I3_O)        0.152     7.826 r  kbd/key_down[98]_i_2/O
                         net (fo=4, routed)           1.276     9.102    kbd/key_down[98]_i_2_n_0
    SLICE_X62Y15         LUT4 (Prop_lut4_I1_O)        0.332     9.434 r  kbd/key_down[66]_i_1/O
                         net (fo=1, routed)           0.000     9.434    kbd/p_0_in[66]
    SLICE_X62Y15         FDCE                                         r  kbd/key_down_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.513    14.854    kbd/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  kbd/key_down_reg[66]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X62Y15         FDCE (Setup_fdce_C_D)        0.029    15.108    kbd/key_down_reg[66]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 kbd/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/key_down_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.940ns (22.524%)  route 3.233ns (77.476%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.626     5.147    kbd/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  kbd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  kbd/key_reg[1]/Q
                         net (fo=71, routed)          1.916     7.520    kbd/last_change[1]
    SLICE_X61Y14         LUT3 (Prop_lut3_I2_O)        0.152     7.672 r  kbd/key_down[121]_i_2/O
                         net (fo=16, routed)          1.317     8.989    kbd/key_down[121]_i_2_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I3_O)        0.332     9.321 r  kbd/key_down[33]_i_1/O
                         net (fo=1, routed)           0.000     9.321    kbd/p_0_in[33]
    SLICE_X56Y17         FDCE                                         r  kbd/key_down_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.445    14.786    kbd/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  kbd/key_down_reg[33]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X56Y17         FDCE (Setup_fdce_C_D)        0.077    15.088    kbd/key_down_reg[33]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 kbd/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/key_down_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.940ns (22.660%)  route 3.208ns (77.340%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.626     5.147    kbd/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  kbd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  kbd/key_reg[1]/Q
                         net (fo=71, routed)          1.916     7.520    kbd/last_change[1]
    SLICE_X61Y14         LUT3 (Prop_lut3_I2_O)        0.152     7.672 r  kbd/key_down[121]_i_2/O
                         net (fo=16, routed)          1.292     8.964    kbd/key_down[121]_i_2_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I3_O)        0.332     9.296 r  kbd/key_down[41]_i_1/O
                         net (fo=1, routed)           0.000     9.296    kbd/p_0_in[41]
    SLICE_X56Y17         FDCE                                         r  kbd/key_down_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.445    14.786    kbd/clk_IBUF_BUFG
    SLICE_X56Y17         FDCE                                         r  kbd/key_down_reg[41]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X56Y17         FDCE (Setup_fdce_C_D)        0.079    15.090    kbd/key_down_reg[41]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 kbd/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/key_down_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.940ns (22.743%)  route 3.193ns (77.257%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.626     5.147    kbd/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  kbd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  kbd/key_reg[1]/Q
                         net (fo=71, routed)          1.916     7.520    kbd/last_change[1]
    SLICE_X61Y14         LUT3 (Prop_lut3_I2_O)        0.152     7.672 r  kbd/key_down[121]_i_2/O
                         net (fo=16, routed)          1.277     8.948    kbd/key_down[121]_i_2_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.332     9.280 r  kbd/key_down[81]_i_1/O
                         net (fo=1, routed)           0.000     9.280    kbd/p_0_in[81]
    SLICE_X54Y12         FDCE                                         r  kbd/key_down_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.448    14.789    kbd/clk_IBUF_BUFG
    SLICE_X54Y12         FDCE                                         r  kbd/key_down_reg[81]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y12         FDCE (Setup_fdce_C_D)        0.079    15.093    kbd/key_down_reg[81]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 kbd/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/key_down_reg[121]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.940ns (23.170%)  route 3.117ns (76.830%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.626     5.147    kbd/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  kbd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  kbd/key_reg[1]/Q
                         net (fo=71, routed)          1.916     7.520    kbd/last_change[1]
    SLICE_X61Y14         LUT3 (Prop_lut3_I2_O)        0.152     7.672 r  kbd/key_down[121]_i_2/O
                         net (fo=16, routed)          1.201     8.872    kbd/key_down[121]_i_2_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.332     9.204 r  kbd/key_down[121]_i_1/O
                         net (fo=1, routed)           0.000     9.204    kbd/p_0_in[121]
    SLICE_X57Y11         FDCE                                         r  kbd/key_down_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.450    14.791    kbd/clk_IBUF_BUFG
    SLICE_X57Y11         FDCE                                         r  kbd/key_down_reg[121]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X57Y11         FDCE (Setup_fdce_C_D)        0.029    15.045    kbd/key_down_reg[121]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 kbd/key_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/key_down_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 0.842ns (20.692%)  route 3.227ns (79.308%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.626     5.147    kbd/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  kbd/key_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  kbd/key_reg[2]/Q
                         net (fo=60, routed)          2.188     7.754    kbd/last_change[2]
    SLICE_X62Y12         LUT5 (Prop_lut5_I2_O)        0.299     8.053 r  kbd/key_down[70]_i_2/O
                         net (fo=12, routed)          1.039     9.092    kbd/key_down[70]_i_2_n_0
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.124     9.216 r  kbd/key_down[38]_i_1/O
                         net (fo=1, routed)           0.000     9.216    kbd/p_0_in[38]
    SLICE_X59Y17         FDCE                                         r  kbd/key_down_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.510    14.851    kbd/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  kbd/key_down_reg[38]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDCE (Setup_fdce_C_D)        0.029    15.119    kbd/key_down_reg[38]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  5.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 kbd/inst/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.217%)  route 0.075ns (34.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.586     1.469    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X61Y19         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  kbd/inst/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.075     1.685    kbd/inst/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X60Y19         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.854     1.981    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X60Y19         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X60Y19         FDCE (Hold_fdce_C_D)         0.076     1.558    kbd/inst/inst/Ps2Interface_i/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.585     1.468    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X58Y20         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.076     1.685    kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[5]
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.045     1.730 r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.730    kbd/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1_n_0
    SLICE_X59Y20         FDPE                                         r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.853     1.980    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X59Y20         FDPE                                         r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X59Y20         FDPE (Hold_fdpe_C_D)         0.091     1.572    kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 kbd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.558     1.441    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X55Y19         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.121     1.704    kbd/inst/inst/Ps2Interface_i/clk_count[0]
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.749 r  kbd/inst/inst/Ps2Interface_i/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.749    kbd/inst/inst/Ps2Interface_i/clk_count[2]_i_1_n_0
    SLICE_X54Y19         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.827     1.954    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y19         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X54Y19         FDCE (Hold_fdce_C_D)         0.120     1.574    kbd/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 kbd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.558     1.441    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X55Y19         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.125     1.708    kbd/inst/inst/Ps2Interface_i/clk_count[0]
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.753 r  kbd/inst/inst/Ps2Interface_i/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.753    kbd/inst/inst/Ps2Interface_i/clk_count[3]_i_1_n_0
    SLICE_X54Y19         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.827     1.954    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y19         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X54Y19         FDCE (Hold_fdce_C_D)         0.121     1.575    kbd/inst/inst/Ps2Interface_i/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 kbd/inst/inst/Ps2Interface_i/frame_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/Ps2Interface_i/rx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.166%)  route 0.088ns (40.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.586     1.469    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X61Y19         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.128     1.597 r  kbd/inst/inst/Ps2Interface_i/frame_reg[8]/Q
                         net (fo=3, routed)           0.088     1.685    kbd/inst/inst/Ps2Interface_i/p_0_in[7]
    SLICE_X60Y19         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.854     1.981    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X60Y19         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/rx_data_reg[7]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X60Y19         FDCE (Hold_fdce_C_D)         0.011     1.493    kbd/inst/inst/Ps2Interface_i/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 kbd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.133%)  route 0.093ns (30.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.558     1.441    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y19         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.093     1.698    kbd/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.743 r  kbd/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.743    kbd/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X55Y19         FDPE                                         r  kbd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.827     1.954    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X55Y19         FDPE                                         r  kbd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.500     1.454    
    SLICE_X55Y19         FDPE (Hold_fdpe_C_D)         0.092     1.546    kbd/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.213ns (66.915%)  route 0.105ns (33.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.558     1.441    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X56Y22         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/Q
                         net (fo=3, routed)           0.105     1.710    kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[14]
    SLICE_X57Y22         LUT4 (Prop_lut4_I0_O)        0.049     1.759 r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1/O
                         net (fo=1, routed)           0.000     1.759    kbd/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1_n_0
    SLICE_X57Y22         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.824     1.951    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X57Y22         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X57Y22         FDCE (Hold_fdce_C_D)         0.107     1.561    kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/Ps2Interface_i/ps2_data_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.584     1.467    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X59Y22         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.121     1.729    kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[3]
    SLICE_X58Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.774 r  kbd/inst/inst/Ps2Interface_i/ps2_data_out_i_1/O
                         net (fo=1, routed)           0.000     1.774    kbd/inst/inst/Ps2Interface_i/ps2_data_out_next
    SLICE_X58Y22         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/ps2_data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.851     1.978    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X58Y22         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/ps2_data_out_reg/C
                         clock pessimism             -0.498     1.480    
    SLICE_X58Y22         FDCE (Hold_fdce_C_D)         0.092     1.572    kbd/inst/inst/Ps2Interface_i/ps2_data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 kbd/inst/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.582     1.465    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X59Y23         FDPE                                         r  kbd/inst/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.606 r  kbd/inst/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=5, routed)           0.122     1.728    kbd/inst/inst/Ps2Interface_i/data_inter
    SLICE_X58Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.773 r  kbd/inst/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    kbd/inst/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X58Y23         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.849     1.976    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X58Y23         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X58Y23         FDCE (Hold_fdce_C_D)         0.092     1.570    kbd/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 kbd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.352%)  route 0.144ns (43.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.558     1.441    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X55Y19         FDPE                                         r  kbd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.582 f  kbd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/Q
                         net (fo=20, routed)          0.144     1.726    kbd/inst/inst/Ps2Interface_i/state_next1
    SLICE_X57Y20         LUT3 (Prop_lut3_I1_O)        0.045     1.771 r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.771    kbd/inst/inst/Ps2Interface_i/FSM_onehot_state[6]_i_1_n_0
    SLICE_X57Y20         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.826     1.953    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X57Y20         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X57Y20         FDCE (Hold_fdce_C_D)         0.092     1.567    kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y6    div1/num_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y6    div1/num_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y6    div1/num_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y6    div1/num_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y7    div1/num_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y7    div1/num_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y13   isPressed_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   kbd/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   kbd/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   kbd/inst/inst/Ps2Interface_i/bits_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   kbd/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   kbd/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   kbd/inst/inst/Ps2Interface_i/frame_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   kbd/inst/inst/Ps2Interface_i/frame_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   kbd/inst/inst/Ps2Interface_i/frame_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   kbd/inst/inst/Ps2Interface_i/frame_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   kbd/inst/inst/Ps2Interface_i/frame_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   kbd/inst/inst/Ps2Interface_i/frame_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y6    div1/num_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y6    div1/num_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y6    div1/num_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y6    div1/num_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   kbd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   kbd/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   kbd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C



