Adders, Multipliers, and Divider designs in SystemVerilog