<?xml version='1.0' encoding='UTF-8'?>
<rss xmlns:atom="http://www.w3.org/2005/Atom" xmlns:content="http://purl.org/rss/1.0/modules/content/" version="2.0">
  <channel>
    <title>次世代主机AMD GPU源代码泄露，黑客公然勒索1亿美元</title>
    <link>https://bbs.saraba1st.com/2b/</link>
    <description>次世代主机AMD GPU源代码泄露，黑客公然勒索1亿美元</description>
    <docs>http://www.rssboard.org/rss-specification</docs>
    <generator>python-feedgen</generator>
    <lastBuildDate>Thu, 09 Jul 2020 15:05:55 +0000</lastBuildDate>
    <item>
      <title>次世代主机AMD GPU源代码泄露，黑客公然勒索1亿美元[0-50]</title>
      <link>https://bbs.saraba1st.com/2b/thread-1920931-1-1.html</link>
      <description>次世代主机AMD GPU源代码泄露，黑客公然勒索1亿美元&#13;


      GPU 是 AMD 的一项重要业务。2019 年 6 月公布的 RDNA 一代架构的 Navi 显卡给 AMD 重返中高端 GPU 市场打下基础。次世代主机 Xbox Series X 和 PS5 里面的半定制核心也采用了该系列架构的 GPU。

　　然而不幸的是，该系列 GPU 的部分源代码被黑客偷取并公然勒索。

      泄露的源代码涉及 Navi10 显卡（RX5700、RX5700XT），未来的 RDNA 2 架构的 Navi21 显卡，以及代号为 Arden 的设备。Arden 此前被推测为 Xbox Series X 的芯片代号，如今被这名黑客证实。

      这名黑客表示："我没有告诉 AMD 这件事，因为我很确定他们不会承认错误并改正，而是会转而起诉我。所以为什么不把这些泄露给所有人呢？"

      这名黑客在代码库页面宣称 1 亿美元就可让她闭嘴，但如果 AMD 或是其他任何人没给她付钱，那么这些数据将会免费开放下载。

      一位知情人士表示：

      在 2019 年 11 月，我在一台被黑掉的电脑里发现 AMD Navi GPU 硬件源代码。使用者没有采取任何有效措施阻止代码泄露。源代码保存在了一个未受保护的电脑/服务器中。我之后发现了其中的文件。他们没给这份文件做保护措施，甚至没进行任何加密，这就很不幸了。

      AMD 目前已确认数据被盗，并通过 DMCA （数字千年版权法）等方式采取法律行动，欲最小化这次泄露带来的影响。

      在 2019 年 12 月，有个声称拥有我们目前和未来的一些图形产品测试数据的人联系我们说，其中一部分数据在近期已经泄漏到网上，目前已经撤下。

      我们同时意识到作恶者还有其他还未透露出的文件。我们相信这些被偷的图形产品数据不是核心安全和竞争力相关的数据。我们未发现该作恶者还拥有其他 AMD 产品数据。

      作为犯罪调查的一部分，我们正在与法律部门和其他专家密切协作推进。

      值得注意的是，2019 年 12 月也是 PS5 和 Xbox Series X 相关芯片测试数据泄露的时间点，推测也与这次事件有所关联。

来源：TorrentFreak、AMD</description>
      <content:encoded><![CDATA[<p><b>紫毛母猩猩: </b><br>
<span>次世代主机AMD GPU源代码泄露，黑客公然勒索1亿美元</span><br>
<span>      GPU 是 AMD 的一项重要业务。2019 年 6 月公布的 RDNA 一代架构的 Navi 显卡给 AMD 重返中高端 GPU 市场打下基础。次世代主机 Xbox Series X 和 PS5 里面的半定制核心也采用了该系列架构的 GPU。</span><br>
<span>　　然而不幸的是，该系列 GPU 的部分源代码被黑客偷取并公然勒索。</span><br>
<span>      泄露的源代码涉及 Navi10 显卡（RX5700、RX5700XT），未来的 RDNA 2 架构的 Navi21 显卡，以及代号为 Arden 的设备。Arden 此前被推测为 Xbox Series X 的芯片代号，如今被这名黑客证实。</span><br>
<span>      这名黑客表示："我没有告诉 AMD 这件事，因为我很确定他们不会承认错误并改正，而是会转而起诉我。所以为什么不把这些泄露给所有人呢？"</span><br>
<span>      这名黑客在代码库页面宣称 1 亿美元就可让她闭嘴，但如果 AMD 或是其他任何人没给她付钱，那么这些数据将会免费开放下载。</span><br>
<span>      一位知情人士表示：</span><br>
<span>      在 2019 年 11 月，我在一台被黑掉的电脑里发现 AMD Navi GPU 硬件源代码。使用者没有采取任何有效措施阻止代码泄露。源代码保存在了一个未受保护的电脑/服务器中。我之后发现了其中的文件。他们没给这份文件做保护措施，甚至没进行任何加密，这就很不幸了。</span><br>
<span>      AMD 目前已确认数据被盗，并通过 DMCA （数字千年版权法）等方式采取法律行动，欲最小化这次泄露带来的影响。</span><br>
<span>      在 2019 年 12 月，有个声称拥有我们目前和未来的一些图形产品测试数据的人联系我们说，其中一部分数据在近期已经泄漏到网上，目前已经撤下。</span><br>
<span>      我们同时意识到作恶者还有其他还未透露出的文件。我们相信这些被偷的图形产品数据不是核心安全和竞争力相关的数据。我们未发现该作恶者还拥有其他 AMD 产品数据。</span><br>
<span>      作为犯罪调查的一部分，我们正在与法律部门和其他专家密切协作推进。</span><br>
<span>      值得注意的是，2019 年 12 月也是 PS5 和 Xbox Series X 相关芯片测试数据泄露的时间点，推测也与这次事件有所关联。</span><br>
<span>来源：TorrentFreak、AMD</span><br>
</p><p><b>紫毛母猩猩: </b><br>
<span>顺便问问懂的，这玩意泄露了会威胁到什么嘛</span><br>
</p><p><b>哈迪斯兜帽: </b><br>
<span>是不是可以期待模拟器比实机先出来了</span><br>
<span>（只有GPU部分应该不行</span><br>
</p><p><b>whzfjk: </b><br>
<span>那么是 Verilog 还是 VHDL 呢？</span><br>
<span>不过大厂的话，也许也会是私有的 XML 格式呢。</span><br>
</p><p><b>hentianwuya: </b><br>
<span>我比较好奇，如果勒索成功，这一亿美元要交税吗，不交税的话IRS会干死她吗</span><br>
</p><p><b>Harlaus: </b><br>
<span>4个月前的消息，所以现在是钱到账了还是被抓进去了</span><br>
</p><p><b>darkjack: </b><br>
<span>为什么ps5的源码没泄漏，是索索干的，还是架构不一样</span><br>
</p><p><b>fn_herstal: </b><br>
<span>hentianwuya 发表于 2020-3-26 12:47</span><br>
<span>我比较好奇，如果勒索成功，这一亿美元要交税吗，不交税的话IRS会干死她吗 ...</span><br>
<span> 勒索是犯罪，涉及的财产当然是非法所得，如果被找到只会被没收</span><br>
</p><p><b>jajajzz: </b><br>
<span>反正应该是走比特币之类的吧 资金不好查的</span><br>
</p><p><b>郭美美: </b><br>
<span>intel干的？</span><br>
</p><p><b>dumplingpro: </b><br>
<span> 本帖最后由 dumplingpro 于 2020-3-26 14:39 编辑 </span><br>
<span>怕不是玩家自己做驱动，性能比官方更高。</span><br>
<span>A卡不用战未来，玩家自制鸡血驱动一步到位。</span><br>
</p><p><b>droople: </b><br>
<span>引用第7楼fn_herstal于2020-03-26 12:53发表的:</span><br>
<span>引用:hentianwuya 发表于 2020-3-26 12:47我比较好奇，如果勒索成功，这一亿......</span><br>
<span>@fn_herstal</span><br>
<span>IRS只管交税，不管来源</span><br>
<span>----发送自 OnePlus GM1910,Android 10</span><br>
</p><p><b>scikirbypoke: </b><br>
<span>dumplingpro 发表于 2020-3-26 14:36</span><br>
<span>怕不是玩家自己做驱动，性能比官方更高。</span><br>
<span>A卡不用战未来，玩家自制鸡血驱动一步到位。 ...</span><br>
<span>Linux恐成A卡指定游戏平台（</span><br>
</p><p><b>田黄石: </b><br>
<span>hentianwuya 发表于 2020-3-26 12:47</span><br>
<span>我比较好奇，如果勒索成功，这一亿美元要交税吗，不交税的话IRS会干死她吗 ...</span><br>
<span>如果自己觉得要被抓了，那赶紧把稅交了比较好，不然被起诉的时候会有偷税这一条</span><br>
</p><p><b>yvev: </b><br>
<span>我也比较好奇这种勒索有成功的案例吗</span><br>
<span>—— 来自 nubia NX523J_V1, Android 5.1.1上的 S1Next-鹅版 v2.2.2.1</span><br>
</p><p><b>红左手: </b><br>
<span>Github上自称是这位黑客的人否认开价一个亿</span><br>
</p><p><b>别叫我宅男: </b><br>
<span>感觉就像是恶心你而不是为了钱</span><br>
<span>-- 来自 有消息提醒的 Stage1官方 iOS客户端</span><br>
</p><p><b>cosx: </b><br>
<span>肯定是存在iU的电脑上了</span><br>
</p><p><b>whzfjk: </b><br>
<span> 本帖最后由 whzfjk 于 2020-3-27 13:47 编辑 </span><br>
<span>文件名列表：http://paste.ubuntu.com/p/vg92RzjWBg/</span><br>
<span>概览 116/7769</span><br>
<span>/proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/config/gc/pub/sim/mut_adjust_virage_defines.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/rtl_primitives.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/hdmrkcell08lvt_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/hdmrkcell08svt_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/hdmrkcell08ulvt_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/hdmrkcell11lvt_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/hdmrkcell11svt_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/hdmrkcell11ulvt_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/ts07nxpllogl08hdf057f_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/ts07nxpllogl08hdl057f_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/ts07nxpllogl08hdp057fHLMV_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/ts07nxpllogl08hdp057fLHMV_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/ts07nxpllogl08hdp057fMV_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/ts07nxpllogl11hdf057f_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/ts07nxpllogl11hdl057f_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/ts07nxpslogl08hdf057f_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/ts07nxpslogl08hdl057f_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/ts07nxpslogl11hdf057f_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/ts07nxpslogl11hdl057f_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/ts07nxpvlogl08hdf057f_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/ts07nxpvlogl08hdl057f_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/ts07nxpvlogl11hdf057f_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/ts07nxpvlogl11hdl057f_nopwr.v</span><br>
<span>-v /proj/vcip-genip/library/navi10gch/lib_FE_D.2.0/verilog/stdcell/vhacells_nopwr.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/src/verif/bpm/models/mardih_n7_ns_pwr.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/src/verif/bpm/models/mardiv_n7_ns_pwr.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/async_rst_sync.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/async_rst_sync_activehi.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/latch_wrapper.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/ati_TE_driver.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/ati_async_ff.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/ati_buffer0.gv</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/ati_buffer1.gv</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/ati_buffer3.gv</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/ati_clk_and.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/ati_clk_inv.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/ati_clk_nand.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/ati_clkbuf1.gv</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/ati_clock_gate.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/ati_master_clock_gater.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/ati_mux2.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/ati_pdlycell.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/ati_sdff.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/ati_tiel.gv</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/ati_we_and.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/aticlk_buf.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/aticlk_mux2.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/iso_and2.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/rst_sync.gv</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/rst_sync_activehi.gv</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/rst_sync_pipe3.gv</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/techind_sync_single.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/techind_emcpm_single.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/techind_cdcfpm_single.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/techind_cdcefpm_single.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/techind_iso_cdcefpm_single.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/techind_mcpm_single.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/techind_sync2_implementation.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/techind_sync3_implementation.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/techind_sync4_implementation.v</span><br>
<span>-v /proj/gfxip_gcregr_1/user/orlvalid/gfx10.1_navi10_rtl_freeze_atl/out/linux_2.6.32_64.VCS/navi10/library/rtllib-tsmc7n/pub/src/rtl/variant/tsmc7n/techind_sync5_implementation.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_handshake.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_frame.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_zero_one_hot.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_xproduct_value_coverage.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_xproduct_bit_coverage.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_window.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_win_unchange.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_win_change.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_width.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_value_coverage.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_value.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_valid_id.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_unchange.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_transition.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_time.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_stack.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_req_requires.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_req_ack_unique.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_reg_loaded.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_range.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_quiescent_state.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_proposition.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_one_hot.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_one_cold.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_odd_parity.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_no_underflow.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_no_transition.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_no_overflow.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_no_contention.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_next_state.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_next.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_never_unknown_async.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_never_unknown.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_never.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_mutex.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_multiport_fifo.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_memory_sync.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_memory_async.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_increment.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_implication.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_hold_value.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_fifo_index.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_fifo.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_even_parity.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_delta.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_decrement.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_cycle_sequence.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_crc.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_coverage.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_code_distance.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_change.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_bits.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_arbiter.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_always_on_edge.v</span><br>
<span>-v /proj/verif_release_ro/std_ovl_v28/2/src/ovl_always.v</span><br>
</p><p><b>处男鉴黄师: </b><br>
<span>国产自主可控GPU有希望了？</span><br>
</p><p><b>Wqr_: </b><br>
<span>所以有没有老哥fork了</span><br>
<span>我想参观参观</span><br>
</p>]]></content:encoded>
      <guid isPermaLink="false">1920931[0-50]</guid>
    </item>
  </channel>
</rss>
