<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_DBL80</h1></br><li>7.6.1.9 SYR_DBL80: transfer evaluated data out of device</br></li><li>7.6.1.9.1 Description</br></li><li>7.6.1.9.1.0-1 Brief description:</br></li><li>7.6.1.9.1.0-2 This UC implements transfers any kind of DBL-Data to external devices for further analysis. If will take the data from CCU’s memory and process the communication protocol used for communication with external device.
In CCU these protocols are supported:
XCP via CAN
XCP via Ethernet
JTAG/NEXUS (completely done in hardware)
UDS via CAN
This UC will setup the communication path, prepare data for transport and performs the related hw-interfaces to transfer the data.
This UC needs to be triggered; it will not transfer data without external request. (See SYR_DBL180)</br></li><li>7.6.1.9.1.0-3 Preconditions:</br></li><li>7.6.1.9.1.0-4 Trigger:</br></li><li>7.6.1.9.1.0-5 Input data:</br></li><li>7.6.1.9.1.0-6 Description of behaviour:</br></li><li>7.6.1.9.1.0-7 Timing Requirements:</br></li><li>7.6.1.9.1.0-8 Output data:</br></li><li>7.6.1.9.1.0-9 Postconditions:</br></li><li>7.6.1.9.1.0-10 Descriptions of exceptions:</br></li><li>7.6.1.9.1.0-11 Dependencies and interactions:</br></li><li>7.6.1.9.2 Differences to CRS</br></li><li>7.6.1.9.2.0-1 xxx</br></li><li>7.6.1.9.3 Questions and Answers</br></li><li>7.6.1.9.3.0-1 xxx</br></li><li>7.6.1.10 SYR_DBL90: check access rights (security) - obsolete</br></li><li>7.6.1.10.1 Description</br></li><li>7.6.1.10.1.0-1 Brief description:</br></li><li>7.6.1.10.1.0-2 This UC will check the admissibility of an external device to receive internal data from CCU. Depending on communication interface different methods of authentication are used:
XCP: Seed-Key access based on static algorithm, same algorithm for all devices , only possible while development-phase
UDS: Seed-Key access based on RSA, each device (CCU) has individual key
JTAG/NEXUS: not possible, in release-software, this interface will be disabled generally. Enabling of this interface is possible via UDS after UDS-security-access passed successfully
[V.Bruno, 12.03.2021] Set as obsolete. For the JTAG, the SYR_SUP_040 shall be considered.
</br></li><li>7.6.1.10.1.0-3 Preconditions:</br></li><li>7.6.1.10.1.0-4 Trigger:</br></li><li>7.6.1.10.1.0-5 Input data:</br></li><li>7.6.1.10.1.0-6 Description of behaviour:</br></li><li>7.6.1.10.1.0-7 Timing Requirements:</br></li><li>7.6.1.10.1.0-8 Output data:</br></li><li>7.6.1.10.1.0-9 Postconditions:</br></li><li>7.6.1.10.1.0-10 Descriptions of exceptions:</br></li><li>7.6.1.10.1.0-11 Dependencies and interactions:</br></li><li>7.6.1.10.2 Differences to CRS</br></li><li>7.6.1.10.2.0-1 xxx</br></li><li>7.6.1.10.3 Questions and Answers</br></li><li>7.6.1.10.3.0-1 xxx</br></li><li>7.6.1.11 SYR_DBL100: trigger snapshot - obsolete</br></li><li>7.6.1.11.1 Description</br></li><li>7.6.1.11.1.0-1 Brief description:</br></li><li>7.6.1.11.1.0-2 This UC will permanently monitor all events/states which are set to “relevant” by external too ( see SYR_DBL110) and check for “trigger condition”(Boolean expression). If trigger condition becomes “true”, this UC will request to freeze content of MIRL-buffer. Any further write-access to MIRL-buffer is stopped.</br></li><li>7.6.1.11.1.0-3 Preconditions:</br></li><li>7.6.1.11.1.0-4 Trigger:</br></li><li>7.6.1.11.1.0-5 Input data:</br></li><li>7.6.1.11.1.0-6 Description of behaviour:</br></li><li>7.6.1.11.1.0-7 Timing Requirements:</br></li><li>7.6.1.11.1.0-8 Output data:</br></li><li>7.6.1.11.1.0-9 Postconditions:</br></li><li>7.6.1.11.1.0-10 Descriptions of exceptions:</br></li><li>7.6.1.11.1.0-11 Dependencies and interactions:</br></li><li>7.6.1.11.2 Differences to CRS</br></li><li>7.6.1.11.2.0-1 xxx</br></li><li>7.6.1.11.3 Questions and Answers</br></li><li>7.6.1.11.3.0-1 xxx</br></li><li>7.6.1.12 SYR_DBL110: configure tracing - obsolete</br></li><li>7.6.1.12.1 Description</br></li><li>7.6.1.12.1.0-1 Brief description:</br></li><li>7.6.1.12.1.0-2 This UC receives and processes the configuration for MIRL-tracing. The configuration data is transferred via UDS and decoded and processed by this UC. This UC will set the “trigger” condition and “filter” configuration. It’s task of this UC to store the configuration persistently and restore it, at any time the CCU re-initialized (e.g. by reset/sleep-mode).</br></li><li>7.6.1.12.1.0-3 Preconditions:</br></li><li>7.6.1.12.1.0-4 Trigger:</br></li><li>7.6.1.12.1.0-5 Input data:</br></li><li>7.6.1.12.1.0-6 Description of behaviour:</br></li><li>7.6.1.12.1.0-7 Timing Requirements:</br></li><li>7.6.1.12.1.0-8 Output data:</br></li><li>7.6.1.12.1.0-9 Postconditions:</br></li><li>7.6.1.12.1.0-10 Descriptions of exceptions:</br></li><li>7.6.1.12.1.0-11 Dependencies and interactions:</br></li><li>7.6.1.12.2 Differences to CRS</br></li><li>7.6.1.12.2.0-1 xxx</br></li><li>7.6.1.12.3 Questions and Answers</br></li><li>7.6.1.12.3.0-1 xxx</br></li><li>7.6.1.13 SYR_DBL120: filter trace data - obsolete</br></li><li>7.6.1.13.1 Description</br></li><li>7.6.1.13.1.0-1 Brief description:</br></li><li>7.6.1.13.1.0-2 This UC will filter out any data in the trace-log-stream which are not requested (configured) by external device. By performance issues, the filtering shall be done as near as possible of the signal source to prevent unnecessary transport of data between source- and  log-component.</br></li><li>7.6.1.13.1.0-3 Preconditions:</br></li><li>7.6.1.13.1.0-4 Trigger:</br></li><li>7.6.1.13.1.0-5 Input data:</br></li><li>7.6.1.13.1.0-6 Description of behaviour:</br></li><li>7.6.1.13.1.0-7 Timing Requirements:</br></li><li>7.6.1.13.1.0-8 Output data:</br></li><li>7.6.1.13.1.0-9 Postconditions:</br></li><li>7.6.1.13.1.0-10 Descriptions of exceptions:</br></li><li>7.6.1.13.1.0-11 Dependencies and interactions:</br></li><li>7.6.1.13.2 Differences to CRS</br></li><li>7.6.1.13.2.0-1 xxx</br></li><li>7.6.1.13.3 Questions and Answers</br></li><li>7.6.1.13.3.0-1 xxx</br></li><li>7.6.1.14 SYR_DBL130: exchange data with BMW-software :Obsolete</br></li><li>7.6.1.14.1 Description</br></li><li>7.6.1.14.1.0-1 Brief description:</br></li><li>7.6.1.14.1.0-2 This UC implements the adapter between BMW-supplied software and the Panasonic-Log-environment. It will map BWM’s signals to Panasonic-Signals. On demand it will combine BMW-signals to one Panasonic-signal. This UC will create a “qualification” of BWM’s signal before transfer to Panasonic-domain.</br></li><li>7.6.1.14.1.0-3 Preconditions:</br></li><li>7.6.1.14.1.0-4 Trigger:</br></li><li>7.6.1.14.1.0-5 Input data:</br></li><li>7.6.1.14.1.0-6 Description of behaviour:</br></li><li>7.6.1.14.1.0-7 Timing Requirements:</br></li><li>7.6.1.14.1.0-8 Output data:</br></li><li>7.6.1.14.1.0-9 Postconditions:</br></li><li>7.6.1.14.1.0-10 Descriptions of exceptions:</br></li><li>7.6.1.14.1.0-11 Dependencies and interactions:</br></li><li>7.6.1.14.2 Differences to CRS</br></li><li>7.6.1.14.2.0-1 xxx</br></li><li>7.6.1.14.3 Questions and Answers</br></li><li>7.6.1.14.3.0-1 xxx</br></li><li>7.6.1.15 SYR_DBL140: measure charger-values - obsolete</br></li><li>7.6.1.15.1 Description</br></li><li>7.6.1.15.1.0-1 Brief description:</br></li><li>7.6.1.15.1.0-2 Since the AC/DC charger is independent from System-CPU, but the customer wants to readout data from this component, this UC will gather information from AC/DC charger and convert it into style, the external test-tool can read out (via. XCP/UDS). These data will be forewarned to MIRL tracing, too.</br></li><li>7.6.1.15.1.0-3 Preconditions:</br></li><li>7.6.1.15.1.0-4 Trigger:</br></li><li>7.6.1.15.1.0-5 Input data:</br></li><li>7.6.1.15.1.0-6 Description of behaviour:</br></li><li>7.6.1.15.1.0-7 Timing Requirements:</br></li><li>7.6.1.15.1.0-8 Output data:</br></li><li>7.6.1.15.1.0-9 Postconditions:</br></li><li>7.6.1.15.1.0-10 Descriptions of exceptions:</br></li><li>7.6.1.15.1.0-11 Dependencies and interactions:</br></li><li>7.6.1.15.2 Differences to CRS</br></li><li>7.6.1.15.2.0-1 xxx</br></li><li>7.6.1.15.3 Questions and Answers</br></li><li>7.6.1.15.3.0-1 xxx</br></li><li>7.6.1.16 SYR_DBL150: measure DC/DC conv.-values - obsolete</br></li><li>7.6.1.16.1 Description</br></li><li>7.6.1.16.1.0-1 Brief description:</br></li><li>7.6.1.16.1.0-2 Since the DC/DC converter is independent from System-CPU, but the customer wants to readout data from this component, this UC will gather information from DC/DC converter  and convert it into style, the external test-tool can read out (via. XCP/UDS). These data will be forewarded to MIRL tracing, too.</br></li><li>7.6.1.16.1.0-3 Preconditions:</br></li><li>7.6.1.16.1.0-4 Trigger:</br></li><li>7.6.1.16.1.0-5 Input data:</br></li><li>7.6.1.16.1.0-6 Description of behaviour:</br></li><li>7.6.1.16.1.0-7 Timing Requirements:</br></li><li>7.6.1.16.1.0-8 Output data:</br></li><li>7.6.1.16.1.0-9 Postconditions:</br></li><li>7.6.1.16.1.0-10 Descriptions of exceptions:</br></li><li>7.6.1.16.1.0-11 Dependencies and interactions:</br></li><li>7.6.1.16.2 Differences to CRS</br></li><li>7.6.1.16.2.0-1 xxx</br></li><li>7.6.1.16.3 Questions and Answers</br></li><li>7.6.1.16.3.0-1 xxx</br></li><li>7.6.1.17 SYR_DBL160: measure Device-values - obsolete</br></li><li>7.6.1.17.1 Description</br></li><li>7.6.1.17.1.0-1 Brief description:</br></li><li>7.6.1.17.1.0-2 If there are some values, the customer wants to log, but not available, because there is no other USE-case which supplies this values, this UC will make available these values. This will include:
analogue, external values
data from other components (e.g. PLC-Chip, OABR-Phy)
Statistic data from individual Core (e.g. cache miss rates, exception counters, performance registers…)
</br></li><li>7.6.1.17.1.0-3 Preconditions:</br></li><li>7.6.1.17.1.0-4 Trigger:</br></li><li>7.6.1.17.1.0-5 Input data:</br></li><li>7.6.1.17.1.0-6 Description of behaviour:</br></li><li>7.6.1.17.1.0-7 Timing Requirements:</br></li><li>7.6.1.17.1.0-8 Output data:</br></li><li>7.6.1.17.1.0-9 Postconditions:</br></li><li>7.6.1.17.1.0-10 Descriptions of exceptions:</br></li><li>7.6.1.17.1.0-11 Dependencies and interactions:</br></li><li>7.6.1.17.2 Differences to CRS</br></li><li>7.6.1.17.2.0-1 xxx</br></li><li>7.6.1.17.3 Questions and Answers</br></li><li>7.6.1.17.3.0-1 xxx</br></li><li>7.6.1.18 SYR_DBL170: operate MIRL tracing - obsolete</br></li><li>7.6.1.18.1 Description</br></li><li>7.6.1.18.1.0-1 Brief description:</br></li><li>7.6.1.18.1.0-2 This is the master UC for MIRL, it will coordinate the interactions between the data-sources, the filters, the trigger conditions and the storage of MIRL related data.</br></li><li>7.6.1.18.1.0-3 Preconditions:</br></li><li>7.6.1.18.1.0-4 Trigger:</br></li><li>7.6.1.18.1.0-5 Input data:</br></li><li>7.6.1.18.1.0-6 Description of behaviour:</br></li><li>7.6.1.18.1.0-7 Timing Requirements:</br></li><li>7.6.1.18.1.0-8 Output data:</br></li><li>7.6.1.18.1.0-9 Postconditions:</br></li><li>7.6.1.18.1.0-10 Descriptions of exceptions:</br></li><li>7.6.1.18.1.0-11 Dependencies and interactions:</br></li><li>7.6.1.18.2 Differences to CRS</br></li><li>7.6.1.18.2.0-1 xxx</br></li><li>7.6.1.18.3 Questions and Answers</br></li><li>7.6.1.18.3.0-1 xxx</br></li><li>7.6.1.19 SYR_DBL180: communicate configuration-Obsolete</br></li><li>7.6.1.19.1 Description</br></li><li>7.6.1.19.1.0-1 Brief description:</br></li><li>7.6.1.19.1.0-2 This UC will handle the communication with external device for configuration. It will parse the request from external device and convert it to internal setting for trace-configuration. The data can be “memory mapped” for XCP based configuration or embedded in UDS-Service requests for UDS-communication. This UC will check the requested configuration for validity and reject in case of invalid configuration. This UC will NOT issue any configuration to any component which is not valid.
Within this UC the security relevance of each configuration request is check, if request does not match current security state (authentication state of external device) it will be rejected.
</br></li><li>7.6.1.19.1.0-3 Preconditions:</br></li><li>7.6.1.19.1.0-4 Trigger:</br></li><li>7.6.1.19.1.0-5 Input data:</br></li><li>7.6.1.19.1.0-6 Description of behaviour:</br></li><li>7.6.1.19.1.0-7 Timing Requirements:</br></li><li>7.6.1.19.1.0-8 Output data:</br></li><li>7.6.1.19.1.0-9 Postconditions:</br></li><li>7.6.1.19.1.0-10 Descriptions of exceptions:</br></li><li>7.6.1.19.1.0-11 Dependencies and interactions:</br></li><li>7.6.1.19.2 Differences to CRS</br></li><li>7.6.1.19.2.0-1 xxx</br></li><li>7.6.1.19.3 Questions and Answers</br></li><li>7.6.1.19.3.0-1 xxx</br></li>