Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Jan 12 18:21:56 2017
| Host         : linux-Inspiron-5565 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.396        0.000                      0                 4833        0.043        0.000                      0                 4833        4.020        0.000                       0                  2671  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 2.500}        5.000           200.000         
clk_fpga_2  {0.000 4.000}        8.000           125.000         
clk_fpga_3  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.396        0.000                      0                 4833        0.043        0.000                      0                 4833        4.020        0.000                       0                  2671  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.499ns  (logic 6.275ns (73.829%)  route 2.224ns (26.171%))
  Logic Levels:           44  (CARRY4=43 LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.840     3.134    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X38Y112        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y112        FDRE (Prop_fdre_C_Q)         0.518     3.652 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/Q
                         net (fo=2, routed)           2.215     5.867    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/faccout1_co1_reg
    SLICE_X46Y69         LUT2 (Prop_lut2_I1_O)        0.124     5.991 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V[345]_i_5/O
                         net (fo=1, routed)           0.000     5.991    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V[345]_i_5_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.504 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[345]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[345]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.621 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[349]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[349]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.738 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[353]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[353]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[357]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.855    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[357]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[361]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.972    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[361]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[365]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.098    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[365]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[369]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[369]_i_1_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[373]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[373]_i_1_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[377]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[377]_i_1_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[381]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[381]_i_1_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[385]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[385]_i_1_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[389]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[389]_i_1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[393]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[393]_i_1_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[397]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[397]_i_1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[401]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.151    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[401]_i_1_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[405]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.268    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[405]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[409]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.385    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[409]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.502 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[413]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[413]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.619 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[417]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.619    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[417]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.736 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[421]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.736    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[421]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.853 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[425]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.853    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[425]_i_1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.970 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[429]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.970    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[429]_i_1_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[433]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[433]_i_1_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[437]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[437]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.321 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[441]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[441]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.438 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[445]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[445]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.555 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[449]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[449]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[453]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[453]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.789    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.023    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[469]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[469]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[473]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.257    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[473]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[477]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[477]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[481]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[481]_i_1_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.608 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[485]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[485]_i_1_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.725 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[489]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.725    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[489]_i_1_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.842 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[493]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.842    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[493]_i_1_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.959 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[497]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.959    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[497]_i_1_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[501]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.076    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[501]_i_1_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[505]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.193    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[505]_i_1_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.310 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[509]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.310    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[509]_i_1_n_0
    SLICE_X46Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.633 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[511]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.633    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/D[511]
    SLICE_X46Y111        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.649    12.828    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X46Y111        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[511]/C
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X46Y111        FDRE (Setup_fdre_C_D)        0.109    13.030    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[511]
  -------------------------------------------------------------------
                         required time                         13.030    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 6.171ns (73.505%)  route 2.224ns (26.496%))
  Logic Levels:           44  (CARRY4=43 LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.840     3.134    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X38Y112        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y112        FDRE (Prop_fdre_C_Q)         0.518     3.652 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/Q
                         net (fo=2, routed)           2.215     5.867    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/faccout1_co1_reg
    SLICE_X46Y69         LUT2 (Prop_lut2_I1_O)        0.124     5.991 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V[345]_i_5/O
                         net (fo=1, routed)           0.000     5.991    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V[345]_i_5_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.504 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[345]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[345]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.621 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[349]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[349]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.738 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[353]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[353]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[357]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.855    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[357]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[361]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.972    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[361]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[365]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.098    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[365]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[369]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[369]_i_1_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[373]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[373]_i_1_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[377]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[377]_i_1_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[381]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[381]_i_1_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[385]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[385]_i_1_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[389]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[389]_i_1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[393]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[393]_i_1_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[397]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[397]_i_1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[401]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.151    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[401]_i_1_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[405]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.268    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[405]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[409]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.385    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[409]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.502 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[413]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[413]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.619 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[417]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.619    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[417]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.736 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[421]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.736    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[421]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.853 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[425]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.853    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[425]_i_1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.970 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[429]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.970    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[429]_i_1_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[433]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[433]_i_1_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[437]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[437]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.321 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[441]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[441]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.438 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[445]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[445]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.555 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[449]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[449]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[453]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[453]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.789    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.023    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[469]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[469]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[473]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.257    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[473]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[477]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[477]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[481]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[481]_i_1_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.608 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[485]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[485]_i_1_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.725 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[489]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.725    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[489]_i_1_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.842 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[493]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.842    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[493]_i_1_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.959 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[497]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.959    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[497]_i_1_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[501]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.076    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[501]_i_1_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[505]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.193    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[505]_i_1_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.310 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[509]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.310    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[509]_i_1_n_0
    SLICE_X46Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.529 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[511]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.529    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/D[510]
    SLICE_X46Y111        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.649    12.828    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X46Y111        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[510]/C
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X46Y111        FDRE (Setup_fdre_C_D)        0.109    13.030    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[510]
  -------------------------------------------------------------------
                         required time                         13.030    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 6.158ns (73.463%)  route 2.224ns (26.537%))
  Logic Levels:           43  (CARRY4=42 LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.840     3.134    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X38Y112        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y112        FDRE (Prop_fdre_C_Q)         0.518     3.652 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/Q
                         net (fo=2, routed)           2.215     5.867    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/faccout1_co1_reg
    SLICE_X46Y69         LUT2 (Prop_lut2_I1_O)        0.124     5.991 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V[345]_i_5/O
                         net (fo=1, routed)           0.000     5.991    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V[345]_i_5_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.504 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[345]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[345]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.621 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[349]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[349]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.738 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[353]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[353]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[357]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.855    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[357]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[361]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.972    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[361]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[365]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.098    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[365]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[369]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[369]_i_1_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[373]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[373]_i_1_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[377]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[377]_i_1_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[381]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[381]_i_1_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[385]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[385]_i_1_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[389]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[389]_i_1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[393]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[393]_i_1_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[397]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[397]_i_1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[401]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.151    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[401]_i_1_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[405]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.268    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[405]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[409]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.385    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[409]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.502 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[413]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[413]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.619 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[417]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.619    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[417]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.736 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[421]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.736    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[421]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.853 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[425]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.853    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[425]_i_1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.970 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[429]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.970    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[429]_i_1_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[433]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[433]_i_1_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[437]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[437]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.321 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[441]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[441]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.438 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[445]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[445]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.555 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[449]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[449]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[453]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[453]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.789    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.023    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[469]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[469]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[473]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.257    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[473]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[477]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[477]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[481]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[481]_i_1_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.608 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[485]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[485]_i_1_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.725 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[489]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.725    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[489]_i_1_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.842 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[493]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.842    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[493]_i_1_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.959 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[497]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.959    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[497]_i_1_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[501]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.076    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[501]_i_1_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[505]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.193    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[505]_i_1_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.516 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[509]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.516    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/D[507]
    SLICE_X46Y110        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.650    12.829    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X46Y110        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[507]/C
                         clock pessimism              0.247    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X46Y110        FDRE (Setup_fdre_C_D)        0.109    13.031    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[507]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.374ns  (logic 6.150ns (73.438%)  route 2.224ns (26.562%))
  Logic Levels:           43  (CARRY4=42 LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.840     3.134    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X38Y112        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y112        FDRE (Prop_fdre_C_Q)         0.518     3.652 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/Q
                         net (fo=2, routed)           2.215     5.867    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/faccout1_co1_reg
    SLICE_X46Y69         LUT2 (Prop_lut2_I1_O)        0.124     5.991 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V[345]_i_5/O
                         net (fo=1, routed)           0.000     5.991    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V[345]_i_5_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.504 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[345]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[345]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.621 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[349]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[349]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.738 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[353]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[353]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[357]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.855    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[357]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[361]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.972    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[361]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[365]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.098    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[365]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[369]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[369]_i_1_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[373]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[373]_i_1_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[377]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[377]_i_1_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[381]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[381]_i_1_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[385]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[385]_i_1_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[389]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[389]_i_1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[393]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[393]_i_1_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[397]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[397]_i_1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[401]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.151    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[401]_i_1_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[405]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.268    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[405]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[409]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.385    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[409]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.502 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[413]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[413]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.619 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[417]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.619    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[417]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.736 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[421]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.736    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[421]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.853 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[425]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.853    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[425]_i_1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.970 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[429]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.970    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[429]_i_1_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[433]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[433]_i_1_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[437]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[437]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.321 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[441]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[441]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.438 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[445]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[445]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.555 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[449]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[449]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[453]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[453]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.789    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.023    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[469]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[469]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[473]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.257    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[473]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[477]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[477]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[481]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[481]_i_1_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.608 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[485]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[485]_i_1_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.725 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[489]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.725    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[489]_i_1_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.842 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[493]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.842    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[493]_i_1_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.959 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[497]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.959    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[497]_i_1_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[501]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.076    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[501]_i_1_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[505]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.193    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[505]_i_1_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.508 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[509]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.508    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/D[509]
    SLICE_X46Y110        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.650    12.829    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X46Y110        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[509]/C
                         clock pessimism              0.247    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X46Y110        FDRE (Setup_fdre_C_D)        0.109    13.031    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[509]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 6.074ns (73.195%)  route 2.224ns (26.805%))
  Logic Levels:           43  (CARRY4=42 LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.840     3.134    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X38Y112        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y112        FDRE (Prop_fdre_C_Q)         0.518     3.652 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/Q
                         net (fo=2, routed)           2.215     5.867    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/faccout1_co1_reg
    SLICE_X46Y69         LUT2 (Prop_lut2_I1_O)        0.124     5.991 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V[345]_i_5/O
                         net (fo=1, routed)           0.000     5.991    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V[345]_i_5_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.504 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[345]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[345]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.621 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[349]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[349]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.738 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[353]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[353]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[357]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.855    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[357]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[361]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.972    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[361]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[365]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.098    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[365]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[369]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[369]_i_1_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[373]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[373]_i_1_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[377]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[377]_i_1_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[381]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[381]_i_1_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[385]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[385]_i_1_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[389]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[389]_i_1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[393]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[393]_i_1_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[397]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[397]_i_1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[401]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.151    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[401]_i_1_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[405]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.268    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[405]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[409]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.385    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[409]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.502 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[413]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[413]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.619 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[417]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.619    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[417]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.736 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[421]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.736    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[421]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.853 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[425]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.853    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[425]_i_1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.970 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[429]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.970    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[429]_i_1_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[433]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[433]_i_1_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[437]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[437]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.321 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[441]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[441]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.438 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[445]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[445]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.555 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[449]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[449]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[453]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[453]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.789    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.023    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[469]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[469]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[473]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.257    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[473]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[477]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[477]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[481]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[481]_i_1_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.608 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[485]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[485]_i_1_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.725 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[489]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.725    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[489]_i_1_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.842 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[493]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.842    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[493]_i_1_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.959 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[497]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.959    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[497]_i_1_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[501]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.076    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[501]_i_1_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[505]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.193    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[505]_i_1_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.432 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[509]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.432    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/D[508]
    SLICE_X46Y110        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.650    12.829    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X46Y110        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[508]/C
                         clock pessimism              0.247    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X46Y110        FDRE (Setup_fdre_C_D)        0.109    13.031    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[508]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                         -11.432    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout0_co0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 6.069ns (75.616%)  route 1.957ns (24.384%))
  Logic Levels:           44  (CARRY4=43 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.841     3.135    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X42Y109        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout0_co0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_fdre_C_Q)         0.518     3.653 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout0_co0_reg_reg[0]/Q
                         net (fo=2, routed)           1.947     5.600    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/faccout0_co0_reg
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.124     5.724 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1[0][3]_i_5/O
                         net (fo=1, routed)           0.000     5.724    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1[0][3]_i_5_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.237 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.237    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][3]_i_1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.354 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.354    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][7]_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.471 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.471    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][11]_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.588 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][15]_i_1_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.705 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.714    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][19]_i_1_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.831 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.831    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][23]_i_1_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.948 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][27]_i_1_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.065 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][31]_i_1_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.182    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][35]_i_1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][39]_i_1_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][43]_i_1_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.533 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.533    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][47]_i_1_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.650 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.650    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][51]_i_1_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.767 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.767    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][55]_i_1_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.884 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.884    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][59]_i_1_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.001 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.001    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][63]_i_1_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.118 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.118    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][67]_i_1_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.235 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.235    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][71]_i_1_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.352 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.352    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][75]_i_1_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.469 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.469    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][79]_i_1_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.586 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.586    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][83]_i_1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.703 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.703    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][87]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.820 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.820    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][91]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.937 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.937    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][95]_i_1_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.054 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.054    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][99]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.171 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.171    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][103]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.288 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][107]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.405 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.405    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][111]_i_1_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.522 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.522    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][115]_i_1_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.639 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][119]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.640    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][119]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.757 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][123]_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.874 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.874    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][127]_i_1_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.991 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.991    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][131]_i_1_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.108 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][135]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][135]_i_1_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.225 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][139]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.225    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][139]_i_1_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.342 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][143]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.342    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][143]_i_1_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.459 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][147]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.459    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][147]_i_1_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.576 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][151]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.576    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][151]_i_1_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.693 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][155]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.693    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][155]_i_1_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.810 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][159]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.810    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][159]_i_1_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.927 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][163]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.927    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][163]_i_1_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.044 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][167]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.044    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][167]_i_1_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.161 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][170]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.161    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1
    SLICE_X38Y112        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.649    12.828    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X38Y112        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/C
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X38Y112        FDRE (Setup_fdre_C_D)       -0.150    12.771    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 6.054ns (73.130%)  route 2.224ns (26.870%))
  Logic Levels:           43  (CARRY4=42 LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.840     3.134    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X38Y112        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y112        FDRE (Prop_fdre_C_Q)         0.518     3.652 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/Q
                         net (fo=2, routed)           2.215     5.867    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/faccout1_co1_reg
    SLICE_X46Y69         LUT2 (Prop_lut2_I1_O)        0.124     5.991 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V[345]_i_5/O
                         net (fo=1, routed)           0.000     5.991    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V[345]_i_5_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.504 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[345]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[345]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.621 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[349]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[349]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.738 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[353]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[353]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[357]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.855    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[357]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[361]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.972    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[361]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[365]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.098    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[365]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[369]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[369]_i_1_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[373]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[373]_i_1_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[377]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[377]_i_1_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[381]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[381]_i_1_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[385]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[385]_i_1_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[389]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[389]_i_1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[393]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[393]_i_1_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[397]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[397]_i_1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[401]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.151    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[401]_i_1_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[405]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.268    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[405]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[409]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.385    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[409]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.502 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[413]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[413]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.619 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[417]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.619    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[417]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.736 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[421]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.736    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[421]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.853 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[425]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.853    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[425]_i_1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.970 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[429]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.970    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[429]_i_1_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[433]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[433]_i_1_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[437]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[437]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.321 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[441]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[441]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.438 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[445]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[445]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.555 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[449]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[449]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[453]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[453]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.789    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.023    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[469]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[469]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[473]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.257    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[473]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[477]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[477]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[481]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[481]_i_1_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.608 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[485]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[485]_i_1_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.725 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[489]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.725    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[489]_i_1_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.842 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[493]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.842    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[493]_i_1_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.959 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[497]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.959    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[497]_i_1_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[501]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.076    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[501]_i_1_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[505]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.193    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[505]_i_1_n_0
    SLICE_X46Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.412 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[509]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.412    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/D[506]
    SLICE_X46Y110        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.650    12.829    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X46Y110        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[506]/C
                         clock pessimism              0.247    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X46Y110        FDRE (Setup_fdre_C_D)        0.109    13.031    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[506]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[503]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 6.041ns (73.088%)  route 2.224ns (26.912%))
  Logic Levels:           42  (CARRY4=41 LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.840     3.134    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X38Y112        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y112        FDRE (Prop_fdre_C_Q)         0.518     3.652 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/Q
                         net (fo=2, routed)           2.215     5.867    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/faccout1_co1_reg
    SLICE_X46Y69         LUT2 (Prop_lut2_I1_O)        0.124     5.991 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V[345]_i_5/O
                         net (fo=1, routed)           0.000     5.991    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V[345]_i_5_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.504 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[345]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[345]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.621 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[349]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[349]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.738 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[353]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[353]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[357]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.855    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[357]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[361]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.972    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[361]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[365]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.098    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[365]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[369]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[369]_i_1_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[373]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[373]_i_1_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[377]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[377]_i_1_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[381]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[381]_i_1_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[385]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[385]_i_1_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[389]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[389]_i_1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[393]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[393]_i_1_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[397]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[397]_i_1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[401]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.151    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[401]_i_1_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[405]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.268    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[405]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[409]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.385    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[409]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.502 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[413]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[413]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.619 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[417]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.619    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[417]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.736 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[421]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.736    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[421]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.853 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[425]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.853    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[425]_i_1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.970 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[429]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.970    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[429]_i_1_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[433]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[433]_i_1_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[437]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[437]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.321 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[441]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[441]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.438 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[445]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[445]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.555 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[449]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[449]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[453]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[453]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.789    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.023    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[469]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[469]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[473]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.257    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[473]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[477]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[477]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[481]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[481]_i_1_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.608 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[485]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[485]_i_1_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.725 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[489]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.725    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[489]_i_1_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.842 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[493]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.842    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[493]_i_1_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.959 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[497]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.959    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[497]_i_1_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[501]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.076    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[501]_i_1_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.399 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[505]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.399    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/D[503]
    SLICE_X46Y109        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[503]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.650    12.829    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X46Y109        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[503]/C
                         clock pessimism              0.247    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X46Y109        FDRE (Setup_fdre_C_D)        0.109    13.031    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[503]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                         -11.399    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 6.033ns (73.062%)  route 2.224ns (26.938%))
  Logic Levels:           42  (CARRY4=41 LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.840     3.134    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X38Y112        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y112        FDRE (Prop_fdre_C_Q)         0.518     3.652 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout1_co1_reg_reg[0]/Q
                         net (fo=2, routed)           2.215     5.867    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/faccout1_co1_reg
    SLICE_X46Y69         LUT2 (Prop_lut2_I1_O)        0.124     5.991 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V[345]_i_5/O
                         net (fo=1, routed)           0.000     5.991    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V[345]_i_5_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.504 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[345]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[345]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.621 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[349]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[349]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.738 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[353]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[353]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[357]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.855    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[357]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[361]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.972    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[361]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[365]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.098    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[365]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[369]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[369]_i_1_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[373]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[373]_i_1_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[377]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[377]_i_1_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[381]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[381]_i_1_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[385]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[385]_i_1_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[389]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[389]_i_1_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[393]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[393]_i_1_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[397]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[397]_i_1_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[401]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.151    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[401]_i_1_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[405]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.268    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[405]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[409]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.385    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[409]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.502 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[413]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[413]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.619 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[417]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.619    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[417]_i_1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.736 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[421]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.736    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[421]_i_1_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.853 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[425]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.853    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[425]_i_1_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.970 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[429]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.970    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[429]_i_1_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[433]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[433]_i_1_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[437]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[437]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.321 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[441]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[441]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.438 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[445]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[445]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.555 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[449]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[449]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[453]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[453]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.789    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.023    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[469]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[469]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[473]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.257    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[473]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[477]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[477]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[481]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[481]_i_1_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.608 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[485]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[485]_i_1_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.725 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[489]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.725    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[489]_i_1_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.842 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[493]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.842    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[493]_i_1_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.959 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[497]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.959    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[497]_i_1_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[501]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.076    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[501]_i_1_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.391 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[505]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.391    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/D[505]
    SLICE_X46Y109        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.650    12.829    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X46Y109        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[505]/C
                         clock pessimism              0.247    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X46Y109        FDRE (Setup_fdre_C_D)        0.109    13.031    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[505]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                         -11.391    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout0_co0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/s1_ca_rego1_reg[0][169]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 6.275ns (76.226%)  route 1.957ns (23.774%))
  Logic Levels:           44  (CARRY4=43 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.841     3.135    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X42Y109        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout0_co0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_fdre_C_Q)         0.518     3.653 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/faccout0_co0_reg_reg[0]/Q
                         net (fo=2, routed)           1.947     5.600    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/faccout0_co0_reg
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.124     5.724 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1[0][3]_i_5/O
                         net (fo=1, routed)           0.000     5.724    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1[0][3]_i_5_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.237 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.237    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][3]_i_1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.354 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.354    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][7]_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.471 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.471    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][11]_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.588 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][15]_i_1_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.705 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.714    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][19]_i_1_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.831 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.831    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][23]_i_1_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.948 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][27]_i_1_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.065 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][31]_i_1_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.182 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.182    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][35]_i_1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][39]_i_1_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][43]_i_1_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.533 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.533    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][47]_i_1_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.650 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.650    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][51]_i_1_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.767 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.767    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][55]_i_1_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.884 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.884    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][59]_i_1_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.001 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.001    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][63]_i_1_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.118 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.118    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][67]_i_1_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.235 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.235    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][71]_i_1_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.352 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.352    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][75]_i_1_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.469 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.469    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][79]_i_1_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.586 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.586    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][83]_i_1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.703 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.703    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][87]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.820 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.820    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][91]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.937 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.937    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][95]_i_1_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.054 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.054    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][99]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.171 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.171    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][103]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.288 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][107]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.405 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.405    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][111]_i_1_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.522 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.522    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][115]_i_1_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.639 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][119]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.640    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][119]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.757 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][123]_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.874 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.874    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][127]_i_1_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.991 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.991    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][131]_i_1_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.108 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][135]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.108    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][135]_i_1_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.225 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][139]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.225    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][139]_i_1_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.342 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][143]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.342    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][143]_i_1_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.459 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][147]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.459    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][147]_i_1_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.576 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][151]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.576    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][151]_i_1_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.693 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][155]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.693    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][155]_i_1_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.810 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][159]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.810    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][159]_i_1_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.927 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][163]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.927    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][163]_i_1_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.044 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][167]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.044    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][167]_i_1_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.367 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][170]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.367    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1_n_2
    SLICE_X38Y112        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/s1_ca_rego1_reg[0][169]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.649    12.828    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X38Y112        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/s1_ca_rego1_reg[0][169]/C
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X38Y112        FDRE (Setup_fdre_C_D)        0.109    13.030    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/s1_ca_rego1_reg[0][169]
  -------------------------------------------------------------------
                         required time                         13.030    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a2_cb_regi2_reg[1][114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[466]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.393ns (74.546%)  route 0.134ns (25.454%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.556     0.892    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X48Y97         FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a2_cb_regi2_reg[1][114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a2_cb_regi2_reg[1][114]/Q
                         net (fo=2, routed)           0.133     1.166    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/Q[114]
    SLICE_X46Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.285 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.285    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.325 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.325    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.365 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.366    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.419 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[469]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.419    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/D[466]
    SLICE_X46Y100        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[466]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.911     1.277    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X46Y100        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[466]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[466]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_key_V_reg[325]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a1_cb_regi1_reg[0][154]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.128ns (30.877%)  route 0.287ns (69.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.556     0.892    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X40Y96         FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_key_V_reg[325]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_key_V_reg[325]/Q
                         net (fo=3, routed)           0.287     1.306    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/int_key_V_reg[511][156]
    SLICE_X39Y107        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a1_cb_regi1_reg[0][154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.909     1.275    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X39Y107        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a1_cb_regi1_reg[0][154]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X39Y107        FDRE (Hold_fdre_C_D)         0.016     1.256    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a1_cb_regi1_reg[0][154]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/s1_ca_rego1_reg[0][121]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[292]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.432%)  route 0.117ns (41.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.639     0.975    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X38Y100        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/s1_ca_rego1_reg[0][121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/s1_ca_rego1_reg[0][121]/Q
                         net (fo=1, routed)           0.117     1.256    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/D[292]
    SLICE_X40Y99         FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[292]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.825     1.191    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X40Y99         FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[292]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.047     1.203    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[292]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a2_cb_regi2_reg[1][129]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[472]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.290ns (53.846%)  route 0.249ns (46.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.556     0.892    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X48Y99         FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a2_cb_regi2_reg[1][129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a2_cb_regi2_reg[1][129]/Q
                         net (fo=2, routed)           0.249     1.281    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/Q[129]
    SLICE_X46Y101        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.430 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[473]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.430    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/D[472]
    SLICE_X46Y101        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[472]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.911     1.277    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X46Y101        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[472]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134     1.376    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[472]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a2_cb_regi2_reg[1][114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[468]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.406ns (75.158%)  route 0.134ns (24.842%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.556     0.892    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X48Y97         FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a2_cb_regi2_reg[1][114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a2_cb_regi2_reg[1][114]/Q
                         net (fo=2, routed)           0.133     1.166    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/Q[114]
    SLICE_X46Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.285 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.285    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[457]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.325 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.325    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[461]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.365 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.366    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[465]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.432 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[469]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.432    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/D[468]
    SLICE_X46Y100        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[468]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.911     1.277    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X46Y100        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[468]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[468]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_key_V_reg[156]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/s0_ca_rego0_reg[0][156]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.250ns (45.856%)  route 0.295ns (54.144%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.555     0.891    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X40Y92         FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_key_V_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_key_V_reg[156]/Q
                         net (fo=3, routed)           0.295     1.327    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u0/int_key_V_reg[156][3]
    SLICE_X42Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.436 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u0/tmp_carry__37/O[3]
                         net (fo=1, routed)           0.000     1.436    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u0_n_14
    SLICE_X42Y105        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/s0_ca_rego0_reg[0][156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.910     1.276    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X42Y105        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/s0_ca_rego0_reg[0][156]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X42Y105        FDRE (Hold_fdre_C_D)         0.134     1.375    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/s0_ca_rego0_reg[0][156]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a2_cb_regi2_reg[1][131]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[473]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.291ns (53.121%)  route 0.257ns (46.879%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.557     0.893    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X47Y97         FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a2_cb_regi2_reg[1][131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a2_cb_regi2_reg[1][131]/Q
                         net (fo=2, routed)           0.257     1.277    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/a2_cb_regi2_reg[1][130]
    SLICE_X46Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.163     1.440 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[473]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.440    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/D[473]
    SLICE_X46Y101        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[473]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.911     1.277    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X46Y101        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[473]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134     1.376    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[473]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a1_cb_regi1_reg[0][113]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/s1_ca_rego1_reg[0][120]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.453ns (82.672%)  route 0.095ns (17.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.557     0.893    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X38Y98         FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a1_cb_regi1_reg[0][113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a1_cb_regi1_reg[0][113]/Q
                         net (fo=2, routed)           0.094     1.135    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/Q[113]
    SLICE_X38Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.212     1.347 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.347    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][115]_i_1_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.387 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][119]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.388    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][119]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.441 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1/s1_ca_rego1_reg[0][123]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.441    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u1_n_51
    SLICE_X38Y100        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/s1_ca_rego1_reg[0][120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.911     1.277    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X38Y100        FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/s1_ca_rego1_reg[0][120]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/s1_ca_rego1_reg[0][120]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a2_cb_regi2_reg[1][94]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[436]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.274ns (58.797%)  route 0.192ns (41.203%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.551     0.887    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/ap_clk
    SLICE_X50Y92         FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a2_cb_regi2_reg[1][94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/a2_cb_regi2_reg[1][94]/Q
                         net (fo=2, routed)           0.192     1.243    xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/a2_cb_regi2_reg[1][93]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.353 r  xc7z020_i/encrypt_0/U0/encrypt_add_512ns_512ns_512_3_U1/encrypt_add_512ns_512ns_512_3_AddSubnS_0_U/u2/int_output_V_reg[437]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.353    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/D[436]
    SLICE_X46Y92         FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[436]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.823     1.189    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X46Y92         FDRE                                         r  xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[436]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.134     1.288    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_output_V_reg[436]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.229ns (60.198%)  route 0.151ns (39.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.656     0.992    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[1]/Q
                         net (fo=1, routed)           0.151     1.271    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[1]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.101     1.372 r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.372    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[1]_i_1__1_n_0
    SLICE_X26Y99         FDRE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.844     1.210    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.131     1.306    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    xc7z020_i/encrypt_0/U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    xc7z020_i/encrypt_0/U0/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    xc7z020_i/encrypt_0/U0/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y85    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_ap_done_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_ap_start_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_auto_restart_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_gie_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y92    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_key_V_reg[157]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y94    xc7z020_i/encrypt_0/U0/encrypt_PERIPH_BUS_s_axi_U/int_key_V_reg[158]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   xc7z020_i/rst_processing_system7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK



