// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _k2c_affine_matmul_1_HH_
#define _k2c_affine_matmul_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "sample_fadd_32ns_ocq.h"
#include "sample_fmul_32ns_pcA.h"

namespace ap_rtl {

struct k2c_affine_matmul_1 : public sc_module {
    // Port declarations 28
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<2> > C_address0;
    sc_out< sc_logic > C_ce0;
    sc_out< sc_logic > C_we0;
    sc_out< sc_lv<32> > C_d0;
    sc_out< sc_lv<2> > C1_address0;
    sc_out< sc_logic > C1_ce0;
    sc_out< sc_logic > C1_we0;
    sc_out< sc_lv<32> > C1_d0;
    sc_out< sc_lv<2> > C7_address0;
    sc_out< sc_logic > C7_ce0;
    sc_out< sc_logic > C7_we0;
    sc_out< sc_lv<32> > C7_d0;
    sc_out< sc_lv<4> > A_address0;
    sc_out< sc_logic > A_ce0;
    sc_in< sc_lv<32> > A_q0;
    sc_out< sc_lv<4> > A8_address0;
    sc_out< sc_logic > A8_ce0;
    sc_in< sc_lv<32> > A8_q0;
    sc_out< sc_lv<5> > d_address0;
    sc_out< sc_logic > d_ce0;
    sc_in< sc_lv<32> > d_q0;
    sc_in< sc_lv<8> > outrows;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    k2c_affine_matmul_1(sc_module_name name);
    SC_HAS_PROCESS(k2c_affine_matmul_1);

    ~k2c_affine_matmul_1();

    sc_trace_file* mVcdFile;

    sample_fadd_32ns_ocq<1,9,32,32,32>* sample_fadd_32ns_ocq_U187;
    sample_fadd_32ns_ocq<1,9,32,32,32>* sample_fadd_32ns_ocq_U188;
    sample_fmul_32ns_pcA<1,5,32,32,32>* sample_fmul_32ns_pcA_U189;
    sample_fmul_32ns_pcA<1,5,32,32,32>* sample_fmul_32ns_pcA_U190;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<19> > indvar_flatten4_reg_176;
    sc_signal< sc_lv<14> > indvar_flatten5_reg_187;
    sc_signal< sc_lv<10> > indvar_flatten6_reg_198;
    sc_signal< sc_lv<4> > indvar_flatten_reg_209;
    sc_signal< sc_lv<2> > ii_reg_220;
    sc_signal< sc_lv<2> > jj_reg_231;
    sc_signal< sc_lv<19> > tmp_28_fu_268_p3;
    sc_signal< sc_lv<19> > tmp_28_reg_603;
    sc_signal< sc_lv<1> > exitcond_flatten6_fu_276_p2;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter29;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter8_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter9_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter10_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter11_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter12_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter13_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter14_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter15_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter16_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter17_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter18_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter19_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter20_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter21_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter22_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter23_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter24_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter25_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter26_reg;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_608_pp0_iter27_reg;
    sc_signal< sc_lv<19> > indvar_flatten_next6_fu_281_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_287_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_617;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_617_pp0_iter1_reg;
    sc_signal< sc_lv<14> > indvar_flatten_next5_fu_299_p3;
    sc_signal< sc_lv<1> > not_exitcond_flatten_fu_307_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_reg_630;
    sc_signal< sc_lv<1> > not_exitcond_flatten_reg_630_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_flatten4_fu_312_p2;
    sc_signal< sc_lv<1> > exitcond_flatten4_reg_636;
    sc_signal< sc_lv<1> > exitcond_flatten33_m_fu_318_p2;
    sc_signal< sc_lv<1> > exitcond_flatten33_m_reg_641;
    sc_signal< sc_lv<1> > tmp_31_fu_324_p2;
    sc_signal< sc_lv<1> > tmp_31_reg_646;
    sc_signal< sc_lv<1> > tmp_31_reg_646_pp0_iter2_reg;
    sc_signal< sc_lv<10> > indvar_flatten_next4_fu_335_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > not_exitcond_flatten_3_fu_359_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_3_reg_656;
    sc_signal< sc_lv<1> > exitcond_flatten_mid_4_fu_364_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_mid_4_reg_661;
    sc_signal< sc_lv<1> > tmp_103_fu_375_p2;
    sc_signal< sc_lv<1> > tmp_103_reg_667;
    sc_signal< sc_lv<4> > indvar_flatten_next_fu_386_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<2> > jj_mid2_fu_480_p3;
    sc_signal< sc_lv<2> > jj_mid2_reg_679;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter4_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter5_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter6_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter7_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter8_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter9_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter10_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter11_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter12_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter13_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter14_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter15_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter16_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter17_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter18_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter19_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter20_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter21_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter22_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter23_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter24_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter25_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter26_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter27_reg;
    sc_signal< sc_lv<2> > jj_mid2_reg_679_pp0_iter28_reg;
    sc_signal< sc_lv<5> > newIndex8_cast_mid2_fu_500_p3;
    sc_signal< sc_lv<5> > newIndex8_cast_mid2_reg_686;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_fu_518_p3;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter4_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter5_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter6_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter7_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter8_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter9_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter10_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter11_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter12_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter13_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter14_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter15_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter16_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter17_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter18_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter19_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter20_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter21_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter22_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter23_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter24_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter25_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter26_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter27_reg;
    sc_signal< sc_lv<6> > newIndex_cast_mid2_reg_691_pp0_iter28_reg;
    sc_signal< sc_lv<2> > ii_mid2_fu_526_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<2> > jj_1_fu_534_p2;
    sc_signal< sc_lv<32> > A_load_reg_716;
    sc_signal< sc_lv<32> > sel_tmp5_i_fu_569_p3;
    sc_signal< sc_lv<32> > sel_tmp5_i_reg_721;
    sc_signal< sc_lv<32> > A8_load_reg_726;
    sc_signal< sc_lv<32> > sel_tmp5_i2_fu_585_p3;
    sc_signal< sc_lv<32> > sel_tmp5_i2_reg_731;
    sc_signal< sc_lv<32> > sum_reg_741;
    sc_signal< sc_lv<32> > grp_fu_250_p2;
    sc_signal< sc_lv<32> > tmp_40_reg_746;
    sc_signal< sc_lv<32> > grp_fu_254_p2;
    sc_signal< sc_lv<32> > tmp_53_1_reg_751;
    sc_signal< sc_lv<32> > tmp_53_1_reg_751_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_53_1_reg_751_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_53_1_reg_751_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_53_1_reg_751_pp0_iter14_reg;
    sc_signal< sc_lv<32> > tmp_53_1_reg_751_pp0_iter15_reg;
    sc_signal< sc_lv<32> > tmp_53_1_reg_751_pp0_iter16_reg;
    sc_signal< sc_lv<32> > tmp_53_1_reg_751_pp0_iter17_reg;
    sc_signal< sc_lv<32> > tmp_53_1_reg_751_pp0_iter18_reg;
    sc_signal< sc_lv<32> > tmp_53_1_reg_751_pp0_iter19_reg;
    sc_signal< sc_lv<32> > grp_fu_242_p2;
    sc_signal< sc_lv<32> > sum_6_reg_756;
    sc_signal< sc_lv<32> > grp_fu_246_p2;
    sc_signal< sc_lv<32> > sum_6_1_reg_761;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter3_state5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_lv<64> > newIndex8_cast_mid2_s_fu_540_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > jj_cast_fu_593_p1;
    sc_signal< sc_lv<64> > newIndex_cast_mid2_c_fu_597_p1;
    sc_signal< sc_lv<7> > tmp_27_fu_258_p4;
    sc_signal< sc_lv<14> > indvar_flatten65_op_fu_293_p2;
    sc_signal< sc_lv<10> > indvar_flatten31_op_fu_329_p2;
    sc_signal< sc_lv<1> > exitcond_flatten3_fu_343_p2;
    sc_signal< sc_lv<1> > exitcond_flatten33_n_fu_354_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_mid_fu_349_p2;
    sc_signal< sc_lv<1> > tmp_32_fu_370_p2;
    sc_signal< sc_lv<4> > indvar_flatten_op_fu_380_p2;
    sc_signal< sc_lv<1> > tmp_102_fu_394_p1;
    sc_signal< sc_lv<1> > tmp_55_fu_416_p2;
    sc_signal< sc_lv<1> > tmp_39_mid_fu_422_p2;
    sc_signal< sc_lv<5> > tmp_38_fu_398_p3;
    sc_signal< sc_lv<6> > newIndex_fu_406_p4;
    sc_signal< sc_lv<1> > tmp_39_mid1_fu_427_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_4_fu_453_p2;
    sc_signal< sc_lv<2> > ii_mid3_fu_432_p3;
    sc_signal< sc_lv<1> > tmp_39_mid2_fu_458_p2;
    sc_signal< sc_lv<1> > tmp_35_fu_470_p2;
    sc_signal< sc_lv<1> > tmp_104_fu_475_p2;
    sc_signal< sc_lv<2> > ii_1_fu_464_p2;
    sc_signal< sc_lv<1> > tmp_105_fu_488_p1;
    sc_signal< sc_lv<5> > tmp_38_mid1_fu_492_p3;
    sc_signal< sc_lv<5> > newIndex8_cast_mid3_fu_439_p3;
    sc_signal< sc_lv<6> > newIndex_mid1_fu_508_p4;
    sc_signal< sc_lv<6> > newIndex_cast_mid4_fu_446_p3;
    sc_signal< sc_lv<1> > sel_tmp2_i_fu_550_p2;
    sc_signal< sc_lv<1> > sel_tmp_i_fu_545_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_563_p2;
    sc_signal< sc_lv<32> > sel_tmp1_i_fu_555_p3;
    sc_signal< sc_lv<32> > sel_tmp1_i2_fu_577_p3;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state32;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<19> ap_const_lv19_1;
    static const sc_lv<14> ap_const_lv14_1000;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<10> ap_const_lv10_100;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_BE0DAD28;
    static const sc_lv<32> ap_const_lv32_3E253D06;
    static const sc_lv<32> ap_const_lv32_BDD4FA59;
    static const sc_lv<32> ap_const_lv32_BE1D335C;
    static const sc_lv<32> ap_const_lv32_3E0F9894;
    static const sc_lv<32> ap_const_lv32_BC37D1BF;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_A8_address0();
    void thread_A8_ce0();
    void thread_A_address0();
    void thread_A_ce0();
    void thread_C1_address0();
    void thread_C1_ce0();
    void thread_C1_d0();
    void thread_C1_we0();
    void thread_C7_address0();
    void thread_C7_ce0();
    void thread_C7_d0();
    void thread_C7_we0();
    void thread_C_address0();
    void thread_C_ce0();
    void thread_C_d0();
    void thread_C_we0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state32();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state25_pp0_stage0_iter23();
    void thread_ap_block_state26_pp0_stage0_iter24();
    void thread_ap_block_state27_pp0_stage0_iter25();
    void thread_ap_block_state28_pp0_stage0_iter26();
    void thread_ap_block_state29_pp0_stage0_iter27();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage0_iter28();
    void thread_ap_block_state31_pp0_stage0_iter29();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter3_state5();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_d_address0();
    void thread_d_ce0();
    void thread_exitcond_flatten33_m_fu_318_p2();
    void thread_exitcond_flatten33_n_fu_354_p2();
    void thread_exitcond_flatten3_fu_343_p2();
    void thread_exitcond_flatten4_fu_312_p2();
    void thread_exitcond_flatten6_fu_276_p2();
    void thread_exitcond_flatten_fu_287_p2();
    void thread_exitcond_flatten_mid_4_fu_364_p2();
    void thread_exitcond_flatten_mid_fu_349_p2();
    void thread_ii_1_fu_464_p2();
    void thread_ii_mid2_fu_526_p3();
    void thread_ii_mid3_fu_432_p3();
    void thread_indvar_flatten31_op_fu_329_p2();
    void thread_indvar_flatten65_op_fu_293_p2();
    void thread_indvar_flatten_next4_fu_335_p3();
    void thread_indvar_flatten_next5_fu_299_p3();
    void thread_indvar_flatten_next6_fu_281_p2();
    void thread_indvar_flatten_next_fu_386_p3();
    void thread_indvar_flatten_op_fu_380_p2();
    void thread_jj_1_fu_534_p2();
    void thread_jj_cast_fu_593_p1();
    void thread_jj_mid2_fu_480_p3();
    void thread_newIndex8_cast_mid2_fu_500_p3();
    void thread_newIndex8_cast_mid2_s_fu_540_p1();
    void thread_newIndex8_cast_mid3_fu_439_p3();
    void thread_newIndex_cast_mid2_c_fu_597_p1();
    void thread_newIndex_cast_mid2_fu_518_p3();
    void thread_newIndex_cast_mid4_fu_446_p3();
    void thread_newIndex_fu_406_p4();
    void thread_newIndex_mid1_fu_508_p4();
    void thread_not_exitcond_flatten_3_fu_359_p2();
    void thread_not_exitcond_flatten_4_fu_453_p2();
    void thread_not_exitcond_flatten_fu_307_p2();
    void thread_sel_tmp1_i2_fu_577_p3();
    void thread_sel_tmp1_i_fu_555_p3();
    void thread_sel_tmp2_i_fu_550_p2();
    void thread_sel_tmp5_i2_fu_585_p3();
    void thread_sel_tmp5_i_fu_569_p3();
    void thread_sel_tmp_i_fu_545_p2();
    void thread_tmp_102_fu_394_p1();
    void thread_tmp_103_fu_375_p2();
    void thread_tmp_104_fu_475_p2();
    void thread_tmp_105_fu_488_p1();
    void thread_tmp_27_fu_258_p4();
    void thread_tmp_28_fu_268_p3();
    void thread_tmp_31_fu_324_p2();
    void thread_tmp_32_fu_370_p2();
    void thread_tmp_35_fu_470_p2();
    void thread_tmp_38_fu_398_p3();
    void thread_tmp_38_mid1_fu_492_p3();
    void thread_tmp_39_mid1_fu_427_p2();
    void thread_tmp_39_mid2_fu_458_p2();
    void thread_tmp_39_mid_fu_422_p2();
    void thread_tmp_55_fu_416_p2();
    void thread_tmp_s_fu_563_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
