(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h6):(1'h0)] wire3;
  input wire [(2'h2):(1'h0)] wire2;
  input wire [(3'h6):(1'h0)] wire1;
  input wire [(4'h9):(1'h0)] wire0;
  wire [(4'hb):(1'h0)] wire9;
  wire signed [(4'ha):(1'h0)] wire6;
  wire [(3'h5):(1'h0)] wire5;
  wire [(3'h7):(1'h0)] wire4;
  reg signed [(3'h4):(1'h0)] reg8 = (1'h0);
  reg [(3'h4):(1'h0)] reg7 = (1'h0);
  assign y = {wire9, wire6, wire5, wire4, reg8, reg7, (1'h0)};
  assign wire4 = wire2;
  assign wire5 = wire4[(3'h5):(2'h3)];
  assign wire6 = ($unsigned({(wire4 ? (8'ha3) : wire1)}) ?
                     ({wire3} ?
                         (wire2[(2'h2):(1'h0)] ?
                             {wire1} : $signed((8'haf))) : wire3[(3'h6):(2'h2)]) : (($unsigned((8'ha1)) << wire3) < $signed(wire1[(1'h1):(1'h0)])));
  always
    @(posedge clk) begin
      reg7 <= ((~^{{(8'haf)}}) ?
          $unsigned($signed((wire6 ?
              wire2 : (8'ha7)))) : ($signed($signed(wire0)) ?
              wire0 : (~&(~&wire6))));
      reg8 <= $unsigned({$unsigned($unsigned((8'ha0)))});
    end
  assign wire9 = wire6;
endmodule