// Seed: 3847581555
module module_0 ();
  wire id_1 = id_1;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1
);
  module_0 modCall_1 ();
  always_latch @*
    if ((id_1) < 1)
      if (1)
        if (id_1) begin : LABEL_0$display
          ;
        end else begin : LABEL_0
          assert (1)
          else;
        end
      else begin : LABEL_0
        id_0 <= 1'b0;
        id_0 = 1'b0;
      end
    else begin : LABEL_0
      if (1'b0) id_0 <= id_1;
      else id_0 <= 1;
    end
  buf primCall (id_0, id_1);
  wire id_3;
endmodule
