
*** Running vivado
    with args -log vga_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_top.tcl



****** Vivado v2021.2.1 (64-bit)
  **** SW Build 3414424 on Sun Dec 19 10:57:22 MST 2021
  **** IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source vga_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1260.512 ; gain = 8.445
Command: synth_design -top vga_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 170312
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_top' [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/vga_top.vhd:16]
INFO: [Synth 8-3491] module 'ball' declared at 'C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/ball.vhd:6' bound to instance 'add_ball' of component 'ball' [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/vga_top.vhd:63]
INFO: [Synth 8-638] synthesizing module 'ball' [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/ball.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ball' (1#1) [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/ball.vhd:17]
INFO: [Synth 8-3491] module 'vga_sync' declared at 'C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/vga_sync.vhd:5' bound to instance 'vga_driver' of component 'vga_sync' [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/vga_top.vhd:74]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/vga_sync.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element sync_pr.video_on_reg was removed.  [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/vga_sync.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (2#1) [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/vga_sync.vhd:21]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/clk_wiz_0.vhd:10' bound to instance 'clk_wiz_0_inst' of component 'clk_wiz_0' [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/vga_top.vhd:91]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/clk_wiz_0.vhd:19]
INFO: [Synth 8-3491] module 'clk_wiz_0_clk_wiz' declared at 'C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd:10' bound to instance 'U0' of component 'clk_wiz_0_clk_wiz' [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/clk_wiz_0.vhd:34]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd:19]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.250000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd:61]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd:123]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (3#1) [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/clk_wiz_0.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'vga_top' (5#1) [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/sources_1/new/vga_top.vhd:16]
WARNING: [Synth 8-3917] design vga_top has port vga_red[1] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port vga_red[0] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port vga_green[1] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port vga_green[0] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port vga_blue[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1260.512 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1260.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/constrs_1/new/vga_top.xdc]
Finished Parsing XDC File [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/constrs_1/new/vga_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.srcs/constrs_1/new/vga_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1267.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1267.703 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1267.703 ; gain = 7.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1267.703 ; gain = 7.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1267.703 ; gain = 7.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1267.703 ; gain = 7.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 6     
+---Registers : 
	               11 Bit    Registers := 8     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP add_ball/green2, operation Mode is: (D'-A)*B.
DSP Report: register vga_driver/pixel_col_reg is absorbed into DSP add_ball/green2.
DSP Report: operator add_ball/green2 is absorbed into DSP add_ball/green2.
DSP Report: operator add_ball/green3 is absorbed into DSP add_ball/green2.
DSP Report: Generating DSP add_ball/green1, operation Mode is: PCIN+(D'-A)*B.
DSP Report: register vga_driver/pixel_row_reg is absorbed into DSP add_ball/green1.
DSP Report: operator add_ball/green1 is absorbed into DSP add_ball/green1.
DSP Report: operator add_ball/green2 is absorbed into DSP add_ball/green1.
DSP Report: operator add_ball/green3 is absorbed into DSP add_ball/green1.
WARNING: [Synth 8-3917] design vga_top has port vga_red[1] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port vga_red[0] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port vga_green[1] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port vga_green[0] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port vga_blue[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1267.703 ; gain = 7.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_top     | (D'-A)*B      | 11     | 12     | -      | 11     | 24     | 0    | 0    | -    | 1    | 0     | 0    | 0    | 
|vga_top     | PCIN+(D'-A)*B | 11     | 12     | -      | 11     | 24     | 0    | 0    | -    | 1    | 0     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1267.703 ; gain = 7.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1277.129 ; gain = 16.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1286.691 ; gain = 26.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1286.691 ; gain = 26.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1286.691 ; gain = 26.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1286.691 ; gain = 26.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1286.691 ; gain = 26.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1286.691 ; gain = 26.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1286.691 ; gain = 26.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    15|
|3     |DSP48E1    |     2|
|4     |LUT1       |     9|
|5     |LUT2       |    71|
|6     |LUT3       |     5|
|7     |LUT4       |     9|
|8     |LUT5       |     9|
|9     |LUT6       |    22|
|10    |MMCME2_ADV |     1|
|11    |FDRE       |    68|
|12    |IBUF       |     1|
|13    |OBUF       |    10|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1286.691 ; gain = 26.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 1286.691 ; gain = 18.988
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1286.691 ; gain = 26.180
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1286.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1304.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8a8f9e6e
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:40 . Memory (MB): peak = 1304.109 ; gain = 43.598
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dylan/Documents/Spring 2022/CPE 487 DSD/Vivado Lab 3/vgaball/vgaball.runs/synth_1/vga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_top_utilization_synth.rpt -pb vga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 12:33:51 2022...
