
---------- Begin Simulation Statistics ----------
final_tick                               1494661464500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94660                       # Simulator instruction rate (inst/s)
host_mem_usage                                 673668                       # Number of bytes of host memory used
host_op_rate                                   170813                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1056.41                       # Real time elapsed on the host
host_tick_rate                             1414853282                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     180448175                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.494661                       # Number of seconds simulated
sim_ticks                                1494661464500                       # Number of ticks simulated
system.cpu.BranchMispred                       378481                       # Number of branch mispredictions
system.cpu.Branches                          12551124                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     180448175                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       2989322929                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 2989322929                       # Number of busy cycles
system.cpu.num_cc_register_reads             62597707                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            54139755                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     11681097                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               66121526                       # Number of float alu accesses
system.cpu.num_fp_insts                      66121526                       # number of float instructions
system.cpu.num_fp_register_reads             66145300                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               36283                       # number of times the floating registers were written
system.cpu.num_func_calls                      400991                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             180031651                       # Number of integer alu accesses
system.cpu.num_int_insts                    180031651                       # number of integer instructions
system.cpu.num_int_register_reads           395453719                       # number of times the integer registers were read
system.cpu.num_int_register_writes           97866002                       # number of times the integer registers were written
system.cpu.num_load_insts                    12339575                       # Number of load instructions
system.cpu.num_mem_refs                      82191573                       # number of memory refs
system.cpu.num_store_insts                   69851998                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                217801      0.12%      0.12% # Class of executed instruction
system.cpu.op_class::IntAlu                  97890433     54.24%     54.36% # Class of executed instruction
system.cpu.op_class::IntMult                    93138      0.05%     54.41% # Class of executed instruction
system.cpu.op_class::IntDiv                     69279      0.04%     54.45% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3124      0.00%     54.45% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     54.45% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     54.45% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     54.45% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     54.45% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     54.45% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     54.45% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     54.45% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     54.45% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     54.45% # Class of executed instruction
system.cpu.op_class::SimdAlu                     5106      0.00%     54.45% # Class of executed instruction
system.cpu.op_class::SimdCmp                       18      0.00%     54.45% # Class of executed instruction
system.cpu.op_class::SimdCvt                     4168      0.00%     54.45% # Class of executed instruction
system.cpu.op_class::SimdMisc                   17650      0.01%     54.46% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  29      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   5      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  5      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     54.46% # Class of executed instruction
system.cpu.op_class::MemRead                 12335778      6.83%     61.30% # Class of executed instruction
system.cpu.op_class::MemWrite                 3769034      2.09%     63.39% # Class of executed instruction
system.cpu.op_class::FloatMemRead                3797      0.00%     63.39% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           66082964     36.61%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  180492329                       # Class of executed instruction
system.cpu.predictedBranches                 11337411                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                   146                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16580198                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      33169504                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     16586288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     16588514                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     33179692                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       16588514                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                12551124                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11681097                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            378481                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11098154                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11042206                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.495880                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  200489                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          110549                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              94716                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            15833                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        15569                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     65560011                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65560011                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     65560011                       # number of overall hits
system.cpu.dcache.overall_hits::total        65560011                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     16588270                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16588270                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     16588270                       # number of overall misses
system.cpu.dcache.overall_misses::total      16588270                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1288047544500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1288047544500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1288047544500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1288047544500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     82148281                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     82148281                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     82148281                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     82148281                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.201931                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.201931                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.201931                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.201931                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77648.093773                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77648.093773                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77648.093773                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77648.093773                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     16582092                       # number of writebacks
system.cpu.dcache.writebacks::total          16582092                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data     16588270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16588270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     16588270                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16588270                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1271459274500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1271459274500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1271459274500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1271459274500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.201931                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.201931                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.201931                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.201931                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76648.093773                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76648.093773                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76648.093773                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76648.093773                       # average overall mshr miss latency
system.cpu.dcache.replacements               16584174                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12332450                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12332450                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    620057500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    620057500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12340210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12340210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79904.317010                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79904.317010                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7760                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7760                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    612297500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    612297500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000629                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000629                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78904.317010                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78904.317010                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     53227561                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       53227561                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     16580510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16580510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1287427487000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1287427487000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     69808071                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     69808071                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.237516                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.237516                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77647.037817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77647.037817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     16580510                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     16580510                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 1270846977000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1270846977000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.237516                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.237516                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76647.037817                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76647.037817                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1494661464500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4088.200958                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            82148281                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16588270                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.952191                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4088.200958                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998096                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998096                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1019                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         2979                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         180884832                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        180884832                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1494661464500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    12340263                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    69852026                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         16041                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        173782                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1494661464500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1494661464500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1494661464500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    140758232                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        140758232                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    140758232                       # number of overall hits
system.cpu.icache.overall_hits::total       140758232                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5134                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5134                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5134                       # number of overall misses
system.cpu.icache.overall_misses::total          5134                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    296127000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    296127000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    296127000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    296127000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    140763366                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    140763366                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    140763366                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    140763366                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000036                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000036                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57679.587067                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57679.587067                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57679.587067                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57679.587067                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2114                       # number of writebacks
system.cpu.icache.writebacks::total              2114                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         5134                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5134                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5134                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5134                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    290993000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    290993000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    290993000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    290993000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56679.587067                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56679.587067                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56679.587067                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56679.587067                       # average overall mshr miss latency
system.cpu.icache.replacements                   2114                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    140758232                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       140758232                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5134                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5134                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    296127000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    296127000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    140763366                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    140763366                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57679.587067                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57679.587067                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    290993000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    290993000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56679.587067                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56679.587067                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1494661464500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1280.247914                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           140763366                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5134                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          27417.874172                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1280.247914                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.312561                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.312561                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3020                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2975                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.737305                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         281531866                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        281531866                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1494661464500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   140763366                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            84                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1494661464500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1494661464500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1494661464500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1494661464500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1642                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2456                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4098                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1642                       # number of overall hits
system.l2.overall_hits::.cpu.data                2456                       # number of overall hits
system.l2.overall_hits::total                    4098                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3492                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           16585814                       # number of demand (read+write) misses
system.l2.demand_misses::total               16589306                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3492                       # number of overall misses
system.l2.overall_misses::.cpu.data          16585814                       # number of overall misses
system.l2.overall_misses::total              16589306                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    266051000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 1246551081000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1246817132000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    266051000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 1246551081000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1246817132000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5134                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         16588270                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16593404                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5134                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        16588270                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16593404                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.680171                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999852                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999753                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.680171                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999852                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999753                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76188.717068                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75157.666727                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75157.883760                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76188.717068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75157.666727                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75157.883760                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            16578006                       # number of writebacks
system.l2.writebacks::total                  16578006                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      16585814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16589306                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     16585814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16589306                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    231131000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 1080692941000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1080924072000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    231131000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 1080692941000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1080924072000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.680171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999753                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.680171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999753                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66188.717068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65157.666727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65157.883760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66188.717068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65157.666727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65157.883760                       # average overall mshr miss latency
system.l2.replacements                       33166994                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     16582092                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16582092                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     16582092                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16582092                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2114                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2114                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2114                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2114                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1718                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1718                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1424                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1424                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        16579086                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            16579086                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 1245961260000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1245961260000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      16580510                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16580510                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999914                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999914                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75152.590438                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75152.590438                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     16579086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       16579086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 1080170400000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1080170400000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999914                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999914                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65152.590438                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65152.590438                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1642                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1642                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3492                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3492                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    266051000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    266051000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.680171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.680171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76188.717068                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76188.717068                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3492                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3492                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    231131000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    231131000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.680171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.680171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66188.717068                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66188.717068                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1032                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1032                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6728                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6728                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    589821000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    589821000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         7760                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7760                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.867010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.867010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87666.617122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87666.617122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6728                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6728                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    522541000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    522541000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.867010                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.867010                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77666.617122                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77666.617122                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1494661464500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4090.401912                       # Cycle average of tags in use
system.l2.tags.total_refs                    33177974                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  33171090                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000208                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2037.652976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        21.345722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2031.403214                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.497474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.495948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998633                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1406                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2525                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  99530474                       # Number of tag accesses
system.l2.tags.data_accesses                 99530474                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1494661464500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   8302002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  16585790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006175776500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       486111                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       486111                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            49407935                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7856786                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16589306                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16578006                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16589306                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16578006                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     24                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8276004                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              16589306                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             16578006                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16589281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 256944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 264217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 489127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 486122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 486118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 486115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 486112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 486114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 486112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 486113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 486113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 486113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 486112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 486111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 486111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 486111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 486111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 486111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       486111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.126498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.054761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.398751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        486106    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        486111                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       486111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.078352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.049544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.988521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           219945     45.25%     45.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             8143      1.68%     46.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           258013     53.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        486111                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               530857792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            530496192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    355.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    354.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1494632893500                       # Total gap between requests
system.mem_ctrls.avgGap                      45063.43                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       111744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    530745280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    265663200                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 74762.080012132399                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 355093974.525895059109                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 177741385.798603355885                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3492                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data     16585814                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     16578006                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     88524750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 396367346500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 36117454404250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25350.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     23897.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2178636.83                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       111744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    530746048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     530857792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       111744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       111744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    530496192                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    530496192                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3492                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data     16585814                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       16589306                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     16578006                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      16578006                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        74762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    355094488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        355169250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        74762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        74762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    354927323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       354927323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    354927323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        74762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    355094488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       710096573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             16589282                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             8301975                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1037275                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1036920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1036716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1036879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1036758                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1037317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1036892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1036803                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1036676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1036201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1036032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1036549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1036951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1037165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1036890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1037258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       519178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       519015                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       519070                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       518732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       518763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       518718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       519093                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       518876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       518928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       518505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       518714                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       518489                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       518889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       518723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       519180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       519102                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             85406833750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           82946410000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       396455871250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5148.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           23898.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            15440136                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            7619469                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1831652                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   869.728774                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   765.290677                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   290.064334                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        32202      1.76%      1.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       108765      5.94%      7.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        66260      3.62%     11.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        44514      2.43%     13.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        30991      1.69%     15.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767       136437      7.45%     22.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        47522      2.59%     25.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        30499      1.67%     27.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151      1334462     72.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1831652                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1061714048                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          531326400                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              710.337473                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              355.482772                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1494661464500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      6544017060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      3478227555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    59230298400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   21670542900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 117986909040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 586040252580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  80442421440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  875392668975                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   585.679560                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 197236918000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  49909860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 1247514686500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      6533978220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      3472891785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    59217175080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   21665766600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 117986909040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 585904342350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  80556872160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  875337935235                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   585.642941                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 197536438750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  49909860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 1247215165750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1494661464500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10220                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16578006                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2192                       # Transaction distribution
system.membus.trans_dist::ReadExReq          16579086                       # Transaction distribution
system.membus.trans_dist::ReadExResp         16579086                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10220                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     49758810                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     49758810                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               49758810                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   1061353984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   1061353984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1061353984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16589306                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16589306    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16589306                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1494661464500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         66325641500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        54162682750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             12894                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33160098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2114                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16591070                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16580510                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16580510                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5134                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7760                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        12382                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     49760714                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              49773096                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       231936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1061451584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1061683520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        33166994                       # Total snoops (count)
system.tol2bus.snoopTraffic                 530496192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         49760398                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333368                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471417                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               33171884     66.66%     66.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1               16588514     33.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           49760398                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1494661464500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        24881949000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5134000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16588270000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
