// Seed: 1185475419
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  assign module_1.id_5 = 0;
  input wire id_1;
  reg id_5;
  initial begin : LABEL_0
    id_5 <= 1 != id_5;
  end
  logic id_6;
endmodule
module module_1 #(
    parameter id_1  = 32'd53,
    parameter id_12 = 32'd38,
    parameter id_13 = 32'd96,
    parameter id_14 = 32'd26
) (
    input uwire id_0,
    output wand _id_1,
    input supply1 id_2,
    output uwire id_3,
    output wand id_4,
    output wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input wor id_9,
    input supply1 id_10,
    output tri id_11,
    input wor _id_12,
    output supply1 _id_13,
    input uwire _id_14
);
  logic id_16;
  ;
  struct packed {
    logic [1 : id_12] id_17;
    logic [id_1  -  1 'h0 : id_13] id_18;
  } [-1 : id_14] id_19;
  ;
  assign id_5 = 1'b0;
  module_0 modCall_1 (
      id_18,
      id_16,
      id_16,
      id_18
  );
  logic id_20, id_21;
endmodule
