Version 4
SymbolType BLOCK
TEXT 32 32 LEFT 4 FPGA_MUX
RECTANGLE Normal 32 32 672 960
LINE Wide 0 112 32 112
PIN 0 112 LEFT 36
PINATTR PinName data_in_from_pins_p[0:0]
PINATTR Polarity IN
LINE Wide 0 144 32 144
PIN 0 144 LEFT 36
PINATTR PinName data_in_from_pins_n[0:0]
PINATTR Polarity IN
LINE Wide 0 368 32 368
PIN 0 368 LEFT 36
PINATTR PinName data_out_to_pins_p[0:0]
PINATTR Polarity OUT
LINE Wide 0 400 32 400
PIN 0 400 LEFT 36
PINATTR PinName data_out_to_pins_n[0:0]
PINATTR Polarity OUT
LINE Normal 0 464 32 464
PIN 0 464 LEFT 36
PINATTR PinName clk_in
PINATTR Polarity IN
LINE Normal 0 560 32 560
PIN 0 560 LEFT 36
PINATTR PinName clk_div_in
PINATTR Polarity IN
LINE Normal 0 656 32 656
PIN 0 656 LEFT 36
PINATTR PinName clk_reset
PINATTR Polarity IN
LINE Normal 0 688 32 688
PIN 0 688 LEFT 36
PINATTR PinName io_reset
PINATTR Polarity IN
LINE Normal 0 752 32 752
PIN 0 752 LEFT 36
PINATTR PinName bitslip
PINATTR Polarity IN
LINE Normal 0 848 32 848
PIN 0 848 LEFT 36
PINATTR PinName locked_in
PINATTR Polarity IN
LINE Wide 704 80 672 80
PIN 704 80 RIGHT 36
PINATTR PinName data_in_to_device[7:0]
PINATTR Polarity OUT
LINE Wide 704 336 672 336
PIN 704 336 RIGHT 36
PINATTR PinName data_out_from_device[7:0]
PINATTR Polarity IN
LINE Normal 704 912 672 912
PIN 704 912 RIGHT 36
PINATTR PinName locked_out
PINATTR Polarity OUT

