Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 16 12:40:49 2020
| Host         : DESKTOP-H16983N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.462      -24.044                    141                60812        0.017        0.000                      0                60812        8.250        0.000                       0                 22392  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 9.500}      19.000          52.632          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.462      -24.044                    141                46409        0.017        0.000                      0                46409        8.250        0.000                       0                 22392  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.071        0.000                      0                14403        0.508        0.000                      0                14403  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          141  Failing Endpoints,  Worst Slack       -0.462ns,  Total Violation      -24.044ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.462ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.083ns  (logic 9.931ns (52.040%)  route 9.153ns (47.960%))
  Logic Levels:           70  (CARRY4=66 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 21.726 - 19.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.784     3.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/clk
    SLICE_X96Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y23         FDCE (Prop_fdce_C_Q)         0.518     3.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/Q
                         net (fo=2, routed)           1.290     4.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/multi2_out[1]
    SLICE_X92Y8          LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[3]_i_8__4/O
                         net (fo=1, routed)           0.000     5.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_5893
    SLICE_X92Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.390 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[3]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.390    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[3]_i_2__4_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.507 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[7]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.507    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[7]_i_2__4_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.624 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[11]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.624    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[11]_i_2__4_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[15]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.741    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[15]_i_2__4_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.858 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[19]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.858    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[19]_i_2__4_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.975 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[23]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.975    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[23]_i_2__4_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.092 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[27]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.092    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[27]_i_2__4_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.209 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[31]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.209    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[31]_i_2__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.326 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[35]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.326    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[35]_i_2__4_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[39]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[39]_i_2__4_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.560 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[43]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.560    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[43]_i_2__4_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[47]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[47]_i_2__4_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[51]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.794    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[51]_i_2__4_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[55]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.911    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[55]_i_2__4_n_0
    SLICE_X92Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[59]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.028    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[59]_i_2__4_n_0
    SLICE_X92Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[63]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.145    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[63]_i_2__4_n_0
    SLICE_X92Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[67]_i_2__4/CO[3]
                         net (fo=1, routed)           0.009     7.271    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[67]_i_2__4_n_0
    SLICE_X92Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[71]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.388    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[71]_i_2__4_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[75]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.505    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[75]_i_2__4_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[79]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.622    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[79]_i_2__4_n_0
    SLICE_X92Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[83]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[83]_i_2__4_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[87]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.856    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[87]_i_2__4_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[91]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.973    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[91]_i_2__4_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.090 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[95]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.090    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[95]_i_2__4_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[99]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[99]_i_2__4_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[103]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.324    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[103]_i_2__4_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[107]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.441    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[107]_i_2__4_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.558 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[111]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.558    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[111]_i_2__4_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.675 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[115]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.675    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[115]_i_2__4_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[119]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.792    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[119]_i_2__4_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[123]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.909    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[123]_i_2__4_n_0
    SLICE_X92Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.026 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[127]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[127]_i_2__4_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.280 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_7__4/CO[0]
                         net (fo=646, routed)         0.599     9.879    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_7__4_n_3
    SLICE_X92Y48         LUT3 (Prop_lut3_I1_O)        0.367    10.246 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out[132]_i_5__4/O
                         net (fo=5, routed)           3.051    13.297    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out[132]_i_5__4_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.693 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[132]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.693    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[132]_i_7__4_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.810 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[136]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.810    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[136]_i_7__4_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.927 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[140]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.927    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[140]_i_7__4_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[144]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.044    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[144]_i_7__4_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.161 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[148]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.161    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[148]_i_7__4_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.278 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[152]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.278    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[152]_i_7__4_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[156]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[156]_i_7__4_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.512 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[160]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.512    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[160]_i_7__4_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.629 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[164]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.629    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[164]_i_7__4_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.746 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[168]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.746    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[168]_i_7__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.863 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[172]_i_7__4/CO[3]
                         net (fo=1, routed)           0.001    14.864    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[172]_i_7__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.981 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[176]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.981    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[176]_i_7__4_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.098 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[180]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.098    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[180]_i_7__4_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.215 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[184]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.215    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[184]_i_7__4_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.332 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[188]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.332    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[188]_i_7__4_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.449 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[192]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.449    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[192]_i_7__4_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.566 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[196]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.566    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[196]_i_7__4_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.683 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[200]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.683    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[200]_i_7__4_n_0
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.800 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[204]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.800    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[204]_i_7__4_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.917 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[208]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.917    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[208]_i_7__4_n_0
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.034 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[212]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.034    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[212]_i_7__4_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.151 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[216]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.151    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[216]_i_7__4_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.268 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[220]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.268    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[220]_i_7__4_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.385 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[224]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.385    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[224]_i_7__4_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.502 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[228]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.502    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[228]_i_7__4_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.619 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[232]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.619    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[232]_i_7__4_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.736 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[236]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.736    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[236]_i_7__4_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.853 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[240]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.853    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[240]_i_7__4_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.970 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[244]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.970    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[244]_i_7__4_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.087 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[248]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    17.087    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[248]_i_7__4_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.204 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[252]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    17.204    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[252]_i_7__4_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.321 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_9__4/CO[3]
                         net (fo=1, routed)           0.000    17.321    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_9__4_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.540 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_10__4/O[0]
                         net (fo=2, routed)           1.153    18.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[0]_1[0]
    SLICE_X64Y101        LUT3 (Prop_lut3_I2_O)        0.295    18.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[126]_i_2__4/O
                         net (fo=127, routed)         3.050    22.038    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/p_1_in[257]
    SLICE_X88Y24         LUT5 (Prop_lut5_I1_O)        0.124    22.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[36]_i_1__4/O
                         net (fo=1, routed)           0.000    22.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/p_nxt[36]
    SLICE_X88Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.546    21.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/clk
    SLICE_X88Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[36]/C
                         clock pessimism              0.230    21.955    
                         clock uncertainty           -0.287    21.668    
    SLICE_X88Y24         FDCE (Setup_fdce_C_D)        0.032    21.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[36]
  -------------------------------------------------------------------
                         required time                         21.700    
                         arrival time                         -22.161    
  -------------------------------------------------------------------
                         slack                                 -0.462    

Slack (VIOLATED) :        -0.456ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.077ns  (logic 9.931ns (52.058%)  route 9.146ns (47.942%))
  Logic Levels:           70  (CARRY4=66 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 21.726 - 19.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.784     3.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/clk
    SLICE_X96Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y23         FDCE (Prop_fdce_C_Q)         0.518     3.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/Q
                         net (fo=2, routed)           1.290     4.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/multi2_out[1]
    SLICE_X92Y8          LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[3]_i_8__4/O
                         net (fo=1, routed)           0.000     5.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_5893
    SLICE_X92Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.390 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[3]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.390    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[3]_i_2__4_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.507 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[7]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.507    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[7]_i_2__4_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.624 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[11]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.624    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[11]_i_2__4_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[15]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.741    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[15]_i_2__4_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.858 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[19]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.858    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[19]_i_2__4_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.975 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[23]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.975    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[23]_i_2__4_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.092 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[27]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.092    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[27]_i_2__4_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.209 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[31]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.209    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[31]_i_2__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.326 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[35]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.326    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[35]_i_2__4_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[39]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[39]_i_2__4_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.560 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[43]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.560    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[43]_i_2__4_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[47]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[47]_i_2__4_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[51]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.794    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[51]_i_2__4_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[55]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.911    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[55]_i_2__4_n_0
    SLICE_X92Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[59]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.028    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[59]_i_2__4_n_0
    SLICE_X92Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[63]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.145    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[63]_i_2__4_n_0
    SLICE_X92Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[67]_i_2__4/CO[3]
                         net (fo=1, routed)           0.009     7.271    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[67]_i_2__4_n_0
    SLICE_X92Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[71]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.388    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[71]_i_2__4_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[75]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.505    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[75]_i_2__4_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[79]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.622    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[79]_i_2__4_n_0
    SLICE_X92Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[83]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[83]_i_2__4_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[87]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.856    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[87]_i_2__4_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[91]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.973    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[91]_i_2__4_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.090 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[95]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.090    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[95]_i_2__4_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[99]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[99]_i_2__4_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[103]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.324    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[103]_i_2__4_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[107]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.441    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[107]_i_2__4_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.558 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[111]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.558    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[111]_i_2__4_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.675 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[115]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.675    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[115]_i_2__4_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[119]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.792    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[119]_i_2__4_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[123]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.909    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[123]_i_2__4_n_0
    SLICE_X92Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.026 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[127]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[127]_i_2__4_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.280 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_7__4/CO[0]
                         net (fo=646, routed)         0.599     9.879    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_7__4_n_3
    SLICE_X92Y48         LUT3 (Prop_lut3_I1_O)        0.367    10.246 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out[132]_i_5__4/O
                         net (fo=5, routed)           3.051    13.297    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out[132]_i_5__4_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.693 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[132]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.693    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[132]_i_7__4_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.810 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[136]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.810    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[136]_i_7__4_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.927 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[140]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.927    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[140]_i_7__4_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[144]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.044    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[144]_i_7__4_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.161 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[148]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.161    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[148]_i_7__4_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.278 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[152]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.278    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[152]_i_7__4_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[156]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[156]_i_7__4_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.512 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[160]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.512    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[160]_i_7__4_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.629 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[164]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.629    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[164]_i_7__4_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.746 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[168]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.746    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[168]_i_7__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.863 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[172]_i_7__4/CO[3]
                         net (fo=1, routed)           0.001    14.864    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[172]_i_7__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.981 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[176]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.981    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[176]_i_7__4_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.098 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[180]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.098    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[180]_i_7__4_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.215 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[184]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.215    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[184]_i_7__4_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.332 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[188]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.332    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[188]_i_7__4_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.449 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[192]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.449    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[192]_i_7__4_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.566 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[196]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.566    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[196]_i_7__4_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.683 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[200]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.683    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[200]_i_7__4_n_0
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.800 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[204]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.800    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[204]_i_7__4_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.917 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[208]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.917    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[208]_i_7__4_n_0
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.034 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[212]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.034    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[212]_i_7__4_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.151 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[216]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.151    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[216]_i_7__4_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.268 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[220]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.268    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[220]_i_7__4_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.385 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[224]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.385    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[224]_i_7__4_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.502 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[228]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.502    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[228]_i_7__4_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.619 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[232]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.619    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[232]_i_7__4_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.736 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[236]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.736    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[236]_i_7__4_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.853 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[240]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.853    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[240]_i_7__4_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.970 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[244]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.970    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[244]_i_7__4_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.087 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[248]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    17.087    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[248]_i_7__4_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.204 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[252]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    17.204    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[252]_i_7__4_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.321 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_9__4/CO[3]
                         net (fo=1, routed)           0.000    17.321    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_9__4_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.540 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_10__4/O[0]
                         net (fo=2, routed)           1.153    18.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[0]_1[0]
    SLICE_X64Y101        LUT3 (Prop_lut3_I2_O)        0.295    18.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[126]_i_2__4/O
                         net (fo=127, routed)         3.043    22.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/p_1_in[257]
    SLICE_X88Y24         LUT5 (Prop_lut5_I1_O)        0.124    22.155 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[17]_i_1__4/O
                         net (fo=1, routed)           0.000    22.155    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/p_nxt[17]
    SLICE_X88Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.546    21.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/clk
    SLICE_X88Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[17]/C
                         clock pessimism              0.230    21.955    
                         clock uncertainty           -0.287    21.668    
    SLICE_X88Y24         FDCE (Setup_fdce_C_D)        0.031    21.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[17]
  -------------------------------------------------------------------
                         required time                         21.699    
                         arrival time                         -22.155    
  -------------------------------------------------------------------
                         slack                                 -0.456    

Slack (VIOLATED) :        -0.454ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.073ns  (logic 9.931ns (52.069%)  route 9.142ns (47.931%))
  Logic Levels:           70  (CARRY4=66 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 21.726 - 19.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.784     3.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/clk
    SLICE_X96Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y23         FDCE (Prop_fdce_C_Q)         0.518     3.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/Q
                         net (fo=2, routed)           1.290     4.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/multi2_out[1]
    SLICE_X92Y8          LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[3]_i_8__4/O
                         net (fo=1, routed)           0.000     5.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_5893
    SLICE_X92Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.390 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[3]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.390    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[3]_i_2__4_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.507 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[7]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.507    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[7]_i_2__4_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.624 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[11]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.624    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[11]_i_2__4_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[15]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.741    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[15]_i_2__4_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.858 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[19]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.858    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[19]_i_2__4_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.975 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[23]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.975    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[23]_i_2__4_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.092 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[27]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.092    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[27]_i_2__4_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.209 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[31]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.209    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[31]_i_2__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.326 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[35]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.326    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[35]_i_2__4_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[39]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[39]_i_2__4_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.560 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[43]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.560    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[43]_i_2__4_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[47]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[47]_i_2__4_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[51]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.794    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[51]_i_2__4_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[55]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.911    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[55]_i_2__4_n_0
    SLICE_X92Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[59]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.028    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[59]_i_2__4_n_0
    SLICE_X92Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[63]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.145    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[63]_i_2__4_n_0
    SLICE_X92Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[67]_i_2__4/CO[3]
                         net (fo=1, routed)           0.009     7.271    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[67]_i_2__4_n_0
    SLICE_X92Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[71]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.388    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[71]_i_2__4_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[75]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.505    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[75]_i_2__4_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[79]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.622    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[79]_i_2__4_n_0
    SLICE_X92Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[83]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[83]_i_2__4_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[87]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.856    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[87]_i_2__4_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[91]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.973    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[91]_i_2__4_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.090 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[95]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.090    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[95]_i_2__4_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[99]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[99]_i_2__4_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[103]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.324    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[103]_i_2__4_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[107]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.441    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[107]_i_2__4_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.558 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[111]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.558    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[111]_i_2__4_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.675 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[115]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.675    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[115]_i_2__4_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[119]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.792    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[119]_i_2__4_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[123]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.909    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[123]_i_2__4_n_0
    SLICE_X92Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.026 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[127]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[127]_i_2__4_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.280 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_7__4/CO[0]
                         net (fo=646, routed)         0.599     9.879    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_7__4_n_3
    SLICE_X92Y48         LUT3 (Prop_lut3_I1_O)        0.367    10.246 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out[132]_i_5__4/O
                         net (fo=5, routed)           3.051    13.297    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out[132]_i_5__4_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.693 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[132]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.693    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[132]_i_7__4_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.810 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[136]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.810    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[136]_i_7__4_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.927 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[140]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.927    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[140]_i_7__4_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[144]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.044    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[144]_i_7__4_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.161 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[148]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.161    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[148]_i_7__4_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.278 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[152]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.278    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[152]_i_7__4_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[156]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[156]_i_7__4_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.512 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[160]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.512    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[160]_i_7__4_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.629 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[164]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.629    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[164]_i_7__4_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.746 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[168]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.746    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[168]_i_7__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.863 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[172]_i_7__4/CO[3]
                         net (fo=1, routed)           0.001    14.864    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[172]_i_7__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.981 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[176]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.981    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[176]_i_7__4_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.098 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[180]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.098    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[180]_i_7__4_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.215 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[184]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.215    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[184]_i_7__4_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.332 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[188]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.332    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[188]_i_7__4_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.449 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[192]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.449    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[192]_i_7__4_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.566 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[196]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.566    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[196]_i_7__4_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.683 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[200]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.683    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[200]_i_7__4_n_0
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.800 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[204]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.800    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[204]_i_7__4_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.917 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[208]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.917    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[208]_i_7__4_n_0
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.034 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[212]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.034    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[212]_i_7__4_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.151 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[216]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.151    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[216]_i_7__4_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.268 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[220]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.268    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[220]_i_7__4_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.385 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[224]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.385    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[224]_i_7__4_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.502 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[228]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.502    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[228]_i_7__4_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.619 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[232]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.619    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[232]_i_7__4_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.736 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[236]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.736    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[236]_i_7__4_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.853 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[240]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.853    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[240]_i_7__4_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.970 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[244]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.970    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[244]_i_7__4_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.087 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[248]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    17.087    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[248]_i_7__4_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.204 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[252]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    17.204    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[252]_i_7__4_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.321 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_9__4/CO[3]
                         net (fo=1, routed)           0.000    17.321    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_9__4_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.540 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_10__4/O[0]
                         net (fo=2, routed)           1.153    18.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[0]_1[0]
    SLICE_X64Y101        LUT3 (Prop_lut3_I2_O)        0.295    18.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[126]_i_2__4/O
                         net (fo=127, routed)         3.039    22.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/p_1_in[257]
    SLICE_X88Y24         LUT5 (Prop_lut5_I1_O)        0.124    22.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[14]_i_1__4/O
                         net (fo=1, routed)           0.000    22.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/p_nxt[14]
    SLICE_X88Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.546    21.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/clk
    SLICE_X88Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[14]/C
                         clock pessimism              0.230    21.955    
                         clock uncertainty           -0.287    21.668    
    SLICE_X88Y24         FDCE (Setup_fdce_C_D)        0.029    21.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[14]
  -------------------------------------------------------------------
                         required time                         21.697    
                         arrival time                         -22.151    
  -------------------------------------------------------------------
                         slack                                 -0.454    

Slack (VIOLATED) :        -0.450ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.071ns  (logic 9.931ns (52.073%)  route 9.140ns (47.927%))
  Logic Levels:           70  (CARRY4=66 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 21.726 - 19.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.784     3.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/clk
    SLICE_X96Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y23         FDCE (Prop_fdce_C_Q)         0.518     3.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/Q
                         net (fo=2, routed)           1.290     4.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/multi2_out[1]
    SLICE_X92Y8          LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[3]_i_8__4/O
                         net (fo=1, routed)           0.000     5.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_5893
    SLICE_X92Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.390 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[3]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.390    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[3]_i_2__4_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.507 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[7]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.507    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[7]_i_2__4_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.624 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[11]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.624    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[11]_i_2__4_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[15]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.741    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[15]_i_2__4_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.858 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[19]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.858    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[19]_i_2__4_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.975 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[23]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.975    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[23]_i_2__4_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.092 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[27]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.092    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[27]_i_2__4_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.209 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[31]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.209    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[31]_i_2__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.326 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[35]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.326    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[35]_i_2__4_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[39]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[39]_i_2__4_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.560 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[43]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.560    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[43]_i_2__4_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[47]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[47]_i_2__4_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[51]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.794    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[51]_i_2__4_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[55]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.911    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[55]_i_2__4_n_0
    SLICE_X92Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[59]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.028    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[59]_i_2__4_n_0
    SLICE_X92Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[63]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.145    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[63]_i_2__4_n_0
    SLICE_X92Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[67]_i_2__4/CO[3]
                         net (fo=1, routed)           0.009     7.271    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[67]_i_2__4_n_0
    SLICE_X92Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[71]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.388    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[71]_i_2__4_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[75]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.505    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[75]_i_2__4_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[79]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.622    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[79]_i_2__4_n_0
    SLICE_X92Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[83]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[83]_i_2__4_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[87]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.856    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[87]_i_2__4_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[91]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.973    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[91]_i_2__4_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.090 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[95]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.090    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[95]_i_2__4_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[99]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[99]_i_2__4_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[103]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.324    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[103]_i_2__4_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[107]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.441    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[107]_i_2__4_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.558 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[111]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.558    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[111]_i_2__4_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.675 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[115]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.675    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[115]_i_2__4_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[119]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.792    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[119]_i_2__4_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[123]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.909    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[123]_i_2__4_n_0
    SLICE_X92Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.026 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[127]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[127]_i_2__4_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.280 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_7__4/CO[0]
                         net (fo=646, routed)         0.599     9.879    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_7__4_n_3
    SLICE_X92Y48         LUT3 (Prop_lut3_I1_O)        0.367    10.246 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out[132]_i_5__4/O
                         net (fo=5, routed)           3.051    13.297    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out[132]_i_5__4_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.693 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[132]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.693    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[132]_i_7__4_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.810 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[136]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.810    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[136]_i_7__4_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.927 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[140]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.927    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[140]_i_7__4_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[144]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.044    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[144]_i_7__4_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.161 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[148]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.161    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[148]_i_7__4_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.278 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[152]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.278    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[152]_i_7__4_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[156]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[156]_i_7__4_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.512 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[160]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.512    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[160]_i_7__4_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.629 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[164]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.629    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[164]_i_7__4_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.746 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[168]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.746    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[168]_i_7__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.863 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[172]_i_7__4/CO[3]
                         net (fo=1, routed)           0.001    14.864    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[172]_i_7__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.981 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[176]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.981    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[176]_i_7__4_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.098 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[180]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.098    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[180]_i_7__4_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.215 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[184]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.215    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[184]_i_7__4_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.332 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[188]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.332    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[188]_i_7__4_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.449 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[192]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.449    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[192]_i_7__4_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.566 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[196]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.566    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[196]_i_7__4_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.683 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[200]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.683    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[200]_i_7__4_n_0
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.800 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[204]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.800    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[204]_i_7__4_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.917 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[208]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.917    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[208]_i_7__4_n_0
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.034 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[212]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.034    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[212]_i_7__4_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.151 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[216]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.151    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[216]_i_7__4_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.268 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[220]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.268    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[220]_i_7__4_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.385 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[224]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.385    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[224]_i_7__4_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.502 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[228]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.502    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[228]_i_7__4_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.619 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[232]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.619    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[232]_i_7__4_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.736 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[236]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.736    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[236]_i_7__4_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.853 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[240]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.853    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[240]_i_7__4_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.970 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[244]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.970    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[244]_i_7__4_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.087 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[248]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    17.087    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[248]_i_7__4_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.204 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[252]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    17.204    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[252]_i_7__4_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.321 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_9__4/CO[3]
                         net (fo=1, routed)           0.000    17.321    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_9__4_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.540 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_10__4/O[0]
                         net (fo=2, routed)           1.153    18.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[0]_1[0]
    SLICE_X64Y101        LUT3 (Prop_lut3_I2_O)        0.295    18.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[126]_i_2__4/O
                         net (fo=127, routed)         3.038    22.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/p_1_in[257]
    SLICE_X88Y24         LUT5 (Prop_lut5_I1_O)        0.124    22.149 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[34]_i_1__4/O
                         net (fo=1, routed)           0.000    22.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/p_nxt[34]
    SLICE_X88Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.546    21.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/clk
    SLICE_X88Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[34]/C
                         clock pessimism              0.230    21.955    
                         clock uncertainty           -0.287    21.668    
    SLICE_X88Y24         FDCE (Setup_fdce_C_D)        0.031    21.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[34]
  -------------------------------------------------------------------
                         required time                         21.699    
                         arrival time                         -22.149    
  -------------------------------------------------------------------
                         slack                                 -0.450    

Slack (VIOLATED) :        -0.406ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.078ns  (logic 9.931ns (52.055%)  route 9.147ns (47.945%))
  Logic Levels:           70  (CARRY4=66 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 21.729 - 19.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.784     3.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/clk
    SLICE_X96Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y23         FDCE (Prop_fdce_C_Q)         0.518     3.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/Q
                         net (fo=2, routed)           1.290     4.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/multi2_out[1]
    SLICE_X92Y8          LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[3]_i_8__4/O
                         net (fo=1, routed)           0.000     5.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_5893
    SLICE_X92Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.390 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[3]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.390    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[3]_i_2__4_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.507 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[7]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.507    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[7]_i_2__4_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.624 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[11]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.624    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[11]_i_2__4_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[15]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.741    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[15]_i_2__4_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.858 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[19]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.858    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[19]_i_2__4_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.975 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[23]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.975    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[23]_i_2__4_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.092 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[27]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.092    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[27]_i_2__4_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.209 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[31]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.209    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[31]_i_2__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.326 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[35]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.326    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[35]_i_2__4_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[39]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[39]_i_2__4_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.560 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[43]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.560    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[43]_i_2__4_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[47]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[47]_i_2__4_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[51]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.794    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[51]_i_2__4_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[55]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.911    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[55]_i_2__4_n_0
    SLICE_X92Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[59]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.028    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[59]_i_2__4_n_0
    SLICE_X92Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[63]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.145    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[63]_i_2__4_n_0
    SLICE_X92Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[67]_i_2__4/CO[3]
                         net (fo=1, routed)           0.009     7.271    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[67]_i_2__4_n_0
    SLICE_X92Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[71]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.388    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[71]_i_2__4_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[75]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.505    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[75]_i_2__4_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[79]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.622    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[79]_i_2__4_n_0
    SLICE_X92Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[83]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[83]_i_2__4_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[87]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.856    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[87]_i_2__4_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[91]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.973    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[91]_i_2__4_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.090 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[95]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.090    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[95]_i_2__4_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[99]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[99]_i_2__4_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[103]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.324    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[103]_i_2__4_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[107]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.441    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[107]_i_2__4_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.558 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[111]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.558    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[111]_i_2__4_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.675 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[115]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.675    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[115]_i_2__4_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[119]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.792    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[119]_i_2__4_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[123]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.909    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[123]_i_2__4_n_0
    SLICE_X92Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.026 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[127]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[127]_i_2__4_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.280 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_7__4/CO[0]
                         net (fo=646, routed)         0.599     9.879    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_7__4_n_3
    SLICE_X92Y48         LUT3 (Prop_lut3_I1_O)        0.367    10.246 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out[132]_i_5__4/O
                         net (fo=5, routed)           3.051    13.297    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out[132]_i_5__4_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.693 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[132]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.693    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[132]_i_7__4_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.810 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[136]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.810    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[136]_i_7__4_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.927 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[140]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.927    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[140]_i_7__4_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[144]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.044    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[144]_i_7__4_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.161 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[148]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.161    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[148]_i_7__4_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.278 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[152]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.278    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[152]_i_7__4_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[156]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[156]_i_7__4_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.512 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[160]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.512    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[160]_i_7__4_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.629 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[164]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.629    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[164]_i_7__4_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.746 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[168]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.746    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[168]_i_7__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.863 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[172]_i_7__4/CO[3]
                         net (fo=1, routed)           0.001    14.864    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[172]_i_7__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.981 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[176]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.981    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[176]_i_7__4_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.098 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[180]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.098    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[180]_i_7__4_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.215 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[184]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.215    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[184]_i_7__4_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.332 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[188]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.332    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[188]_i_7__4_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.449 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[192]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.449    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[192]_i_7__4_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.566 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[196]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.566    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[196]_i_7__4_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.683 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[200]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.683    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[200]_i_7__4_n_0
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.800 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[204]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.800    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[204]_i_7__4_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.917 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[208]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.917    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[208]_i_7__4_n_0
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.034 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[212]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.034    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[212]_i_7__4_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.151 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[216]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.151    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[216]_i_7__4_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.268 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[220]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.268    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[220]_i_7__4_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.385 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[224]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.385    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[224]_i_7__4_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.502 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[228]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.502    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[228]_i_7__4_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.619 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[232]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.619    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[232]_i_7__4_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.736 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[236]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.736    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[236]_i_7__4_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.853 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[240]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.853    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[240]_i_7__4_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.970 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[244]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.970    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[244]_i_7__4_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.087 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[248]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    17.087    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[248]_i_7__4_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.204 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[252]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    17.204    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[252]_i_7__4_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.321 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_9__4/CO[3]
                         net (fo=1, routed)           0.000    17.321    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_9__4_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.540 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_10__4/O[0]
                         net (fo=2, routed)           1.153    18.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[0]_1[0]
    SLICE_X64Y101        LUT3 (Prop_lut3_I2_O)        0.295    18.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[126]_i_2__4/O
                         net (fo=127, routed)         3.044    22.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/p_1_in[257]
    SLICE_X86Y22         LUT5 (Prop_lut5_I1_O)        0.124    22.156 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[20]_i_1__4/O
                         net (fo=1, routed)           0.000    22.156    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/p_nxt[20]
    SLICE_X86Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.549    21.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/clk
    SLICE_X86Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[20]/C
                         clock pessimism              0.230    21.958    
                         clock uncertainty           -0.287    21.671    
    SLICE_X86Y22         FDCE (Setup_fdce_C_D)        0.079    21.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[20]
  -------------------------------------------------------------------
                         required time                         21.750    
                         arrival time                         -22.156    
  -------------------------------------------------------------------
                         slack                                 -0.406    

Slack (VIOLATED) :        -0.402ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.074ns  (logic 9.931ns (52.065%)  route 9.143ns (47.935%))
  Logic Levels:           70  (CARRY4=66 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 21.729 - 19.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.784     3.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/clk
    SLICE_X96Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y23         FDCE (Prop_fdce_C_Q)         0.518     3.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/Q
                         net (fo=2, routed)           1.290     4.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/multi2_out[1]
    SLICE_X92Y8          LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[3]_i_8__4/O
                         net (fo=1, routed)           0.000     5.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_5893
    SLICE_X92Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.390 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[3]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.390    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[3]_i_2__4_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.507 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[7]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.507    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[7]_i_2__4_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.624 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[11]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.624    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[11]_i_2__4_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[15]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.741    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[15]_i_2__4_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.858 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[19]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.858    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[19]_i_2__4_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.975 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[23]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.975    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[23]_i_2__4_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.092 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[27]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.092    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[27]_i_2__4_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.209 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[31]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.209    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[31]_i_2__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.326 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[35]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.326    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[35]_i_2__4_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[39]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[39]_i_2__4_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.560 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[43]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.560    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[43]_i_2__4_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[47]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[47]_i_2__4_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[51]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.794    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[51]_i_2__4_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[55]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.911    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[55]_i_2__4_n_0
    SLICE_X92Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[59]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.028    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[59]_i_2__4_n_0
    SLICE_X92Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[63]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.145    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[63]_i_2__4_n_0
    SLICE_X92Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[67]_i_2__4/CO[3]
                         net (fo=1, routed)           0.009     7.271    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[67]_i_2__4_n_0
    SLICE_X92Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[71]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.388    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[71]_i_2__4_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[75]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.505    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[75]_i_2__4_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[79]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.622    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[79]_i_2__4_n_0
    SLICE_X92Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[83]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[83]_i_2__4_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[87]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.856    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[87]_i_2__4_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[91]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.973    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[91]_i_2__4_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.090 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[95]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.090    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[95]_i_2__4_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[99]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[99]_i_2__4_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[103]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.324    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[103]_i_2__4_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[107]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.441    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[107]_i_2__4_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.558 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[111]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.558    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[111]_i_2__4_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.675 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[115]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.675    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[115]_i_2__4_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[119]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.792    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[119]_i_2__4_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[123]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.909    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[123]_i_2__4_n_0
    SLICE_X92Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.026 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[127]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[127]_i_2__4_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.280 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_7__4/CO[0]
                         net (fo=646, routed)         0.599     9.879    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_7__4_n_3
    SLICE_X92Y48         LUT3 (Prop_lut3_I1_O)        0.367    10.246 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out[132]_i_5__4/O
                         net (fo=5, routed)           3.051    13.297    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out[132]_i_5__4_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.693 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[132]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.693    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[132]_i_7__4_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.810 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[136]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.810    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[136]_i_7__4_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.927 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[140]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.927    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[140]_i_7__4_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[144]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.044    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[144]_i_7__4_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.161 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[148]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.161    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[148]_i_7__4_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.278 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[152]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.278    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[152]_i_7__4_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[156]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[156]_i_7__4_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.512 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[160]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.512    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[160]_i_7__4_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.629 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[164]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.629    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[164]_i_7__4_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.746 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[168]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.746    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[168]_i_7__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.863 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[172]_i_7__4/CO[3]
                         net (fo=1, routed)           0.001    14.864    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[172]_i_7__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.981 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[176]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.981    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[176]_i_7__4_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.098 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[180]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.098    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[180]_i_7__4_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.215 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[184]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.215    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[184]_i_7__4_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.332 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[188]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.332    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[188]_i_7__4_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.449 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[192]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.449    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[192]_i_7__4_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.566 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[196]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.566    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[196]_i_7__4_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.683 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[200]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.683    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[200]_i_7__4_n_0
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.800 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[204]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.800    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[204]_i_7__4_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.917 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[208]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.917    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[208]_i_7__4_n_0
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.034 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[212]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.034    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[212]_i_7__4_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.151 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[216]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.151    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[216]_i_7__4_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.268 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[220]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.268    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[220]_i_7__4_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.385 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[224]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.385    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[224]_i_7__4_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.502 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[228]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.502    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[228]_i_7__4_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.619 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[232]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.619    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[232]_i_7__4_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.736 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[236]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.736    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[236]_i_7__4_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.853 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[240]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.853    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[240]_i_7__4_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.970 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[244]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.970    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[244]_i_7__4_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.087 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[248]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    17.087    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[248]_i_7__4_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.204 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[252]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    17.204    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[252]_i_7__4_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.321 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_9__4/CO[3]
                         net (fo=1, routed)           0.000    17.321    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_9__4_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.540 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_10__4/O[0]
                         net (fo=2, routed)           1.153    18.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[0]_1[0]
    SLICE_X64Y101        LUT3 (Prop_lut3_I2_O)        0.295    18.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[126]_i_2__4/O
                         net (fo=127, routed)         3.040    22.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/p_1_in[257]
    SLICE_X86Y22         LUT5 (Prop_lut5_I1_O)        0.124    22.152 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[18]_i_1__4/O
                         net (fo=1, routed)           0.000    22.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/p_nxt[18]
    SLICE_X86Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.549    21.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/clk
    SLICE_X86Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[18]/C
                         clock pessimism              0.230    21.958    
                         clock uncertainty           -0.287    21.671    
    SLICE_X86Y22         FDCE (Setup_fdce_C_D)        0.079    21.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[18]
  -------------------------------------------------------------------
                         required time                         21.750    
                         arrival time                         -22.152    
  -------------------------------------------------------------------
                         slack                                 -0.402    

Slack (VIOLATED) :        -0.398ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.129ns  (logic 9.834ns (51.409%)  route 9.295ns (48.591%))
  Logic Levels:           70  (CARRY4=66 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 21.789 - 19.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.784     3.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/clk
    SLICE_X96Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y23         FDCE (Prop_fdce_C_Q)         0.518     3.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/Q
                         net (fo=2, routed)           1.290     4.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/multi2_out[1]
    SLICE_X92Y8          LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[3]_i_8__4/O
                         net (fo=1, routed)           0.000     5.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_5893
    SLICE_X92Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.390 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[3]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.390    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[3]_i_2__4_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.507 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[7]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.507    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[7]_i_2__4_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.624 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[11]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.624    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[11]_i_2__4_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[15]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.741    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[15]_i_2__4_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.858 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[19]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.858    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[19]_i_2__4_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.975 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[23]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.975    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[23]_i_2__4_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.092 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[27]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.092    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[27]_i_2__4_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.209 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[31]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.209    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[31]_i_2__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.326 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[35]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.326    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[35]_i_2__4_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[39]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[39]_i_2__4_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.560 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[43]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.560    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[43]_i_2__4_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[47]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[47]_i_2__4_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[51]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.794    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[51]_i_2__4_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[55]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.911    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[55]_i_2__4_n_0
    SLICE_X92Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[59]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.028    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[59]_i_2__4_n_0
    SLICE_X92Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[63]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.145    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[63]_i_2__4_n_0
    SLICE_X92Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[67]_i_2__4/CO[3]
                         net (fo=1, routed)           0.009     7.271    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[67]_i_2__4_n_0
    SLICE_X92Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[71]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.388    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[71]_i_2__4_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[75]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.505    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[75]_i_2__4_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[79]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.622    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[79]_i_2__4_n_0
    SLICE_X92Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[83]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[83]_i_2__4_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[87]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.856    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[87]_i_2__4_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[91]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.973    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[91]_i_2__4_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.090 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[95]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.090    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[95]_i_2__4_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[99]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[99]_i_2__4_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[103]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.324    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[103]_i_2__4_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[107]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.441    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[107]_i_2__4_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.558 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[111]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.558    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[111]_i_2__4_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.675 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[115]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.675    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[115]_i_2__4_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[119]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.792    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[119]_i_2__4_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[123]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.909    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[123]_i_2__4_n_0
    SLICE_X92Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.026 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[127]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[127]_i_2__4_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.280 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_7__4/CO[0]
                         net (fo=646, routed)         0.599     9.879    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_7__4_n_3
    SLICE_X92Y48         LUT3 (Prop_lut3_I1_O)        0.367    10.246 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out[132]_i_5__4/O
                         net (fo=5, routed)           2.951    13.197    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out[132]_i_5__4_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.582 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[132]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    13.582    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[132]_i_3__4_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.696 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[136]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    13.696    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[136]_i_3__4_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.810 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[140]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    13.810    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[140]_i_3__4_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.924 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[144]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    13.924    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[144]_i_3__4_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.038 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[148]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    14.038    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[148]_i_3__4_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.152 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[152]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    14.152    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[152]_i_3__4_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.266 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[156]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    14.266    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[156]_i_3__4_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.380 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[160]_i_3__4/CO[3]
                         net (fo=1, routed)           0.001    14.381    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[160]_i_3__4_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.495 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[164]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    14.495    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[164]_i_3__4_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.609 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[168]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    14.609    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[168]_i_3__4_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.723 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[172]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    14.723    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[172]_i_3__4_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.837 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[176]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    14.837    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[176]_i_3__4_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.951 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[180]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    14.951    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[180]_i_3__4_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.065 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[184]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    15.065    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[184]_i_3__4_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.179 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[188]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    15.179    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[188]_i_3__4_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.293 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[192]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    15.293    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[192]_i_3__4_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.407 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[196]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    15.407    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[196]_i_3__4_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.521 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[200]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    15.521    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[200]_i_3__4_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.635 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[204]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    15.635    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[204]_i_3__4_n_0
    SLICE_X57Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[208]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    15.749    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[208]_i_3__4_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.863 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[212]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    15.863    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[212]_i_3__4_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.977 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[216]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    15.977    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[216]_i_3__4_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.091 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[220]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    16.091    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[220]_i_3__4_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.205 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[224]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    16.205    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[224]_i_3__4_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.319 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[228]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    16.319    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[228]_i_3__4_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.433 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[232]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    16.433    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[232]_i_3__4_n_0
    SLICE_X57Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.547 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[236]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    16.547    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[236]_i_3__4_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.661 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[240]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    16.661    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[240]_i_3__4_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.775 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[244]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    16.775    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[244]_i_3__4_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.889 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[248]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    16.889    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[248]_i_3__4_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.003 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[252]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    17.003    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[252]_i_3__4_n_0
    SLICE_X57Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.117 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000    17.117    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_4__4_n_0
    SLICE_X57Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.339 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_10__4/O[0]
                         net (fo=2, routed)           1.018    18.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[0]_2[0]
    SLICE_X65Y109        LUT3 (Prop_lut3_I0_O)        0.299    18.657 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[126]_i_3__4/O
                         net (fo=127, routed)         3.426    22.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/p_3_in[257]
    SLICE_X90Y21         LUT4 (Prop_lut4_I2_O)        0.124    22.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[0]_i_1__4/O
                         net (fo=1, routed)           0.000    22.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/p_nxt[0]
    SLICE_X90Y21         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.610    21.789    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/clk
    SLICE_X90Y21         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[0]/C
                         clock pessimism              0.230    22.019    
                         clock uncertainty           -0.287    21.732    
    SLICE_X90Y21         FDCE (Setup_fdce_C_D)        0.077    21.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[0]
  -------------------------------------------------------------------
                         required time                         21.809    
                         arrival time                         -22.207    
  -------------------------------------------------------------------
                         slack                                 -0.398    

Slack (VIOLATED) :        -0.381ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[6].i_exponentiation/P0_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[6].i_exponentiation/m_multiplier/P_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 10.358ns (54.232%)  route 8.741ns (45.768%))
  Logic Levels:           70  (CARRY4=66 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 21.736 - 19.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.732     3.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[6].i_exponentiation/clk
    SLICE_X67Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[6].i_exponentiation/P0_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.419     3.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[6].i_exponentiation/P0_out_reg[1]/Q
                         net (fo=5, routed)           1.005     4.450    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[6].i_exponentiation/m_multiplier/Q[1]
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.299     4.749 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[6].i_exponentiation/m_multiplier/P_out[3]_i_9__5/O
                         net (fo=1, routed)           0.000     4.749    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_2420
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.299 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[3]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     5.299    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[3]_i_2__5_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.413 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[7]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     5.413    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[7]_i_2__5_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.527 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[11]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     5.527    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[11]_i_2__5_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.641 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[15]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     5.641    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[15]_i_2__5_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.755 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[19]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     5.755    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[19]_i_2__5_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.869 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[23]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     5.869    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[23]_i_2__5_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.983 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[27]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     5.983    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[27]_i_2__5_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[31]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     6.097    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[31]_i_2__5_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[35]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     6.211    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[35]_i_2__5_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.325 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[39]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     6.325    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[39]_i_2__5_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.439 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[43]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     6.439    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[43]_i_2__5_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.553 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[47]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     6.553    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[47]_i_2__5_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.667 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[51]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     6.667    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[51]_i_2__5_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.781 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[55]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     6.781    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[55]_i_2__5_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[59]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     6.895    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[59]_i_2__5_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[63]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     7.009    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[63]_i_2__5_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[67]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     7.123    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[67]_i_2__5_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[71]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     7.237    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[71]_i_2__5_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[75]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     7.351    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[75]_i_2__5_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[79]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     7.465    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[79]_i_2__5_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[83]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     7.579    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[83]_i_2__5_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.693 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[87]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     7.693    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[87]_i_2__5_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.807 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[91]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     7.807    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[91]_i_2__5_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.921 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[95]_i_2__5/CO[3]
                         net (fo=1, routed)           0.009     7.931    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[95]_i_2__5_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.045 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[99]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     8.045    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[99]_i_2__5_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.159 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[103]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     8.159    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[103]_i_2__5_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.273 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[107]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     8.273    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[107]_i_2__5_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.387 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[111]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     8.387    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[111]_i_2__5_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.501 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[115]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     8.501    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[115]_i_2__5_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.615 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[119]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     8.615    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[119]_i_2__5_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.729 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[123]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     8.729    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[123]_i_2__5_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[127]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000     8.843    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[127]_i_2__5_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.114 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[128]_i_7__5/CO[0]
                         net (fo=646, routed)         2.088    11.201    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[128]_i_7__5_n_3
    SLICE_X102Y27        LUT3 (Prop_lut3_I1_O)        0.368    11.569 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out[132]_i_9__5/O
                         net (fo=5, routed)           1.883    13.452    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out[132]_i_9__5_n_0
    SLICE_X70Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.738    14.190 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[132]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    14.190    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[132]_i_7__5_n_0
    SLICE_X70Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.304 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[136]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    14.304    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[136]_i_7__5_n_0
    SLICE_X70Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.418 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[140]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    14.418    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[140]_i_7__5_n_0
    SLICE_X70Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.532 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[144]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    14.532    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[144]_i_7__5_n_0
    SLICE_X70Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.646 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[148]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    14.646    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[148]_i_7__5_n_0
    SLICE_X70Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.760 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[152]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    14.760    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[152]_i_7__5_n_0
    SLICE_X70Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.874 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[156]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    14.874    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[156]_i_7__5_n_0
    SLICE_X70Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.988 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[160]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    14.988    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[160]_i_7__5_n_0
    SLICE_X70Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[164]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    15.102    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[164]_i_7__5_n_0
    SLICE_X70Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.216 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[168]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    15.216    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[168]_i_7__5_n_0
    SLICE_X70Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.330 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[172]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    15.330    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[172]_i_7__5_n_0
    SLICE_X70Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.444 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[176]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    15.444    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[176]_i_7__5_n_0
    SLICE_X70Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.558 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[180]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    15.558    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[180]_i_7__5_n_0
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.672 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[184]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    15.672    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[184]_i_7__5_n_0
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.786 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[188]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    15.786    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[188]_i_7__5_n_0
    SLICE_X70Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.900 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[192]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    15.900    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[192]_i_7__5_n_0
    SLICE_X70Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.014 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[196]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    16.014    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[196]_i_7__5_n_0
    SLICE_X70Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.128 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[200]_i_7__5/CO[3]
                         net (fo=1, routed)           0.009    16.137    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[200]_i_7__5_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.251 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[204]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    16.251    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[204]_i_7__5_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.365 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[208]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    16.365    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[208]_i_7__5_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.479 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[212]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    16.479    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[212]_i_7__5_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.593 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[216]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    16.593    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[216]_i_7__5_n_0
    SLICE_X70Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.707 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[220]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    16.707    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[220]_i_7__5_n_0
    SLICE_X70Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.821 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[224]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    16.821    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[224]_i_7__5_n_0
    SLICE_X70Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.935 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[228]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    16.935    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[228]_i_7__5_n_0
    SLICE_X70Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.049 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[232]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    17.049    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[232]_i_7__5_n_0
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.163 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[236]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    17.163    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[236]_i_7__5_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.277 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[240]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    17.277    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[240]_i_7__5_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.391 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[244]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    17.391    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[244]_i_7__5_n_0
    SLICE_X70Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.505 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[248]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    17.505    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[248]_i_7__5_n_0
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.619 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[252]_i_7__5/CO[3]
                         net (fo=1, routed)           0.000    17.619    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[252]_i_7__5_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.733 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[255]_i_10__5/CO[3]
                         net (fo=1, routed)           0.000    17.733    rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[255]_i_10__5_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.955 r  rsa_soc_i/rsa/rsa_acc/U0/m_multiplier/P_out_reg[128]_i_10__5/O[0]
                         net (fo=1, routed)           1.173    19.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[6].i_exponentiation/m_multiplier/P_out_reg[0]_1[0]
    SLICE_X89Y50         LUT3 (Prop_lut3_I2_O)        0.299    19.427 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[6].i_exponentiation/m_multiplier/P_out[128]_i_3__5/O
                         net (fo=256, routed)         2.574    22.001    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[6].i_exponentiation/m_multiplier/p_1_in[257]
    SLICE_X67Y3          LUT5 (Prop_lut5_I1_O)        0.124    22.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[6].i_exponentiation/m_multiplier/P_out[2]_i_1__5/O
                         net (fo=1, routed)           0.000    22.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[6].i_exponentiation/m_multiplier/p_nxt[2]
    SLICE_X67Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[6].i_exponentiation/m_multiplier/P_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.557    21.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[6].i_exponentiation/m_multiplier/clk
    SLICE_X67Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[6].i_exponentiation/m_multiplier/P_out_reg[2]/C
                         clock pessimism              0.265    22.001    
                         clock uncertainty           -0.287    21.714    
    SLICE_X67Y3          FDCE (Setup_fdce_C_D)        0.031    21.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[6].i_exponentiation/m_multiplier/P_out_reg[2]
  -------------------------------------------------------------------
                         required time                         21.745    
                         arrival time                         -22.125    
  -------------------------------------------------------------------
                         slack                                 -0.381    

Slack (VIOLATED) :        -0.358ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.089ns  (logic 9.931ns (52.026%)  route 9.158ns (47.974%))
  Logic Levels:           70  (CARRY4=66 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 21.788 - 19.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.784     3.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/clk
    SLICE_X96Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y23         FDCE (Prop_fdce_C_Q)         0.518     3.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/Q
                         net (fo=2, routed)           1.290     4.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/multi2_out[1]
    SLICE_X92Y8          LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[3]_i_8__4/O
                         net (fo=1, routed)           0.000     5.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_5893
    SLICE_X92Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.390 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[3]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.390    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[3]_i_2__4_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.507 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[7]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.507    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[7]_i_2__4_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.624 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[11]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.624    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[11]_i_2__4_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[15]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.741    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[15]_i_2__4_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.858 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[19]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.858    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[19]_i_2__4_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.975 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[23]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.975    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[23]_i_2__4_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.092 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[27]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.092    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[27]_i_2__4_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.209 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[31]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.209    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[31]_i_2__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.326 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[35]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.326    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[35]_i_2__4_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[39]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[39]_i_2__4_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.560 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[43]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.560    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[43]_i_2__4_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[47]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[47]_i_2__4_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[51]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.794    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[51]_i_2__4_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[55]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.911    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[55]_i_2__4_n_0
    SLICE_X92Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[59]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.028    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[59]_i_2__4_n_0
    SLICE_X92Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[63]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.145    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[63]_i_2__4_n_0
    SLICE_X92Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[67]_i_2__4/CO[3]
                         net (fo=1, routed)           0.009     7.271    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[67]_i_2__4_n_0
    SLICE_X92Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[71]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.388    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[71]_i_2__4_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[75]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.505    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[75]_i_2__4_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[79]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.622    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[79]_i_2__4_n_0
    SLICE_X92Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[83]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[83]_i_2__4_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[87]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.856    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[87]_i_2__4_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[91]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.973    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[91]_i_2__4_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.090 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[95]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.090    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[95]_i_2__4_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[99]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[99]_i_2__4_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[103]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.324    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[103]_i_2__4_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[107]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.441    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[107]_i_2__4_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.558 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[111]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.558    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[111]_i_2__4_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.675 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[115]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.675    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[115]_i_2__4_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[119]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.792    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[119]_i_2__4_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[123]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.909    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[123]_i_2__4_n_0
    SLICE_X92Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.026 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[127]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[127]_i_2__4_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.280 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_7__4/CO[0]
                         net (fo=646, routed)         0.599     9.879    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_7__4_n_3
    SLICE_X92Y48         LUT3 (Prop_lut3_I1_O)        0.367    10.246 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out[132]_i_5__4/O
                         net (fo=5, routed)           3.051    13.297    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out[132]_i_5__4_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.693 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[132]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.693    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[132]_i_7__4_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.810 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[136]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.810    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[136]_i_7__4_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.927 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[140]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.927    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[140]_i_7__4_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[144]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.044    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[144]_i_7__4_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.161 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[148]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.161    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[148]_i_7__4_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.278 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[152]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.278    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[152]_i_7__4_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[156]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[156]_i_7__4_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.512 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[160]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.512    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[160]_i_7__4_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.629 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[164]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.629    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[164]_i_7__4_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.746 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[168]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.746    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[168]_i_7__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.863 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[172]_i_7__4/CO[3]
                         net (fo=1, routed)           0.001    14.864    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[172]_i_7__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.981 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[176]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.981    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[176]_i_7__4_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.098 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[180]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.098    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[180]_i_7__4_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.215 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[184]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.215    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[184]_i_7__4_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.332 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[188]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.332    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[188]_i_7__4_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.449 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[192]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.449    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[192]_i_7__4_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.566 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[196]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.566    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[196]_i_7__4_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.683 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[200]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.683    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[200]_i_7__4_n_0
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.800 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[204]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.800    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[204]_i_7__4_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.917 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[208]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.917    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[208]_i_7__4_n_0
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.034 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[212]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.034    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[212]_i_7__4_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.151 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[216]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.151    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[216]_i_7__4_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.268 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[220]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.268    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[220]_i_7__4_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.385 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[224]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.385    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[224]_i_7__4_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.502 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[228]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.502    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[228]_i_7__4_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.619 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[232]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.619    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[232]_i_7__4_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.736 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[236]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.736    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[236]_i_7__4_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.853 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[240]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.853    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[240]_i_7__4_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.970 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[244]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.970    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[244]_i_7__4_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.087 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[248]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    17.087    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[248]_i_7__4_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.204 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[252]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    17.204    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[252]_i_7__4_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.321 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_9__4/CO[3]
                         net (fo=1, routed)           0.000    17.321    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_9__4_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.540 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_10__4/O[0]
                         net (fo=2, routed)           1.153    18.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[0]_1[0]
    SLICE_X64Y101        LUT3 (Prop_lut3_I2_O)        0.295    18.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[126]_i_2__4/O
                         net (fo=127, routed)         3.055    22.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/p_1_in[257]
    SLICE_X90Y22         LUT5 (Prop_lut5_I1_O)        0.124    22.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[8]_i_1__4/O
                         net (fo=1, routed)           0.000    22.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/p_nxt[8]
    SLICE_X90Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.608    21.788    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/clk
    SLICE_X90Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[8]/C
                         clock pessimism              0.230    22.017    
                         clock uncertainty           -0.287    21.730    
    SLICE_X90Y22         FDCE (Setup_fdce_C_D)        0.079    21.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[8]
  -------------------------------------------------------------------
                         required time                         21.809    
                         arrival time                         -22.167    
  -------------------------------------------------------------------
                         slack                                 -0.358    

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.082ns  (logic 9.931ns (52.045%)  route 9.151ns (47.955%))
  Logic Levels:           70  (CARRY4=66 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 21.789 - 19.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.784     3.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/clk
    SLICE_X96Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y23         FDCE (Prop_fdce_C_Q)         0.518     3.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[1]/Q
                         net (fo=2, routed)           1.290     4.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/multi2_out[1]
    SLICE_X92Y8          LUT3 (Prop_lut3_I2_O)        0.124     5.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[3]_i_8__4/O
                         net (fo=1, routed)           0.000     5.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_5893
    SLICE_X92Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.390 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[3]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.390    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[3]_i_2__4_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.507 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[7]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.507    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[7]_i_2__4_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.624 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[11]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.624    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[11]_i_2__4_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[15]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.741    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[15]_i_2__4_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.858 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[19]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.858    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[19]_i_2__4_n_0
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.975 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[23]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.975    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[23]_i_2__4_n_0
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.092 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[27]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.092    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[27]_i_2__4_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.209 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[31]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.209    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[31]_i_2__4_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.326 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[35]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.326    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[35]_i_2__4_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[39]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[39]_i_2__4_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.560 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[43]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.560    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[43]_i_2__4_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.677 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[47]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.677    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[47]_i_2__4_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[51]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.794    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[51]_i_2__4_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[55]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.911    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[55]_i_2__4_n_0
    SLICE_X92Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[59]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.028    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[59]_i_2__4_n_0
    SLICE_X92Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[63]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.145    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[63]_i_2__4_n_0
    SLICE_X92Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[67]_i_2__4/CO[3]
                         net (fo=1, routed)           0.009     7.271    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[67]_i_2__4_n_0
    SLICE_X92Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[71]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.388    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[71]_i_2__4_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[75]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.505    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[75]_i_2__4_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[79]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.622    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[79]_i_2__4_n_0
    SLICE_X92Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[83]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.739    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[83]_i_2__4_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[87]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.856    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[87]_i_2__4_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[91]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.973    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[91]_i_2__4_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.090 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[95]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.090    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[95]_i_2__4_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[99]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.207    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[99]_i_2__4_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[103]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.324    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[103]_i_2__4_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[107]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.441    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[107]_i_2__4_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.558 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[111]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.558    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[111]_i_2__4_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.675 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[115]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.675    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[115]_i_2__4_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.792 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[119]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.792    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[119]_i_2__4_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.909 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[123]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.909    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[123]_i_2__4_n_0
    SLICE_X92Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.026 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[127]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     9.026    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[127]_i_2__4_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.280 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_7__4/CO[0]
                         net (fo=646, routed)         0.599     9.879    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_7__4_n_3
    SLICE_X92Y48         LUT3 (Prop_lut3_I1_O)        0.367    10.246 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out[132]_i_5__4/O
                         net (fo=5, routed)           3.051    13.297    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out[132]_i_5__4_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.693 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[132]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.693    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[132]_i_7__4_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.810 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[136]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.810    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[136]_i_7__4_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.927 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[140]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    13.927    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[140]_i_7__4_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[144]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.044    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[144]_i_7__4_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.161 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[148]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.161    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[148]_i_7__4_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.278 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[152]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.278    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[152]_i_7__4_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[156]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[156]_i_7__4_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.512 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[160]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.512    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[160]_i_7__4_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.629 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[164]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.629    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[164]_i_7__4_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.746 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[168]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.746    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[168]_i_7__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.863 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[172]_i_7__4/CO[3]
                         net (fo=1, routed)           0.001    14.864    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[172]_i_7__4_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.981 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[176]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    14.981    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[176]_i_7__4_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.098 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[180]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.098    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[180]_i_7__4_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.215 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[184]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.215    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[184]_i_7__4_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.332 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[188]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.332    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[188]_i_7__4_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.449 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[192]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.449    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[192]_i_7__4_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.566 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[196]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.566    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[196]_i_7__4_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.683 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[200]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.683    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[200]_i_7__4_n_0
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.800 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[204]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.800    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[204]_i_7__4_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.917 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[208]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    15.917    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[208]_i_7__4_n_0
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.034 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[212]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.034    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[212]_i_7__4_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.151 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[216]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.151    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[216]_i_7__4_n_0
    SLICE_X54Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.268 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[220]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.268    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[220]_i_7__4_n_0
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.385 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[224]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.385    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[224]_i_7__4_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.502 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[228]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.502    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[228]_i_7__4_n_0
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.619 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[232]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.619    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[232]_i_7__4_n_0
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.736 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[236]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.736    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[236]_i_7__4_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.853 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[240]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.853    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[240]_i_7__4_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.970 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[244]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    16.970    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[244]_i_7__4_n_0
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.087 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[248]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    17.087    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[248]_i_7__4_n_0
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.204 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[252]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    17.204    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[252]_i_7__4_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.321 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_9__4/CO[3]
                         net (fo=1, routed)           0.000    17.321    rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[255]_i_9__4_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.540 r  rsa_soc_i/rsa/rsa_acc/U0/mexponent_multiplier/P_out_reg[128]_i_10__4/O[0]
                         net (fo=2, routed)           1.153    18.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[0]_1[0]
    SLICE_X64Y101        LUT3 (Prop_lut3_I2_O)        0.295    18.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[126]_i_2__4/O
                         net (fo=127, routed)         3.048    22.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/p_1_in[257]
    SLICE_X90Y21         LUT5 (Prop_lut5_I1_O)        0.124    22.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out[28]_i_1__4/O
                         net (fo=1, routed)           0.000    22.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/p_nxt[28]
    SLICE_X90Y21         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.610    21.789    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/clk
    SLICE_X90Y21         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[28]/C
                         clock pessimism              0.230    22.019    
                         clock uncertainty           -0.287    21.732    
    SLICE_X90Y21         FDCE (Setup_fdce_C_D)        0.081    21.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[5].i_exponentiation/mexponent_multiplier/P_out_reg[28]
  -------------------------------------------------------------------
                         required time                         21.813    
                         arrival time                         -22.160    
  -------------------------------------------------------------------
                         slack                                 -0.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.148     1.042 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[59]/Q
                         net (fo=1, routed)           0.157     1.199    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[52]
    SLICE_X49Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.829     1.195    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y4          FDRE (Hold_fdre_C_D)         0.022     1.182    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.351%)  route 0.208ns (59.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.561     0.896    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/Q
                         net (fo=1, routed)           0.208     1.246    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[31]
    SLICE_X51Y5          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y5          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y5          FDRE (Hold_fdre_C_D)         0.071     1.227    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[3].i_exponentiation/m_multiplier/P_out_reg[224]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[3].i_exponentiation/P0_out_reg[224]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.415%)  route 0.190ns (50.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.634     0.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[3].i_exponentiation/m_multiplier/clk
    SLICE_X49Y137        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[3].i_exponentiation/m_multiplier/P_out_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[3].i_exponentiation/m_multiplier/P_out_reg[224]/Q
                         net (fo=3, routed)           0.190     1.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[3].i_exponentiation/m_multiplier/multiexp_out[224]
    SLICE_X51Y138        LUT3 (Prop_lut3_I1_O)        0.045     1.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[3].i_exponentiation/m_multiplier/P0_out[224]_i_1__2/O
                         net (fo=1, routed)           0.000     1.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[3].i_exponentiation/P0_nxt[224]
    SLICE_X51Y138        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[3].i_exponentiation/P0_out_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.904     1.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[3].i_exponentiation/clk
    SLICE_X51Y138        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[3].i_exponentiation/P0_out_reg[224]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X51Y138        FDCE (Hold_fdce_C_D)         0.091     1.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[3].i_exponentiation/P0_out_reg[224]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.980%)  route 0.230ns (62.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.559     0.895    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y0          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[17]/Q
                         net (fo=1, routed)           0.230     1.266    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[17]
    SLICE_X44Y1          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X44Y1          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[17]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X44Y1          FDRE (Hold_fdre_C_D)         0.070     1.231    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.596     0.932    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X15Y4          FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/Q
                         net (fo=1, routed)           0.056     1.128    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA0
    SLICE_X14Y4          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.865     1.231    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X14Y4          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.091    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.595     0.931    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y3          FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.056     1.127    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X16Y3          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.865     1.231    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X16Y3          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X16Y3          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.975%)  route 0.274ns (66.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.563     0.899    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X43Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE (Prop_fdre_C_Q)         0.141     1.040 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[10]/Q
                         net (fo=1, routed)           0.274     1.314    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]
    RAMB36_X2Y0          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.873     1.239    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     0.976    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.296     1.272    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cmd_cmplt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.094%)  route 0.273ns (65.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.560     0.896    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y7          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cmd_cmplt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     1.037 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cmd_cmplt_reg_reg/Q
                         net (fo=1, routed)           0.273     1.309    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg_1[8]
    SLICE_X50Y3          SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y3          SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.265    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.351%)  route 0.247ns (63.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.556     0.891    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X52Y11         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[42]/Q
                         net (fo=1, routed)           0.247     1.279    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[35]
    SLICE_X36Y11         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.827     1.193    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X36Y11         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X36Y11         FDRE (Hold_fdre_C_D)         0.076     1.234    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.923%)  route 0.247ns (57.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.559     0.895    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X53Y1          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[3]/Q
                         net (fo=2, routed)           0.247     1.283    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[31]_0[3]
    SLICE_X42Y2          LUT3 (Prop_lut3_I1_O)        0.045     1.328 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.328    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_mux_out[3]
    SLICE_X42Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X42Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[3]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X42Y2          FDRE (Hold_fdre_C_D)         0.121     1.282    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 9.500 }
Period(ns):         19.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.000      16.424     RAMB36_X2Y3     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.000      16.424     RAMB36_X2Y3     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.000      16.424     RAMB36_X2Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.000      16.424     RAMB36_X2Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         19.000      16.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         19.000      18.000     SLICE_X2Y1      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         19.000      18.000     SLICE_X13Y0     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         19.000      18.000     SLICE_X13Y0     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         19.000      18.000     SLICE_X13Y0     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         19.000      18.000     SLICE_X13Y0     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X10Y12    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X10Y12    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X10Y12    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X10Y12    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X10Y12    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X10Y12    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         9.500       8.250      SLICE_X10Y12    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         9.500       8.250      SLICE_X10Y12    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X8Y14     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X8Y14     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X10Y4     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X10Y4     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X10Y4     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X10Y4     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X10Y4     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X10Y4     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         9.500       8.250      SLICE_X10Y4     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         9.500       8.250      SLICE_X10Y4     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X16Y5     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.500       8.250      SLICE_X16Y5     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.508ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[137]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.189ns  (logic 0.580ns (3.189%)  route 17.609ns (96.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 21.951 - 19.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.820     3.114    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y22          FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     3.570 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.462     7.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/m_control/reset_n
    SLICE_X53Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.156 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/m_control/P_out[255]_i_2__5/O
                         net (fo=512, routed)        14.147    21.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X101Y118       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[137]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.772    21.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/clk
    SLICE_X101Y118       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[137]/C
                         clock pessimism              0.115    22.066    
                         clock uncertainty           -0.287    21.779    
    SLICE_X101Y118       FDCE (Recov_fdce_C_CLR)     -0.405    21.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[137]
  -------------------------------------------------------------------
                         required time                         21.374    
                         arrival time                         -21.303    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[140]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.189ns  (logic 0.580ns (3.189%)  route 17.609ns (96.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 21.951 - 19.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.820     3.114    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y22          FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     3.570 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.462     7.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/m_control/reset_n
    SLICE_X53Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.156 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/m_control/P_out[255]_i_2__5/O
                         net (fo=512, routed)        14.147    21.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X101Y118       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[140]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.772    21.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/clk
    SLICE_X101Y118       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[140]/C
                         clock pessimism              0.115    22.066    
                         clock uncertainty           -0.287    21.779    
    SLICE_X101Y118       FDCE (Recov_fdce_C_CLR)     -0.405    21.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[140]
  -------------------------------------------------------------------
                         required time                         21.374    
                         arrival time                         -21.303    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[148]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.189ns  (logic 0.580ns (3.189%)  route 17.609ns (96.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 21.951 - 19.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.820     3.114    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y22          FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     3.570 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.462     7.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/m_control/reset_n
    SLICE_X53Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.156 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/m_control/P_out[255]_i_2__5/O
                         net (fo=512, routed)        14.147    21.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X101Y118       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[148]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.772    21.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/clk
    SLICE_X101Y118       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[148]/C
                         clock pessimism              0.115    22.066    
                         clock uncertainty           -0.287    21.779    
    SLICE_X101Y118       FDCE (Recov_fdce_C_CLR)     -0.405    21.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[148]
  -------------------------------------------------------------------
                         required time                         21.374    
                         arrival time                         -21.303    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[152]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.189ns  (logic 0.580ns (3.189%)  route 17.609ns (96.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 21.951 - 19.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.820     3.114    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y22          FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     3.570 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.462     7.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/m_control/reset_n
    SLICE_X53Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.156 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/m_control/P_out[255]_i_2__5/O
                         net (fo=512, routed)        14.147    21.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X101Y118       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[152]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.772    21.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/clk
    SLICE_X101Y118       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[152]/C
                         clock pessimism              0.115    22.066    
                         clock uncertainty           -0.287    21.779    
    SLICE_X101Y118       FDCE (Recov_fdce_C_CLR)     -0.405    21.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[152]
  -------------------------------------------------------------------
                         required time                         21.374    
                         arrival time                         -21.303    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/mexponent_multiplier/P_out_reg[212]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.998ns  (logic 0.580ns (3.222%)  route 17.418ns (96.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 21.893 - 19.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.820     3.114    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y22          FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     3.570 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.601     7.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/m_control/reset_n
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.295 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/m_control/P_out[255]_i_2__4/O
                         net (fo=512, routed)        13.818    21.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X63Y143        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/mexponent_multiplier/P_out_reg[212]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.714    21.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/mexponent_multiplier/clk
    SLICE_X63Y143        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/mexponent_multiplier/P_out_reg[212]/C
                         clock pessimism              0.115    22.008    
                         clock uncertainty           -0.287    21.721    
    SLICE_X63Y143        FDCE (Recov_fdce_C_CLR)     -0.405    21.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/mexponent_multiplier/P_out_reg[212]
  -------------------------------------------------------------------
                         required time                         21.316    
                         arrival time                         -21.112    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[210]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.060ns  (logic 0.580ns (3.212%)  route 17.480ns (96.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 21.957 - 19.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.820     3.114    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y22          FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     3.570 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.462     7.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/m_control/reset_n
    SLICE_X53Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.156 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/m_control/P_out[255]_i_2__5/O
                         net (fo=512, routed)        14.018    21.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X97Y137        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[210]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.778    21.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/clk
    SLICE_X97Y137        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[210]/C
                         clock pessimism              0.115    22.072    
                         clock uncertainty           -0.287    21.785    
    SLICE_X97Y137        FDCE (Recov_fdce_C_CLR)     -0.405    21.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[210]
  -------------------------------------------------------------------
                         required time                         21.380    
                         arrival time                         -21.174    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[212]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.060ns  (logic 0.580ns (3.212%)  route 17.480ns (96.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 21.957 - 19.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.820     3.114    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y22          FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     3.570 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.462     7.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/m_control/reset_n
    SLICE_X53Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.156 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/m_control/P_out[255]_i_2__5/O
                         net (fo=512, routed)        14.018    21.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X97Y137        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[212]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.778    21.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/clk
    SLICE_X97Y137        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[212]/C
                         clock pessimism              0.115    22.072    
                         clock uncertainty           -0.287    21.785    
    SLICE_X97Y137        FDCE (Recov_fdce_C_CLR)     -0.405    21.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[212]
  -------------------------------------------------------------------
                         required time                         21.380    
                         arrival time                         -21.174    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[216]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.060ns  (logic 0.580ns (3.212%)  route 17.480ns (96.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 21.957 - 19.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.820     3.114    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y22          FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     3.570 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.462     7.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/m_control/reset_n
    SLICE_X53Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.156 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/m_control/P_out[255]_i_2__5/O
                         net (fo=512, routed)        14.018    21.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X97Y137        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[216]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.778    21.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/clk
    SLICE_X97Y137        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[216]/C
                         clock pessimism              0.115    22.072    
                         clock uncertainty           -0.287    21.785    
    SLICE_X97Y137        FDCE (Recov_fdce_C_CLR)     -0.405    21.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[1].i_exponentiation/mexponent_multiplier/P_out_reg[216]
  -------------------------------------------------------------------
                         required time                         21.380    
                         arrival time                         -21.174    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/mexponent_multiplier/P_out_reg[211]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.970ns  (logic 0.580ns (3.228%)  route 17.390ns (96.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 21.893 - 19.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.820     3.114    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y22          FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     3.570 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.601     7.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/m_control/reset_n
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.295 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/m_control/P_out[255]_i_2__4/O
                         net (fo=512, routed)        13.790    21.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X63Y145        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/mexponent_multiplier/P_out_reg[211]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.714    21.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/mexponent_multiplier/clk
    SLICE_X63Y145        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/mexponent_multiplier/P_out_reg[211]/C
                         clock pessimism              0.115    22.008    
                         clock uncertainty           -0.287    21.721    
    SLICE_X63Y145        FDCE (Recov_fdce_C_CLR)     -0.405    21.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/mexponent_multiplier/P_out_reg[211]
  -------------------------------------------------------------------
                         required time                         21.316    
                         arrival time                         -21.084    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/mexponent_multiplier/P_out_reg[248]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.000ns  (clk_fpga_0 rise@19.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.970ns  (logic 0.580ns (3.228%)  route 17.390ns (96.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 21.893 - 19.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.570ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.820     3.114    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X7Y22          FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     3.570 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          3.601     7.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/m_control/reset_n
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.295 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/m_control/P_out[255]_i_2__4/O
                         net (fo=512, routed)        13.790    21.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X63Y145        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/mexponent_multiplier/P_out_reg[248]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     19.000    19.000 r  
    PS7_X0Y0             PS7                          0.000    19.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    20.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       1.714    21.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/mexponent_multiplier/clk
    SLICE_X63Y145        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/mexponent_multiplier/P_out_reg[248]/C
                         clock pessimism              0.115    22.008    
                         clock uncertainty           -0.287    21.721    
    SLICE_X63Y145        FDCE (Recov_fdce_C_CLR)     -0.405    21.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[2].i_exponentiation/mexponent_multiplier/P_out_reg[248]
  -------------------------------------------------------------------
                         required time                         21.316    
                         arrival time                         -21.084    
  -------------------------------------------------------------------
                         slack                                  0.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.669%)  route 0.511ns (73.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/clk
    SLICE_X39Y17         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/Q
                         net (fo=45, routed)          0.212     1.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[2]_0[0]
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.290 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/P_out[255]_i_2__8/O
                         net (fo=512, routed)         0.299     1.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X50Y17         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/clk
    SLICE_X50Y17         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[13]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X50Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.669%)  route 0.511ns (73.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/clk
    SLICE_X39Y17         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/Q
                         net (fo=45, routed)          0.212     1.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[2]_0[0]
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.290 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/P_out[255]_i_2__8/O
                         net (fo=512, routed)         0.299     1.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X50Y17         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/clk
    SLICE_X50Y17         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[15]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X50Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.669%)  route 0.511ns (73.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/clk
    SLICE_X39Y17         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/Q
                         net (fo=45, routed)          0.212     1.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[2]_0[0]
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.290 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/P_out[255]_i_2__8/O
                         net (fo=512, routed)         0.299     1.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X50Y17         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/clk
    SLICE_X50Y17         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[16]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X50Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.669%)  route 0.511ns (73.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/clk
    SLICE_X39Y17         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/Q
                         net (fo=45, routed)          0.212     1.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[2]_0[0]
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.290 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/P_out[255]_i_2__8/O
                         net (fo=512, routed)         0.299     1.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X50Y17         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/clk
    SLICE_X50Y17         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[17]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X50Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_multiplier/P_out_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.789%)  route 0.564ns (75.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/clk
    SLICE_X39Y17         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/Q
                         net (fo=45, routed)          0.212     1.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[2]_0[0]
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.290 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/P_out[255]_i_2__8/O
                         net (fo=512, routed)         0.352     1.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_multiplier/AR[0]
    SLICE_X53Y22         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_multiplier/P_out_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.812     1.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_multiplier/clk
    SLICE_X53Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_multiplier/P_out_reg[27]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X53Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_multiplier/P_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[32]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.789%)  route 0.564ns (75.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/clk
    SLICE_X39Y17         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/Q
                         net (fo=45, routed)          0.212     1.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[2]_0[0]
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.290 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/P_out[255]_i_2__8/O
                         net (fo=512, routed)         0.352     1.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X53Y22         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.812     1.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/clk
    SLICE_X53Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[32]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X53Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[34]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.789%)  route 0.564ns (75.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/clk
    SLICE_X39Y17         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/Q
                         net (fo=45, routed)          0.212     1.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[2]_0[0]
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.290 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/P_out[255]_i_2__8/O
                         net (fo=512, routed)         0.352     1.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X53Y22         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.812     1.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/clk
    SLICE_X53Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[34]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X53Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[37]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.789%)  route 0.564ns (75.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/clk
    SLICE_X39Y17         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/Q
                         net (fo=45, routed)          0.212     1.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[2]_0[0]
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.290 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/P_out[255]_i_2__8/O
                         net (fo=512, routed)         0.352     1.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X53Y22         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.812     1.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/clk
    SLICE_X53Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[37]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X53Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.450%)  route 0.575ns (75.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/clk
    SLICE_X39Y17         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/Q
                         net (fo=45, routed)          0.212     1.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[2]_0[0]
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.290 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/P_out[255]_i_2__8/O
                         net (fo=512, routed)         0.362     1.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X53Y15         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.819     1.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/clk
    SLICE_X53Y15         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[2]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@9.500ns period=19.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.450%)  route 0.575ns (75.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/clk
    SLICE_X39Y17         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[0]/Q
                         net (fo=45, routed)          0.212     1.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/FSM_sequential_state_reg[2]_0[0]
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.290 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/m_control/P_out[255]_i_2__8/O
                         net (fo=512, routed)         0.362     1.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/AR[0]
    SLICE_X53Y15         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22393, routed)       0.819     1.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/clk
    SLICE_X53Y15         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[5]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/GEN_CORES[9].i_exponentiation/mexponent_multiplier/P_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.594    





