#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x146e0f710 .scope module, "fifo_tb" "fifo_tb" 2 5;
 .timescale -9 -12;
P_0x146e22d10 .param/l "DATA_WIDTH" 0 2 7, +C4<00000000000000000000000000001000>;
P_0x146e22d50 .param/l "FIFO_DEPTH" 0 2 8, +C4<00000000000000000000000000010000>;
P_0x146e22d90 .param/l "ptr_width" 0 2 21, +C4<00000000000000000000000000000100>;
v0x146e33e70_0 .var "clk", 0 0;
v0x146e33f00_0 .var "data_in", 7 0;
v0x146e33f90_0 .net "data_out", 7 0, v0x146e33720_0;  1 drivers
v0x146e34020_0 .net "empty", 0 0, L_0x146e347c0;  1 drivers
v0x146e340b0_0 .net "full", 0 0, L_0x146e34540;  1 drivers
v0x146e34180_0 .var "rd_en", 0 0;
v0x146e34230_0 .var "reset", 0 0;
v0x146e342e0_0 .var "wr_en", 0 0;
S_0x146e0f880 .scope function.vec4.u32, "clog2" "clog2" 2 11, 2 11 0, S_0x146e0f710;
 .timescale -9 -12;
; Variable clog2 is vec4 return value of scope S_0x146e0f880
v0x146e325f0_0 .var/i "i", 31 0;
v0x146e32690_0 .var/i "value", 31 0;
TD_fifo_tb.clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %load/vec4 v0x146e32690_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146e325f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x146e325f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %retload/vec4 0; Load clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %load/vec4 v0x146e325f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146e325f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x146e32740 .scope module, "uut" "fifo" 2 34, 3 1 0, S_0x146e0f710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x146e32910 .param/l "DATA_WIDTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_0x146e32950 .param/l "FIFO_DEPTH" 0 3 12, +C4<00000000000000000000000000010000>;
P_0x146e32990 .param/l "ptr_width" 0 3 30, +C4<00000000000000000000000000000100>;
v0x146e33080_0 .net *"_ivl_0", 31 0, L_0x146e34390;  1 drivers
L_0x1480780a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146e33110_0 .net *"_ivl_11", 26 0, L_0x1480780a0;  1 drivers
L_0x1480780e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146e331b0_0 .net/2u *"_ivl_12", 31 0, L_0x1480780e8;  1 drivers
L_0x148078010 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146e33270_0 .net *"_ivl_3", 26 0, L_0x148078010;  1 drivers
L_0x148078058 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x146e33320_0 .net/2u *"_ivl_4", 31 0, L_0x148078058;  1 drivers
v0x146e33410_0 .net *"_ivl_8", 31 0, L_0x146e346a0;  1 drivers
v0x146e334c0_0 .net "clk", 0 0, v0x146e33e70_0;  1 drivers
v0x146e33560_0 .var "count", 4 0;
v0x146e33610_0 .net "data_in", 7 0, v0x146e33f00_0;  1 drivers
v0x146e33720_0 .var "data_out", 7 0;
v0x146e337d0_0 .net "empty", 0 0, L_0x146e347c0;  alias, 1 drivers
v0x146e33870_0 .net "full", 0 0, L_0x146e34540;  alias, 1 drivers
v0x146e33910 .array "mem", 15 0, 7 0;
v0x146e339b0_0 .net "rd_en", 0 0, v0x146e34180_0;  1 drivers
v0x146e33a50_0 .var "read_pointer", 3 0;
v0x146e33b00_0 .net "reset", 0 0, v0x146e34230_0;  1 drivers
v0x146e33ba0_0 .net "wr_en", 0 0, v0x146e342e0_0;  1 drivers
v0x146e33d30_0 .var "write_pointer", 3 0;
E_0x146e32c70 .event posedge, v0x146e334c0_0;
L_0x146e34390 .concat [ 5 27 0 0], v0x146e33560_0, L_0x148078010;
L_0x146e34540 .cmp/eq 32, L_0x146e34390, L_0x148078058;
L_0x146e346a0 .concat [ 5 27 0 0], v0x146e33560_0, L_0x1480780a0;
L_0x146e347c0 .cmp/eq 32, L_0x146e346a0, L_0x1480780e8;
S_0x146e32cc0 .scope function.vec4.u32, "clog2" "clog2" 3 20, 3 20 0, S_0x146e32740;
 .timescale -9 -12;
; Variable clog2 is vec4 return value of scope S_0x146e32cc0
v0x146e32f50_0 .var/i "i", 31 0;
v0x146e32ff0_0 .var/i "value", 31 0;
TD_fifo_tb.uut.clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %load/vec4 v0x146e32ff0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x146e32f50_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x146e32f50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %retload/vec4 0; Load clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %load/vec4 v0x146e32f50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x146e32f50_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x146e32740;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x146e33d30_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x146e33a50_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x146e32740;
T_3 ;
    %wait E_0x146e32c70;
    %load/vec4 v0x146e33b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x146e33d30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x146e33ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x146e33870_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x146e33610_0;
    %load/vec4 v0x146e33d30_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146e33910, 0, 4;
    %load/vec4 v0x146e33d30_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.5, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_3.6, 8;
T_3.5 ; End of true expr.
    %load/vec4 v0x146e33d30_0;
    %addi 1, 0, 4;
    %jmp/0 T_3.6, 8;
 ; End of false expr.
    %blend;
T_3.6;
    %assign/vec4 v0x146e33d30_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x146e32740;
T_4 ;
    %wait E_0x146e32c70;
    %load/vec4 v0x146e33b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x146e33a50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x146e33720_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x146e339b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x146e337d0_0;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x146e33a50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x146e33910, 4;
    %assign/vec4 v0x146e33720_0, 0;
    %load/vec4 v0x146e33a50_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.5, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.6, 8;
T_4.5 ; End of true expr.
    %load/vec4 v0x146e33a50_0;
    %addi 1, 0, 4;
    %jmp/0 T_4.6, 8;
 ; End of false expr.
    %blend;
T_4.6;
    %assign/vec4 v0x146e33a50_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x146e32740;
T_5 ;
    %wait E_0x146e32c70;
    %load/vec4 v0x146e33b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x146e33560_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x146e33ba0_0;
    %load/vec4 v0x146e339b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %load/vec4 v0x146e33560_0;
    %assign/vec4 v0x146e33560_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x146e33560_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x146e33560_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x146e33560_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x146e33560_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x146e0f710;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e33e70_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x146e0f710;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x146e33e70_0;
    %inv;
    %store/vec4 v0x146e33e70_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x146e0f710;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e34230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e342e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e34180_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x146e33f00_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e34230_0, 0, 1;
    %vpi_call 2 60 "$display", " \012Write some data into FIFO\012" {0 0 0};
    %pushi/vec4 16, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x146e32c70;
    %load/vec4 v0x146e340b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e342e0_0, 0, 1;
    %load/vec4 v0x146e33f00_0;
    %addi 1, 0, 8;
    %store/vec4 v0x146e33f00_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e342e0_0, 0, 1;
T_8.3 ;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e342e0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_8.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.5, 5;
    %jmp/1 T_8.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x146e32c70;
    %jmp T_8.4;
T_8.5 ;
    %pop/vec4 1;
    %vpi_call 2 75 "$display", "\012Read all data out\012" {0 0 0};
    %pushi/vec4 16, 0, 32;
T_8.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.7, 5;
    %jmp/1 T_8.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x146e32c70;
    %load/vec4 v0x146e34020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e34180_0, 0, 1;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e34180_0, 0, 1;
T_8.9 ;
    %jmp T_8.6;
T_8.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e34180_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_8.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.11, 5;
    %jmp/1 T_8.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x146e32c70;
    %jmp T_8.10;
T_8.11 ;
    %pop/vec4 1;
    %vpi_call 2 89 "$display", "\012Test simultaneous read and write\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e342e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e34180_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x146e33f00_0, 0, 8;
    %wait E_0x146e32c70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e342e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e34180_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 99 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x146e0f710;
T_9 ;
    %vpi_call 2 104 "$monitor", "Time: %0t | reset=%b | wr_en=%b | rd_en=%b | data_in=%h | data_out=%h | full=%b | empty=%b | write_ptr=%d | read_ptr=%d | count=%d", $time, v0x146e34230_0, v0x146e342e0_0, v0x146e34180_0, v0x146e33f00_0, v0x146e33f90_0, v0x146e340b0_0, v0x146e34020_0, v0x146e33d30_0, v0x146e33a50_0, v0x146e33560_0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fifo_tb.v";
    "./fifo.v";
