// Seed: 2366665336
module module_0 (
    id_1
);
  output supply1 id_1;
  parameter id_2 = 1'b0;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign id_1 = 1'b0;
endmodule
module module_1 (
    id_1
);
  input logic [7:0] id_1;
  integer id_2;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_1 = 0;
  assign id_2 = id_1[1 :-1];
  parameter id_3 = 1;
  logic [7:0] id_4;
  wire id_5;
  logic id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_17 = -1;
  wire id_18;
  parameter id_19 = -1;
  genvar id_20, id_21;
endmodule
