=====
SETUP
25.990
12.979
38.969
EXT_CLK_ibuf
0.000
2.088
row3/dec/digits_2_s1
2.332
2.790
row3/dec/n5_s12
3.601
4.700
row3/dec/n20_s
5.047
5.597
row3/dec/n19_s
5.597
5.654
row3/dec/n18_s
5.654
5.711
row3/dec/n17_s
5.711
5.768
row3/dec/n16_s
5.768
6.331
row3/dec/n33_s
7.135
8.180
row3/dec/n32_s
8.180
8.237
row3/dec/n31_s
8.237
8.294
row3/dec/n30_s
8.294
8.351
row3/dec/n29_s
8.351
8.914
row3/dec/n43_s
9.888
10.933
row3/dec/n42_s
10.933
11.461
row3/dec/n96_s10
11.880
12.979
row3/dec/digits_9_s1
12.979
=====
SETUP
26.254
12.715
38.969
EXT_CLK_ibuf
0.000
2.088
row3/dec/digits_2_s1
2.332
2.790
row3/dec/n5_s12
3.601
4.700
row3/dec/n20_s
5.047
5.597
row3/dec/n19_s
5.597
5.654
row3/dec/n18_s
5.654
5.711
row3/dec/n17_s
5.711
5.768
row3/dec/n16_s
5.768
6.331
row3/dec/n33_s
7.135
8.180
row3/dec/n32_s
8.180
8.237
row3/dec/n31_s
8.237
8.294
row3/dec/n30_s
8.294
8.351
row3/dec/n29_s
8.351
8.914
row3/dec/n43_s
9.888
10.933
row3/dec/n42_s
10.933
10.990
row3/dec/n41_s
10.990
11.047
row3/dec/n40_s
11.047
11.610
row3/dec/n92_s14
11.616
12.715
row3/dec/digits_11_s1
12.715
=====
SETUP
26.735
12.234
38.969
EXT_CLK_ibuf
0.000
2.088
row3/dec/digits_2_s1
2.332
2.790
row3/dec/n5_s12
3.601
4.700
row3/dec/n20_s
5.047
5.597
row3/dec/n19_s
5.597
5.654
row3/dec/n18_s
5.654
5.711
row3/dec/n17_s
5.711
5.768
row3/dec/n16_s
5.768
6.331
row3/dec/n33_s
7.135
8.180
row3/dec/n32_s
8.180
8.237
row3/dec/n31_s
8.237
8.294
row3/dec/n30_s
8.294
8.351
row3/dec/n29_s
8.351
8.914
row3/dec/n43_s
9.888
10.591
row3/dec/n98_s10
11.412
12.234
row3/dec/digits_8_s1
12.234
=====
SETUP
26.784
12.185
38.969
EXT_CLK_ibuf
0.000
2.088
row3/dec/digits_2_s1
2.332
2.790
row3/dec/n5_s12
3.601
4.700
row3/dec/n20_s
5.047
5.597
row3/dec/n19_s
5.597
5.654
row3/dec/n18_s
5.654
5.711
row3/dec/n17_s
5.711
5.768
row3/dec/n16_s
5.768
6.331
row3/dec/n33_s
7.135
8.180
row3/dec/n32_s
8.180
8.237
row3/dec/n31_s
8.237
8.294
row3/dec/n30_s
8.294
8.351
row3/dec/n29_s
8.351
8.914
row3/dec/n43_s
9.888
10.933
row3/dec/n42_s
10.933
10.990
row3/dec/n41_s
10.990
11.553
row3/dec/n94_s10
11.559
12.185
row3/dec/digits_10_s1
12.185
=====
SETUP
27.849
11.477
39.326
EXT_CLK_ibuf
0.000
2.088
scr/counter_12_s0
2.332
2.790
scr/n269_s9
3.617
4.649
scr/n303_s9
5.462
6.494
scr/n303_s14
6.505
7.566
scr/reset_s3
8.001
9.027
scr/reset_s0
11.477
=====
SETUP
27.992
10.977
38.969
EXT_CLK_ibuf
0.000
2.088
row3/dec/digits_2_s1
2.332
2.790
row3/dec/n5_s12
3.601
4.700
row3/dec/n20_s
5.047
5.597
row3/dec/n19_s
5.597
5.654
row3/dec/n18_s
5.654
5.711
row3/dec/n17_s
5.711
5.768
row3/dec/n16_s
5.768
6.331
row3/dec/n33_s
7.135
8.180
row3/dec/n32_s
8.180
8.743
row3/dec/n104_s10
9.878
10.977
row3/dec/digits_5_s1
10.977
=====
SETUP
28.105
10.864
38.969
EXT_CLK_ibuf
0.000
2.088
scr/counter_22_s0
2.332
2.790
scr/n269_s13
3.614
4.675
scr/n269_s8
5.094
6.193
scr/n269_s19
7.008
8.107
scr/sclk_s1
10.864
=====
SETUP
28.453
10.516
38.969
EXT_CLK_ibuf
0.000
2.088
scr/pixelCounter_0_s1
2.332
2.790
row4/n111_s14
6.364
6.421
row4/n111_s15
6.421
6.478
row4/n111_s16
6.478
6.535
row4/n111_s17
6.535
6.592
row4/n111_s18
6.592
6.649
row4/n111_s19
6.649
6.706
row4/n112_s1
7.759
8.858
row4/n119_s0
9.694
10.516
row4/outByteReg_0_s0
10.516
=====
SETUP
28.453
10.516
38.969
EXT_CLK_ibuf
0.000
2.088
scr/pixelCounter_0_s1
2.332
2.790
row4/n111_s14
6.364
6.421
row4/n111_s15
6.421
6.478
row4/n111_s16
6.478
6.535
row4/n111_s17
6.535
6.592
row4/n111_s18
6.592
6.649
row4/n111_s19
6.649
6.706
row4/n112_s1
7.759
8.858
row4/n118_s0
9.694
10.516
row4/outByteReg_1_s0
10.516
=====
SETUP
28.453
10.516
38.969
EXT_CLK_ibuf
0.000
2.088
scr/pixelCounter_0_s1
2.332
2.790
row4/n111_s14
6.364
6.421
row4/n111_s15
6.421
6.478
row4/n111_s16
6.478
6.535
row4/n111_s17
6.535
6.592
row4/n111_s18
6.592
6.649
row4/n111_s19
6.649
6.706
row4/n112_s1
7.759
8.858
row4/n113_s0
9.694
10.516
row4/outByteReg_6_s0
10.516
=====
SETUP
28.469
10.500
38.969
EXT_CLK_ibuf
0.000
2.088
scr/pixelCounter_0_s1
2.332
2.790
row4/n111_s14
6.364
6.421
row4/n111_s15
6.421
6.478
row4/n111_s16
6.478
6.535
row4/n111_s17
6.535
6.592
row4/n111_s18
6.592
6.649
row4/n111_s19
6.649
6.706
row4/n112_s1
7.759
8.858
row4/n117_s0
9.678
10.500
row4/outByteReg_2_s0
10.500
=====
SETUP
28.469
10.500
38.969
EXT_CLK_ibuf
0.000
2.088
scr/pixelCounter_0_s1
2.332
2.790
row4/n111_s14
6.364
6.421
row4/n111_s15
6.421
6.478
row4/n111_s16
6.478
6.535
row4/n111_s17
6.535
6.592
row4/n111_s18
6.592
6.649
row4/n111_s19
6.649
6.706
row4/n112_s1
7.759
8.858
row4/n114_s0
9.678
10.500
row4/outByteReg_5_s0
10.500
=====
SETUP
28.506
10.463
38.969
EXT_CLK_ibuf
0.000
2.088
scr/pixelCounter_0_s1
2.332
2.790
row4/n111_s14
6.364
6.421
row4/n111_s15
6.421
6.478
row4/n111_s16
6.478
6.535
row4/n111_s17
6.535
6.592
row4/n111_s18
6.592
6.649
row4/n111_s19
6.649
6.706
row4/n112_s1
7.759
8.858
row4/n116_s0
9.364
10.463
row4/outByteReg_3_s0
10.463
=====
SETUP
28.506
10.463
38.969
EXT_CLK_ibuf
0.000
2.088
scr/pixelCounter_0_s1
2.332
2.790
row4/n111_s14
6.364
6.421
row4/n111_s15
6.421
6.478
row4/n111_s16
6.478
6.535
row4/n111_s17
6.535
6.592
row4/n111_s18
6.592
6.649
row4/n111_s19
6.649
6.706
row4/n112_s1
7.759
8.858
row4/n115_s0
9.364
10.463
row4/outByteReg_4_s0
10.463
=====
SETUP
28.658
10.311
38.969
EXT_CLK_ibuf
0.000
2.088
scr/pixelCounter_0_s1
2.332
2.790
row4/n111_s14
6.364
6.421
row4/n111_s15
6.421
6.478
row4/n111_s16
6.478
6.535
row4/n111_s17
6.535
6.592
row4/n111_s18
6.592
6.649
row4/n111_s19
6.649
6.706
row4/n112_s1
7.759
8.858
row4/n112_s0
9.685
10.311
row4/outByteReg_7_s0
10.311
=====
SETUP
28.696
10.273
38.969
EXT_CLK_ibuf
0.000
2.088
row3/dec/digits_2_s1
2.332
2.790
row3/dec/n5_s12
3.601
4.700
row3/dec/n20_s
5.047
5.597
row3/dec/n19_s
5.597
5.654
row3/dec/n18_s
5.654
5.711
row3/dec/n17_s
5.711
5.768
row3/dec/n16_s
5.768
6.331
row3/dec/n33_s
7.135
8.180
row3/dec/n32_s
8.180
8.237
row3/dec/n31_s
8.237
8.294
row3/dec/n30_s
8.294
8.822
row3/dec/n100_s10
9.241
10.273
row3/dec/digits_7_s1
10.273
=====
SETUP
28.764
10.205
38.969
EXT_CLK_ibuf
0.000
2.088
scr/counter_11_s0
2.332
2.790
scr/n47_s10
3.621
4.720
scr/n47_s7
4.725
5.824
scr/n47_s3
5.830
6.652
scr/n47_s12
6.657
7.283
scr/reset_s0
10.205
=====
SETUP
28.775
10.194
38.969
EXT_CLK_ibuf
0.000
2.088
scr/pixelCounter_3_s0
2.332
2.790
row2/bitNumber_1_s4
5.497
6.596
row2/n42_s20
6.942
7.379
row2/n79_s6
9.162
10.194
row2/outByteReg_0_s1
10.194
=====
SETUP
28.857
10.468
39.326
EXT_CLK_ibuf
0.000
2.088
scr/counter_12_s0
2.332
2.790
scr/n269_s9
3.617
4.649
scr/n269_s18
5.462
6.494
scr/n270_s4
7.635
8.437
scr/sdin_s0
10.468
=====
SETUP
28.878
10.447
39.326
EXT_CLK_ibuf
0.000
2.088
u/dataIn_2_s0
2.332
2.790
row1/n101_s7
3.776
4.875
row1/n101_s4
5.212
6.311
row1/n102_s2
7.142
8.168
row1/textBuffer_s75
8.611
9.643
row1/textBuffer_textBuffer_0_1_s
10.447
=====
SETUP
28.884
10.442
39.326
EXT_CLK_ibuf
0.000
2.088
scr/counter_22_s0
2.332
2.790
scr/n269_s13
3.614
4.675
scr/n269_s8
5.094
6.193
scr/n269_s19
7.008
8.107
scr/bitNumber_3_s3
8.921
9.723
scr/bitNumber_0_s1
10.442
=====
SETUP
28.884
10.442
39.326
EXT_CLK_ibuf
0.000
2.088
scr/counter_22_s0
2.332
2.790
scr/n269_s13
3.614
4.675
scr/n269_s8
5.094
6.193
scr/n269_s19
7.008
8.107
scr/bitNumber_3_s3
8.921
9.723
scr/bitNumber_1_s1
10.442
=====
SETUP
28.884
10.442
39.326
EXT_CLK_ibuf
0.000
2.088
scr/counter_22_s0
2.332
2.790
scr/n269_s13
3.614
4.675
scr/n269_s8
5.094
6.193
scr/n269_s19
7.008
8.107
scr/bitNumber_3_s3
8.921
9.723
scr/bitNumber_2_s1
10.442
=====
SETUP
28.884
10.442
39.326
EXT_CLK_ibuf
0.000
2.088
scr/counter_22_s0
2.332
2.790
scr/n269_s13
3.614
4.675
scr/n269_s8
5.094
6.193
scr/n269_s19
7.008
8.107
scr/bitNumber_3_s3
8.921
9.723
scr/bitNumber_3_s1
10.442
=====
SETUP
28.907
10.062
38.969
EXT_CLK_ibuf
0.000
2.088
scr/counter_12_s0
2.332
2.790
scr/n269_s9
3.617
4.649
scr/n303_s9
5.462
6.494
scr/n303_s14
6.505
7.604
scr/n299_s9
8.963
10.062
scr/counter_4_s0
10.062
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
charOutput_7_s3
1.577
1.910
n85_s10
1.912
2.284
charOutput_7_s3
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
scr/cs_s5
1.577
1.910
scr/n252_s14
1.912
2.284
scr/cs_s5
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
u/rxCounter_12_s1
1.577
1.910
u/n182_s12
1.912
2.284
u/rxCounter_12_s1
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
u/rxCounter_10_s1
1.577
1.910
u/n184_s12
1.912
2.284
u/rxCounter_10_s1
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
u/rxBitNumber_2_s1
1.577
1.910
u/n196_s13
1.912
2.284
u/rxBitNumber_2_s1
2.284
=====
HOLD
0.708
2.284
1.577
EXT_CLK_ibuf
0.000
1.392
row3/dec/stepCounter_2_s2
1.577
1.910
row3/dec/n55_s1
1.912
2.284
row3/dec/stepCounter_2_s2
2.284
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
scr/counter_5_s0
1.577
1.910
scr/n298_s9
1.913
2.285
scr/counter_5_s0
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
scr/counter_2_s0
1.577
1.910
scr/n301_s9
1.913
2.285
scr/counter_2_s0
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
u/rxBitNumber_0_s1
1.577
1.910
u/n200_s8
1.913
2.285
u/rxBitNumber_0_s1
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
row1/inputCharIndex_0_s1
1.577
1.910
row1/n104_s3
1.913
2.285
row1/inputCharIndex_0_s1
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
cntM/clockCounter_0_s0
1.577
1.910
cntM/n57_s2
1.913
2.285
cntM/clockCounter_0_s0
2.285
=====
HOLD
0.709
2.285
1.577
EXT_CLK_ibuf
0.000
1.392
row3/dec/stepCounter_3_s5
1.577
1.910
row3/dec/n54_s4
1.913
2.285
row3/dec/stepCounter_3_s5
2.285
=====
HOLD
0.710
2.287
1.577
EXT_CLK_ibuf
0.000
1.392
row1/state_0_s5
1.577
1.910
row1/n116_s8
1.915
2.287
row1/state_0_s5
2.287
=====
HOLD
0.710
2.287
1.577
EXT_CLK_ibuf
0.000
1.392
row1/inputCharIndex_1_s0
1.577
1.910
row1/n103_s0
1.915
2.287
row1/inputCharIndex_1_s0
2.287
=====
HOLD
0.710
2.287
1.577
EXT_CLK_ibuf
0.000
1.392
u/rxState_1_s2
1.577
1.910
u/n180_s15
1.915
2.287
u/rxState_1_s2
2.287
=====
HOLD
0.710
2.287
1.577
EXT_CLK_ibuf
0.000
1.392
scr/bitNumber_1_s1
1.577
1.910
scr/n256_s13
1.915
2.287
scr/bitNumber_1_s1
2.287
=====
HOLD
0.710
2.287
1.577
EXT_CLK_ibuf
0.000
1.392
scr/counter_12_s0
1.577
1.910
scr/n291_s9
1.915
2.287
scr/counter_12_s0
2.287
=====
HOLD
0.711
2.288
1.577
EXT_CLK_ibuf
0.000
1.392
scr/state_0_s0
1.577
1.910
scr/n260_s16
1.916
2.288
scr/state_0_s0
2.288
=====
HOLD
0.711
2.288
1.577
EXT_CLK_ibuf
0.000
1.392
scr/counter_23_s0
1.577
1.910
scr/n280_s9
1.916
2.288
scr/counter_23_s0
2.288
=====
HOLD
0.711
2.288
1.577
EXT_CLK_ibuf
0.000
1.392
scr/counter_14_s0
1.577
1.910
scr/n289_s11
1.916
2.288
scr/counter_14_s0
2.288
=====
HOLD
0.711
2.288
1.577
EXT_CLK_ibuf
0.000
1.392
scr/commandIndex_0_s1
1.577
1.910
scr/n174_s3
1.916
2.288
scr/commandIndex_0_s1
2.288
=====
HOLD
0.712
2.289
1.577
EXT_CLK_ibuf
0.000
1.392
cntM/counterValue_0_s1
1.577
1.910
cntM/n23_s3
1.917
2.289
cntM/counterValue_0_s1
2.289
=====
HOLD
0.712
2.289
1.577
EXT_CLK_ibuf
0.000
1.392
scr/pixelCounter_0_s1
1.577
1.910
scr/n241_s3
1.917
2.289
scr/pixelCounter_0_s1
2.289
=====
HOLD
0.712
2.289
1.577
EXT_CLK_ibuf
0.000
1.392
scr/counter_19_s0
1.577
1.910
scr/n284_s9
1.917
2.289
scr/counter_19_s0
2.289
=====
HOLD
0.712
2.289
1.577
EXT_CLK_ibuf
0.000
1.392
scr/counter_22_s0
1.577
1.910
scr/n281_s9
1.917
2.289
scr/counter_22_s0
2.289
