# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.03
# platform  : Linux 4.18.0-513.24.1.el8_9.x86_64
# version   : 2024.03 FCS 64 bits
# build date: 2024.03.27 15:42:27 UTC
# ----------------------------------------
# started   : 2024-05-13 12:52:32 CDT
# hostname  : pal-achieve-06.(none)
# pid       : 105130
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:35907' '-nowindow' '-style' 'windows' '-data' 'AAABGHicdY69CsJAEIS/UwxiYekjWAj6BKltowi2Es4f1OCFaBRs9FF9k3NOjHCFs9z+zM4sZ4D04b3ng/ZdKSFjqvjBvL5NaogR5lbMzJ9RhU5jbiSJXp8xJxwrdtTsxYzE5BQKx018rf1ZuVQ4Ki5sWIvPWEjdlXqrzVX9UH+dsdQux3JUtXIEf/BUTFSt7kJPrlKM46Bp8Ecf8AZ4lSMG' '-proj' '/data/vpulav2/Work/Jasper/ack_counter/ack_counter/sessionLogs/session_0' '-init' '-hidden' '/data/vpulav2/Work/Jasper/ack_counter/ack_counter/.tmp/.initCmds.tcl' 'FPV_ack_counter.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /data/vpulav2/Work/Jasper/ack_counter/ack_counter/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/vpulav2/.config/cadence/jasper.conf".
% 
% 
% # Analyze design under verification files
% set ROOT_PATH ./
./
% set RTL_PATH ${ROOT_PATH}
./
% set PROP_PATH ${ROOT_PATH}
./
% 
% analyze -v2k \
  ${RTL_PATH}/ack_counter.v
[-- (VERI-1482)] Analyzing Verilog file './/ack_counter.v'
% 
% # Analyze property files
% analyze -sva \
  ${RTL_PATH}/bindings.sva \
  ${RTL_PATH}/property.sva
[-- (VERI-1482)] Analyzing Verilog file '/tools/Cadence/Jasper/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file './/property.sva'
% 
% # Elaborate design and properties
% elaborate -top ack_counter
INFO (ISW003): Top module name is "ack_counter".
[INFO (HIER-8002)] .//ack_counter.v(88): Disabling old hierarchical reference handler
[INFO (VERI-1018)] .//property.sva(1): compiling module 'i_ack_counter'
[INFO (VERI-1018)] .//ack_counter.v(1): compiling module 'ack_counter'
[WARN (VERI-1221)] .//ack_counter.v(49): 'ready' should be on the sensitivity list
[WARN (VERI-1209)] .//ack_counter.v(68): expression size 32 truncated to fit in target size 16
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
ack_counter
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock clock
[<embedded>] % reset reset
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "ack_counter"]
---------------------------
# Flops:         3 (13368) (13350 property flop bits)
# Latches:       1 (1)
# Gates:         78777 (1314426)
# Nets:          78810
# Ports:         6
# RTL Lines:     3127
# RTL Instances: 2
# Embedded Assumptions: 0
# Embedded Assertions:  3026
# Embedded Covers:      3026
13369
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 6052 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 18 of 18 design flops, 1 of 1 design latches, 19402 of 19402 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_206" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_237" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_383" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_385" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_408" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_434" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_492" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_511" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_539" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_563" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_626" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_673" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_696" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_708" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_768" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_790" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_837" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_867" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_868" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_940" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_1020" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_1053" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_1099" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_1127" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_1221" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_1289" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_1413" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_1458" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_1542" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_1589" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2303" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2303:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2336" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2336:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2552" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2552:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2564" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2564:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2661" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2661:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2668" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2668:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2940" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2940:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2967" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2967:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 46 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.053s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_5" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_5:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_6" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_6:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_17" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_28" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_28:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_29" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_29:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_37" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_37:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_46" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_46:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_51" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_51:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_52" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_52:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2281" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2281:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2285" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2285:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2290" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2290:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2304" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2304:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2305" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2305:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2306" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2306:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2433" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2433:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2437" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2437:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2472" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2472:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2518" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2518:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2549" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2549:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2550" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2550:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2558" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2558:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2571" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2571:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2572" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2572:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2573" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2573:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2656" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2656:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2675" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2675:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2676" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2676:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2677" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2677:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2680" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2680:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2725" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2725:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2726" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2726:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2727" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2727:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2839" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2839:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2840" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2840:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2841" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2841:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2842" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2842:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2864" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2864:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2867" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2867:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2868" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2868:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2935" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2935:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2936" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2936:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2937" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2937:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2938" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2938:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2954" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2954:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_2955" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2955:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_3010" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3010:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_3011" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3011:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_3012" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3012:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_3014" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3014:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_3015" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3015:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_3016" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3016:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_3025" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3025:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_3026" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3026:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 107 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.08 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_3" in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.15 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_22" in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.24 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_91:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 3 cycles was found. [0.34 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_92:precondition1" was covered in 3 cycles in 0.00 s.
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: A trace with 2 cycles was found. [0.44 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_93:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 4 cycles was found. [0.50 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_94:precondition1" was covered in 4 cycles in 0.00 s.
0.0.PRE: A trace with 3 cycles was found. [0.55 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_95:precondition1" was covered in 3 cycles in 0.00 s.
0.0.PRE: A trace with 4 cycles was found. [0.60 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_96:precondition1" was covered in 4 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [0.66 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_97:precondition1" was covered in 5 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [0.71 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_98:precondition1" was covered in 5 cycles in 0.00 s.
0.0.PRE: A trace with 3 cycles was found. [0.77 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_131:precondition1" was covered in 3 cycles in 0.00 s.
0.0.PRE: A trace with 4 cycles was found. [0.82 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_132:precondition1" was covered in 4 cycles in 0.00 s.
0.0.PRE: A trace with 4 cycles was found. [0.87 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_133:precondition1" was covered in 4 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.93 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_134:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.97 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_135:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 3 cycles was found. [1.02 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_136:precondition1" was covered in 3 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [1.07 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_139:precondition1" was covered in 5 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [1.13 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_140:precondition1" was covered in 5 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [1.19 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2268" in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [1.20 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2268:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [1.21 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2280:precondition1" was covered in 5 cycles in 0.00 s.
0.0.PRE: A trace with 3 cycles was found. [1.27 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2284:precondition1" was covered in 3 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [1.32 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2289:precondition1" was covered in 5 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [1.38 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2299:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [1.39 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2300:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 3 cycles was found. [1.44 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2301:precondition1" was covered in 3 cycles in 0.00 s.
0.0.PRE: A trace with 4 cycles was found. [1.49 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2302:precondition1" was covered in 4 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [1.54 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2332:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 4 cycles was found. [1.55 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2434:precondition1" was covered in 4 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [1.60 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2435:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 3 cycles was found. [1.65 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2470:precondition1" was covered in 3 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [1.71 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2526:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [1.72 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2553:precondition1" was covered in 5 cycles in 0.00 s.
0.0.PRE: A trace with 4 cycles was found. [1.77 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2554:precondition1" was covered in 4 cycles in 0.00 s.
0.0.PRE: A trace with 3 cycles was found. [1.82 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2555:precondition1" was covered in 3 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [1.88 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2556:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [1.93 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2561:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [1.94 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2569:precondition1" was covered in 5 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [1.99 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2574:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 4 cycles was found. [2.04 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2577:precondition1" was covered in 4 cycles in 0.00 s.
0.0.PRE: A trace with 3 cycles was found. [2.09 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2657:precondition1" was covered in 3 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [2.15 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2659:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [2.15 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2683:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [2.16 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2684:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 4 cycles was found. [2.21 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2685:precondition1" was covered in 4 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [2.27 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2686:precondition1" was covered in 5 cycles in 0.00 s.
0.0.PRE: A trace with 3 cycles was found. [2.32 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2690:precondition1" was covered in 3 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [2.38 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2722:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 4 cycles was found. [2.43 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2723:precondition1" was covered in 4 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [2.48 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2724:precondition1" was covered in 5 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [2.54 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2843:precondition1" was covered in 5 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [2.59 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2850:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 3 cycles was found. [2.64 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2852:precondition1" was covered in 3 cycles in 0.00 s.
0.0.PRE: A trace with 4 cycles was found. [2.69 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2853:precondition1" was covered in 4 cycles in 0.00 s.
0.0.PRE: A trace with 4 cycles was found. [2.75 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2869:precondition1" was covered in 4 cycles in 0.00 s.
0.0.PRE: A trace with 3 cycles was found. [2.80 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2873:precondition1" was covered in 3 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [2.85 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2874:precondition1" was covered in 5 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [2.91 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2939:precondition1" was covered in 5 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [2.96 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2941:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 3 cycles was found. [2.97 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2943:precondition1" was covered in 3 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [3.02 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2944:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 4 cycles was found. [3.08 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2945:precondition1" was covered in 4 cycles in 0.00 s.
0.0.PRE: A trace with 3 cycles was found. [3.13 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2956:precondition1" was covered in 3 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [3.18 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2957:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [3.23 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2966:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [3.24 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_3006" in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [3.29 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3006:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 3 cycles was found. [3.34 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3007:precondition1" was covered in 3 cycles in 0.00 s.
0.0.PRE: A trace with 4 cycles was found. [3.39 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3008:precondition1" was covered in 4 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [3.45 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3009:precondition1" was covered in 5 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [3.50 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3017:precondition1" was covered in 5 cycles in 0.00 s.
0.0.PRE: A trace with 4 cycles was found. [3.56 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3018:precondition1" was covered in 4 cycles in 0.00 s.
0.0.PRE: A trace with 3 cycles was found. [3.61 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3019:precondition1" was covered in 3 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [3.66 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3020:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 6 cycles was found. [3.71 s]
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_9" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_9:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_10:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_11" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_11:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_15:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_16:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_17:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_18:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_20:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_21:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_22:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_23:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_24:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_26:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_27:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_30:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_33:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_34:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_35:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_38:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_39:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_40:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_41:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_43:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_44:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_45:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_47:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_48:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_49:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_50:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_53:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_54:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_56:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_57:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_58:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_60:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_61:precondition1" was covered in 6 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_62:precondition1" was covered in 6 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_63:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_64:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_65:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_66:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_101:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_102" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_102:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_103:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_104:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_105:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_106:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_107:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_108:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_109:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_110:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_113:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_114:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_115:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_116:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_117:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_118:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_119:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_120:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_147:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_148" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_148:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_149:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_150:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_151:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_152:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_153:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_154:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_155:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_156:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_178:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_181:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_182:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_183:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_184:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_205:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_207:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_208:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_210:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_211:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_219:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_222:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_234:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_240:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_248:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_263:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_270:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_271:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_275:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_276:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_277:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_278:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_279:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_280:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_281:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_282:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_289:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_355:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_356:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_357:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_361:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_366:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_375:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_378:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_379:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_380:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_389:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_399:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_409:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_428:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_430:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_433:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_435:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_436:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_443:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_449:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_450:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_454:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_490:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_523:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_538:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_541:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_544:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_553:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_566:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_599:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_603:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_604:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_605:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_606:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_607:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_608:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_609:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_610:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_645:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_681:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_689:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_702:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_706:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_745:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_769:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_771:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_775:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_789:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_797:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_815:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_832:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_843:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_902:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_919:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_921:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_923:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_937:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_938:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_941:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_962:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_971:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1069:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1073:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1100:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1124:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1136:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1138:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1159:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1176:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1182:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1196:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1210:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1212:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1213:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1227:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1244:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1406:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1417:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1429:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1448:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1451:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1467:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1476:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1479:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1480:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1509:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1573:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1629:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1651:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1652:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1667:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1676:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1794:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1795:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1796:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1797:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1798:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1799:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1800:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1801:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_1885:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2266" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2266:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2267" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2267:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2279:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2287:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2294:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2295:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2296:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2297:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2298:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2330" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2330:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2436:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2438:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2471:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2517:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2521:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2522:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2523:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2543:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2560" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2560:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2570:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2576:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2578:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2658:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2660" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2660:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2669:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2678:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2679:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2687:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2688:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2729:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2730:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2731:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2844:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2847:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2848:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2855:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2870:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2872:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2875:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2931:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2932:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2933:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2934:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2942:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2953:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2958:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2965" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_2965:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3003:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3004:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3005:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3013:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3021:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3022:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3023:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "ack_counter.v_ack_counter._assert_3024:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_209" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_463" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_627" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "ack_counter.v_ack_counter._assert_955" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[3.48 s]
0.0.N: Proof Simplification Iteration 3	[3.49 s]
0.0.N: Proof Simplification Iteration 4	[3.50 s]
0.0.N: Proof Simplification Iteration 5	[3.51 s]
0.0.N: Proof Simplification Iteration 6	[3.52 s]
0.0.N: Proof Simplification Iteration 7	[3.52 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 4.07 s
0.0.N: Identified and disabled 584 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 5305
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Hp: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Proofgrid shell started at 105323@pal-achieve-06(local) jg_105130_pal-achieve-06_1
0.0.Hp: Proofgrid shell started at 105324@pal-achieve-06(local) jg_105130_pal-achieve-06_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_1" in 0.02 s.
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_4" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_7" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_7:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_8" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_8:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_10" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_16" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_20" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_31:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_32" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_81:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_82" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_83" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_83:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_91" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_99:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_100" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_104" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_111:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_112" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_116" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_189:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_206:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_209:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_280" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_284" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_284:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_290" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_290:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_312:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_315" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_315:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_319" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_324:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_325" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_385:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_398:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_452:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_453" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_456:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_458:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_459" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_463:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_470:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_502" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_502:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_511:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_592" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_592:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_602:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_606" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_646:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_665:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_666" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_688:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_705:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_708:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_830:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_839:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_845:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_846:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_955:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_977:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_991:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1025:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1042:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1180:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1191:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1250:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1283:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1321:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1549:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1772:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_1782" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_1797" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1849:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1851:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_1852" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1854" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1956:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1957" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2436" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2578" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2731" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2844" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2958" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2970" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2970:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_3024" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_14:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_13:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_12:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_18" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_32:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_82:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_84:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_100:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_112:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_285:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_291:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_319:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_317:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_325:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_453:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_459:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_505:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_595:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_627:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_666:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1028:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1030:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1782:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1854:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1852:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1957:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2973:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1".
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1"	[0.03 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2"	[0.00 s].
0: ProofGrid usable level: 5214
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_2" in 0.02 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2" in 0.04 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_12" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_13" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_15" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_31" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_81" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_84" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_93" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_99" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_115" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_134" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_135" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_209:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_282" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_292" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_292:precondition1" was covered in 2 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_293" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_297" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_297:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_300" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_327" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_327:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_328" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_331" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_331:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_332" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_383:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_387:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_486" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_486:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_487" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_492:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_494:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_583" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_583:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_584" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_590" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_590:precondition1" was covered in 2 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_593" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_610" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_626:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_671:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_724:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_837:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_868:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1016:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1254:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1289:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1317" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1317:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1318" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_1323" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1323:precondition1" was covered in 2 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_1324" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1353:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1563:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1704" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1704:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1705" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_1800" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1909" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1909:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1910" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2332" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2435" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2574" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2722" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2850" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2957" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_3013" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_3020" in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_293:precondition1" was covered in 2 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_300:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_328:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_332:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_487:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_584:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_593:precondition1" was covered in 2 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1318:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1324:precondition1" was covered in 2 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1566:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1705:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1910:precondition1" was covered in 1 cycles in 0.04 s by the incidental trace "ack_counter.v_ack_counter._assert_2".
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2"	[0.05 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_14"	[0.00 s].
0: ProofGrid usable level: 5144
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_14" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 12	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_14" was proven in 0.01 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_14"	[0.01 s].
0.0.Bm: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Bm: Proofgrid shell started at 105351@pal-achieve-06(local) jg_105130_pal-achieve-06_1
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_19"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_19" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_19" in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_19:precondition1" was covered in 3 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_21" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_26" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_30" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_34" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_85:precondition1" was covered in 3 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_86" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_92" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_106" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_114" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_275" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_295" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_295:precondition1" was covered in 3 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_463:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_470:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_602:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_607" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_611:precondition1" was covered in 3 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_612" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_817" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_817:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_835:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_836" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_839:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_845:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_955:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_991:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1025:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1191:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1549:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1553:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1554" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_1763" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1763:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1776" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1776:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1777:precondition1" was covered in 3 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_1785" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_1801" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2287" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2471" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2658" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2807" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2807:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2855" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2875" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2953" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_3023" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_25:precondition1" was covered in 3 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_43" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_86:precondition1" was covered in 3 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_296:precondition1" was covered in 3 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_627:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_612:precondition1" was covered in 3 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_820:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_836:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1028:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1030:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1554:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1764:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1781:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1785:precondition1" was covered in 3 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2808:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_19".
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_19"	[0.02 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_23"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_39"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_23" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_39" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_23" in 0.01 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_24" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_25" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_27" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_41" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_85" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_95" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_105" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_119" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_278" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_296" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_605" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_611" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_1325" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1325:precondition1" was covered in 3 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_1330" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_1764" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_1799" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_3003" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_39" in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1330:precondition1" was covered in 3 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_23".
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_23"	[0.02 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_39"	[0.02 s].
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_33"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_49"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_33" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_49" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Ht: Proofgrid shell started at 105339@pal-achieve-06(local) jg_105130_pal-achieve-06_1
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_33" in 0.01 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_36" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_36:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_40" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_44" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_54" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_87:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_88" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_110" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_117" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_136" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_150" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_152" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_155" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_277" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_301:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_302" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_609" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_615" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_615:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1151:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_1794" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_1803" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1803:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2265" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2438" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2576" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2730" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2847" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2870" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_3022" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_49" in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_42:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_88:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_302:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_617:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1804:precondition1" was covered in 4 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2265:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_33".
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_33"	[0.02 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_49"	[0.02 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_35"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_35" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_35" in 0.01 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_38" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_42" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_45" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_57" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_87" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_94" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_96" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_109" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_118" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_131" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_276" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_301" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_608" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_617" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_820" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_835" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_1553" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1708:precondition1" was covered in 3 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_1763" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_1777" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_1781" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_1796" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_1804" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2284" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2470" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2657" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2808" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2852" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2873" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2956" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_3004" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_3007" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_3019" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_48" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_35".
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_35"	[0.02 s].
0.0.Bm: Trace Attempt  1	[0.08 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_47"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_47" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_47" in 0.01 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_50" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_53" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_55" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_55:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_56" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_58" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_59" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_60" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_64" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_66" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_89" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_89:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_90" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_97" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_98" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_107" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_108" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_113" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_120" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_132" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_133" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_150" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_151" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_153" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_279" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_281" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_303" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_303:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_304" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_603" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_604" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_616" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_616:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_618" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1150:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1716:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1719:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1790:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_1795" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_1798" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_1802" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1802:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_1805" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1807:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1884:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2279" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2570" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2729" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2848" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2872" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_3005" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_3021" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_65" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_63" in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_59:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_90:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_304:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_618:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1805:precondition1" was covered in 5 cycles in 0.01 s by the incidental trace "ack_counter.v_ack_counter._assert_47".
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_47"	[0.02 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_61"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_61" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A trace with 6 cycles was found. [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "ack_counter.v_ack_counter._assert_61" in 0.02 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "ack_counter.v_ack_counter._assert_62" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_61".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "ack_counter.v_ack_counter._assert_139" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_61".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "ack_counter.v_ack_counter._assert_140" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_61".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "ack_counter.v_ack_counter._assert_154" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_61".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "ack_counter.v_ack_counter._assert_156" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_61".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1841:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_61".
0: ProofGrid usable level: 4962
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_61"	[0.02 s].
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.05 s]
0.0.Ht: A trace with 1 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_137" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_137:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_138" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_147" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_167" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_167:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_168" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_169" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_169:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_170" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_191" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_191:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_192" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_193" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_193:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_194" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_195" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_195:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_196" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_213:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_360:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_363:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_472" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_472:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_473" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_684" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_684:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_685" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_711:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_723:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_759:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_818" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_818:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_819" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_855" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_855:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_857" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_870:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_907:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_992:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1268" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1268:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1273" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1315" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1315:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1316" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1565:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1701:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2561" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2659" in 0.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2966" in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_138:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_168:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_170:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_192:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_194:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_196:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_473:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_685:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_761:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_819:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_857:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_872:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1273:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1316:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1707:precondition1" was covered in 1 cycles in 0.03 s.
0.0.Ht: A trace with 1 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_291" in 0.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_312" in 0.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_452" in 0.05 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_458" in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_477:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_481:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_654:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_758:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_975:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1019:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1020:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1132:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1335:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1542:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1548:precondition1" was covered in 1 cycles in 0.05 s.
0.0.Mpcustom4: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 105355@pal-achieve-06(local) jg_105130_pal-achieve-06_1
0.0.Oh: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 105356@pal-achieve-06(local) jg_105130_pal-achieve-06_1
0.0.L: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.L: Proofgrid shell started at 105357@pal-achieve-06(local) jg_105130_pal-achieve-06_1
0.0.B: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.B: Proofgrid shell started at 105358@pal-achieve-06(local) jg_105130_pal-achieve-06_1
0.0.AM: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.AM: Proofgrid shell started at 105362@pal-achieve-06(local) jg_105130_pal-achieve-06_1
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_67"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_67" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_67" was proven in 0.00 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_67"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.30 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_80" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.30 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_101" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.36 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_179" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.37 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_189" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.39 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_213" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.39 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_220" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.39 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_222" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.41 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_245" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.45 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_294" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.45 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_311" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.47 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_330" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_358" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_359" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_360" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_363" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.51 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_371" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.52 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_384" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_387" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.54 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_398" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.54 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_402" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.54 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_404" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.55 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_415" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.55 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_418" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.55 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_420" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.56 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_423" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.56 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_424" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.56 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_426" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.56 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_430" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.56 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_438" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.57 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_445" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.57 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_449" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.57 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_456" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.57 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_457" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.58 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_460" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.58 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_461" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.58 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_464" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.58 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_465" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.58 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_466" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.58 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_467" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.58 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_470" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.58 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_471" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.58 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_474" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.58 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_476" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.58 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_477" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.58 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_480" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.58 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_481" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.59 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_491" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.59 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_494" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.61 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_522" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.61 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_523" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.61 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_533" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.61 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_534" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.61 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_535" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.61 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_536" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.62 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_543" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.62 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_549" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.62 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_552" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.63 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_558" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.63 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_560" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.63 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_561" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.63 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_562" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.63 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_566" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.63 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_568" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.65 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_602" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.65 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_619" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.66 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_621" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.66 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_644" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.67 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_646" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.67 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_651" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.67 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_652" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.67 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_653" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.67 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_654" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.67 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_655" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.67 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_658" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.68 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_662" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.68 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_663" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.68 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_670" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.68 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_671" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.68 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_677" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.68 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_679" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.68 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_680" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.69 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_686" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.69 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_687" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.69 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_688" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.69 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_690" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.70 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_705" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.70 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_706" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.70 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_707" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.70 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_709" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.70 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_711" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.70 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_715" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.71 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_723" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.71 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_724" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.71 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_728" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.72 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_734" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.72 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_735" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.72 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_736" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.72 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_737" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.72 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_744" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.72 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_745" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_750" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_752" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_753" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_758" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_759" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_761" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_762" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.74 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_767" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_776" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_778" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_782" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.76 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_787" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.76 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_788" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.76 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_791" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.76 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_792" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.76 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_798" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.77 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_811" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.77 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_815" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.77 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_816" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.77 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_824" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.78 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_825" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.78 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_827" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.78 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_829" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.78 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_830" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.78 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_833" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.78 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_838" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.78 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_839" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.78 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_840" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.78 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_841" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.78 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_842" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.78 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_845" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.79 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_846" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.79 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_848" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.79 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_849" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.79 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_853" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.79 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_861" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.79 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_862" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.79 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_864" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.79 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_866" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.79 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_869" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.79 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_870" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.80 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_872" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.80 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_874" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.80 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_881" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.80 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_882" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_889" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_890" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_896" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_898" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_901" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_903" was proven in 0.80 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_904" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_907" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_909" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.84 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_930" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.84 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_938" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.84 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_944" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.84 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_945" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.84 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_946" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.84 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_947" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.85 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_951" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.85 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_953" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_964" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_971" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_973" was proven in 0.81 s.
0.0.Ht: A trace with 1 cycles was found. [0.58 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_311:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_402:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_460:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_465:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_533:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_621:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_670:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_762:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_829:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_848:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_967" in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_967:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_968" in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_998:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1008" in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1008:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1009" in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1193:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1198:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1286:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1305:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1845" in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1845:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1846" in 0.10 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2803" in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2803:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2811" in 0.10 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2971" in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2971:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2972" in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_968:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1009:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1306:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1846:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2811:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2972:precondition1" was covered in 1 cycles in 0.10 s.
0.0.Ht: A trace with 1 cycles was found. [0.58 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_324" in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_491:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_653:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_655:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_663:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_665" in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_728:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_861:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1007:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1034:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1190:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1295:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1337:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1494:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1849" in 0.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1956" in 0.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2973" in 0.12 s.
0.0.Ht: A trace with 1 cycles was found. [0.62 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_384:precondition1" was covered in 1 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_986:precondition1" was covered in 1 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1314:precondition1" was covered in 1 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1336:precondition1" was covered in 1 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1742:precondition1" was covered in 1 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1831:precondition1" was covered in 1 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2019:precondition1" was covered in 1 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1341:precondition1" was covered in 1 cycles in 0.13 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.62 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_457:precondition1" was covered in 1 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_480:precondition1" was covered in 1 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_824:precondition1" was covered in 1 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_825:precondition1" was covered in 1 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_999:precondition1" was covered in 1 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1011:precondition1" was covered in 1 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1237:precondition1" was covered in 1 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1304:precondition1" was covered in 1 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1307:precondition1" was covered in 1 cycles in 0.15 s.
0.0.Bm: A trace with 1 cycles was found. [0.69 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_466:precondition1" was covered in 1 cycles in 0.30 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_471:precondition1" was covered in 1 cycles in 0.30 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_474:precondition1" was covered in 1 cycles in 0.30 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_652:precondition1" was covered in 1 cycles in 0.30 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_833:precondition1" was covered in 1 cycles in 0.30 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_838:precondition1" was covered in 1 cycles in 0.30 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_849:precondition1" was covered in 1 cycles in 0.30 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_853:precondition1" was covered in 1 cycles in 0.30 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_985:precondition1" was covered in 1 cycles in 0.30 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1027:precondition1" was covered in 1 cycles in 0.30 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1165:precondition1" was covered in 1 cycles in 0.30 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1294:precondition1" was covered in 1 cycles in 0.30 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1712:precondition1" was covered in 1 cycles in 0.30 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_841:precondition1" was covered in 1 cycles in 0.30 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: A trace with 1 cycles was found. [0.70 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_930:precondition1" was covered in 1 cycles in 0.32 s.
0.0.Bm: A trace with 1 cycles was found. [0.73 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1545:precondition1" was covered in 1 cycles in 0.34 s.
0: Running jobs with 5 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 5 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 6 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 6 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 7 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 7 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 8 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 8 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 9 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 9 threads on "pal-achieve-06" with 4 cores.
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_67:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_68:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_67:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_68:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: A trace with 4 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_67:precondition1" was covered in 4 cycles in 0.03 s.
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_145:precondition1" was covered in 4 cycles in 0.03 s by the incidental trace "ack_counter.v_ack_counter._assert_67:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_287:precondition1" was covered in 4 cycles in 0.03 s by the incidental trace "ack_counter.v_ack_counter._assert_67:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_496:precondition1" was covered in 4 cycles in 0.03 s by the incidental trace "ack_counter.v_ack_counter._assert_67:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1326:precondition1" was covered in 4 cycles in 0.03 s by the incidental trace "ack_counter.v_ack_counter._assert_67:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2983:precondition1" was covered in 4 cycles in 0.03 s by the incidental trace "ack_counter.v_ack_counter._assert_67:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2989:precondition1" was covered in 4 cycles in 0.03 s by the incidental trace "ack_counter.v_ack_counter._assert_67:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_68:precondition1" was covered in 4 cycles in 0.03 s.
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_146:precondition1" was covered in 4 cycles in 0.03 s by the incidental trace "ack_counter.v_ack_counter._assert_67:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_288:precondition1" was covered in 4 cycles in 0.03 s by the incidental trace "ack_counter.v_ack_counter._assert_67:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_497:precondition1" was covered in 4 cycles in 0.03 s by the incidental trace "ack_counter.v_ack_counter._assert_67:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1327:precondition1" was covered in 4 cycles in 0.03 s by the incidental trace "ack_counter.v_ack_counter._assert_67:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2984:precondition1" was covered in 4 cycles in 0.03 s by the incidental trace "ack_counter.v_ack_counter._assert_67:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2990:precondition1" was covered in 4 cycles in 0.03 s by the incidental trace "ack_counter.v_ack_counter._assert_67:precondition1".
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_67:precondition1"	[0.03 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_68:precondition1"	[0.03 s].
0.0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_975" was proven in 0.95 s.
0.0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_976" was proven in 0.95 s.
0.0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_977" was proven in 0.95 s.
0.0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_978" was proven in 0.95 s.
0.0.Hp: A proof was found: No trace exists. [0.88 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_985" was proven in 0.95 s.
0.0.Hp: A proof was found: No trace exists. [0.88 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_986" was proven in 0.95 s.
0.0.Hp: A proof was found: No trace exists. [0.88 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_987" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.88 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_988" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.88 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_989" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.88 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_991" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.89 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_992" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.89 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_997" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.89 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_998" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.89 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_999" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1001" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1002" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1005" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1006" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1007" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1010" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1011" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1014" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1015" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.91 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1016" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.91 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1017" was proven in 0.97 s.
0.0.Hp: A proof was found: No trace exists. [0.91 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1019" was proven in 0.97 s.
0.0.Ht: A trace with 1 cycles was found. [0.62 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_997:precondition1" was covered in 1 cycles in 0.46 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1002:precondition1" was covered in 1 cycles in 0.46 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1167:precondition1" was covered in 1 cycles in 0.46 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1422:precondition1" was covered in 1 cycles in 0.46 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1648:precondition1" was covered in 1 cycles in 0.46 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1005:precondition1" was covered in 1 cycles in 0.46 s.
0.0.Ht: A trace with 1 cycles was found. [0.62 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_651:precondition1" was covered in 1 cycles in 0.48 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_696:precondition1" was covered in 1 cycles in 0.48 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_798:precondition1" was covered in 1 cycles in 0.48 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_840:precondition1" was covered in 1 cycles in 0.48 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_869:precondition1" was covered in 1 cycles in 0.48 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1127:precondition1" was covered in 1 cycles in 0.48 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1253:precondition1" was covered in 1 cycles in 0.48 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1265:precondition1" was covered in 1 cycles in 0.48 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1322:precondition1" was covered in 1 cycles in 0.48 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1424:precondition1" was covered in 1 cycles in 0.48 s.
0.0.Ht: A trace with 1 cycles was found. [0.86 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1133:precondition1" was covered in 1 cycles in 0.50 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1359:precondition1" was covered in 1 cycles in 0.50 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1556:precondition1" was covered in 1 cycles in 0.50 s.
0.0.Ht: A trace with 1 cycles was found. [0.86 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_881:precondition1" was covered in 1 cycles in 0.51 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_976:precondition1" was covered in 1 cycles in 0.51 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1001:precondition1" was covered in 1 cycles in 0.51 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1302:precondition1" was covered in 1 cycles in 0.51 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1308:precondition1" was covered in 1 cycles in 0.51 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1392:precondition1" was covered in 1 cycles in 0.51 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2165" in 0.51 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2165:precondition1" was covered in 1 cycles in 0.51 s.
0.0.Ht: A trace with 1 cycles was found. [0.88 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_896:precondition1" was covered in 1 cycles in 0.53 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1014:precondition1" was covered in 1 cycles in 0.53 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1134:precondition1" was covered in 1 cycles in 0.53 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1298:precondition1" was covered in 1 cycles in 0.53 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1552:precondition1" was covered in 1 cycles in 0.53 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1568:precondition1" was covered in 1 cycles in 0.53 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1570:precondition1" was covered in 1 cycles in 0.53 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.88 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_978:precondition1" was covered in 1 cycles in 0.55 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1010:precondition1" was covered in 1 cycles in 0.55 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1029:precondition1" was covered in 1 cycles in 0.55 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1060:precondition1" was covered in 1 cycles in 0.55 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1097:precondition1" was covered in 1 cycles in 0.55 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1352:precondition1" was covered in 1 cycles in 0.55 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1529:precondition1" was covered in 1 cycles in 0.55 s.
0.0.Ht: A trace with 1 cycles was found. [0.88 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1006:precondition1" was covered in 1 cycles in 0.57 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1194:precondition1" was covered in 1 cycles in 0.57 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1894:precondition1" was covered in 1 cycles in 0.57 s.
0.0.Ht: A trace with 1 cycles was found. [0.88 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1017:precondition1" was covered in 1 cycles in 0.58 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1183:precondition1" was covered in 1 cycles in 0.58 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1249:precondition1" was covered in 1 cycles in 0.58 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1252:precondition1" was covered in 1 cycles in 0.58 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1541:precondition1" was covered in 1 cycles in 0.58 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1251:precondition1" was covered in 1 cycles in 0.58 s.
0.0.Ht: A trace with 1 cycles was found. [0.89 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1301:precondition1" was covered in 1 cycles in 0.60 s.
0.0.Ht: A trace with 1 cycles was found. [0.89 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1334:precondition1" was covered in 1 cycles in 0.62 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.89 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1348:precondition1" was covered in 1 cycles in 0.64 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1525:precondition1" was covered in 1 cycles in 0.64 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1750:precondition1" was covered in 1 cycles in 0.64 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.90 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1583:precondition1" was covered in 1 cycles in 0.65 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2059:precondition1" was covered in 1 cycles in 0.65 s.
0.0.Ht: A trace with 1 cycles was found. [0.90 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1625:precondition1" was covered in 1 cycles in 0.67 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1902:precondition1" was covered in 1 cycles in 0.67 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1645:precondition1" was covered in 1 cycles in 0.67 s.
0.0.Ht: A trace with 1 cycles was found. [0.91 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1711:precondition1" was covered in 1 cycles in 0.69 s.
0.0.Ht: A trace with 1 cycles was found. [0.91 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1713:precondition1" was covered in 1 cycles in 0.70 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.91 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1792:precondition1" was covered in 1 cycles in 0.72 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.91 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1813:precondition1" was covered in 1 cycles in 0.74 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1946:precondition1" was covered in 1 cycles in 0.74 s.
0.0.Ht: A trace with 1 cycles was found. [0.92 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1829:precondition1" was covered in 1 cycles in 0.75 s.
0.0.Ht: A trace with 1 cycles was found. [0.93 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1999:precondition1" was covered in 1 cycles in 0.77 s.
0.0.Ht: A trace with 1 cycles was found. [0.93 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2166" in 0.79 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2166:precondition1" was covered in 1 cycles in 0.79 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2167" in 0.80 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2167:precondition1" was covered in 1 cycles in 0.80 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2391" in 0.80 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2391:precondition1" was covered in 1 cycles in 0.80 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2170" in 0.82 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2170:precondition1" was covered in 1 cycles in 0.82 s.
0.0.Ht: A trace with 1 cycles was found. [0.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2349" in 0.84 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2349:precondition1" was covered in 1 cycles in 0.84 s.
0.0.Ht: A trace with 1 cycles was found. [0.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2350" in 0.85 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2350:precondition1" was covered in 1 cycles in 0.85 s.
0.0.Ht: A trace with 1 cycles was found. [0.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2352" in 0.87 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2352:precondition1" was covered in 1 cycles in 0.87 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2367" in 0.89 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2367:precondition1" was covered in 1 cycles in 0.89 s.
0.0.Ht: A trace with 1 cycles was found. [0.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2378" in 0.90 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2378:precondition1" was covered in 1 cycles in 0.90 s.
0.0.Ht: A trace with 1 cycles was found. [0.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2379" in 0.92 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2379:precondition1" was covered in 1 cycles in 0.92 s.
0.0.Ht: A trace with 1 cycles was found. [0.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2380" in 0.93 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2380:precondition1" was covered in 1 cycles in 0.93 s.
0.0.Ht: A trace with 1 cycles was found. [0.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2381" in 0.95 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2381:precondition1" was covered in 1 cycles in 0.95 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2382" in 0.97 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2382:precondition1" was covered in 1 cycles in 0.97 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0: ProofGrid usable level: 4530
0.0.Ht: A trace with 1 cycles was found. [0.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2383" in 0.99 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2383:precondition1" was covered in 1 cycles in 0.99 s.
0.0.Ht: A trace with 1 cycles was found. [0.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2384" in 1.00 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2384:precondition1" was covered in 1 cycles in 1.00 s.
0.0.Ht: A trace with 1 cycles was found. [0.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2385" in 1.02 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2385:precondition1" was covered in 1 cycles in 1.02 s.
0.0.Ht: A trace with 1 cycles was found. [0.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2386" in 1.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2386:precondition1" was covered in 1 cycles in 1.03 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2387" in 1.05 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2387:precondition1" was covered in 1 cycles in 1.05 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2388" in 1.07 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2388:precondition1" was covered in 1 cycles in 1.07 s.
0.0.Ht: A trace with 1 cycles was found. [0.98 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2390" in 1.09 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2390:precondition1" was covered in 1 cycles in 1.09 s.
0.0.Ht: A trace with 1 cycles was found. [0.98 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2392" in 1.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2392:precondition1" was covered in 1 cycles in 1.10 s.
0.0.Ht: A trace with 1 cycles was found. [0.98 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2393" in 1.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2393:precondition1" was covered in 1 cycles in 1.12 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.99 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2394" in 1.14 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2394:precondition1" was covered in 1 cycles in 1.14 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [0.99 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2395" in 1.15 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2395:precondition1" was covered in 1 cycles in 1.15 s.
0.0.Ht: A trace with 1 cycles was found. [0.99 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2396" in 1.17 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2396:precondition1" was covered in 1 cycles in 1.17 s.
0.0.Ht: A trace with 1 cycles was found. [0.99 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2397" in 1.18 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2397:precondition1" was covered in 1 cycles in 1.18 s.
0.0.Ht: A trace with 1 cycles was found. [1.00 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2431:precondition1" was covered in 1 cycles in 1.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 1 cycles was found. [1.00 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2432:precondition1" was covered in 1 cycles in 1.22 s.
0.0.Ht: Trace Attempt  2	[1.00 s]
0.0.Ht: A trace with 2 cycles was found. [1.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_149" in 1.25 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_158:precondition1" was covered in 2 cycles in 1.25 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_198" in 1.25 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_198:precondition1" was covered in 2 cycles in 1.25 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_514" in 1.25 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_514:precondition1" was covered in 2 cycles in 1.25 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_1271" in 1.25 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1271:precondition1" was covered in 2 cycles in 1.25 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_159:precondition1" was covered in 2 cycles in 1.25 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_202:precondition1" was covered in 2 cycles in 1.25 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_517:precondition1" was covered in 2 cycles in 1.25 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1272:precondition1" was covered in 2 cycles in 1.25 s.
0.0.Ht: A trace with 2 cycles was found. [1.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_158" in 1.27 s.
0.0.Ht: A trace with 2 cycles was found. [1.01 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_159" in 1.29 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_202" in 1.29 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_517" in 1.29 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_1272" in 1.29 s.
0.0.Ht: A trace with 2 cycles was found. [1.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_317" in 1.31 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_505" in 1.31 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_1851" in 1.31 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [1.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_717" in 1.34 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_717:precondition1" was covered in 2 cycles in 1.34 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_722" in 1.34 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2804" in 1.34 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2804:precondition1" was covered in 2 cycles in 1.34 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2806" in 1.34 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_722:precondition1" was covered in 2 cycles in 1.34 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2806:precondition1" was covered in 2 cycles in 1.34 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [1.04 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2161" in 1.49 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2161:precondition1" was covered in 2 cycles in 1.49 s.
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.26 s]
0.0.Mpcustom4: A trace with 1 cycles was found. [0.46 s]
INFO (IPF047): 0.0.Mpcustom4: The cover property "ack_counter.v_ack_counter._assert_1708:precondition1" was covered in 1 cycles in 0.04 s.
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.32 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.42 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_68"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_68" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: A trace with 4 cycles was found. [0.05 s]
INFO (IPF055): 0.0.B: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_68" in 0.02 s.
INFO (IPF055): 0.0.B: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_146" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_68".
INFO (IPF055): 0.0.B: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_287" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_68".
INFO (IPF055): 0.0.B: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_496" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_68".
INFO (IPF055): 0.0.B: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_1327" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_68".
INFO (IPF055): 0.0.B: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2983" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_68".
INFO (IPF055): 0.0.B: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2990" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_68".
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_68"	[0.02 s].
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_68"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_68"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_68"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_68"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.91 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1024" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.91 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1025" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.92 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1027" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.92 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1028" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.92 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1029" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.92 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1030" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.92 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1034" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.92 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1036" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.92 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1037" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.92 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1039" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.92 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1040" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.93 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1042" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.93 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1046" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.93 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1052" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.93 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1054" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.93 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1056" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.94 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1059" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.94 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1060" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.94 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1062" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.94 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1071" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.94 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1072" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.97 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1097" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.97 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1098" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.97 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1104" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.97 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1105" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.97 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1106" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.97 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1111" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.97 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1113" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.98 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1116" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.98 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1121" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.99 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1128" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.99 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1129" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [0.99 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1132" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [0.99 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1133" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [0.99 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1134" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [0.99 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1136" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [0.99 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1137" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [0.99 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1140" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.00 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1144" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.00 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1148" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.00 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1149" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.02 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1165" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.02 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1167" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1174" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1180" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1181" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1182" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1183" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1184" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1185" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1186" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1190" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1191" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1193" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1194" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1195" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1198" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1200" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1201" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1205" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1208" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1209" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.05 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1212" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.05 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1214" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.05 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1215" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.05 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1216" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.06 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1228" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.07 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1237" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.07 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1240" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.07 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1242" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1246" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1249" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1250" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1251" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1252" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1253" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1254" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1256" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1258" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.13 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1265" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.17 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1278" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.17 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1279" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.19 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1283" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.19 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1286" was proven in 2.50 s.
0.0.Hp: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1291" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1292" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1294" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1295" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1298" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1299" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1300" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1301" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1302" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.21 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1304" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.21 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1305" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.21 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1306" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.21 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1307" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.21 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1308" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.21 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1310" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.22 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1314" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.22 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1321" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.22 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1322" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1333" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1334" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1335" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1336" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1337" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.24 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1341" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.25 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1348" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.25 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1352" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.25 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1353" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.26 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1359" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.27 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1364" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.27 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1368" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.27 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1369" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.27 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1370" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.27 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1371" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.28 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1374" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.28 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1377" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.28 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1378" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.32 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1392" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.32 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1394" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.32 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1395" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.33 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1399" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.33 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1402" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.35 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1410" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.35 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1411" was proven in 2.51 s.
0.0.Hp: A proof was found: No trace exists. [1.35 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1412" was proven in 2.51 s.
0.0.Ht: A trace with 2 cycles was found. [1.04 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2228" in 1.83 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2228:precondition1" was covered in 2 cycles in 1.83 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2528" in 1.83 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2528:precondition1" was covered in 2 cycles in 1.83 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2529" in 1.83 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2529:precondition1" was covered in 2 cycles in 1.83 s.
0.0.Ht: A trace with 2 cycles was found. [1.05 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2327" in 1.86 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2327:precondition1" was covered in 2 cycles in 1.86 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2335" in 1.86 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2335:precondition1" was covered in 2 cycles in 1.86 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2341" in 1.86 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2341:precondition1" was covered in 2 cycles in 1.86 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2369" in 1.86 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2369:precondition1" was covered in 2 cycles in 1.86 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.L: A trace with 4 cycles was found. [0.47 s]
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_313:precondition1" was covered in 4 cycles in 0.17 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_499:precondition1" was covered in 4 cycles in 0.17 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_321:precondition1" was covered in 4 cycles in 0.17 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_504:precondition1" was covered in 4 cycles in 0.17 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_33:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.51 s]
0.0.L: A trace with 5 cycles was found. [0.55 s]
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_318:precondition1" was covered in 5 cycles in 0.19 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_500:precondition1" was covered in 5 cycles in 0.19 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_995:precondition1" was covered in 5 cycles in 0.19 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_320:precondition1" was covered in 5 cycles in 0.19 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_506:precondition1" was covered in 5 cycles in 0.19 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_47:precondition1 (4) }
0.0.Hp: A proof was found: No trace exists. [1.37 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1422" was proven in 2.64 s.
0.0.Hp: A proof was found: No trace exists. [1.37 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1424" was proven in 2.64 s.
0.0.Hp: A proof was found: No trace exists. [1.38 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1428" was proven in 2.64 s.
0.0.Hp: A proof was found: No trace exists. [1.38 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1429" was proven in 2.64 s.
0.0.Hp: A proof was found: No trace exists. [1.38 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1434" was proven in 2.64 s.
0.0.Hp: A proof was found: No trace exists. [1.39 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1437" was proven in 2.64 s.
0.0.Hp: A proof was found: No trace exists. [1.39 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1438" was proven in 2.64 s.
0.0.Hp: A proof was found: No trace exists. [1.40 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1445" was proven in 2.64 s.
0.0.Hp: A proof was found: No trace exists. [1.40 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1446" was proven in 2.64 s.
0.0.Hp: A proof was found: No trace exists. [1.40 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1447" was proven in 2.64 s.
0.0.Hp: A proof was found: No trace exists. [1.40 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1448" was proven in 2.64 s.
0.0.Hp: A proof was found: No trace exists. [1.40 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1449" was proven in 2.64 s.
0.0.Hp: A proof was found: No trace exists. [1.42 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1461" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.42 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1464" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.45 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1482" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.46 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1485" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.46 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1486" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.46 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1488" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.47 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1491" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.47 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1494" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.47 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1496" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.47 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1497" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.47 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1498" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.47 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1500" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.47 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1502" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.48 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1510" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.48 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1513" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.50 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1525" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.50 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1529" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.51 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1541" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.52 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1545" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.52 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1548" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.52 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1549" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.52 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1552" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.52 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1556" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1562" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1563" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1565" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1566" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1568" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.54 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1570" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.54 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1576" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.54 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1577" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.55 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1583" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.55 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1584" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.56 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1587" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.56 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1590" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.57 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1598" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [1.57 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1601" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.57 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1602" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.57 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1603" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.58 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1609" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.58 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1610" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.60 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1625" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.60 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1631" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.61 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1632" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.61 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1635" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.61 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1636" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.61 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1639" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.61 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1640" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.62 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1645" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.62 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1648" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.63 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1654" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.63 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1655" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.63 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1656" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1661" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1664" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1667" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.67 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1687" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.67 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1688" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.67 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1691" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.69 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1701" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.69 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1707" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.69 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1708" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.69 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1711" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.69 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1712" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.69 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1713" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.72 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1742" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.72 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1748" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.72 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1749" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.72 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1750" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.73 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1760" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.74 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1770" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.76 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1792" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.76 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1793" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.76 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1809" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.76 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1810" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.76 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1811" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.76 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1812" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.76 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1813" was proven in 2.66 s.
0.0.Hp: A proof was found: No trace exists. [1.78 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1829" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [1.78 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1830" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [1.78 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1831" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [1.83 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1868" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [1.83 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1869" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [1.86 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1894" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [1.86 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1897" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [1.87 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1902" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [1.87 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1904" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [1.87 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1905" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [1.89 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1919" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [1.90 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1931" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [1.92 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1945" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [1.92 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1946" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [1.94 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1962" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [1.94 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1966" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [1.98 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1996" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [1.98 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1999" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [1.99 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_2014" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [2.00 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_2019" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [2.04 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_2058" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [2.05 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_2059" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [2.12 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_2124" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [2.12 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_2125" was proven in 2.67 s.
0.0.Hp: A proof was found: No trace exists. [2.13 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_2131" was proven in 2.67 s.
0.0.Ht: A trace with 2 cycles was found. [2.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2351" in 2.00 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2351:precondition1" was covered in 2 cycles in 2.00 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 2 cycles was found. [2.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2525" in 2.04 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2525:precondition1" was covered in 2 cycles in 2.04 s.
0.0.Ht: A trace with 2 cycles was found. [2.45 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2530" in 2.07 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2530:precondition1" was covered in 2 cycles in 2.07 s.
0.0.Bm: Trace Attempt  2	[2.17 s]
0.0.Bm: A trace with 2 cycles was found. [2.28 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2531" in 2.25 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2531:precondition1" was covered in 2 cycles in 2.25 s.
0.0.Mpcustom4: Trace Attempt  2	[1.51 s]
0.0.L: Trace Attempt  3	[1.54 s]
0.0.L: A trace with 6 cycles was found. [1.58 s]
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_157:precondition1" was covered in 6 cycles in 0.41 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_197:precondition1" was covered in 6 cycles in 0.41 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_314:precondition1" was covered in 6 cycles in 0.41 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_501:precondition1" was covered in 6 cycles in 0.41 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_718:precondition1" was covered in 6 cycles in 0.41 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_1328:precondition1" was covered in 6 cycles in 0.41 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_2805:precondition1" was covered in 6 cycles in 0.41 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_160:precondition1" was covered in 6 cycles in 0.41 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_200:precondition1" was covered in 6 cycles in 0.41 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_316:precondition1" was covered in 6 cycles in 0.41 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_503:precondition1" was covered in 6 cycles in 0.41 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_720:precondition1" was covered in 6 cycles in 0.41 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_1329:precondition1" was covered in 6 cycles in 0.41 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_2809:precondition1" was covered in 6 cycles in 0.41 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_61:precondition1 (5) }
0.0.L: Trace Attempt  3	[1.62 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.L: A trace with 7 cycles was found. [1.66 s]
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_161:precondition1" was covered in 7 cycles in 0.44 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_199:precondition1" was covered in 7 cycles in 0.44 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_719:precondition1" was covered in 7 cycles in 0.44 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_2802:precondition1" was covered in 7 cycles in 0.44 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_162:precondition1" was covered in 7 cycles in 0.44 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_201:precondition1" was covered in 7 cycles in 0.44 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_721:precondition1" was covered in 7 cycles in 0.44 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_2810:precondition1" was covered in 7 cycles in 0.44 s.
0: ProofGrid usable level: 4190
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_161:precondition1 (6) }
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_69"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_69" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.04 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.B: Trace Attempt 13	[0.22 s]
0.0.B: A trace with 13 cycles was found. [0.26 s]
INFO (IPF055): 0.0.B: A counterexample (cex) with 13 cycles was found for the property "ack_counter.v_ack_counter._assert_69" in 0.02 s.
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_69:precondition1" was covered in 13 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_157:precondition1" was covered in 3 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF055): 0.0.B: A counterexample (cex) with 13 cycles was found for the property "ack_counter.v_ack_counter._assert_160" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF055): 0.0.B: A counterexample (cex) with 13 cycles was found for the property "ack_counter.v_ack_counter._assert_161" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_161:precondition1" was covered in 4 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_163:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_165:precondition1" was covered in 13 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF055): 0.0.B: A counterexample (cex) with 13 cycles was found for the property "ack_counter.v_ack_counter._assert_166" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF055): 0.0.B: A counterexample (cex) with 13 cycles was found for the property "ack_counter.v_ack_counter._assert_197" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_197:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF055): 0.0.B: A counterexample (cex) with 13 cycles was found for the property "ack_counter.v_ack_counter._assert_199" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_199:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_203:precondition1" was covered in 7 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_267:precondition1" was covered in 7 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF055): 0.0.B: A counterexample (cex) with 13 cycles was found for the property "ack_counter.v_ack_counter._assert_298" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_298:precondition1" was covered in 13 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_306:precondition1" was covered in 7 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_313:precondition1" was covered in 3 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_314:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_318:precondition1" was covered in 4 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_326:precondition1" was covered in 7 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_512:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_513:precondition1" was covered in 7 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_515:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF055): 0.0.B: A counterexample (cex) with 13 cycles was found for the property "ack_counter.v_ack_counter._assert_518" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF055): 0.0.B: A counterexample (cex) with 13 cycles was found for the property "ack_counter.v_ack_counter._assert_519" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_580:precondition1" was covered in 7 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_718:precondition1" was covered in 3 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_719:precondition1" was covered in 4 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_730:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_905:precondition1" was covered in 7 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_933:precondition1" was covered in 13 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF055): 0.0.B: A counterexample (cex) with 13 cycles was found for the property "ack_counter.v_ack_counter._assert_936" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_1018:precondition1" was covered in 7 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_1267:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_1269:precondition1" was covered in 7 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_1274:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF055): 0.0.B: A counterexample (cex) with 13 cycles was found for the property "ack_counter.v_ack_counter._assert_1275" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_1572:precondition1" was covered in 7 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_1817:precondition1" was covered in 11 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_1847:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_1848:precondition1" was covered in 3 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_1853:precondition1" was covered in 4 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_2783:precondition1" was covered in 8 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF055): 0.0.B: A counterexample (cex) with 13 cycles was found for the property "ack_counter.v_ack_counter._assert_2810" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_2824:precondition1" was covered in 12 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_2866:precondition1" was covered in 8 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_2871:precondition1" was covered in 8 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_2886:precondition1" was covered in 8 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_2889:precondition1" was covered in 8 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_2894:precondition1" was covered in 8 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_2897:precondition1" was covered in 8 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_2898:precondition1" was covered in 8 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_2903:precondition1" was covered in 8 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_2904:precondition1" was covered in 8 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_2906:precondition1" was covered in 8 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_2911:precondition1" was covered in 8 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_2998:precondition1" was covered in 13 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF055): 0.0.B: A counterexample (cex) with 13 cycles was found for the property "ack_counter.v_ack_counter._assert_2999" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_70:precondition1" was covered in 13 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_160:precondition1" was covered in 3 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_162:precondition1" was covered in 4 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_164:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_166:precondition1" was covered in 13 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_200:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_201:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_204:precondition1" was covered in 7 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_299:precondition1" was covered in 13 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_321:precondition1" was covered in 3 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_316:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_320:precondition1" was covered in 4 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_519:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_516:precondition1" was covered in 7 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_518:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_720:precondition1" was covered in 3 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_721:precondition1" was covered in 4 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_731:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_936:precondition1" was covered in 13 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_1275:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_1270:precondition1" was covered in 7 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_1276:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_1850:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_1855:precondition1" was covered in 3 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_1856:precondition1" was covered in 4 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_2825:precondition1" was covered in 12 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
INFO (IPF047): 0.0.B: The cover property "ack_counter.v_ack_counter._assert_2999:precondition1" was covered in 13 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_69".
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_69"	[0.04 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_69"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  4	[0.13 s]
0.0.AM: Trace Attempt 13	[0.28 s]
0.0.AM: A trace with 13 cycles was found. [0.28 s]
INFO (IPF047): 0.0.AM: The cover property "ack_counter.v_ack_counter._assert_1908:precondition1" was covered in 11 cycles in 0.03 s by the incidental trace "ack_counter.v_ack_counter._assert_1908:precondition1".
INFO (IPF047): 0.0.AM: The cover property "ack_counter.v_ack_counter._assert_2094:precondition1" was covered in 11 cycles in 0.03 s by the incidental trace "ack_counter.v_ack_counter._assert_1908:precondition1".
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_69"	[0.03 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_69"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt 13	[0.04 s]
0.0.N: A trace with 13 cycles was found. [0.04 s]
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_1817:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1817:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2227:precondition1" was covered in 12 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1817:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2566:precondition1" was covered in 12 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1817:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2568:precondition1" was covered in 12 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1817:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 6 cycles was found for the property "ack_counter.v_ack_counter._assert_2783" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1817:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2783:precondition1" was covered in 6 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1817:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2858" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1817:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2858:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1817:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2865:precondition1" was covered in 12 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1817:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2866" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1817:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2866:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1817:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2871" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1817:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2871:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1817:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2877:precondition1" was covered in 12 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1817:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2882:precondition1" was covered in 12 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1817:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2906" in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1817:precondition1".
INFO (IPF047): 0.0.N: The cover property "ack_counter.v_ack_counter._assert_2906:precondition1" was covered in 5 cycles in 0.02 s by the incidental trace "ack_counter.v_ack_counter._assert_1817:precondition1".
0.0.Hp: A proof was found: No trace exists. [2.51 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_2347" was proven in 2.97 s.
0.0.Hp: A proof was found: No trace exists. [2.56 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_2365" was proven in 2.97 s.
0.0.Hp: A proof was found: No trace exists. [2.58 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_2374" was proven in 2.97 s.
0.0.Hp: A proof was found: No trace exists. [2.58 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_2376" was proven in 2.97 s.
0.0.Hp: A proof was found: No trace exists. [2.59 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_2389" was proven in 2.97 s.
0.0.Hp: A proof was found: No trace exists. [2.63 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_2431" was proven in 2.97 s.
0.0.Hp: A proof was found: No trace exists. [2.63 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_2432" was proven in 2.97 s.
0.0.Ht: Trace Attempt  3	[2.46 s]
0.0.Ht: A trace with 3 cycles was found. [2.46 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_157" in 2.34 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_313" in 2.34 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_718" in 2.34 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2805" in 2.34 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2805:precondition1" was covered in 3 cycles in 2.34 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2809:precondition1" was covered in 3 cycles in 2.34 s.
0.0.Ht: A trace with 3 cycles was found. [1.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_160" in 2.36 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_321" in 2.36 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_720" in 2.36 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2809" in 2.36 s.
0.0.Ht: A trace with 3 cycles was found. [2.80 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_200" in 2.41 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_512" in 2.41 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_1267" in 2.41 s.
0.0.Ht: A trace with 3 cycles was found. [2.80 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_499" in 2.48 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_504" in 2.48 s.
0.0.Ht: A trace with 3 cycles was found. [2.81 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_1848" in 2.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_1855" in 2.61 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [2.84 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2210" in 2.69 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2210:precondition1" was covered in 3 cycles in 2.69 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2511" in 2.69 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2511:precondition1" was covered in 3 cycles in 2.69 s.
0.0.Ht: A trace with 3 cycles was found. [2.85 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2325" in 2.71 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2325:precondition1" was covered in 3 cycles in 2.71 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2358" in 2.71 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2358:precondition1" was covered in 3 cycles in 2.71 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2368" in 2.71 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2368:precondition1" was covered in 3 cycles in 2.71 s.
0.0.Ht: A trace with 3 cycles was found. [2.86 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2356" in 2.73 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2356:precondition1" was covered in 3 cycles in 2.73 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2371" in 2.73 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2371:precondition1" was covered in 3 cycles in 2.73 s.
0.0.Ht: A trace with 3 cycles was found. [2.86 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2357" in 2.75 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2357:precondition1" was covered in 3 cycles in 2.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2375" in 2.75 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2375:precondition1" was covered in 3 cycles in 2.75 s.
0.0.Ht: A trace with 3 cycles was found. [2.87 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2370" in 2.77 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2370:precondition1" was covered in 3 cycles in 2.77 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [2.88 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2372" in 2.80 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2372:precondition1" was covered in 3 cycles in 2.80 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2373" in 2.80 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2373:precondition1" was covered in 3 cycles in 2.80 s.
0.0.Ht: A trace with 3 cycles was found. [2.88 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2377" in 2.82 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2377:precondition1" was covered in 3 cycles in 2.82 s.
0.0.Ht: A trace with 3 cycles was found. [2.89 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2400" in 2.84 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2400:precondition1" was covered in 3 cycles in 2.84 s.
0.0.Ht: A trace with 3 cycles was found. [2.90 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2439" in 2.86 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2439:precondition1" was covered in 3 cycles in 2.86 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2481" in 2.86 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2481:precondition1" was covered in 3 cycles in 2.86 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2482" in 2.86 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2482:precondition1" was covered in 3 cycles in 2.86 s.
0.0.Bm: Trace Attempt  3	[2.60 s]
0.0.Bm: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_131" in 3.05 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_197:precondition1" was covered in 3 cycles in 3.05 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_512:precondition1" was covered in 3 cycles in 3.05 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1267:precondition1" was covered in 3 cycles in 3.05 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2284" in 3.05 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2470" in 3.05 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2852" in 3.05 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2873" in 3.05 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_3007" in 3.05 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_200:precondition1" was covered in 3 cycles in 3.05 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_519:precondition1" was covered in 3 cycles in 3.05 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1275:precondition1" was covered in 3 cycles in 3.05 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: A trace with 3 cycles was found. [3.02 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2494" in 3.11 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2494:precondition1" was covered in 3 cycles in 3.11 s.
0.0.Bm: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_150" in 3.15 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_151" in 3.15 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Mpcustom4: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_820" in 1.47 s.
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_835" in 1.47 s.
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_1553" in 1.47 s.
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_1781" in 1.47 s.
INFO (IPF055): 0.0.Mpcustom4: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_2808" in 1.47 s.
0.0.L: Trace Attempt  3	[1.94 s]
0.0.L: A trace with 8 cycles was found. [2.02 s]
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_2824:precondition1" was covered in 8 cycles in 1.36 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_2825:precondition1" was covered in 8 cycles in 1.36 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_163:precondition1 (7) }
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_70"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_70" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_70"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_70" was proven in 0.00 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_70"	[0.00 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_69"	[0.86 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_70"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_70"	[0.00 s].
0.0.Ht: A trace with 3 cycles was found. [2.90 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2444" in 3.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2444:precondition1" was covered in 3 cycles in 3.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2446" in 3.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2446:precondition1" was covered in 3 cycles in 3.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2461" in 3.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2461:precondition1" was covered in 3 cycles in 3.12 s.
0: ProofGrid usable level: 4061
0.0.Ht: A trace with 3 cycles was found. [2.91 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2452" in 3.14 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2452:precondition1" was covered in 3 cycles in 3.14 s.
0.0.Ht: A trace with 3 cycles was found. [3.57 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2465" in 3.18 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2465:precondition1" was covered in 3 cycles in 3.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [3.58 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2480" in 3.21 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2480:precondition1" was covered in 3 cycles in 3.21 s.
0.0.Ht: A trace with 3 cycles was found. [3.58 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2506" in 3.26 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2506:precondition1" was covered in 3 cycles in 3.26 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [3.61 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2590" in 3.29 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2590:precondition1" was covered in 3 cycles in 3.29 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2593" in 3.29 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2593:precondition1" was covered in 3 cycles in 3.29 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2604" in 3.29 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2604:precondition1" was covered in 3 cycles in 3.29 s.
0.0.Ht: A trace with 3 cycles was found. [3.61 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2601" in 3.32 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2601:precondition1" was covered in 3 cycles in 3.32 s.
0.0.Ht: Trace Attempt  4	[3.62 s]
0.0.Ht: A trace with 4 cycles was found. [3.62 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_162" in 3.36 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_318" in 3.36 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_721" in 3.36 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_1853" in 3.36 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2434" in 3.36 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2577" in 3.36 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2723" in 3.36 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2853" in 3.36 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_3008" in 3.36 s.
0.0.Ht: A trace with 4 cycles was found. [3.64 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_201" in 3.39 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2802" in 3.39 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [3.64 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_320" in 3.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_719" in 3.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_3018" in 3.45 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_820" in 3.64 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_835" in 3.64 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1553" in 3.64 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 2 cycles was found for the property "ack_counter.v_ack_counter._assert_1764" in 3.64 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_1781" in 3.64 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 1 cycles was found for the property "ack_counter.v_ack_counter._assert_2808" in 3.64 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2956" in 3.64 s.
0.0.Oh: A proof was found: No trace exists. [0.29 s]
INFO (IPF057): 0.0.Oh: The property "ack_counter.v_ack_counter._assert_103" was proven in 1.84 s.
0.0.Oh: A proof was found: No trace exists. [0.29 s]
INFO (IPF057): 0.0.Oh: The property "ack_counter.v_ack_counter._assert_228" was proven in 1.84 s.
0.0.Oh: A proof was found: No trace exists. [0.29 s]
INFO (IPF057): 0.0.Oh: The property "ack_counter.v_ack_counter._assert_664" was proven in 1.84 s.
0.0.Oh: A proof was found: No trace exists. [0.29 s]
INFO (IPF057): 0.0.Oh: The property "ack_counter.v_ack_counter._assert_934" was proven in 1.84 s.
0.0.Oh: A proof was found: No trace exists. [0.29 s]
INFO (IPF057): 0.0.Oh: The property "ack_counter.v_ack_counter._assert_2980" was proven in 1.84 s.
0.0.L: Trace Attempt  3	[2.37 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1853:precondition1 (8) }
0.0.L: Trace Attempt  3	[2.55 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1847:precondition1 (9) }
0.0.L: Trace Attempt  3	[2.74 s]
0.0.L: A trace with 11 cycles was found. [2.78 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 11 cycles was found for the property "ack_counter.v_ack_counter._assert_2211" in 1.84 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_2211:precondition1" was covered in 11 cycles in 1.84 s.
INFO (IPF055): 0.0.L: A counterexample (cex) with 11 cycles was found for the property "ack_counter.v_ack_counter._assert_2537" in 1.84 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_2537:precondition1" was covered in 11 cycles in 1.84 s.
0.0.Ht: A trace with 4 cycles was found. [3.68 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_500" in 3.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_506" in 3.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_1856" in 3.61 s.
0.0.Ht: A trace with 4 cycles was found. [3.68 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_515" in 3.64 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_1274" in 3.64 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_1276" in 3.64 s.
0.0.Ht: A trace with 4 cycles was found. [4.08 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_1326" in 3.75 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [4.09 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1912:precondition1" was covered in 4 cycles in 3.84 s.
0.0.Ht: A trace with 4 cycles was found. [4.10 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2117:precondition1" was covered in 4 cycles in 3.91 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2118:precondition1" was covered in 4 cycles in 3.91 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2143:precondition1" was covered in 4 cycles in 3.91 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2144:precondition1" was covered in 4 cycles in 3.91 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2256:precondition1" was covered in 4 cycles in 3.91 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [4.13 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2142:precondition1" was covered in 4 cycles in 3.99 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2781" in 3.99 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2781:precondition1" was covered in 4 cycles in 3.99 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2785" in 3.99 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2785:precondition1" was covered in 4 cycles in 3.99 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2828" in 3.99 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2828:precondition1" was covered in 4 cycles in 3.99 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2947" in 3.99 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2947:precondition1" was covered in 4 cycles in 3.99 s.
0.0.Ht: A trace with 4 cycles was found. [4.15 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2223" in 4.01 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2223:precondition1" was covered in 4 cycles in 4.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2488" in 4.01 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2488:precondition1" was covered in 4 cycles in 4.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2508" in 4.01 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2508:precondition1" was covered in 4 cycles in 4.01 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2788" in 4.01 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2788:precondition1" was covered in 4 cycles in 4.01 s.
0.0.Ht: A trace with 4 cycles was found. [4.15 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2245" in 4.04 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2245:precondition1" was covered in 4 cycles in 4.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2463" in 4.04 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2463:precondition1" was covered in 4 cycles in 4.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2606" in 4.04 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2606:precondition1" was covered in 4 cycles in 4.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2608" in 4.04 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2608:precondition1" was covered in 4 cycles in 4.04 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2620" in 4.04 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2620:precondition1" was covered in 4 cycles in 4.04 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [4.16 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2257:precondition1" was covered in 4 cycles in 4.07 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2258:precondition1" was covered in 4 cycles in 4.07 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2259:precondition1" was covered in 4 cycles in 4.07 s.
0.0.Bm: Trace Attempt  4	[3.83 s]
0.0.Bm: A trace with 4 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_199:precondition1" was covered in 4 cycles in 4.27 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_515:precondition1" was covered in 4 cycles in 4.27 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1274:precondition1" was covered in 4 cycles in 4.27 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2473" in 4.27 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2473:precondition1" was covered in 4 cycles in 4.27 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_201:precondition1" was covered in 4 cycles in 4.27 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_518:precondition1" was covered in 4 cycles in 4.27 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1276:precondition1" was covered in 4 cycles in 4.27 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2211 <10> }
0.0.L: Trace Attempt  3	[3.17 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2528 <11> }
0.0.L: Trace Attempt  3	[3.31 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2228 <12> }
0.0.L: Trace Attempt  3	[3.46 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.L: A trace with 14 cycles was found. [3.52 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 13 cycles was found for the property "ack_counter.v_ack_counter._assert_2111" in 2.46 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_2111:precondition1" was covered in 13 cycles in 2.46 s.
INFO (IPF055): 0.0.L: A counterexample (cex) with 13 cycles was found for the property "ack_counter.v_ack_counter._assert_2112" in 2.46 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_2112:precondition1" was covered in 13 cycles in 2.46 s.
0.0.B: Trace Attempt 25	[0.89 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_70"	[1.09 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_71"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_71" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_71"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  1	[0.24 s]
0.0.AM: Trace Attempt  2	[0.32 s]
0.0.AM: Trace Attempt  3	[0.32 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_71"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.08 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.Ht: A trace with 4 cycles was found. [4.19 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2310" in 4.23 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2310:precondition1" was covered in 4 cycles in 4.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2401" in 4.23 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2401:precondition1" was covered in 4 cycles in 4.23 s.
0: ProofGrid usable level: 3969
0.0.Ht: A trace with 4 cycles was found. [4.19 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2355" in 4.26 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2355:precondition1" was covered in 4 cycles in 4.26 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2359" in 4.26 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2359:precondition1" was covered in 4 cycles in 4.26 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2360" in 4.26 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2360:precondition1" was covered in 4 cycles in 4.26 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [4.70 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2362" in 4.30 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2362:precondition1" was covered in 4 cycles in 4.30 s.
0.0.Ht: A trace with 4 cycles was found. [4.71 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2405" in 4.32 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2405:precondition1" was covered in 4 cycles in 4.32 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: A trace with 4 cycles was found. [4.30 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2477" in 4.51 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2477:precondition1" was covered in 4 cycles in 4.51 s.
0.0.Bm: A trace with 4 cycles was found. [4.31 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2647" in 4.54 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2647:precondition1" was covered in 4 cycles in 4.54 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2721" in 4.54 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2721:precondition1" was covered in 4 cycles in 4.54 s.
0.0.Bm: A trace with 4 cycles was found. [4.82 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2728" in 4.56 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2728:precondition1" was covered in 4 cycles in 4.56 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2737" in 4.61 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2737:precondition1" was covered in 4 cycles in 4.61 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_111" was proven in 2.90 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_124" was proven in 2.91 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_141" was proven in 2.91 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_143" was proven in 2.91 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_145" was proven in 2.91 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_165" was proven in 2.92 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_69:precondition1 (13) }
0.0.L: Trace Attempt  3	[3.66 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2529 <14> }
0.0.L: Trace Attempt  3	[3.78 s]
0.0.L: A trace with 16 cycles was found. [3.85 s]
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_1911:precondition1" was covered in 16 cycles in 2.82 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1911:precondition1 (15) }
0.0.AM: Trace Attempt 18	[0.99 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_71"	[0.36 s].
0.0.N: Trace Attempt 21	[0.72 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_71"	[0.36 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [4.71 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2458" in 4.59 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2458:precondition1" was covered in 4 cycles in 4.59 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2592" in 4.59 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2592:precondition1" was covered in 4 cycles in 4.59 s.
0.0.Ht: A trace with 4 cycles was found. [4.98 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2484" in 4.64 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2484:precondition1" was covered in 4 cycles in 4.64 s.
0.0.Ht: A trace with 4 cycles was found. [4.98 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2504" in 4.67 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2504:precondition1" was covered in 4 cycles in 4.67 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [4.99 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2509" in 4.69 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2509:precondition1" was covered in 4 cycles in 4.69 s.
0.0.Ht: A trace with 4 cycles was found. [4.99 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2532" in 4.71 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2532:precondition1" was covered in 4 cycles in 4.71 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [5.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2602" in 4.73 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2602:precondition1" was covered in 4 cycles in 4.73 s.
0.0.Ht: A trace with 4 cycles was found. [5.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2605" in 4.75 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2605:precondition1" was covered in 4 cycles in 4.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2607" in 4.75 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2607:precondition1" was covered in 4 cycles in 4.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2610" in 4.75 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2610:precondition1" was covered in 4 cycles in 4.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2612" in 4.75 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2612:precondition1" was covered in 4 cycles in 4.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2637" in 4.75 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2637:precondition1" was covered in 4 cycles in 4.75 s.
0.0.Bm: A trace with 4 cycles was found. [4.84 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2738" in 4.90 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2738:precondition1" was covered in 4 cycles in 4.90 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: A trace with 4 cycles was found. [4.84 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2739" in 4.93 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2739:precondition1" was covered in 4 cycles in 4.93 s.
0.0.Bm: A trace with 4 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_499:precondition1" was covered in 3 cycles in 4.95 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_500:precondition1" was covered in 4 cycles in 4.95 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_504:precondition1" was covered in 3 cycles in 4.95 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_506:precondition1" was covered in 4 cycles in 4.95 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_211" was proven in 3.23 s.
0.0.L: Trace Attempt  3	[4.18 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_514:precondition1 (16) }
0.0.L: Trace Attempt  3	[4.27 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_512:precondition1 (17) }
0.0.L: Trace Attempt  3	[4.41 s]
0.0.B: Trace Attempt 25	[0.97 s]
0.0.B: Per property time limit expired (1.00 s) [1.05 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_71"	[0.63 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_71:precondition1"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_71:precondition1" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.Ht: A trace with 4 cycles was found. [5.02 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2613" in 4.88 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2613:precondition1" was covered in 4 cycles in 4.88 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2869" in 4.88 s.
0.0.Ht: A trace with 4 cycles was found. [5.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2614" in 4.93 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2614:precondition1" was covered in 4 cycles in 4.93 s.
0.0.Ht: A trace with 4 cycles was found. [5.37 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2615" in 4.95 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2615:precondition1" was covered in 4 cycles in 4.95 s.
0.0.Ht: A trace with 4 cycles was found. [5.37 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2640" in 4.98 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2640:precondition1" was covered in 4 cycles in 4.98 s.
0.0.Ht: A trace with 4 cycles was found. [5.38 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2642" in 5.01 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2642:precondition1" was covered in 4 cycles in 5.01 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [5.39 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2670:precondition1" was covered in 4 cycles in 5.05 s.
0.0.Ht: A trace with 4 cycles was found. [5.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2720" in 5.08 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2720:precondition1" was covered in 4 cycles in 5.08 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2786" in 5.08 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2786:precondition1" was covered in 4 cycles in 5.08 s.
0.0.Ht: A trace with 4 cycles was found. [5.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2744" in 5.11 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2744:precondition1" was covered in 4 cycles in 5.11 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [5.41 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2757" in 5.15 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2757:precondition1" was covered in 4 cycles in 5.15 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2776" in 5.15 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2776:precondition1" was covered in 4 cycles in 5.15 s.
0.0.Ht: A trace with 4 cycles was found. [5.43 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2770" in 5.17 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2770:precondition1" was covered in 4 cycles in 5.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 4 cycles was found. [5.43 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2782" in 5.21 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2782:precondition1" was covered in 4 cycles in 5.21 s.
0: ProofGrid usable level: 3887
0.0.Ht: A trace with 4 cycles was found. [5.45 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2790" in 5.26 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2790:precondition1" was covered in 4 cycles in 5.26 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2793" in 5.26 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2793:precondition1" was covered in 4 cycles in 5.26 s.
0.0.Ht: A trace with 4 cycles was found. [5.46 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2924" in 5.28 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2924:precondition1" was covered in 4 cycles in 5.28 s.
0.0.Ht: A trace with 4 cycles was found. [5.46 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2928" in 5.32 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2928:precondition1" was covered in 4 cycles in 5.32 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2929" in 5.32 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2929:precondition1" was covered in 4 cycles in 5.32 s.
0.0.Ht: Trace Attempt  5	[5.47 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_234" was proven in 3.75 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_254" was proven in 3.75 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_515:precondition1 (18) }
0.0.L: Trace Attempt  3	[4.55 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_513:precondition1 (19) }
0.0.L: Trace Attempt  3	[4.71 s]
0.0.L: A trace with 21 cycles was found. [4.77 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 21 cycles was found for the property "ack_counter.v_ack_counter._assert_2231" in 3.63 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_2231:precondition1" was covered in 21 cycles in 3.63 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2231 <20> }
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_71:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  1	[0.36 s]
0.0.AM: Trace Attempt  2	[0.46 s]
0.0.AM: Trace Attempt  3	[0.46 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_71:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [5.47 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_163" in 5.37 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_513" in 5.37 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_516" in 5.37 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_1269" in 5.37 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_1270" in 5.37 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2280" in 5.37 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2569" in 5.37 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2724" in 5.37 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2843" in 5.37 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_3009" in 5.37 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_3017" in 5.37 s.
0.0.Ht: A trace with 5 cycles was found. [5.51 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_164" in 5.40 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_203" in 5.40 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_204" in 5.40 s.
0.0.Ht: A trace with 5 cycles was found. [5.83 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_314" in 5.43 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_316" in 5.43 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_501" in 5.43 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_503" in 5.43 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_1847" in 5.43 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_1850" in 5.43 s.
0.0.Ht: A trace with 5 cycles was found. [5.84 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_730" in 5.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_731" in 5.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2824" in 5.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2825" in 5.47 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [5.87 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_1328" in 5.53 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_1329" in 5.53 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2876" in 5.53 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2876:precondition1" was covered in 5 cycles in 5.53 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2886" in 5.53 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2889" in 5.53 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2891" in 5.53 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2891:precondition1" was covered in 5 cycles in 5.53 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2892" in 5.53 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2892:precondition1" was covered in 5 cycles in 5.53 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2894" in 5.53 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2897" in 5.53 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2898" in 5.53 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2903" in 5.53 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2904" in 5.53 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2911" in 5.53 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2919" in 5.53 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2919:precondition1" was covered in 5 cycles in 5.53 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2921" in 5.53 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2921:precondition1" was covered in 5 cycles in 5.53 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2923" in 5.53 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2923:precondition1" was covered in 5 cycles in 5.53 s.
0.0.Ht: A trace with 5 cycles was found. [5.88 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2115:precondition1" was covered in 5 cycles in 5.62 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2116:precondition1" was covered in 5 cycles in 5.62 s.
0.0.Ht: A trace with 5 cycles was found. [5.90 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2145" in 5.64 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2145:precondition1" was covered in 5 cycles in 5.64 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2663" in 5.64 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2663:precondition1" was covered in 5 cycles in 5.64 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [5.91 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2146" in 5.66 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2146:precondition1" was covered in 5 cycles in 5.66 s.
0.0.Bm: Trace Attempt  5	[6.03 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_273" was proven in 4.09 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_283" was proven in 4.09 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_285" was proven in 4.09 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_288" was proven in 4.09 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_299" was proven in 4.09 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_308" was proven in 4.09 s.
0.0.L: Trace Attempt  3	[4.96 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1271:precondition1 (21) }
0.0.L: Trace Attempt  3	[5.13 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1267:precondition1 (22) }
0.0.L: Trace Attempt  3	[5.28 s]
0.0.AM: Trace Attempt  1	[0.80 s]
0.0.AM: Trace Attempt  2	[0.84 s]
0.0.AM: Trace Attempt  3	[0.84 s]
0.0.Ht: A trace with 5 cycles was found. [5.91 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2148:precondition1" was covered in 5 cycles in 5.83 s.
0.0.Ht: A trace with 5 cycles was found. [5.93 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2150:precondition1" was covered in 5 cycles in 5.85 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2151:precondition1" was covered in 5 cycles in 5.85 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2153:precondition1" was covered in 5 cycles in 5.85 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2154:precondition1" was covered in 5 cycles in 5.85 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2155:precondition1" was covered in 5 cycles in 5.85 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2308:precondition1" was covered in 5 cycles in 5.85 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2309:precondition1" was covered in 5 cycles in 5.85 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2311:precondition1" was covered in 5 cycles in 5.85 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2313:precondition1" was covered in 5 cycles in 5.85 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2315:precondition1" was covered in 5 cycles in 5.85 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2317:precondition1" was covered in 5 cycles in 5.85 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2319:precondition1" was covered in 5 cycles in 5.85 s.
0.0.Ht: A trace with 5 cycles was found. [6.20 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2152:precondition1" was covered in 5 cycles in 5.87 s.
0.0.Ht: A trace with 5 cycles was found. [6.20 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2157:precondition1" was covered in 5 cycles in 5.89 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2160:precondition1" was covered in 5 cycles in 5.89 s.
0.0.Ht: A trace with 5 cycles was found. [6.20 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2158:precondition1" was covered in 5 cycles in 5.92 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2321:precondition1" was covered in 5 cycles in 5.92 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2322:precondition1" was covered in 5 cycles in 5.92 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [6.21 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2159:precondition1" was covered in 5 cycles in 5.95 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2320:precondition1" was covered in 5 cycles in 5.95 s.
0.0.Ht: A trace with 5 cycles was found. [6.22 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2171" in 5.97 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2171:precondition1" was covered in 5 cycles in 5.97 s.
0.0.Ht: A trace with 5 cycles was found. [6.22 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2177" in 6.00 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2177:precondition1" was covered in 5 cycles in 6.00 s.
0.0.Ht: A trace with 5 cycles was found. [6.23 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2185" in 6.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2185:precondition1" was covered in 5 cycles in 6.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2186" in 6.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2186:precondition1" was covered in 5 cycles in 6.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2399" in 6.03 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2399:precondition1" was covered in 5 cycles in 6.03 s.
0.0.Ht: A trace with 5 cycles was found. [6.25 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2187" in 6.06 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2187:precondition1" was covered in 5 cycles in 6.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2188" in 6.06 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2188:precondition1" was covered in 5 cycles in 6.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2192" in 6.06 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2192:precondition1" was covered in 5 cycles in 6.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2196" in 6.06 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2196:precondition1" was covered in 5 cycles in 6.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2199" in 6.06 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2199:precondition1" was covered in 5 cycles in 6.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2409" in 6.06 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2409:precondition1" was covered in 5 cycles in 6.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2418" in 6.06 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2418:precondition1" was covered in 5 cycles in 6.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2419" in 6.06 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2419:precondition1" was covered in 5 cycles in 6.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2423" in 6.06 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2423:precondition1" was covered in 5 cycles in 6.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2443" in 6.06 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2443:precondition1" was covered in 5 cycles in 6.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2448" in 6.06 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2448:precondition1" was covered in 5 cycles in 6.06 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2454" in 6.06 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2454:precondition1" was covered in 5 cycles in 6.06 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [6.26 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2193" in 6.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2193:precondition1" was covered in 5 cycles in 6.10 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [6.27 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2194" in 6.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2194:precondition1" was covered in 5 cycles in 6.12 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [6.28 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2197" in 6.15 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2197:precondition1" was covered in 5 cycles in 6.15 s.
0.0.Ht: A trace with 5 cycles was found. [6.29 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2201" in 6.18 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2201:precondition1" was covered in 5 cycles in 6.18 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2466" in 6.18 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2466:precondition1" was covered in 5 cycles in 6.18 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2467" in 6.18 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2467:precondition1" was covered in 5 cycles in 6.18 s.
0.0.Ht: A trace with 5 cycles was found. [6.30 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2202" in 6.21 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2202:precondition1" was covered in 5 cycles in 6.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2203" in 6.21 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2203:precondition1" was covered in 5 cycles in 6.21 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [6.32 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2217:precondition1" was covered in 5 cycles in 6.24 s.
0.0.Ht: A trace with 5 cycles was found. [6.32 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2236" in 6.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2236:precondition1" was covered in 5 cycles in 6.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2238" in 6.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2238:precondition1" was covered in 5 cycles in 6.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2239" in 6.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2239:precondition1" was covered in 5 cycles in 6.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2241" in 6.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2241:precondition1" was covered in 5 cycles in 6.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2627" in 6.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2627:precondition1" was covered in 5 cycles in 6.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2633" in 6.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2633:precondition1" was covered in 5 cycles in 6.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2634" in 6.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2634:precondition1" was covered in 5 cycles in 6.27 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0: ProofGrid usable level: 3727
0.0.Ht: A trace with 5 cycles was found. [6.33 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2254:precondition1" was covered in 5 cycles in 6.30 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2278:precondition1" was covered in 5 cycles in 6.30 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2664:precondition1" was covered in 5 cycles in 6.30 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2666:precondition1" was covered in 5 cycles in 6.30 s.
0.0.Ht: A trace with 5 cycles was found. [6.33 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2255:precondition1" was covered in 5 cycles in 6.32 s.
0.0.Ht: A trace with 5 cycles was found. [6.34 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2261" in 6.35 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2261:precondition1" was covered in 5 cycles in 6.35 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2450" in 6.35 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2450:precondition1" was covered in 5 cycles in 6.35 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2654" in 6.35 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2654:precondition1" was covered in 5 cycles in 6.35 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [6.35 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2262" in 6.38 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2262:precondition1" was covered in 5 cycles in 6.38 s.
0.0.Ht: A trace with 5 cycles was found. [6.35 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2263" in 6.40 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2263:precondition1" was covered in 5 cycles in 6.40 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [6.36 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2264" in 6.43 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2264:precondition1" was covered in 5 cycles in 6.43 s.
0.0.Ht: A trace with 5 cycles was found. [6.36 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2286" in 6.46 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2286:precondition1" was covered in 5 cycles in 6.46 s.
0.0.Ht: A trace with 5 cycles was found. [6.37 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2291" in 6.48 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2291:precondition1" was covered in 5 cycles in 6.48 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2292" in 6.48 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2292:precondition1" was covered in 5 cycles in 6.48 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2293" in 6.48 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2293:precondition1" was covered in 5 cycles in 6.48 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2326" in 6.48 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2326:precondition1" was covered in 5 cycles in 6.48 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2329" in 6.48 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2329:precondition1" was covered in 5 cycles in 6.48 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2333" in 6.48 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2333:precondition1" was covered in 5 cycles in 6.48 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2334" in 6.48 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2334:precondition1" was covered in 5 cycles in 6.48 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [6.37 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2307:precondition1" was covered in 5 cycles in 6.51 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2323:precondition1" was covered in 5 cycles in 6.51 s.
0.0.Ht: A trace with 5 cycles was found. [6.38 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2312:precondition1" was covered in 5 cycles in 6.54 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [6.38 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2316:precondition1" was covered in 5 cycles in 6.56 s.
0.0.Ht: A trace with 5 cycles was found. [6.39 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2318:precondition1" was covered in 5 cycles in 6.59 s.
0.0.Ht: A trace with 5 cycles was found. [6.39 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2324:precondition1" was covered in 5 cycles in 6.61 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [6.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2328" in 6.64 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2328:precondition1" was covered in 5 cycles in 6.64 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2331" in 6.64 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2331:precondition1" was covered in 5 cycles in 6.64 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2343" in 6.64 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2343:precondition1" was covered in 5 cycles in 6.64 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2344" in 6.64 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2344:precondition1" was covered in 5 cycles in 6.64 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2364" in 6.64 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2364:precondition1" was covered in 5 cycles in 6.64 s.
0.0.Ht: A trace with 5 cycles was found. [6.41 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2337" in 6.66 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2337:precondition1" was covered in 5 cycles in 6.66 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2402" in 6.66 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2402:precondition1" was covered in 5 cycles in 6.66 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2404" in 6.66 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2404:precondition1" was covered in 5 cycles in 6.66 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2408" in 6.66 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2408:precondition1" was covered in 5 cycles in 6.66 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2413" in 6.66 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2413:precondition1" was covered in 5 cycles in 6.66 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_310" was proven in 5.14 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_355" was proven in 5.15 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1274:precondition1 (23) }
0.0.L: Trace Attempt  3	[5.44 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1269:precondition1 (24) }
0.0.L: Trace Attempt  3	[5.53 s]
0.0.L: A trace with 26 cycles was found. [5.58 s]
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_2253:precondition1" was covered in 26 cycles in 5.03 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2253:precondition1 (25) }
0.0.B: Trace Attempt 22	[1.00 s]
0.0.B: Per property time limit expired (1.00 s) [1.04 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_71:precondition1"	[1.94 s].
0.0.AM: Trace Attempt  6	[0.88 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_71:precondition1"	[1.41 s].
0.0.N: Trace Attempt 22	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_71:precondition1"	[1.41 s].
0.0.Ht: A trace with 5 cycles was found. [6.41 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2339" in 7.02 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2339:precondition1" was covered in 5 cycles in 7.02 s.
0.0.Ht: A trace with 5 cycles was found. [6.42 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2363" in 7.05 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2363:precondition1" was covered in 5 cycles in 7.05 s.
0.0.Ht: A trace with 5 cycles was found. [7.28 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2398" in 7.06 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2398:precondition1" was covered in 5 cycles in 7.06 s.
0.0.Ht: A trace with 5 cycles was found. [7.29 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2406" in 7.08 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2406:precondition1" was covered in 5 cycles in 7.08 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2417" in 7.08 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2417:precondition1" was covered in 5 cycles in 7.08 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2445" in 7.08 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2445:precondition1" was covered in 5 cycles in 7.08 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2451" in 7.08 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2451:precondition1" was covered in 5 cycles in 7.08 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2456" in 7.08 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2456:precondition1" was covered in 5 cycles in 7.08 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2459" in 7.08 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2459:precondition1" was covered in 5 cycles in 7.08 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2462" in 7.08 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2462:precondition1" was covered in 5 cycles in 7.08 s.
0.0.Ht: A trace with 5 cycles was found. [7.29 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2407" in 7.09 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2407:precondition1" was covered in 5 cycles in 7.09 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2414" in 7.09 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2414:precondition1" was covered in 5 cycles in 7.09 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2415" in 7.09 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2415:precondition1" was covered in 5 cycles in 7.09 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2416" in 7.09 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2416:precondition1" was covered in 5 cycles in 7.09 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [7.30 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2425" in 7.15 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2425:precondition1" was covered in 5 cycles in 7.15 s.
0.0.Ht: A trace with 5 cycles was found. [7.32 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2449" in 7.18 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2449:precondition1" was covered in 5 cycles in 7.18 s.
0.0.Ht: A trace with 5 cycles was found. [7.33 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2453" in 7.20 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2453:precondition1" was covered in 5 cycles in 7.20 s.
0.0.Ht: A trace with 5 cycles was found. [7.33 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2464" in 7.22 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2464:precondition1" was covered in 5 cycles in 7.22 s.
0.0.Ht: A trace with 5 cycles was found. [7.35 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2485" in 7.25 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2485:precondition1" was covered in 5 cycles in 7.25 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2486" in 7.25 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2486:precondition1" was covered in 5 cycles in 7.25 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2487" in 7.25 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2487:precondition1" was covered in 5 cycles in 7.25 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2496" in 7.25 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2496:precondition1" was covered in 5 cycles in 7.25 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [7.35 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2495" in 7.29 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2495:precondition1" was covered in 5 cycles in 7.29 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2502" in 7.29 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2502:precondition1" was covered in 5 cycles in 7.29 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2503" in 7.29 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2503:precondition1" was covered in 5 cycles in 7.29 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2512" in 7.29 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2512:precondition1" was covered in 5 cycles in 7.29 s.
0: ProofGrid usable level: 3613
0.0.Ht: A trace with 5 cycles was found. [7.39 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2497" in 7.32 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2497:precondition1" was covered in 5 cycles in 7.32 s.
0.0.Ht: A trace with 5 cycles was found. [7.39 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2498" in 7.35 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2498:precondition1" was covered in 5 cycles in 7.35 s.
0.0.Ht: A trace with 5 cycles was found. [7.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2499" in 7.38 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2499:precondition1" was covered in 5 cycles in 7.38 s.
0.0.Ht: A trace with 5 cycles was found. [7.41 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2505" in 7.44 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2505:precondition1" was covered in 5 cycles in 7.44 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [7.41 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2507" in 7.47 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2507:precondition1" was covered in 5 cycles in 7.47 s.
0.0.Ht: A trace with 5 cycles was found. [7.42 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2510" in 7.51 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2510:precondition1" was covered in 5 cycles in 7.51 s.
0.0.Ht: A trace with 5 cycles was found. [7.43 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2527:precondition1" was covered in 5 cycles in 7.54 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2538:precondition1" was covered in 5 cycles in 7.54 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2540:precondition1" was covered in 5 cycles in 7.54 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2548:precondition1" was covered in 5 cycles in 7.54 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2557:precondition1" was covered in 5 cycles in 7.54 s.
0.0.Ht: A trace with 5 cycles was found. [7.43 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2541:precondition1" was covered in 5 cycles in 7.57 s.
0.0.Ht: A trace with 5 cycles was found. [7.43 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2545:precondition1" was covered in 5 cycles in 7.61 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [7.44 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2546" in 7.65 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2546:precondition1" was covered in 5 cycles in 7.65 s.
0.0.Ht: A trace with 5 cycles was found. [7.44 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2551:precondition1" was covered in 5 cycles in 7.70 s.
0.0.Ht: A trace with 5 cycles was found. [7.45 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2563" in 7.72 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2563:precondition1" was covered in 5 cycles in 7.72 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2651" in 7.72 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2651:precondition1" was covered in 5 cycles in 7.72 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2652" in 7.72 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2652:precondition1" was covered in 5 cycles in 7.72 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2653" in 7.72 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2653:precondition1" was covered in 5 cycles in 7.72 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2709" in 7.72 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2709:precondition1" was covered in 5 cycles in 7.72 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2711" in 7.72 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2711:precondition1" was covered in 5 cycles in 7.72 s.
0.0.Ht: A trace with 5 cycles was found. [7.45 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2583" in 7.75 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2583:precondition1" was covered in 5 cycles in 7.75 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2589" in 7.75 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2589:precondition1" was covered in 5 cycles in 7.75 s.
0.0.Ht: A trace with 5 cycles was found. [7.46 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2611" in 7.77 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2611:precondition1" was covered in 5 cycles in 7.77 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [7.46 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2624" in 7.81 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2624:precondition1" was covered in 5 cycles in 7.81 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2626" in 7.81 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2626:precondition1" was covered in 5 cycles in 7.81 s.
0.0.Ht: A trace with 5 cycles was found. [7.47 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2628" in 7.83 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2628:precondition1" was covered in 5 cycles in 7.83 s.
0.0.Ht: A trace with 5 cycles was found. [7.47 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2629" in 7.85 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2629:precondition1" was covered in 5 cycles in 7.85 s.
0.0.Ht: A trace with 5 cycles was found. [7.48 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2636" in 7.88 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2636:precondition1" was covered in 5 cycles in 7.88 s.
0.0.Ht: A trace with 5 cycles was found. [7.48 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2643" in 7.90 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2643:precondition1" was covered in 5 cycles in 7.90 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2644" in 7.90 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2644:precondition1" was covered in 5 cycles in 7.90 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [7.49 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2650" in 7.94 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2650:precondition1" was covered in 5 cycles in 7.94 s.
0.0.Ht: A trace with 5 cycles was found. [7.49 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2671:precondition1" was covered in 5 cycles in 7.97 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2672:precondition1" was covered in 5 cycles in 7.97 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2673:precondition1" was covered in 5 cycles in 7.97 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2674:precondition1" was covered in 5 cycles in 7.97 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2682:precondition1" was covered in 5 cycles in 7.97 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2689:precondition1" was covered in 5 cycles in 7.97 s.
0.0.Ht: A trace with 5 cycles was found. [7.50 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2681:precondition1" was covered in 5 cycles in 7.99 s.
0.0.Ht: A trace with 5 cycles was found. [7.50 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2691" in 8.07 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2691:precondition1" was covered in 5 cycles in 8.07 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2696" in 8.07 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2696:precondition1" was covered in 5 cycles in 8.07 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2700" in 8.07 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2700:precondition1" was covered in 5 cycles in 8.07 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2701" in 8.07 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2701:precondition1" was covered in 5 cycles in 8.07 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2702" in 8.07 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2702:precondition1" was covered in 5 cycles in 8.07 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2708" in 8.07 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2708:precondition1" was covered in 5 cycles in 8.07 s.
0.0.Ht: A trace with 5 cycles was found. [7.50 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2692" in 8.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2692:precondition1" was covered in 5 cycles in 8.10 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2693" in 8.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2693:precondition1" was covered in 5 cycles in 8.10 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [7.51 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2694" in 8.13 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2694:precondition1" was covered in 5 cycles in 8.13 s.
0.0.Ht: A trace with 5 cycles was found. [7.51 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2695" in 8.16 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2695:precondition1" was covered in 5 cycles in 8.16 s.
0.0.Ht: A trace with 5 cycles was found. [7.52 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2703" in 8.18 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2703:precondition1" was covered in 5 cycles in 8.18 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2704" in 8.18 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2704:precondition1" was covered in 5 cycles in 8.18 s.
0.0.Ht: A trace with 5 cycles was found. [7.53 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2705" in 8.20 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2705:precondition1" was covered in 5 cycles in 8.20 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2706" in 8.20 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2706:precondition1" was covered in 5 cycles in 8.20 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2707" in 8.20 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2707:precondition1" was covered in 5 cycles in 8.20 s.
0.0.Ht: A trace with 5 cycles was found. [7.53 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2767" in 8.23 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2767:precondition1" was covered in 5 cycles in 8.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2772" in 8.23 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2772:precondition1" was covered in 5 cycles in 8.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2895" in 8.23 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2895:precondition1" was covered in 5 cycles in 8.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2952" in 8.23 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2952:precondition1" was covered in 5 cycles in 8.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2962" in 8.23 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2962:precondition1" was covered in 5 cycles in 8.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [7.54 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2865" in 8.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2877" in 8.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2882" in 8.27 s.
0.0.Ht: A trace with 5 cycles was found. [7.54 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2874" in 8.29 s.
0.0.Ht: A trace with 5 cycles was found. [7.55 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2880" in 8.32 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2880:precondition1" was covered in 5 cycles in 8.32 s.
0.0.Ht: A trace with 5 cycles was found. [7.55 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2907" in 8.34 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2907:precondition1" was covered in 5 cycles in 8.34 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2985" in 8.34 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2985:precondition1" was covered in 5 cycles in 8.34 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_3002" in 8.34 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_3002:precondition1" was covered in 5 cycles in 8.34 s.
0.0.Ht: A trace with 5 cycles was found. [7.55 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2982" in 8.37 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2982:precondition1" was covered in 5 cycles in 8.37 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2997" in 8.37 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2997:precondition1" was covered in 5 cycles in 8.37 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 5 cycles was found. [7.56 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2986" in 8.39 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2986:precondition1" was covered in 5 cycles in 8.39 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0: ProofGrid usable level: 3492
0.0.Bm: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_203:precondition1" was covered in 5 cycles in 8.64 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_513:precondition1" was covered in 5 cycles in 8.64 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2802:precondition1" was covered in 4 cycles in 8.64 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2824:precondition1" was covered in 5 cycles in 8.64 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_204:precondition1" was covered in 5 cycles in 8.64 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_516:precondition1" was covered in 5 cycles in 8.64 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2810:precondition1" was covered in 4 cycles in 8.64 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2825:precondition1" was covered in 5 cycles in 8.64 s.
0.0.Bm: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1269:precondition1" was covered in 5 cycles in 8.66 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1270:precondition1" was covered in 5 cycles in 8.66 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_399" was proven in 6.95 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_403" was proven in 6.95 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_419" was proven in 6.95 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_421" was proven in 6.95 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_433" was proven in 6.95 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_450" was proven in 6.95 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_479" was proven in 6.95 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_485" was proven in 6.96 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_497" was proven in 6.96 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_520" was proven in 6.96 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_537" was proven in 6.96 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_541" was proven in 6.96 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_565" was proven in 6.96 s.
0.0.Oh: A proof was found: No trace exists. [2.66 s]
INFO (IPF057): 0.0.Oh: The property "ack_counter.v_ack_counter._assert_640" was proven in 6.88 s.
0.0.Oh: A proof was found: No trace exists. [2.66 s]
INFO (IPF057): 0.0.Oh: The property "ack_counter.v_ack_counter._assert_1320" was proven in 6.88 s.
0.0.Oh: A proof was found: No trace exists. [2.66 s]
INFO (IPF057): 0.0.Oh: The property "ack_counter.v_ack_counter._assert_1361" was proven in 6.88 s.
0.0.Oh: A proof was found: No trace exists. [2.66 s]
INFO (IPF057): 0.0.Oh: The property "ack_counter.v_ack_counter._assert_1737" was proven in 6.88 s.
0.0.Oh: A proof was found: No trace exists. [2.66 s]
INFO (IPF057): 0.0.Oh: The property "ack_counter.v_ack_counter._assert_2975" was proven in 6.88 s.
0.0.Oh: A proof was found: No trace exists. [2.66 s]
INFO (IPF057): 0.0.Oh: The property "ack_counter.v_ack_counter._assert_2978" was proven in 6.88 s.
0.0.Oh: A proof was found: No trace exists. [2.66 s]
INFO (IPF057): 0.0.Oh: The property "ack_counter.v_ack_counter._assert_2996" was proven in 6.88 s.
0.0.L: Trace Attempt  3	[5.87 s]
0.0.L: A trace with 27 cycles was found. [5.92 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 26 cycles was found for the property "ack_counter.v_ack_counter._assert_2253" in 6.84 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2146 <26> }
0.0.Bm: A trace with 5 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_2657" in 8.90 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_579" was proven in 7.20 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_595" was proven in 7.21 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_596" was proven in 7.21 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_599" was proven in 7.21 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_636" was proven in 7.21 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_637" was proven in 7.21 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_769" was proven in 7.21 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_773" was proven in 7.21 s.
0.0.Oh: A proof was found: No trace exists. [6.01 s]
INFO (IPF057): 0.0.Oh: The property "ack_counter.v_ack_counter._assert_856" was proven in 7.13 s.
0.0.Oh: A proof was found: No trace exists. [6.01 s]
INFO (IPF057): 0.0.Oh: The property "ack_counter.v_ack_counter._assert_932" was proven in 7.13 s.
0.0.L: Trace Attempt  3	[7.12 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2261 <27> }
0.0.L: Trace Attempt  3	[7.22 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1150:precondition1 (28) }
0.0.L: Trace Attempt  3	[7.31 s]
0.0.L: A trace with 30 cycles was found. [7.35 s]
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_2769:precondition1" was covered in 30 cycles in 7.10 s.
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_2775:precondition1" was covered in 30 cycles in 7.10 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2142:precondition1 (29) }
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_72"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_72" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt 31	[1.00 s]
0.0.B: Per property time limit expired (1.00 s) [1.04 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_72"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_72"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  1	[0.28 s]
0.0.AM: Trace Attempt  2	[0.36 s]
0.0.AM: Trace Attempt  3	[0.36 s]
0.0.AM: Trace Attempt 13	[0.77 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_72"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_72"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.N: Trace Attempt 20	[0.90 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_72"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  7	[7.68 s]
0.0.Ht: A trace with 7 cycles was found. [9.05 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1935:precondition1" was covered in 7 cycles in 8.86 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2091:precondition1" was covered in 7 cycles in 8.86 s.
0.0.Ht: A trace with 7 cycles was found. [9.09 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2060:precondition1" was covered in 7 cycles in 8.90 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2108:precondition1" was covered in 7 cycles in 8.90 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_789" was proven in 7.36 s.
0.0.L: Trace Attempt  3	[8.55 s]
0.0.Ht: A trace with 7 cycles was found. [9.17 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2207:precondition1" was covered in 7 cycles in 8.96 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2212:precondition1" was covered in 7 cycles in 8.96 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2216:precondition1" was covered in 7 cycles in 8.96 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 7 cycles was found. [9.41 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2519:precondition1" was covered in 7 cycles in 8.98 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2520:precondition1" was covered in 7 cycles in 8.98 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2539:precondition1" was covered in 7 cycles in 8.98 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2542:precondition1" was covered in 7 cycles in 8.98 s.
0.0.Bm: Trace Attempt  7	[9.24 s]
0.0.Bm: A trace with 7 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1911:precondition1" was covered in 6 cycles in 9.14 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_793" was proven in 7.43 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_804" was proven in 7.43 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_813" was proven in 7.43 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_814" was proven in 7.43 s.
0.0.L: A trace with 31 cycles was found. [8.65 s]
INFO (IPF055): 0.0.L: A counterexample (cex) with 30 cycles was found for the property "ack_counter.v_ack_counter._assert_2769" in 7.32 s.
INFO (IPF055): 0.0.L: A counterexample (cex) with 30 cycles was found for the property "ack_counter.v_ack_counter._assert_2775" in 7.32 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_72:precondition1"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_72:precondition1" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_72:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_72:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.16 s]
0.0.N: Trace Attempt  2	[0.18 s]
0.0.N: Trace Attempt  3	[0.18 s]
0.0.Ht: Trace Attempt  8	[9.45 s]
0.0.Ht: A trace with 8 cycles was found. [9.65 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 8 cycles was found for the property "ack_counter.v_ack_counter._assert_2595" in 9.39 s.
0.0.Bm: Trace Attempt  8	[9.78 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2194 <30> }
0.0.L: Trace Attempt  3	[8.88 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1935:precondition1 (31) }
0.0.Ht: A trace with 8 cycles was found. [9.66 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2595:precondition1" was covered in 8 cycles in 9.42 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 8 cycles was found for the property "ack_counter.v_ack_counter._assert_2596" in 9.42 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2596:precondition1" was covered in 8 cycles in 9.42 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 8 cycles was found for the property "ack_counter.v_ack_counter._assert_2609" in 9.42 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2609:precondition1" was covered in 8 cycles in 9.42 s.
0.0.L: Trace Attempt  3	[9.11 s]
0.0.AM: Trace Attempt  1	[0.57 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2601 <32> }
0.0.AM: Trace Attempt  2	[0.67 s]
0.0.AM: Trace Attempt  3	[0.67 s]
0.0.Ht: Trace Attempt 11	[9.84 s]
0.0.Ht: A trace with 11 cycles was found. [9.87 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 11 cycles was found for the property "ack_counter.v_ack_counter._assert_2209" in 9.61 s.
0.0.Ht: A trace with 11 cycles was found. [9.92 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2209:precondition1" was covered in 11 cycles in 9.63 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 11 cycles was found for the property "ack_counter.v_ack_counter._assert_2559" in 9.63 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2559:precondition1" was covered in 11 cycles in 9.63 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 11 cycles was found for the property "ack_counter.v_ack_counter._assert_2566" in 9.63 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 11 cycles was found for the property "ack_counter.v_ack_counter._assert_2568" in 9.63 s.
0.0.L: Trace Attempt  3	[9.33 s]
0.0.Ht: A trace with 11 cycles was found. [9.93 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 11 cycles was found for the property "ack_counter.v_ack_counter._assert_2227" in 9.69 s.
0: ProofGrid usable level: 3428
0.0.Ht: A trace with 11 cycles was found. [9.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 11 cycles was found for the property "ack_counter.v_ack_counter._assert_2237" in 9.72 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2237:precondition1" was covered in 11 cycles in 9.72 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 11 cycles was found for the property "ack_counter.v_ack_counter._assert_2575" in 9.72 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2575:precondition1" was covered in 11 cycles in 9.72 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 11 cycles was found for the property "ack_counter.v_ack_counter._assert_2581" in 9.72 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2581:precondition1" was covered in 11 cycles in 9.72 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 11 cycles was found. [9.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 11 cycles was found for the property "ack_counter.v_ack_counter._assert_2544" in 9.77 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2544:precondition1" was covered in 11 cycles in 9.77 s.
0.0.Ht: A trace with 11 cycles was found. [9.99 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 11 cycles was found for the property "ack_counter.v_ack_counter._assert_2567" in 9.81 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2567:precondition1" was covered in 11 cycles in 9.81 s.
0.0.Ht: Trace Attempt 12	[10.03 s]
0.0.Bm: Trace Attempt 11	[10.06 s]
0.0.Bm: A trace with 11 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1908:precondition1" was covered in 7 cycles in 10.00 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2568:precondition1" was covered in 11 cycles in 10.00 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2894:precondition1" was covered in 7 cycles in 10.00 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2897:precondition1" was covered in 7 cycles in 10.00 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_902" was proven in 8.29 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2613 <33> }
0.0.L: Trace Attempt  3	[9.54 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2858:precondition1 (34) }
0.0.L: Trace Attempt  3	[9.66 s]
0.0.B: Trace Attempt 22	[1.01 s]
0.0.B: Per property time limit expired (1.00 s) [1.08 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_72:precondition1"	[0.82 s].
0.0.AM: Trace Attempt  8	[0.74 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_72:precondition1"	[0.82 s].
0.0.N: Trace Attempt 20	[0.94 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_72:precondition1"	[0.86 s].
0.0.Bm: Trace Attempt 12	[10.41 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_73"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_73"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_73"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_73" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_924" was proven in 8.93 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1708:precondition1 (35) }
0.0.L: Trace Attempt  3	[9.89 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  5	[0.16 s]
0.0.Ht: Trace Attempt 15	[10.46 s]
0.0.Ht: A trace with 15 cycles was found. [10.54 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2149:precondition1" was covered in 15 cycles in 10.55 s.
0.0.Ht: Trace Attempt 16	[10.61 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_929" was proven in 9.10 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_933" was proven in 9.10 s.
0.0.Bm: Trace Attempt 15	[10.66 s]
0.0.Bm: A trace with 15 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2094:precondition1" was covered in 10 cycles in 10.86 s.
0.0.Bm: Trace Attempt 16	[10.99 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1908:precondition1 (36) }
0.0.L: Trace Attempt  3	[10.15 s]
0.0.AM: Trace Attempt  1	[0.32 s]
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.44 s]
0.0.AM: Trace Attempt  5	[0.45 s]
0.0.N: Trace Attempt  1	[0.49 s]
0.0.N: Trace Attempt  2	[0.51 s]
0.0.N: Trace Attempt  3	[0.54 s]
0.0.N: Trace Attempt  5	[0.56 s]
0.0.Ht: Trace Attempt 17	[10.85 s]
0.0.Ht: A trace with 17 cycles was found. [10.89 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 17 cycles was found for the property "ack_counter.v_ack_counter._assert_2562" in 10.81 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2767:precondition1 (37) }
0.0.L: Trace Attempt  3	[10.37 s]
0: ProofGrid usable level: 3412
0.0.Ht: A trace with 17 cycles was found. [10.98 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2562:precondition1" was covered in 17 cycles in 10.83 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 17 cycles was found for the property "ack_counter.v_ack_counter._assert_2565" in 10.83 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2565:precondition1" was covered in 17 cycles in 10.83 s.
0.0.Ht: Trace Attempt 18	[11.04 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2532 <38> }
0.0.L: Trace Attempt  3	[10.66 s]
0.0.AM: Trace Attempt 14	[0.88 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_73"	[0.99 s].
0.0.N: Trace Attempt 15	[0.85 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_73"	[0.99 s].
0.0.Bm: Trace Attempt 21	[11.44 s]
0.0.Bm: A trace with 21 cycles was found. [11.47 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2524:precondition1" was covered in 21 cycles in 11.34 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1 <39> }
0.0.B: Trace Attempt 21	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_73"	[1.01 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_73:precondition1"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_73:precondition1" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_73:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  5	[0.05 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_73:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.Bm: Trace Attempt 22	[11.50 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.L: Trace Attempt  3	[10.93 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  1	[0.21 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1841:precondition1 (40) }
0.0.L: Trace Attempt  3	[11.17 s]
0.0.AM: Trace Attempt  2	[0.34 s]
0.0.AM: Trace Attempt  3	[0.34 s]
0.0.AM: Trace Attempt  5	[0.37 s]
0.0.L: A trace with 42 cycles was found. [11.35 s]
INFO (IPF047): 0.0.L: The cover property "ack_counter.v_ack_counter._assert_1839:precondition1" was covered in 42 cycles in 9.97 s.
0: ProofGrid usable level: 3407
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1839:precondition1 (41) }
0.0.N: Trace Attempt  1	[0.68 s]
0.0.N: Trace Attempt  2	[0.73 s]
0.0.N: Trace Attempt  3	[0.73 s]
0.0.N: Trace Attempt  5	[0.74 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1065" was proven in 10.12 s.
0.0.L: Trace Attempt  3	[11.54 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1073" was proven in 10.53 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2280 <42> }
0.0.L: Trace Attempt  3	[11.76 s]
0.0.AM: Trace Attempt 16	[0.92 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_73:precondition1"	[0.90 s].
0.0.N: Trace Attempt  9	[0.76 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_73:precondition1"	[0.90 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_74"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  1	[0.17 s]
0.0.AM: Trace Attempt  2	[0.21 s]
0.0.AM: Trace Attempt  3	[0.21 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_74"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_74" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2357 <43> }
0.0.L: Trace Attempt  3	[11.99 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2563 <44> }
0.0.B: Trace Attempt 23	[0.97 s]
0.0.B: Per property time limit expired (1.00 s) [1.02 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_73:precondition1"	[1.22 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_74"	[0.00 s].
0.0.B: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1100" was proven in 11.15 s.
0.0.L: Trace Attempt  3	[12.23 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2115:precondition1 (45) }
0.0.N: Trace Attempt  1	[0.61 s]
0.0.Bm: Trace Attempt 40	[12.97 s]
0.0.Bm: A trace with 40 cycles was found. [13.12 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1655:precondition1" was covered in 40 cycles in 12.92 s.
0.0.Bm: Trace Attempt 41	[13.17 s]
0.0.L: Trace Attempt  3	[12.45 s]
0: ProofGrid usable level: 3403
0.0.N: Trace Attempt  2	[0.66 s]
0.0.N: Trace Attempt  3	[0.66 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1126" was proven in 11.62 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2783:precondition1 (46) }
0.0.Bm: Trace Attempt 42	[13.29 s]
0.0.Bm: A trace with 42 cycles was found. [13.40 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1588:precondition1" was covered in 42 cycles in 13.38 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1839:precondition1" was covered in 41 cycles in 13.38 s.
0.0.L: Trace Attempt  3	[12.72 s]
0.0.AM: Trace Attempt  1	[0.92 s]
0.0.Ht: Trace Attempt 42	[13.17 s]
0.0.Ht: A trace with 42 cycles was found. [13.34 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1593:precondition1" was covered in 42 cycles in 13.31 s.
0.0.Ht: Trace Attempt 43	[13.39 s]
0.0.Bm: Trace Attempt 43	[13.52 s]
0.0.N: Trace Attempt 20	[0.77 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_74"	[0.88 s].
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2590 <47> }
0.0.B: Trace Attempt 21	[0.95 s]
0.0.B: Per property time limit expired (1.00 s) [1.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_74"	[0.88 s].
0.0.AM: Trace Attempt  2	[1.06 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_74"	[0.88 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_74:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_74:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_74:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_74:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Ht: A trace with 43 cycles was found. [13.47 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1626:precondition1" was covered in 43 cycles in 13.34 s.
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.L: Trace Attempt  3	[12.98 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1155" was proven in 11.77 s.
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.Ht: Trace Attempt 44	[13.58 s]
0.0.Ht: A trace with 44 cycles was found. [13.61 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1666:precondition1" was covered in 44 cycles in 13.38 s.
0.0.Ht: Trace Attempt 45	[13.74 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2770:precondition1 (48) }
0.0.L: Trace Attempt  3	[13.22 s]
0: ProofGrid usable level: 3397
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2187 <49> }
0.0.L: Trace Attempt  3	[13.43 s]
0.0.N: Trace Attempt  1	[0.55 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2193 <50> }
0.0.N: Trace Attempt  2	[0.62 s]
0.0.N: Trace Attempt  3	[0.62 s]
0.0.Ht: Trace Attempt 51	[14.21 s]
0.0.Ht: A trace with 51 cycles was found. [14.23 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1362:precondition1" was covered in 51 cycles in 14.03 s.
0.0.Bm: Trace Attempt 51	[14.42 s]
0.0.Bm: A trace with 51 cycles was found. [14.53 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1368:precondition1" was covered in 51 cycles in 14.28 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1513:precondition1" was covered in 51 cycles in 14.28 s.
0.0.L: Trace Attempt  3	[13.66 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_86 <51> }
0.0.AM: Trace Attempt  1	[0.74 s]
0.0.AM: Trace Attempt  2	[0.80 s]
0.0.AM: Trace Attempt  3	[0.81 s]
0.0.AM: Trace Attempt  7	[0.83 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_74:precondition1"	[0.84 s].
0.0.N: Trace Attempt 19	[0.93 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_74:precondition1"	[0.84 s].
0.0.Ht: Trace Attempt 52	[14.60 s]
0.0.Bm: Trace Attempt 52	[14.61 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1210" was proven in 12.57 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1218" was proven in 12.58 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1223" was proven in 12.58 s.
0.0.L: Trace Attempt  3	[13.92 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_75"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_75"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_75" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.Bm: A trace with 52 cycles was found. [14.74 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1427:precondition1" was covered in 52 cycles in 14.31 s.
0.0.B: Trace Attempt 26	[1.05 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_74:precondition1"	[1.03 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_75"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.19 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2782:precondition1 (52) }
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.L: Trace Attempt  3	[14.26 s]
0.0.Bm: Trace Attempt 53	[14.82 s]
0.0.Bm: A trace with 53 cycles was found. [15.00 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1474:precondition1" was covered in 53 cycles in 14.50 s.
0.0.Ht: Trace Attempt 53	[14.83 s]
0.0.Ht: A trace with 53 cycles was found. [14.84 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1419:precondition1" was covered in 53 cycles in 14.39 s.
0.0.Ht: Trace Attempt 54	[14.95 s]
0.0.AM: Trace Attempt  1	[0.42 s]
0.0.Bm: Trace Attempt 54	[15.15 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2407:precondition1 (53) }
0.0.Ht: A trace with 54 cycles was found. [15.04 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1404:precondition1" was covered in 54 cycles in 14.60 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1416:precondition1" was covered in 54 cycles in 14.60 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1418:precondition1" was covered in 54 cycles in 14.60 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1478:precondition1" was covered in 54 cycles in 14.60 s.
0.0.L: Trace Attempt  3	[14.53 s]
0.0.AM: Trace Attempt  2	[0.58 s]
0.0.AM: Trace Attempt  3	[0.58 s]
0: ProofGrid usable level: 3384
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1263" was proven in 13.32 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2356 <54> }
0.0.L: Trace Attempt  3	[14.79 s]
0.0.Ht: Trace Attempt 57	[15.27 s]
0.0.Ht: A trace with 57 cycles was found. [15.34 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1753:precondition1" was covered in 57 cycles in 15.14 s.
0.0.N: Trace Attempt 18	[0.87 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_75"	[0.99 s].
0.0.Ht: Trace Attempt 58	[15.60 s]
0.0.AM: Trace Attempt  6	[0.68 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_75"	[0.99 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_75:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_75:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_75:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2091:precondition1 (55) }
0.0.B: Trace Attempt 24	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_75"	[0.89 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_75:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.L: Trace Attempt  3	[15.13 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.19 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.Bm: Trace Attempt 60	[15.81 s]
0.0.Bm: A trace with 60 cycles was found. [15.92 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2251:precondition1" was covered in 60 cycles in 15.67 s.
0.0.Ht: Trace Attempt 60	[15.69 s]
0.0.Ht: A trace with 60 cycles was found. [15.73 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 60 cycles was found for the property "ack_counter.v_ack_counter._assert_2251" in 15.57 s.
0.0.Ht: Trace Attempt 61	[15.86 s]
0.0.Bm: Trace Attempt 61	[16.06 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2144:precondition1 (56) }
0.0.AM: Trace Attempt  1	[0.42 s]
0.0.L: Trace Attempt  3	[15.45 s]
0.0.Ht: Trace Attempt 63	[15.98 s]
0.0.Ht: A trace with 63 cycles was found. [16.02 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1012:precondition1" was covered in 63 cycles in 15.91 s.
0.0.AM: Trace Attempt  2	[0.54 s]
0.0.AM: Trace Attempt  3	[0.55 s]
0.0.Ht: Trace Attempt 64	[16.20 s]
0: ProofGrid usable level: 3379
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2227 <57> }
0.0.L: Trace Attempt  3	[15.72 s]
0.0.Ht: A trace with 64 cycles was found. [16.25 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1215:precondition1" was covered in 64 cycles in 15.96 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1362" was proven in 14.50 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2453 <58> }
0.0.Ht: Trace Attempt 65	[16.37 s]
0.0.Ht: A trace with 65 cycles was found. [16.44 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1071:precondition1" was covered in 65 cycles in 16.43 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1223:precondition1" was covered in 65 cycles in 16.43 s.
0.0.L: Trace Attempt  3	[15.99 s]
0.0.AM: Trace Attempt 15	[0.94 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_75:precondition1"	[1.29 s].
0.0.N: Trace Attempt 18	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_75:precondition1"	[1.29 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_76"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_76"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_76" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt 66	[16.62 s]
0.0.B: Trace Attempt 33	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_75:precondition1"	[1.20 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_76"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.Ht: A trace with 66 cycles was found. [16.65 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1229:precondition1" was covered in 66 cycles in 16.46 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2329 <59> }
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.L: Trace Attempt  3	[16.25 s]
0.0.Ht: Trace Attempt 67	[16.77 s]
0.0.Ht: A trace with 67 cycles was found. [16.83 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1174:precondition1" was covered in 67 cycles in 16.50 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1222:precondition1" was covered in 67 cycles in 16.50 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1225:precondition1" was covered in 67 cycles in 16.50 s.
0.0.Ht: Trace Attempt 68	[16.96 s]
0.0.AM: Trace Attempt  1	[0.42 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2108:precondition1 (60) }
0.0.Oh: A proof was found: No trace exists. [12.12 s]
INFO (IPF057): 0.0.Oh: The property "ack_counter.v_ack_counter._assert_1755" was proven in 15.14 s.
0.0.L: Trace Attempt  3	[16.49 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.51 s]
0.0.Ht: Trace Attempt 69	[17.04 s]
0.0.Ht: A trace with 69 cycles was found. [17.08 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1155:precondition1" was covered in 69 cycles in 16.82 s.
0: ProofGrid usable level: 3369
0.0.Ht: Trace Attempt 70	[17.21 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2256:precondition1 (61) }
0.0.L: Trace Attempt  3	[16.74 s]
0.0.N: Trace Attempt  1	[0.73 s]
0.0.Ht: A trace with 70 cycles was found. [17.26 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1101:precondition1" was covered in 70 cycles in 17.32 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1103:precondition1" was covered in 70 cycles in 17.32 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1152:precondition1" was covered in 70 cycles in 17.32 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1154:precondition1" was covered in 70 cycles in 17.32 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1160:precondition1" was covered in 70 cycles in 17.32 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1417" was proven in 15.75 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1419" was proven in 15.75 s.
0.0.N: Trace Attempt  2	[0.77 s]
0.0.N: Trace Attempt  3	[0.77 s]
0.0.Ht: A trace with 70 cycles was found. [17.43 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1102:precondition1" was covered in 70 cycles in 17.36 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2671:precondition1 (62) }
0.0.L: Trace Attempt  3	[16.93 s]
0.0.N: Trace Attempt  8	[0.81 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_76"	[0.93 s].
0.0.Bm: Trace Attempt 71	[17.66 s]
0.0.Bm: A trace with 71 cycles was found. [17.74 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 71 cycles was found for the property "ack_counter.v_ack_counter._assert_2630" in 17.54 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2630:precondition1" was covered in 71 cycles in 17.54 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 71 cycles was found for the property "ack_counter.v_ack_counter._assert_2631" in 17.54 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2631:precondition1" was covered in 71 cycles in 17.54 s.
0.0.AM: Trace Attempt 14	[0.97 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_76"	[0.97 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_76:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_76:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_76:precondition1" in 0.00 s.
0.0.Bm: Trace Attempt 72	[17.76 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 21	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_76"	[0.99 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_76:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2188 <63> }
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.L: Trace Attempt  3	[17.20 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1452" was proven in 15.85 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2370 <64> }
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1459" was proven in 16.19 s.
0.0.L: Trace Attempt  3	[17.46 s]
0.0.AM: Trace Attempt  1	[0.48 s]
0.0.AM: Trace Attempt  2	[0.55 s]
0.0.AM: Trace Attempt  3	[0.55 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2400 <65> }
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1472" was proven in 16.35 s.
0: ProofGrid usable level: 3354
0.0.N: Trace Attempt  1	[0.63 s]
0.0.N: Trace Attempt  2	[0.66 s]
0.0.N: Trace Attempt  3	[0.66 s]
0.0.L: Trace Attempt  3	[17.72 s]
0.0.Ht: Trace Attempt 79	[18.22 s]
0.0.Ht: A trace with 79 cycles was found. [18.26 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1590:precondition1" was covered in 79 cycles in 18.15 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1479" was proven in 16.58 s.
0.0.Ht: Trace Attempt 80	[18.42 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2161 <66> }
0.0.L: Trace Attempt  3	[17.97 s]
0.0.Bm: Trace Attempt 80	[18.57 s]
0.0.Bm: A trace with 80 cycles was found. [18.69 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1313:precondition1" was covered in 80 cycles in 18.36 s.
0.0.Bm: Trace Attempt 81	[18.75 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2207:precondition1 (67) }
0.0.AM: Trace Attempt  7	[0.59 s]
0.0.AM: Per property time limit expired (1.00 s) [1.03 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_76:precondition1"	[1.16 s].
0.0.N: Trace Attempt 17	[0.89 s]
0.0.N: Per property time limit expired (1.00 s) [1.03 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_76:precondition1"	[1.16 s].
0.0.B: Trace Attempt 22	[0.99 s]
0.0.B: Per property time limit expired (1.00 s) [1.05 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_76:precondition1"	[1.14 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_77"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_77"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_77" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  3	[18.20 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_77"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.Bm: Trace Attempt 82	[18.80 s]
0.0.Bm: A trace with 82 cycles was found. [18.98 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_903:precondition1" was covered in 82 cycles in 18.73 s.
0.0.B: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.Bm: Trace Attempt 83	[19.06 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1884:precondition1 (68) }
0.0.L: Trace Attempt  3	[18.44 s]
0.0.Ht: Trace Attempt 83	[19.02 s]
0.0.Ht: A trace with 83 cycles was found. [19.06 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1672:precondition1" was covered in 83 cycles in 18.78 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1681:precondition1" was covered in 83 cycles in 18.78 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1684:precondition1" was covered in 83 cycles in 18.78 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1522" was proven in 17.21 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1524" was proven in 17.21 s.
0.0.AM: Trace Attempt  1	[0.36 s]
0.0.Bm: A trace with 83 cycles was found. [19.25 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1673:precondition1" was covered in 83 cycles in 18.95 s.
0.0.Ht: Trace Attempt 84	[19.22 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2781:precondition1 (69) }
0.0.AM: Trace Attempt  2	[0.46 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0: ProofGrid usable level: 3344
0.0.L: Trace Attempt  3	[18.70 s]
0.0.Ht: A trace with 84 cycles was found. [19.28 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_944:precondition1" was covered in 84 cycles in 19.01 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1539" was proven in 17.43 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2409 <70> }
0.0.L: Trace Attempt  3	[18.94 s]
0.0.Ht: Trace Attempt 86	[19.53 s]
0.0.Ht: A trace with 86 cycles was found. [19.57 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_920:precondition1" was covered in 86 cycles in 19.33 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_943:precondition1" was covered in 86 cycles in 19.33 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2371 <71> }
0.0.L: Trace Attempt  3	[19.15 s]
0.0.N: Trace Attempt 15	[0.93 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_77"	[0.77 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_77:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_77:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Bm: Trace Attempt 86	[19.75 s]
0.0.Bm: A trace with 86 cycles was found. [19.89 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_929:precondition1" was covered in 86 cycles in 19.49 s.
0.0.Bm: Trace Attempt 87	[19.97 s]
0.0.AM: Trace Attempt 13	[0.91 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_77"	[0.80 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_77:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt 87	[19.90 s]
0.0.B: Trace Attempt 22	[0.99 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_77"	[0.95 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_77:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2344 <72> }
0.0.B: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.L: Trace Attempt  3	[19.39 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1593" was proven in 17.94 s.
0.0.B: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.Bm: A trace with 87 cycles was found. [20.17 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_942:precondition1" was covered in 87 cycles in 19.68 s.
0.0.Ht: A trace with 87 cycles was found. [19.96 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_939:precondition1" was covered in 87 cycles in 19.57 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_958:precondition1" was covered in 87 cycles in 19.57 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2325 <73> }
0.0.L: Trace Attempt  3	[19.63 s]
0: ProofGrid usable level: 3336
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2237 <74> }
0.0.Ht: A trace with 87 cycles was found. [20.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 87 cycles was found for the property "ack_counter.v_ack_counter._assert_2141" in 19.75 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2141:precondition1" was covered in 87 cycles in 19.75 s.
0.0.AM: Trace Attempt  1	[0.57 s]
0.0.L: Trace Attempt  3	[19.78 s]
0.0.AM: Trace Attempt  2	[0.67 s]
0.0.AM: Trace Attempt  3	[0.67 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1629" was proven in 18.52 s.
0.0.Ht: Trace Attempt 88	[20.34 s]
0.0.Ht: A trace with 88 cycles was found. [20.40 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_974:precondition1" was covered in 88 cycles in 20.15 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_110 <75> }
0.0.L: Trace Attempt  3	[19.99 s]
0.0.Ht: A trace with 88 cycles was found. [20.59 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 88 cycles was found for the property "ack_counter.v_ack_counter._assert_2140" in 20.20 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2140:precondition1" was covered in 88 cycles in 20.20 s.
0.0.Ht: Trace Attempt 89	[20.72 s]
0.0.Oh: A proof was found: No trace exists. [16.55 s]
INFO (IPF057): 0.0.Oh: The property "ack_counter.v_ack_counter._assert_2993" was proven in 18.61 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2886:precondition1 (76) }
0.0.N: Trace Attempt 15	[0.92 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_77:precondition1"	[0.94 s].
0.0.B: Trace Attempt 19	[0.83 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_77:precondition1"	[0.76 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_78"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_78"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_78" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  8	[0.70 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_77:precondition1"	[0.91 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_78"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.L: Trace Attempt  3	[20.28 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  4	[0.15 s]
0: ProofGrid usable level: 3329
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2202 <77> }
0.0.L: Trace Attempt  3	[20.54 s]
0.0.AM: Trace Attempt  1	[0.39 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.AM: Trace Attempt  4	[0.47 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1671" was proven in 19.54 s.
0.0.Ht: Trace Attempt 94	[21.15 s]
0.0.Ht: A trace with 94 cycles was found. [21.18 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1578:precondition1" was covered in 94 cycles in 21.16 s.
0.0.Ht: Trace Attempt 95	[21.39 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1677" was proven in 19.58 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2647 <78> }
0.0.L: Trace Attempt  3	[20.81 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1684" was proven in 19.59 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2197 <79> }
0.0.Ht: A trace with 95 cycles was found. [21.49 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1287:precondition1" was covered in 95 cycles in 21.20 s.
0.0.L: Trace Attempt  3	[21.10 s]
0.0.N: Trace Attempt 35	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_78"	[1.35 s].
0.0.AM: Trace Attempt 13	[0.84 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_78"	[1.35 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_78:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_127:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_128:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_78:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_127:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_128:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_78:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_127:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_128:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2889:precondition1 (80) }
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  4	[0.10 s]
0.0.Ht: Trace Attempt 97	[21.71 s]
0.0.Ht: A trace with 97 cycles was found. [21.81 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_828:precondition1" was covered in 97 cycles in 21.69 s.
0.0.Ht: Trace Attempt 98	[21.98 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1703" was proven in 20.11 s.
0.0.L: Trace Attempt  3	[21.35 s]
0.0.B: Trace Attempt 24	[1.06 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_78"	[1.42 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_78:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_127:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_128:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1720" was proven in 20.24 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_83 <81> }
0.0.L: Trace Attempt  3	[21.65 s]
0.0.AM: Trace Attempt  1	[0.47 s]
0.0.Ht: Trace Attempt 100	[22.13 s]
0.0.Ht: A trace with 100 cycles was found. [22.21 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_816:precondition1" was covered in 100 cycles in 22.18 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1410:precondition1" was covered in 100 cycles in 22.18 s.
0.0.Ht: Trace Attempt 101	[22.33 s]
0: ProofGrid usable level: 3319
0.0.AM: Trace Attempt  2	[0.55 s]
0.0.AM: Trace Attempt  3	[0.56 s]
0.0.AM: Trace Attempt  4	[0.57 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2143:precondition1 (82) }
0.0.Ht: A trace with 101 cycles was found. [22.39 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_768:precondition1" was covered in 101 cycles in 22.24 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_773:precondition1" was covered in 101 cycles in 22.24 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1096:precondition1" was covered in 101 cycles in 22.24 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1646:precondition1" was covered in 101 cycles in 22.24 s.
0.0.L: Trace Attempt  3	[21.90 s]
0.0.N: Trace Attempt  1	[0.66 s]
0.0.N: Trace Attempt  2	[0.69 s]
0.0.N: Trace Attempt  3	[0.69 s]
0.0.N: Trace Attempt  4	[0.72 s]
0.0.Ht: Trace Attempt 102	[22.52 s]
0.0.Ht: A trace with 102 cycles was found. [22.56 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_796:precondition1" was covered in 102 cycles in 22.65 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1459:precondition1" was covered in 102 cycles in 22.65 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1461:precondition1" was covered in 102 cycles in 22.65 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1463:precondition1" was covered in 102 cycles in 22.65 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1475:precondition1" was covered in 102 cycles in 22.65 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2853 <83> }
0.0.N: Trace Attempt 24	[0.85 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_78:precondition1"	[1.04 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_127:precondition1"	[1.04 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_128:precondition1"	[1.04 s].
0.0.L: Trace Attempt  3	[22.23 s]
0.0.AM: Trace Attempt 17	[0.93 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_78:precondition1"	[1.04 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_127:precondition1"	[1.04 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_128:precondition1"	[1.04 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_79"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_79"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_79" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt 19	[0.83 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_78:precondition1"	[0.98 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_127:precondition1"	[0.98 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_128:precondition1"	[0.98 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_79"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.Ht: A trace with 102 cycles was found. [22.77 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 102 cycles was found for the property "ack_counter.v_ack_counter._assert_2662" in 22.70 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2662:precondition1" was covered in 102 cycles in 22.70 s.
0.0.Bm: Trace Attempt 102	[22.70 s]
0.0.Bm: A trace with 102 cycles was found. [22.95 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2896:precondition1" was covered in 102 cycles in 22.88 s.
0.0.B: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1772" was proven in 21.17 s.
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.B: Trace Attempt  3	[0.12 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2507 <84> }
0.0.B: Trace Attempt  4	[0.16 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: A trace with 102 cycles was found. [23.12 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2780:precondition1" was covered in 102 cycles in 22.93 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1779" was proven in 21.22 s.
0: ProofGrid usable level: 3304
0.0.L: Trace Attempt  3	[22.48 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2369 <85> }
0.0.B: Trace Attempt  5	[0.18 s]
0.0.AM: Trace Attempt  1	[0.25 s]
0.0.AM: Trace Attempt  2	[0.29 s]
0.0.AM: Trace Attempt  3	[0.29 s]
0.0.AM: Trace Attempt  5	[0.31 s]
0.0.Ht: A trace with 102 cycles was found. [22.90 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 102 cycles was found for the property "ack_counter.v_ack_counter._assert_2780" in 22.84 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 102 cycles was found for the property "ack_counter.v_ack_counter._assert_2896" in 22.84 s.
0.0.Ht: Trace Attempt 103	[23.33 s]
0.0.L: Trace Attempt  3	[22.74 s]
0.0.Bm: Trace Attempt 103	[23.47 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2351 <86> }
0.0.L: Trace Attempt  3	[22.91 s]
0.0.Ht: A trace with 103 cycles was found. [23.44 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_793:precondition1" was covered in 103 cycles in 23.19 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_806:precondition1" was covered in 103 cycles in 23.19 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_807:precondition1" was covered in 103 cycles in 23.19 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1528:precondition1" was covered in 103 cycles in 23.19 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2341 <87> }
0.0.AM: Trace Attempt  1	[0.92 s]
0.0.L: Trace Attempt  3	[23.22 s]
0.0.N: Trace Attempt 17	[0.82 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_79"	[0.90 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_79:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_129:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_130:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_79:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_129:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_130:precondition1" in 0.00 s.
0.0.AM: Trace Attempt  2	[1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_79"	[0.90 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_79:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_129:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_130:precondition1"	[0.00 s].
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  4	[0.04 s]
0.0.AM: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt 104	[23.68 s]
0.0.Ht: A trace with 104 cycles was found. [23.71 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1522:precondition1" was covered in 104 cycles in 23.61 s.
0.0.B: Trace Attempt 21	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_79"	[0.94 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_79:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_129:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_130:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt 105	[23.92 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.AM: Trace Attempt  5	[0.16 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.N: Trace Attempt  5	[0.17 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2327 <88> }
0.0.B: Trace Attempt  5	[0.11 s]
0.0.Ht: A trace with 105 cycles was found. [23.96 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1506:precondition1" was covered in 105 cycles in 24.04 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1520:precondition1" was covered in 105 cycles in 24.04 s.
0.0.L: Trace Attempt  3	[23.47 s]
0.0.Oh: A proof was found: No trace exists. [20.13 s]
INFO (IPF057): 0.0.Oh: The property "ack_counter.v_ack_counter._assert_3000" was proven in 22.38 s.
0.0.Bm: Trace Attempt 105	[24.08 s]
0.0.Bm: A trace with 105 cycles was found. [24.24 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1516:precondition1" was covered in 105 cycles in 24.24 s.
0.0.Bm: Trace Attempt 106	[24.32 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2145 <89> }
0.0.L: Trace Attempt  3	[23.72 s]
0: ProofGrid usable level: 3293
0.0.Bm: A trace with 106 cycles was found. [24.46 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_844:precondition1" was covered in 106 cycles in 24.65 s.
0.0.AM: Trace Attempt  1	[0.62 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2335 <90> }
0.0.Bm: A trace with 106 cycles was found. [24.62 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2887:precondition1" was covered in 106 cycles in 24.68 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2888:precondition1" was covered in 106 cycles in 24.68 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2908:precondition1" was covered in 106 cycles in 24.68 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2916:precondition1" was covered in 106 cycles in 24.68 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt 106	[24.24 s]
0.0.Ht: A trace with 106 cycles was found. [24.46 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 106 cycles was found for the property "ack_counter.v_ack_counter._assert_2887" in 24.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 106 cycles was found for the property "ack_counter.v_ack_counter._assert_2888" in 24.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 106 cycles was found for the property "ack_counter.v_ack_counter._assert_2908" in 24.61 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 106 cycles was found for the property "ack_counter.v_ack_counter._assert_2916" in 24.61 s.
0.0.Ht: Trace Attempt 107	[24.58 s]
0.0.L: Trace Attempt  3	[23.98 s]
0.0.AM: Trace Attempt  2	[0.74 s]
0.0.AM: Trace Attempt  3	[0.74 s]
0.0.AM: Trace Attempt  5	[0.77 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_154 <91> }
0.0.L: Trace Attempt  3	[24.23 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_79:precondition1"	[1.06 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_129:precondition1"	[1.06 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_130:precondition1"	[1.06 s].
0.0.N: Trace Attempt 17	[0.68 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_79:precondition1"	[1.06 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_129:precondition1"	[1.06 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_130:precondition1"	[1.06 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_80:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_80:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_80:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt 109	[24.79 s]
0.0.Ht: A trace with 109 cycles was found. [24.84 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_680:precondition1" was covered in 109 cycles in 24.75 s.
0.0.Ht: Trace Attempt 110	[25.00 s]
0.0.B: Trace Attempt 21	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_79:precondition1"	[1.46 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_129:precondition1"	[1.46 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_130:precondition1"	[1.46 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_80:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0: ProofGrid usable level: 3283
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2263 <92> }
0.0.L: Trace Attempt  3	[24.47 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.AM: Trace Attempt  5	[0.13 s]
0.0.AM: Trace Attempt  1	[0.29 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.N: Trace Attempt  2	[0.19 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.N: Trace Attempt  5	[0.21 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_91 <93> }
0.0.L: Trace Attempt  3	[24.74 s]
0.0.AM: Trace Attempt  2	[0.43 s]
0.0.AM: Trace Attempt  3	[0.43 s]
0.0.AM: Trace Attempt  5	[0.45 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_3019 <94> }
0.0.L: Trace Attempt  3	[24.94 s]
0.0.Ht: Trace Attempt 114	[25.45 s]
0.0.Ht: A trace with 114 cycles was found. [25.48 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_698:precondition1" was covered in 114 cycles in 25.49 s.
0.0.Bm: Trace Attempt 114	[25.51 s]
0.0.Bm: A trace with 114 cycles was found. [25.72 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_701:precondition1" was covered in 114 cycles in 25.68 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_704:precondition1" was covered in 114 cycles in 25.68 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_87 <95> }
0.0.L: Trace Attempt  3	[25.09 s]
0.0.Bm: Trace Attempt 115	[25.82 s]
0.0.N: Trace Attempt 15	[0.81 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_80:precondition1"	[0.83 s].
0.0.AM: Trace Attempt 16	[1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_80:precondition1"	[0.83 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_121"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_121"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_121" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_3017 <96> }
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.L: Trace Attempt  3	[25.35 s]
0.0.Ht: Trace Attempt 115	[25.96 s]
0.0.B: Trace Attempt 23	[0.87 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_80:precondition1"	[0.48 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_121"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  5	[0.19 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2259:precondition1 (97) }
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.L: Trace Attempt  3	[25.58 s]
0.0.AM: Trace Attempt  1	[0.42 s]
0.0.Ht: Trace Attempt 120	[26.16 s]
0.0.Ht: A trace with 120 cycles was found. [26.17 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1656:precondition1" was covered in 120 cycles in 26.03 s.
0: ProofGrid usable level: 3279
0.0.AM: Trace Attempt  2	[0.51 s]
0.0.AM: Trace Attempt  3	[0.52 s]
0.0.AM: Trace Attempt  5	[0.54 s]
0.0.Ht: Trace Attempt 121	[26.49 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1330 <98> }
0.0.L: Trace Attempt  3	[25.85 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_3021 <99> }
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2012" was proven in 24.84 s.
0.0.L: Trace Attempt  3	[26.11 s]
0.0.Bm: Trace Attempt 122	[26.77 s]
0.0.Bm: A trace with 122 cycles was found. [26.86 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1662:precondition1" was covered in 122 cycles in 26.61 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1670:precondition1" was covered in 122 cycles in 26.61 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1671:precondition1" was covered in 122 cycles in 26.61 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1680:precondition1" was covered in 122 cycles in 26.61 s.
0.0.Bm: Trace Attempt 123	[26.90 s]
0.0.N: Trace Attempt  1	[0.97 s]
0.0.N: Trace Attempt  2	[0.99 s]
0.0.N: Trace Attempt  3	[0.99 s]
0.0.AM: Trace Attempt  1	[1.01 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_121"	[1.27 s].
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_109 <100> }
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_121"	[1.27 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_121:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_122:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_121:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_122:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_121:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_122:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.L: Trace Attempt  3	[26.38 s]
0.0.B: Trace Attempt 24	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_121"	[1.27 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_121:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_122:precondition1"	[0.00 s].
0.0.Bm: A trace with 123 cycles was found. [27.07 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_578:precondition1" was covered in 123 cycles in 27.02 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1328 <101> }
0.0.B: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.AM: Trace Attempt  5	[0.14 s]
0.0.L: Trace Attempt  3	[26.57 s]
0.0.AM: Trace Attempt  1	[0.32 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1803 <102> }
0.0.L: Trace Attempt  3	[26.75 s]
0.0.AM: Trace Attempt  2	[0.46 s]
0.0.AM: Trace Attempt  3	[0.46 s]
0.0.AM: Trace Attempt  5	[0.47 s]
0: ProofGrid usable level: 3273
0.0.Ht: Trace Attempt 125	[27.21 s]
0.0.Ht: A trace with 125 cycles was found. [27.30 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_579:precondition1" was covered in 125 cycles in 27.40 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_618 <103> }
0.0.Ht: Trace Attempt 126	[27.53 s]
0.0.L: Trace Attempt  3	[26.94 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1323 <104> }
0.0.L: Trace Attempt  3	[27.13 s]
0.0.Ht: A trace with 126 cycles was found. [27.60 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_549:precondition1" was covered in 126 cycles in 27.49 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1325 <105> }
0.0.L: Trace Attempt  3	[27.32 s]
0.0.N: Trace Attempt  1	[1.04 s]
0.0.N: Per property time limit expired (1.00 s) [1.04 s]
0.0.N: Per property time limit expired (1.00 s) [1.04 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_121:precondition1"	[0.73 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_122:precondition1"	[0.73 s].
0.0.AM: Trace Attempt 14	[0.99 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_121:precondition1"	[1.17 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_122:precondition1"	[1.17 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_122"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_122"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_122" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_202 <106> }
0.0.Ht: Trace Attempt 127	[27.81 s]
0.0.Ht: A trace with 127 cycles was found. [27.87 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_537:precondition1" was covered in 127 cycles in 28.04 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1242:precondition1" was covered in 127 cycles in 28.04 s.
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt 20	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_121:precondition1"	[1.22 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_122:precondition1"	[1.22 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_122"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.L: Trace Attempt  3	[27.52 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  5	[0.18 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2372 <107> }
0.0.AM: Trace Attempt  1	[0.31 s]
0.0.Bm: Trace Attempt 127	[28.06 s]
0.0.Bm: A trace with 127 cycles was found. [28.35 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_539:precondition1" was covered in 127 cycles in 28.26 s.
0.0.Bm: Trace Attempt 128	[28.45 s]
0.0.L: Trace Attempt  3	[27.73 s]
0.0.AM: Trace Attempt  2	[0.39 s]
0.0.AM: Trace Attempt  3	[0.42 s]
0.0.AM: Trace Attempt  5	[0.43 s]
0.0.Ht: Trace Attempt 128	[28.43 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_197 <108> }
0: ProofGrid usable level: 3268
0.0.L: Trace Attempt  3	[27.94 s]
0.0.Ht: A trace with 128 cycles was found. [28.51 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_554:precondition1" was covered in 128 cycles in 28.53 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1263:precondition1" was covered in 128 cycles in 28.53 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_199 <109> }
0.0.AM: Trace Attempt  1	[0.84 s]
0.0.L: Trace Attempt  3	[28.24 s]
0.0.AM: Trace Attempt  2	[0.92 s]
0.0.AM: Trace Attempt  3	[0.93 s]
0.0.AM: Trace Attempt  5	[0.94 s]
0.0.AM: Trace Attempt  8	[0.99 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_122"	[0.90 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_123"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt 35	[0.99 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_122"	[0.90 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_123"	[0.00 s].
0.0.B: Trace Attempt 23	[0.84 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_122"	[0.85 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_123"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_123" in 0.00 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_517 <110> }
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.Ht: Trace Attempt 129	[28.74 s]
0.0.Ht: A trace with 129 cycles was found. [28.92 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_574:precondition1" was covered in 129 cycles in 28.96 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_575:precondition1" was covered in 129 cycles in 28.96 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1262:precondition1" was covered in 129 cycles in 28.96 s.
0.0.B: Trace Attempt  4	[0.08 s]
0.0.AM: Trace Attempt  5	[0.10 s]
0.0.L: Trace Attempt  3	[28.50 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.Ht: Trace Attempt 130	[29.18 s]
0.0.N: Trace Attempt  1	[0.23 s]
0.0.N: Trace Attempt  2	[0.26 s]
0.0.N: Trace Attempt  3	[0.26 s]
0.0.N: Trace Attempt  5	[0.27 s]
0.0.AM: Trace Attempt  1	[0.32 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_512 <111> }
0.0.AM: Trace Attempt  2	[0.38 s]
0.0.AM: Trace Attempt  3	[0.39 s]
0.0.L: Trace Attempt  3	[28.77 s]
0.0.AM: Trace Attempt  5	[0.44 s]
0.0.Bm: Trace Attempt 130	[29.34 s]
0.0.Bm: A trace with 130 cycles was found. [29.53 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1259:precondition1" was covered in 130 cycles in 29.44 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1264:precondition1" was covered in 130 cycles in 29.44 s.
0: ProofGrid usable level: 3261
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_518 <112> }
0.0.L: Trace Attempt  3	[29.06 s]
0.0.Bm: A trace with 130 cycles was found. [29.71 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2884:precondition1" was covered in 130 cycles in 29.49 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2909:precondition1" was covered in 130 cycles in 29.49 s.
0.0.Ht: A trace with 130 cycles was found. [29.59 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 130 cycles was found for the property "ack_counter.v_ack_counter._assert_2884" in 29.39 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 130 cycles was found for the property "ack_counter.v_ack_counter._assert_2909" in 29.39 s.
0.0.Bm: Trace Attempt 131	[30.03 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_516 <113> }
0.0.L: Trace Attempt  3	[29.35 s]
0.0.AM: Trace Attempt  1	[0.98 s]
0.0.N: Trace Attempt 16	[0.60 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_123"	[0.79 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_123:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_124:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_123:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_124:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  2	[1.07 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_123"	[0.79 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_123:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_124:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.Ht: Trace Attempt 131	[29.77 s]
0.0.Ht: A trace with 131 cycles was found. [29.88 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_601:precondition1" was covered in 131 cycles in 29.76 s.
0.0.B: Trace Attempt 22	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_123"	[0.87 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_123:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_124:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.06 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2292 <114> }
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.N: Trace Attempt  1	[0.21 s]
0.0.L: Trace Attempt  3	[29.64 s]
0.0.AM: Trace Attempt  5	[0.19 s]
0.0.N: Trace Attempt  2	[0.25 s]
0.0.N: Trace Attempt  3	[0.25 s]
0.0.N: Trace Attempt  5	[0.27 s]
0.0.AM: Trace Attempt  1	[0.39 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1272 <115> }
0: ProofGrid usable level: 3256
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2294" was proven in 28.46 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2295" was proven in 28.46 s.
0.0.L: Trace Attempt  3	[29.94 s]
0.0.Bm: Trace Attempt 132	[30.37 s]
0.0.Bm: A trace with 132 cycles was found. [30.62 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1053:precondition1" was covered in 132 cycles in 30.22 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1098:precondition1" was covered in 132 cycles in 30.22 s.
0.0.AM: Trace Attempt  2	[0.50 s]
0.0.AM: Trace Attempt  3	[0.51 s]
0.0.AM: Trace Attempt  5	[0.53 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2300" was proven in 28.51 s.
0.0.Bm: Trace Attempt 133	[30.72 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_519 <116> }
0.0.L: Trace Attempt  3	[30.21 s]
0.0.Ht: Trace Attempt 132	[30.85 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1274 <117> }
0.0.N: Trace Attempt 15	[0.88 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_123:precondition1"	[0.92 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_124:precondition1"	[0.92 s].
0.0.AM: Trace Attempt 16	[0.99 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_123:precondition1"	[0.92 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_124:precondition1"	[0.92 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_125"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_125"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_125" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 20	[0.88 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_123:precondition1"	[0.84 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_124:precondition1"	[0.84 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_125"	[0.00 s].
0.0.Bm: Trace Attempt 134	[30.88 s]
0.0.Bm: A trace with 134 cycles was found. [31.15 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1126:precondition1" was covered in 134 cycles in 30.78 s.
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.L: Trace Attempt  3	[30.49 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.Bm: Trace Attempt 135	[31.25 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.19 s]
0.0.N: Trace Attempt  3	[0.19 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2177 <118> }
0.0.L: Trace Attempt  3	[30.83 s]
0.0.Bm: A trace with 135 cycles was found. [31.52 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1161:precondition1" was covered in 135 cycles in 31.14 s.
0.0.AM: Trace Attempt  1	[0.42 s]
0.0.L: Trace Attempt  4	[30.92 s]
0: ProofGrid usable level: 3249
0.0.Ht: Trace Attempt 135	[31.28 s]
0.0.Ht: A trace with 135 cycles was found. [31.37 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1153:precondition1" was covered in 135 cycles in 31.13 s.
0.0.AM: Trace Attempt  2	[0.50 s]
0.0.AM: Trace Attempt  3	[0.51 s]
0.0.Bm: A trace with 135 cycles was found. [31.71 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1157:precondition1" was covered in 135 cycles in 31.32 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1270 <120> }
0.0.L: Trace Attempt  3	[31.21 s]
0.0.Ht: Trace Attempt 136	[31.86 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2521" was proven in 30.06 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2522" was proven in 30.06 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_317 <121> }
0.0.AM: Trace Attempt 11	[0.68 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_125"	[1.03 s].
0.0.N: Trace Attempt 22	[0.48 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_125"	[1.06 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_125:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_126:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_125:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_126:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_125:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_126:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.L: Trace Attempt  3	[31.50 s]
0.0.B: Trace Attempt 22	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_125"	[1.06 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_125:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_126:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt 137	[31.92 s]
0.0.Ht: A trace with 137 cycles was found. [32.00 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1168:precondition1" was covered in 137 cycles in 31.71 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1170:precondition1" was covered in 137 cycles in 31.71 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1172:precondition1" was covered in 137 cycles in 31.71 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.08 s]
0.0.B: Trace Attempt  3	[0.11 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.Ht: Trace Attempt 138	[32.24 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2543" was proven in 30.20 s.
0.0.B: Trace Attempt  4	[0.12 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2555" was proven in 30.40 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2556" was proven in 30.40 s.
0.0.B: Trace Attempt  5	[0.15 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2880:precondition1 (122) }
0.0.L: Trace Attempt  3	[31.86 s]
0.0.AM: Trace Attempt  1	[0.40 s]
0: ProofGrid usable level: 3239
0.0.AM: Trace Attempt  2	[0.52 s]
0.0.AM: Trace Attempt  3	[0.52 s]
0.0.Ht: Trace Attempt 139	[32.39 s]
0.0.Ht: A trace with 139 cycles was found. [32.47 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1358:precondition1" was covered in 139 cycles in 32.32 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2607 <123> }
0.0.L: Trace Attempt  3	[32.15 s]
0.0.Ht: Trace Attempt 140	[32.76 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2642 <124> }
0.0.N: Trace Attempt 15	[0.67 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_125:precondition1"	[1.11 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_126:precondition1"	[1.11 s].
0.0.AM: Trace Attempt 10	[0.85 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_125:precondition1"	[1.10 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_126:precondition1"	[1.10 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_126"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_126"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_126" in 0.00 s.
0.0.L: Trace Attempt  3	[32.53 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 24	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_125:precondition1"	[1.11 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_126:precondition1"	[1.11 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_126"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2669" was proven in 31.20 s.
0.0.Ht: Trace Attempt 143	[32.95 s]
0.0.Ht: A trace with 143 cycles was found. [33.05 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1536:precondition1" was covered in 143 cycles in 32.80 s.
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2678" was proven in 31.22 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2679" was proven in 31.23 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2684" was proven in 31.23 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2685" was proven in 31.23 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2688" was proven in 31.23 s.
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.Ht: Trace Attempt 144	[33.33 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2690" was proven in 31.27 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2466 <125> }
0.0.L: Trace Attempt  3	[32.92 s]
0.0.AM: Trace Attempt  1	[0.46 s]
0: ProofGrid usable level: 3230
0.0.L: Trace Attempt  4	[33.03 s]
0.0.AM: Trace Attempt  2	[0.56 s]
0.0.AM: Trace Attempt  3	[0.56 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_158 <127> }
0.0.L: Trace Attempt  3	[33.24 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_198 <128> }
0.0.L: Trace Attempt  3	[33.52 s]
0.0.AM: Trace Attempt 13	[0.98 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_126"	[0.93 s].
0.0.N: Trace Attempt 16	[0.29 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_126"	[0.93 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_127"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_127" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_127"	[0.00 s].
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt 20	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_126"	[1.16 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_127"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2804 <129> }
0.0.B: Trace Attempt  5	[0.17 s]
0.0.L: Trace Attempt  3	[33.78 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_515 <130> }
0.0.N: Trace Attempt  1	[0.59 s]
0.0.L: Trace Attempt  3	[34.12 s]
0.0.AM: Trace Attempt  1	[0.55 s]
0.0.N: Trace Attempt  2	[0.64 s]
0.0.N: Trace Attempt  3	[0.64 s]
0.0.N: Trace Attempt  4	[0.65 s]
0.0.AM: Trace Attempt  2	[0.64 s]
0.0.AM: Trace Attempt  3	[0.64 s]
0.0.AM: Trace Attempt  4	[0.65 s]
0.0.Bm: Trace Attempt 151	[34.66 s]
0.0.Bm: A trace with 151 cycles was found. [35.01 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1456:precondition1" was covered in 151 cycles in 34.50 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_203 <131> }
0.0.L: Trace Attempt  3	[34.42 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2861" was proven in 32.89 s.
0.0.Bm: A trace with 151 cycles was found. [35.20 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1457:precondition1" was covered in 151 cycles in 34.71 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1473:precondition1" was covered in 151 cycles in 34.71 s.
0.0.N: Trace Attempt 16	[0.86 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_127"	[0.87 s].
0.0.AM: Trace Attempt  9	[0.79 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_127"	[0.64 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_128"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_128"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_128" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1851 <132> }
0.0.B: Trace Attempt 21	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_127"	[0.68 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_128"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.AM: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.Bm: A trace with 151 cycles was found. [35.40 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1447:precondition1" was covered in 151 cycles in 35.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1458:precondition1" was covered in 151 cycles in 35.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1472:precondition1" was covered in 151 cycles in 35.02 s.
0.0.B: Trace Attempt  5	[0.09 s]
0.0.L: Trace Attempt  3	[34.73 s]
0.0.Bm: Trace Attempt 152	[35.60 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2931" was proven in 33.70 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1324 <133> }
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2932" was proven in 33.70 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2933" was proven in 33.70 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2934" was proven in 33.70 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2939" was proven in 33.70 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2942" was proven in 33.70 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2943" was proven in 33.70 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2944" was proven in 33.70 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2945" was proven in 33.70 s.
0.0.AM: Trace Attempt  1	[0.43 s]
0: ProofGrid usable level: 3214
0.0.L: Trace Attempt  3	[35.04 s]
0.0.AM: Trace Attempt  2	[0.56 s]
0.0.AM: Trace Attempt  3	[0.57 s]
0.0.AM: Trace Attempt  4	[0.58 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2968" was proven in 34.12 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_149 <134> }
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2977" was proven in 34.18 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2984" was proven in 34.18 s.
0.0.N: Trace Attempt  1	[0.79 s]
0.0.L: Trace Attempt  3	[35.37 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2988" was proven in 34.18 s.
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2989" was proven in 34.18 s.
0.0.N: Trace Attempt  2	[0.83 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2992" was proven in 34.18 s.
0.0.N: Trace Attempt  3	[0.83 s]
0.0.Ht: Trace Attempt 153	[35.66 s]
0.0.Ht: A trace with 153 cycles was found. [35.76 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1524:precondition1" was covered in 153 cycles in 35.83 s.
0.0.N: Trace Attempt  4	[0.85 s]
0.0.Mpcustom4: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2998" was proven in 34.25 s.
0.0.Mpcustom4: Trace Attempt  3	[35.46 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_128"	[1.25 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_129"	[0.00 s].
0.0.AM: Trace Attempt  9	[0.65 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_128"	[1.27 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_129"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_129" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1271 <135> }
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  5	[0.10 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.B: Trace Attempt 21	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_128"	[1.23 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_129"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.L: Trace Attempt  3	[35.74 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.Bm: Trace Attempt 153	[35.79 s]
0.0.Bm: A trace with 153 cycles was found. [36.41 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 153 cycles was found for the property "ack_counter.v_ack_counter._assert_2885" in 36.05 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2885:precondition1" was covered in 153 cycles in 36.05 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 153 cycles was found for the property "ack_counter.v_ack_counter._assert_2899" in 36.05 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2899:precondition1" was covered in 153 cycles in 36.05 s.
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.Ht: Trace Attempt 154	[36.48 s]
0.0.Bm: Trace Attempt 154	[36.58 s]
0: ProofGrid usable level: 3202
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1267 <136> }
0.0.L: Trace Attempt  3	[36.09 s]
0.0.AM: Trace Attempt  1	[0.60 s]
0.0.Bm: A trace with 154 cycles was found. [36.94 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1512:precondition1" was covered in 154 cycles in 36.57 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1517:precondition1" was covered in 154 cycles in 36.57 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1521:precondition1" was covered in 154 cycles in 36.57 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1276 <137> }
0.0.L: Trace Attempt  3	[36.38 s]
0.0.AM: Trace Attempt  2	[0.76 s]
0.0.AM: Trace Attempt  3	[0.76 s]
0.0.AM: Trace Attempt  5	[0.82 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1269 <138> }
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_129"	[0.94 s].
0.0.N: Trace Attempt 16	[0.59 s]
0.0.N: Per property time limit expired (1.00 s) [1.03 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_129"	[0.94 s].
0.0.L: Trace Attempt  3	[36.61 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_130"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_130"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_130" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 17	[0.84 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_129"	[0.94 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_130"	[0.00 s].
0.0.L: Trace Attempt  4	[36.69 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  5	[0.20 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.N: Trace Attempt  2	[0.28 s]
0.0.N: Trace Attempt  3	[0.28 s]
0.0.N: Trace Attempt  5	[0.29 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2148:precondition1 (140) }
0.0.L: Trace Attempt  3	[37.04 s]
0: ProofGrid usable level: 3199
0.0.Ht: Trace Attempt 159	[37.42 s]
0.0.Ht: A trace with 159 cycles was found. [37.50 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1589:precondition1" was covered in 159 cycles in 37.47 s.
0.0.AM: Trace Attempt  1	[0.59 s]
0.0.Ht: Trace Attempt 160	[37.84 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2527:precondition1 (141) }
0.0.L: Trace Attempt  3	[37.34 s]
0.0.AM: Trace Attempt  2	[0.69 s]
0.0.AM: Trace Attempt  3	[0.70 s]
0.0.AM: Trace Attempt  5	[0.73 s]
0.0.Ht: Trace Attempt 161	[37.91 s]
0.0.Ht: A trace with 161 cycles was found. [38.04 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1665:precondition1" was covered in 161 cycles in 37.82 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2444 <142> }
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_130"	[1.04 s].
0.0.N: Trace Attempt 13	[0.42 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_130"	[1.04 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_141:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_142:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_141:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_142:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_141:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_142:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.L: Trace Attempt  3	[37.70 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.Bm: Trace Attempt 161	[38.17 s]
0.0.Bm: A trace with 161 cycles was found. [38.40 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1675:precondition1" was covered in 161 cycles in 38.00 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1677:precondition1" was covered in 161 cycles in 38.00 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1685:precondition1" was covered in 161 cycles in 38.00 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2976:precondition1" was covered in 161 cycles in 38.00 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2977:precondition1" was covered in 161 cycles in 38.00 s.
0.0.B: Trace Attempt 20	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_130"	[1.08 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_141:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_142:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  5	[0.15 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.N: Trace Attempt  1	[0.21 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.24 s]
0.0.Bm: A trace with 161 cycles was found. [38.57 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 161 cycles was found for the property "ack_counter.v_ack_counter._assert_2976" in 38.08 s.
0.0.N: Trace Attempt  5	[0.28 s]
0.0.AM: Trace Attempt  1	[0.31 s]
0.0.Bm: Trace Attempt 162	[38.65 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2452 <143> }
0.0.Ht: Trace Attempt 162	[38.62 s]
0.0.L: Trace Attempt  3	[38.02 s]
0: ProofGrid usable level: 3192
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.AM: Trace Attempt  5	[0.51 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2673:precondition1 (144) }
0.0.L: Trace Attempt  3	[38.40 s]
0.0.Ht: Trace Attempt 163	[38.71 s]
0.0.Ht: A trace with 163 cycles was found. [38.78 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2968:precondition1" was covered in 163 cycles in 38.62 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2969:precondition1" was covered in 163 cycles in 38.62 s.
0.0.Bm: Trace Attempt 163	[38.74 s]
0.0.Bm: A trace with 163 cycles was found. [39.12 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2991:precondition1" was covered in 163 cycles in 38.82 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2992:precondition1" was covered in 163 cycles in 38.82 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2865 <145> }
0.0.N: Trace Attempt 15	[0.96 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_141:precondition1"	[0.87 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_142:precondition1"	[0.87 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_142"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_142" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt 13	[0.92 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_141:precondition1"	[0.87 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_142:precondition1"	[0.87 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_142"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.Bm: A trace with 163 cycles was found. [39.38 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 163 cycles was found for the property "ack_counter.v_ack_counter._assert_2969" in 38.88 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 163 cycles was found for the property "ack_counter.v_ack_counter._assert_2991" in 38.88 s.
0.0.L: Trace Attempt  3	[38.73 s]
0.0.B: Trace Attempt 20	[0.94 s]
0.0.Bm: Trace Attempt 164	[39.46 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_141:precondition1"	[1.09 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_142:precondition1"	[1.09 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_142"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt 164	[39.48 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.AM: Trace Attempt  5	[0.16 s]
0.0.N: Trace Attempt  1	[0.16 s]
0.0.N: Trace Attempt  2	[0.19 s]
0.0.N: Trace Attempt  3	[0.19 s]
0.0.N: Trace Attempt  5	[0.21 s]
0.0.L: Trace Attempt  4	[38.82 s]
0.0.AM: Trace Attempt  1	[0.32 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2223 <147> }
0.0.AM: Trace Attempt  2	[0.43 s]
0.0.AM: Trace Attempt  3	[0.43 s]
0: ProofGrid usable level: 3188
0.0.AM: Trace Attempt  5	[0.45 s]
0.0.L: Trace Attempt  3	[39.17 s]
0.0.Bm: Trace Attempt 165	[39.59 s]
0.0.Bm: A trace with 165 cycles was found. [39.87 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_420:precondition1" was covered in 165 cycles in 39.50 s.
0.0.Bm: Trace Attempt 166	[39.93 s]
0.0.L: Trace Attempt  4	[39.24 s]
0.0.Bm: A trace with 166 cycles was found. [40.13 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_419:precondition1" was covered in 166 cycles in 39.81 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_867:precondition1" was covered in 166 cycles in 39.81 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2377 <149> }
0.0.L: Trace Attempt  3	[39.55 s]
0.0.L: Trace Attempt  4	[39.64 s]
0.0.AM: Trace Attempt 13	[0.82 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_142"	[1.23 s].
0.0.N: Trace Attempt 17	[0.87 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_142"	[1.23 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_143:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_144:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_143:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_144:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_143:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_144:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 20	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_142"	[0.96 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_143:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_144:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.AM: Trace Attempt  5	[0.18 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2568:precondition1 (151) }
0.0.N: Trace Attempt  2	[0.23 s]
0.0.N: Trace Attempt  3	[0.23 s]
0.0.N: Trace Attempt  5	[0.26 s]
0.0.Bm: Trace Attempt 167	[40.24 s]
0.0.Bm: A trace with 167 cycles was found. [40.60 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_434:precondition1" was covered in 167 cycles in 40.17 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_441:precondition1" was covered in 167 cycles in 40.17 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_964:precondition1" was covered in 167 cycles in 40.17 s.
0.0.L: Trace Attempt  3	[39.97 s]
0.0.AM: Trace Attempt  1	[0.28 s]
0.0.Bm: Trace Attempt 168	[40.76 s]
0.0.L: Trace Attempt  4	[40.05 s]
0.0.AM: Trace Attempt  2	[0.36 s]
0.0.AM: Trace Attempt  3	[0.36 s]
0: ProofGrid usable level: 3182
0.0.AM: Trace Attempt  5	[0.46 s]
0.0.Ht: Trace Attempt 168	[40.72 s]
0.0.Ht: A trace with 168 cycles was found. [40.75 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_403:precondition1" was covered in 168 cycles in 40.55 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_442:precondition1" was covered in 168 cycles in 40.55 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2494 <153> }
0.0.L: Trace Attempt  3	[40.35 s]
0.0.L: Trace Attempt  4	[40.41 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2497 <155> }
0.0.Bm: A trace with 168 cycles was found. [41.37 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 168 cycles was found for the property "ack_counter.v_ack_counter._assert_2879" in 40.89 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2879:precondition1" was covered in 168 cycles in 40.89 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 168 cycles was found for the property "ack_counter.v_ack_counter._assert_2881" in 40.89 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2881:precondition1" was covered in 168 cycles in 40.89 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 168 cycles was found for the property "ack_counter.v_ack_counter._assert_2902" in 40.89 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2902:precondition1" was covered in 168 cycles in 40.89 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 168 cycles was found for the property "ack_counter.v_ack_counter._assert_2905" in 40.89 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2905:precondition1" was covered in 168 cycles in 40.89 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 168 cycles was found for the property "ack_counter.v_ack_counter._assert_2951" in 40.89 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2951:precondition1" was covered in 168 cycles in 40.89 s.
0.0.N: Trace Attempt 15	[0.96 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_143:precondition1"	[0.84 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_144:precondition1"	[0.84 s].
0.0.L: Trace Attempt  3	[40.70 s]
0.0.Ht: Trace Attempt 169	[41.32 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_144"	[0.00 s].
0.0.AM: Trace Attempt 12	[0.86 s]
0.0.AM: Per property time limit expired (1.00 s) [1.05 s]
0.0.AM: Per property time limit expired (1.00 s) [1.05 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_143:precondition1"	[1.10 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_144:precondition1"	[1.10 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_144"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_144" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.L: Trace Attempt  4	[40.78 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt 20	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_143:precondition1"	[1.13 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_144:precondition1"	[1.13 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_144"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  5	[0.15 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2595 <157> }
0.0.B: Trace Attempt  5	[0.11 s]
0.0.N: Trace Attempt  1	[0.23 s]
0.0.N: Trace Attempt  2	[0.26 s]
0.0.N: Trace Attempt  3	[0.26 s]
0.0.AM: Trace Attempt  1	[0.26 s]
0.0.N: Trace Attempt  5	[0.27 s]
0.0.Bm: Trace Attempt 169	[41.42 s]
0.0.Bm: A trace with 169 cycles was found. [41.69 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_446:precondition1" was covered in 169 cycles in 41.23 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_447:precondition1" was covered in 169 cycles in 41.23 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_917:precondition1" was covered in 169 cycles in 41.23 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_924:precondition1" was covered in 169 cycles in 41.23 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_926:precondition1" was covered in 169 cycles in 41.23 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_928:precondition1" was covered in 169 cycles in 41.23 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_981:precondition1" was covered in 169 cycles in 41.23 s.
0.0.L: Trace Attempt  3	[41.01 s]
0.0.Bm: Trace Attempt 170	[41.78 s]
0.0.L: Trace Attempt  4	[41.09 s]
0: ProofGrid usable level: 3163
0.0.AM: Trace Attempt  2	[0.37 s]
0.0.AM: Trace Attempt  3	[0.37 s]
0.0.AM: Trace Attempt  5	[0.39 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2484 <159> }
0.0.Bm: A trace with 170 cycles was found. [42.04 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_429:precondition1" was covered in 170 cycles in 41.56 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_979:precondition1" was covered in 170 cycles in 41.56 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_983:precondition1" was covered in 170 cycles in 41.56 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2011:precondition1" was covered in 170 cycles in 41.56 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2012:precondition1" was covered in 170 cycles in 41.56 s.
0.0.L: Trace Attempt  3	[41.39 s]
0.0.L: Trace Attempt  4	[41.46 s]
0.0.Bm: A trace with 170 cycles was found. [42.23 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 170 cycles was found for the property "ack_counter.v_ack_counter._assert_2011" in 41.75 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2567:precondition1 (161) }
0.0.AM: Trace Attempt 15	[0.92 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_144"	[1.34 s].
0.0.N: Trace Attempt 16	[0.83 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_144"	[1.34 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_171"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_171" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  3	[41.77 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_171"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 21	[0.88 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_144"	[1.31 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_171"	[0.00 s].
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Bm: Trace Attempt 172	[42.43 s]
0.0.Bm: A trace with 172 cycles was found. [42.67 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_990:precondition1" was covered in 172 cycles in 42.55 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2566 <162> }
0.0.AM: Trace Attempt  1	[0.25 s]
0.0.L: Trace Attempt  3	[42.12 s]
0.0.AM: Trace Attempt  2	[0.40 s]
0: ProofGrid usable level: 3157
0.0.AM: Trace Attempt  3	[0.41 s]
0.0.AM: Trace Attempt  5	[0.41 s]
0.0.L: Trace Attempt  4	[42.23 s]
0.0.Bm: A trace with 172 cycles was found. [43.00 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_396:precondition1" was covered in 172 cycles in 42.69 s.
0.0.Bm: Trace Attempt 173	[43.08 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2149:precondition1 (164) }
0.0.L: Trace Attempt  3	[42.63 s]
0.0.L: Trace Attempt  4	[42.75 s]
0.0.N: Trace Attempt 71	[0.86 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_171"	[0.64 s].
0.0.AM: Trace Attempt 10	[0.62 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_171"	[0.64 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_171:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_171:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_171:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  1	[0.07 s]
0.0.B: Trace Attempt 26	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_171"	[0.65 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_171:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2544:precondition1 (166) }
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.L: Trace Attempt  3	[43.02 s]
0.0.L: Trace Attempt  4	[43.12 s]
0: ProofGrid usable level: 3156
0.0.AM: Trace Attempt  1	[0.46 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2511 <168> }
0.0.AM: Trace Attempt  2	[0.54 s]
0.0.AM: Trace Attempt  3	[0.54 s]
0.0.AM: Trace Attempt  5	[0.55 s]
0.0.L: Trace Attempt  3	[43.35 s]
0.0.Ht: Trace Attempt 177	[43.58 s]
0.0.Ht: A trace with 177 cycles was found. [43.65 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 177 cycles was found for the property "ack_counter.v_ack_counter._assert_2883" in 43.68 s.
0.0.L: Trace Attempt  4	[43.44 s]
0.0.Bm: Trace Attempt 177	[43.80 s]
0.0.Bm: A trace with 177 cycles was found. [44.10 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2883:precondition1" was covered in 177 cycles in 43.87 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 177 cycles was found for the property "ack_counter.v_ack_counter._assert_2915" in 43.87 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2915:precondition1" was covered in 177 cycles in 43.87 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 177 cycles was found for the property "ack_counter.v_ack_counter._assert_2961" in 43.87 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2961:precondition1" was covered in 177 cycles in 43.87 s.
0.0.Bm: Trace Attempt 178	[44.22 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2171 <170> }
0.0.L: Trace Attempt  3	[43.70 s]
0.0.L: Trace Attempt  4	[43.74 s]
0.0.Ht: Trace Attempt 178	[44.38 s]
0.0.AM: Trace Attempt 12	[0.89 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_171:precondition1"	[1.06 s].
0.0.N: Trace Attempt 66	[0.97 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_171:precondition1"	[1.06 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_172"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_172" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_172"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 22	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_171:precondition1"	[1.06 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_172"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2506 <172> }
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.0.L: Trace Attempt  3	[43.99 s]
0.0.N: Trace Attempt  2	[0.27 s]
0.0.N: Trace Attempt  3	[0.27 s]
0.0.N: Trace Attempt  4	[0.27 s]
0.0.N: Trace Attempt  5	[0.32 s]
0: ProofGrid usable level: 3150
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2291 <173> }
0.0.AM: Trace Attempt  1	[0.39 s]
0.0.L: Trace Attempt  3	[44.26 s]
0.0.AM: Trace Attempt  2	[0.49 s]
0.0.AM: Trace Attempt  3	[0.49 s]
0.0.AM: Trace Attempt  4	[0.49 s]
0.0.L: Trace Attempt  4	[44.32 s]
0.0.AM: Trace Attempt  5	[0.53 s]
0.0.Bm: Trace Attempt 183	[44.99 s]
0.0.Bm: A trace with 183 cycles was found. [45.19 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_475:precondition1" was covered in 183 cycles in 44.96 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1003:precondition1" was covered in 183 cycles in 44.96 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1745:precondition1" was covered in 183 cycles in 44.96 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1822:precondition1" was covered in 183 cycles in 44.96 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2071:precondition1" was covered in 183 cycles in 44.96 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2209 <175> }
0.0.L: Trace Attempt  3	[44.59 s]
0.0.L: Trace Attempt  4	[44.63 s]
0.0.Bm: Trace Attempt 184	[45.40 s]
0.0.N: Trace Attempt 19	[0.84 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_172"	[1.11 s].
0.0.AM: Trace Attempt 12	[0.82 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_172"	[1.12 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_172:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_172:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_172:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2481:precondition1 (177) }
0.0.N: Trace Attempt  1	[0.06 s]
0.0.B: Trace Attempt 21	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_172"	[1.12 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_172:precondition1"	[0.00 s].
0.0.N: Trace Attempt  2	[0.08 s]
0.0.L: Trace Attempt  3	[44.88 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.Bm: A trace with 184 cycles was found. [45.64 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1961:precondition1" was covered in 184 cycles in 45.39 s.
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  4	[0.16 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2406:precondition1 (178) }
0: ProofGrid usable level: 3144
0.0.AM: Trace Attempt  1	[0.43 s]
0.0.L: Trace Attempt  3	[45.23 s]
0.0.AM: Trace Attempt  2	[0.53 s]
0.0.AM: Trace Attempt  3	[0.54 s]
0.0.AM: Trace Attempt  4	[0.56 s]
0.0.AM: Trace Attempt  5	[0.57 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2326 <179> }
0.0.L: Trace Attempt  3	[45.56 s]
0.0.L: Trace Attempt  4	[45.63 s]
0.0.AM: Trace Attempt  9	[0.70 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_172:precondition1"	[1.01 s].
0.0.N: Trace Attempt 36	[0.94 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_172:precondition1"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_173"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_173" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_173"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.Ht: Trace Attempt 189	[46.08 s]
0.0.Ht: A trace with 189 cycles was found. [46.12 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1218:precondition1" was covered in 189 cycles in 46.26 s.
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.09 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt 20	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_172:precondition1"	[1.09 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_173"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2210 <181> }
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.L: Trace Attempt  3	[45.99 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.L: Trace Attempt  4	[46.10 s]
0: ProofGrid usable level: 3143
0.0.Ht: A trace with 189 cycles was found. [46.62 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1221:precondition1" was covered in 189 cycles in 46.33 s.
0.0.Ht: Trace Attempt 190	[46.94 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2439 <183> }
0.0.L: Trace Attempt  3	[46.43 s]
0.0.AM: Trace Attempt  1	[0.64 s]
0.0.AM: Trace Attempt  2	[0.74 s]
0.0.AM: Trace Attempt  3	[0.74 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2480 <184> }
0.0.Bm: Trace Attempt 190	[47.03 s]
0.0.Bm: A trace with 190 cycles was found. [47.35 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1245:precondition1" was covered in 190 cycles in 46.92 s.
0.0.Bm: Trace Attempt 191	[47.47 s]
0.0.L: Trace Attempt  3	[46.79 s]
0.0.AM: Trace Attempt  6	[0.77 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_173"	[0.85 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_173:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 25	[0.86 s]
0.0.N: Per property time limit expired (1.00 s) [1.03 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_173"	[0.85 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_173:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_173:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.L: Trace Attempt  4	[46.88 s]
0.0.B: Trace Attempt 22	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_173"	[0.78 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_173:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2151:precondition1 (186) }
0.0.N: Trace Attempt  2	[0.30 s]
0.0.N: Trace Attempt  3	[0.31 s]
0: ProofGrid usable level: 3141
0.0.Bm: A trace with 191 cycles was found. [47.83 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1260:precondition1" was covered in 191 cycles in 47.46 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1261:precondition1" was covered in 191 cycles in 47.46 s.
0.0.L: Trace Attempt  3	[47.21 s]
0.0.L: Trace Attempt  4	[47.33 s]
0.0.AM: Trace Attempt  1	[0.59 s]
0.0.AM: Trace Attempt  2	[0.69 s]
0.0.AM: Trace Attempt  3	[0.71 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1655:precondition1 (188) }
0.0.L: Trace Attempt  3	[47.64 s]
0.0.L: Trace Attempt  4	[47.76 s]
0.0.AM: Trace Attempt  6	[0.78 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_173:precondition1"	[1.04 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_174"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 12	[0.55 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_173:precondition1"	[1.04 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_174"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_174" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt 23	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_173:precondition1"	[1.04 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_174"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt 195	[48.15 s]
0.0.Ht: A trace with 195 cycles was found. [48.28 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_803:precondition1" was covered in 195 cycles in 48.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1309" in 48.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1309:precondition1" was covered in 195 cycles in 48.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1349" in 48.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1349:precondition1" was covered in 195 cycles in 48.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1627" in 48.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1627:precondition1" was covered in 195 cycles in 48.12 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1768" in 48.12 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1768:precondition1" was covered in 195 cycles in 48.12 s.
0.0.B: Trace Attempt  2	[0.03 s]
0.0.Bm: Trace Attempt 195	[48.36 s]
0.0.Bm: A trace with 195 cycles was found. [48.62 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1741" in 48.34 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1741:precondition1" was covered in 195 cycles in 48.34 s.
0.0.N: Trace Attempt  1	[0.08 s]
0.0.N: Trace Attempt  2	[0.09 s]
0.0.N: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1588:precondition1 (190) }
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.L: Trace Attempt  3	[48.06 s]
0.0.Bm: A trace with 195 cycles was found. [48.86 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1740" in 48.40 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1740:precondition1" was covered in 195 cycles in 48.40 s.
0.0.Ht: A trace with 195 cycles was found. [48.63 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1311" in 48.34 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1311:precondition1" was covered in 195 cycles in 48.34 s.
0: ProofGrid usable level: 3124
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1626:precondition1 (191) }
0.0.Bm: A trace with 195 cycles was found. [49.06 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1769" in 48.54 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1769:precondition1" was covered in 195 cycles in 48.54 s.
0.0.L: Trace Attempt  3	[48.45 s]
0.0.AM: Trace Attempt  1	[0.67 s]
0.0.Bm: A trace with 195 cycles was found. [49.24 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1898" in 48.80 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1898:precondition1" was covered in 195 cycles in 48.80 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1929" in 48.80 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1929:precondition1" was covered in 195 cycles in 48.80 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1952" in 48.80 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1952:precondition1" was covered in 195 cycles in 48.80 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1998" in 48.80 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1998:precondition1" was covered in 195 cycles in 48.80 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2026" in 48.80 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2026:precondition1" was covered in 195 cycles in 48.80 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2043" in 48.80 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2043:precondition1" was covered in 195 cycles in 48.80 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2122" in 48.80 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2122:precondition1" was covered in 195 cycles in 48.80 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2133" in 48.80 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2133:precondition1" was covered in 195 cycles in 48.80 s.
0.0.AM: Trace Attempt  2	[0.77 s]
0.0.AM: Trace Attempt  3	[0.79 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1666:precondition1 (192) }
0.0.L: Trace Attempt  3	[48.81 s]
0.0.Bm: A trace with 195 cycles was found. [49.51 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1927" in 49.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1927:precondition1" was covered in 195 cycles in 49.02 s.
0.0.AM: Trace Attempt  7	[0.86 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_174"	[0.80 s].
0.0.N: Trace Attempt 67	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_174"	[0.80 s].
0.0.L: Trace Attempt  4	[48.87 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_174:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_174:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_174:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 22	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_174"	[0.81 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_174:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.Ht: A trace with 195 cycles was found. [49.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1928" in 49.00 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1928:precondition1" was covered in 195 cycles in 49.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1943" in 49.00 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1943:precondition1" was covered in 195 cycles in 49.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1951" in 49.00 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1951:precondition1" was covered in 195 cycles in 49.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1953" in 49.00 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1953:precondition1" was covered in 195 cycles in 49.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1963" in 49.00 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1963:precondition1" was covered in 195 cycles in 49.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1964" in 49.00 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1964:precondition1" was covered in 195 cycles in 49.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1979" in 49.00 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1979:precondition1" was covered in 195 cycles in 49.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1997" in 49.00 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1997:precondition1" was covered in 195 cycles in 49.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2045" in 49.00 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2045:precondition1" was covered in 195 cycles in 49.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2077" in 49.00 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2077:precondition1" was covered in 195 cycles in 49.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2103" in 49.00 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2103:precondition1" was covered in 195 cycles in 49.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2129" in 49.00 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2129:precondition1" was covered in 195 cycles in 49.00 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2162" in 49.00 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2162:precondition1" was covered in 195 cycles in 49.00 s.
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2524:precondition1 (194) }
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.L: Trace Attempt  3	[49.06 s]
0.0.L: Trace Attempt  4	[49.14 s]
0.0.Bm: A trace with 195 cycles was found. [49.81 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2025" in 49.43 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2025:precondition1" was covered in 195 cycles in 49.43 s.
0.0.Ht: A trace with 195 cycles was found. [49.66 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1930" in 49.35 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1930:precondition1" was covered in 195 cycles in 49.35 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2546 <196> }
0: ProofGrid usable level: 3074
0.0.L: Trace Attempt  3	[49.36 s]
0.0.AM: Trace Attempt  1	[0.54 s]
0.0.AM: Trace Attempt  2	[0.61 s]
0.0.AM: Trace Attempt  3	[0.65 s]
0.0.Ht: A trace with 195 cycles was found. [49.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1944" in 49.58 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1944:precondition1" was covered in 195 cycles in 49.58 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2880 <197> }
0.0.L: Trace Attempt  3	[49.60 s]
0.0.L: Trace Attempt  4	[49.65 s]
0.0.Ht: A trace with 195 cycles was found. [50.23 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1954" in 49.86 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1954:precondition1" was covered in 195 cycles in 49.86 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1965" in 49.86 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1965:precondition1" was covered in 195 cycles in 49.86 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2090" in 49.86 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2090:precondition1" was covered in 195 cycles in 49.86 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2106" in 49.86 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2106:precondition1" was covered in 195 cycles in 49.86 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1362:precondition1 (199) }
0.0.L: Trace Attempt  3	[49.88 s]
0.0.AM: Trace Attempt 10	[0.73 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_174:precondition1"	[0.98 s].
0.0.N: Trace Attempt 39	[0.95 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_174:precondition1"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_175"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_175" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_175"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.Mpcustom4: Trace Attempt  4	[49.96 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt 26	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_174:precondition1"	[1.08 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_175"	[0.00 s].
0.0.N: Trace Attempt  5	[0.06 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1427:precondition1 (200) }
0.0.L: Trace Attempt  3	[50.14 s]
0.0.Bm: A trace with 195 cycles was found. [50.83 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1967" in 50.34 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1967:precondition1" was covered in 195 cycles in 50.34 s.
0.0.AM: Trace Attempt  1	[0.34 s]
0.0.AM: Trace Attempt  2	[0.40 s]
0.0.AM: Trace Attempt  3	[0.40 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1419:precondition1 (201) }
0.0.AM: Trace Attempt  5	[0.43 s]
0: ProofGrid usable level: 3062
0.0.Bm: A trace with 195 cycles was found. [51.06 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1978" in 50.54 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1978:precondition1" was covered in 195 cycles in 50.54 s.
0.0.L: Trace Attempt  3	[50.39 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1404:precondition1 (202) }
0.0.Bm: A trace with 195 cycles was found. [51.28 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_1995" in 50.77 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1995:precondition1" was covered in 195 cycles in 50.77 s.
0.0.L: Trace Attempt  3	[50.60 s]
0.0.L: Trace Attempt  4	[50.66 s]
0.0.Bm: A trace with 195 cycles was found. [51.49 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2013" in 51.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2013:precondition1" was covered in 195 cycles in 51.02 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2027" in 51.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2027:precondition1" was covered in 195 cycles in 51.02 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2056" in 51.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2056:precondition1" was covered in 195 cycles in 51.02 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2245:precondition1 (204) }
0.0.N: Trace Attempt 51	[0.95 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_175"	[1.00 s].
0.0.AM: Trace Attempt 21	[1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_175"	[1.02 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_175:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_238:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_239:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_175:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_238:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_239:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_175:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_238:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_239:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 21	[0.89 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_175"	[0.98 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_175:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_238:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_239:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.L: Trace Attempt  3	[50.99 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Bm: A trace with 195 cycles was found. [51.75 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2015" in 51.28 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2015:precondition1" was covered in 195 cycles in 51.28 s.
0.0.AM: Trace Attempt  1	[0.25 s]
0.0.AM: Trace Attempt  2	[0.29 s]
0.0.AM: Trace Attempt  3	[0.29 s]
0.0.AM: Trace Attempt  5	[0.30 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1753:precondition1 (205) }
0: ProofGrid usable level: 3050
0.0.L: Trace Attempt  3	[51.35 s]
0.0.Bm: A trace with 195 cycles was found. [52.04 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2016" in 51.55 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2016:precondition1" was covered in 195 cycles in 51.55 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2029" in 51.55 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2029:precondition1" was covered in 195 cycles in 51.55 s.
0.0.Bm: A trace with 195 cycles was found. [52.25 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2017" in 51.80 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2017:precondition1" was covered in 195 cycles in 51.80 s.
0.0.L: Trace Attempt  4	[51.48 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2323:precondition1 (207) }
0.0.L: Trace Attempt  3	[51.76 s]
0.0.L: Trace Attempt  4	[51.80 s]
0.0.Bm: A trace with 195 cycles was found. [52.49 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2018" in 51.99 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2018:precondition1" was covered in 195 cycles in 51.99 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2046" in 51.99 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2046:precondition1" was covered in 195 cycles in 51.99 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2088" in 51.99 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2088:precondition1" was covered in 195 cycles in 51.99 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2105" in 51.99 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2105:precondition1" was covered in 195 cycles in 51.99 s.
0.0.AM: Trace Attempt 15	[0.76 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_175:precondition1"	[0.98 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_238:precondition1"	[0.98 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_239:precondition1"	[0.98 s].
0.0.N: Trace Attempt 70	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_175:precondition1"	[0.99 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_238:precondition1"	[0.99 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_239:precondition1"	[0.99 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_176"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_176" in 0.00 s.
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_176"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.Bm: A trace with 195 cycles was found. [52.68 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2028" in 52.19 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2028:precondition1" was covered in 195 cycles in 52.19 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2251 <209> }
0.0.B: Trace Attempt 21	[0.89 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_175:precondition1"	[1.12 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_238:precondition1"	[1.12 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_239:precondition1"	[1.12 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_176"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  4	[0.14 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.L: Trace Attempt  3	[52.11 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.N: Trace Attempt  2	[0.25 s]
0.0.N: Trace Attempt  3	[0.25 s]
0.0.L: Trace Attempt  4	[52.20 s]
0.0.N: Trace Attempt  4	[0.29 s]
0.0.Bm: A trace with 195 cycles was found. [52.89 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2044" in 52.41 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2044:precondition1" was covered in 195 cycles in 52.41 s.
0: ProofGrid usable level: 3032
0.0.AM: Trace Attempt  1	[0.45 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1012:precondition1 (211) }
0.0.Bm: A trace with 195 cycles was found. [53.10 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2057" in 52.62 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2057:precondition1" was covered in 195 cycles in 52.62 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2078" in 52.62 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2078:precondition1" was covered in 195 cycles in 52.62 s.
0.0.AM: Trace Attempt  2	[0.52 s]
0.0.L: Trace Attempt  3	[52.45 s]
0.0.AM: Trace Attempt  3	[0.56 s]
0.0.AM: Trace Attempt  4	[0.56 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1215:precondition1 (212) }
0.0.L: Trace Attempt  3	[52.61 s]
0.0.Bm: A trace with 195 cycles was found. [53.37 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2079" in 52.93 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2079:precondition1" was covered in 195 cycles in 52.93 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2089" in 52.93 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2089:precondition1" was covered in 195 cycles in 52.93 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1223:precondition1 (213) }
0.0.L: Trace Attempt  3	[52.74 s]
0.0.N: Trace Attempt 14	[0.94 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_176"	[0.99 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_176:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_246:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_247:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_176:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_246:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_247:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt 18	[0.91 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_176"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_176:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_246:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_247:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.Bm: A trace with 195 cycles was found. [53.64 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2104" in 53.14 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2104:precondition1" was covered in 195 cycles in 53.14 s.
0.0.B: Trace Attempt 20	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_176"	[0.95 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_176:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_246:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_247:precondition1"	[0.00 s].
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1229:precondition1 (214) }
0.0.B: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.L: Trace Attempt  3	[53.09 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.N: Trace Attempt  2	[0.19 s]
0.0.N: Trace Attempt  3	[0.19 s]
0.0.N: Trace Attempt  4	[0.21 s]
0.0.Bm: A trace with 195 cycles was found. [53.88 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2121" in 53.43 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2121:precondition1" was covered in 195 cycles in 53.43 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1222:precondition1 (215) }
0: ProofGrid usable level: 3020
0.0.L: Trace Attempt  3	[53.44 s]
0.0.AM: Trace Attempt  1	[0.55 s]
0.0.L: Trace Attempt  4	[53.52 s]
0.0.Bm: A trace with 195 cycles was found. [54.22 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2126" in 53.69 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2126:precondition1" was covered in 195 cycles in 53.69 s.
0.0.AM: Trace Attempt  2	[0.63 s]
0.0.AM: Trace Attempt  3	[0.66 s]
0.0.AM: Trace Attempt  4	[0.67 s]
0.0.Ht: A trace with 195 cycles was found. [54.12 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2127" in 53.83 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2127:precondition1" was covered in 195 cycles in 53.83 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2245 <217> }
0.0.L: Trace Attempt  3	[53.78 s]
0.0.AM: Trace Attempt 13	[0.99 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_176:precondition1"	[1.01 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_246:precondition1"	[1.01 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_247:precondition1"	[1.01 s].
0.0.N: Trace Attempt 14	[0.67 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_176:precondition1"	[1.02 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_246:precondition1"	[1.02 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_247:precondition1"	[1.02 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_177"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_177"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_177" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2499 <218> }
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 26	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_176:precondition1"	[0.96 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_246:precondition1"	[0.96 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_247:precondition1"	[0.96 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_177"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.L: Trace Attempt  3	[54.01 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.L: Trace Attempt  4	[54.07 s]
0.0.AM: Trace Attempt  5	[0.12 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.Bm: A trace with 195 cycles was found. [54.79 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2130" in 54.37 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2130:precondition1" was covered in 195 cycles in 54.37 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2178" in 54.37 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2178:precondition1" was covered in 195 cycles in 54.37 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2512 <220> }
0.0.L: Trace Attempt  3	[54.34 s]
0.0.AM: Trace Attempt  1	[0.43 s]
0.0.L: Trace Attempt  4	[54.39 s]
0: ProofGrid usable level: 3012
0.0.L: Trace Attempt  5	[54.45 s]
0.0.Bm: A trace with 195 cycles was found. [55.12 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2173" in 54.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2173:precondition1" was covered in 195 cycles in 54.63 s.
0.0.AM: Trace Attempt  2	[0.52 s]
0.0.AM: Trace Attempt  3	[0.53 s]
0.0.AM: Trace Attempt  5	[0.54 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2721 <223> }
0.0.L: Trace Attempt  3	[54.71 s]
0.0.Bm: A trace with 195 cycles was found. [55.44 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2174" in 54.92 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2174:precondition1" was covered in 195 cycles in 54.92 s.
0.0.L: Trace Attempt  4	[54.78 s]
0.0.AM: Trace Attempt 16	[1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_177"	[1.02 s].
0.0.N: Trace Attempt 67	[0.95 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_177"	[1.07 s].
0.0.Bm: A trace with 195 cycles was found. [55.62 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2175" in 55.17 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2175:precondition1" was covered in 195 cycles in 55.17 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2154:precondition1 (225) }
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_177:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_259:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_260:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_177:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_259:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_260:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_177:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_259:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_260:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt 28	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_177"	[1.08 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_177:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_259:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_260:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.L: Trace Attempt  3	[55.09 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.AM: Trace Attempt  5	[0.15 s]
0.0.L: Trace Attempt  4	[55.15 s]
0.0.L: Trace Attempt  5	[55.19 s]
0.0.Bm: A trace with 195 cycles was found. [55.91 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 195 cycles was found for the property "ack_counter.v_ack_counter._assert_2176" in 55.54 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2176:precondition1" was covered in 195 cycles in 55.54 s.
0: ProofGrid usable level: 3004
0.0.Bm: Trace Attempt 196	[56.13 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2477 <228> }
0.0.AM: Trace Attempt  1	[0.53 s]
0.0.L: Trace Attempt  3	[55.55 s]
0.0.Ht: Trace Attempt 196	[56.25 s]
0.0.AM: Trace Attempt  2	[0.65 s]
0.0.AM: Trace Attempt  3	[0.65 s]
0.0.L: Trace Attempt  4	[55.64 s]
0.0.AM: Trace Attempt  5	[0.68 s]
0.0.L: Trace Attempt  5	[55.71 s]
0.0.Bm: A trace with 196 cycles was found. [56.45 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_364:precondition1" was covered in 196 cycles in 55.97 s.
0.0.N: Trace Attempt 71	[0.94 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_177:precondition1"	[1.07 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_259:precondition1"	[1.07 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_260:precondition1"	[1.07 s].
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_177:precondition1"	[1.07 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_259:precondition1"	[1.07 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_260:precondition1"	[1.07 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_178"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_178"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_178" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2928 <231> }
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt 26	[0.89 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_177:precondition1"	[1.06 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_259:precondition1"	[1.06 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_260:precondition1"	[1.06 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_178"	[0.00 s].
0.0.L: Trace Attempt  3	[56.12 s]
0.0.B: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  5	[0.16 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.L: Trace Attempt  4	[56.19 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.L: Trace Attempt  5	[56.26 s]
0.0.Bm: Trace Attempt 197	[56.57 s]
0.0.Bm: A trace with 197 cycles was found. [56.91 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_365:precondition1" was covered in 197 cycles in 56.43 s.
0.0.AM: Trace Attempt  1	[0.27 s]
0.0.Bm: Trace Attempt 198	[57.02 s]
0.0.AM: Trace Attempt  2	[0.35 s]
0.0.AM: Trace Attempt  3	[0.37 s]
0.0.AM: Trace Attempt  4	[0.40 s]
0: ProofGrid usable level: 3002
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2473 <234> }
0.0.L: Trace Attempt  3	[56.66 s]
0.0.N: Trace Attempt  1	[0.66 s]
0.0.N: Trace Attempt  2	[0.68 s]
0.0.N: Trace Attempt  3	[0.68 s]
0.0.N: Trace Attempt  4	[0.71 s]
0.0.N: Trace Attempt  5	[0.74 s]
0.0.L: Trace Attempt  4	[56.77 s]
0.0.Ht: Trace Attempt 199	[57.05 s]
0.0.Ht: A trace with 199 cycles was found. [57.17 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_792:precondition1" was covered in 199 cycles in 56.87 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1137:precondition1" was covered in 199 cycles in 56.87 s.
0.0.L: Trace Attempt  5	[56.81 s]
0.0.Ht: Trace Attempt 200	[57.45 s]
0.0.N: Trace Attempt  7	[0.77 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_178"	[1.07 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_179:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_179:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[1.04 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_178"	[1.07 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_179:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2608:precondition1 (237) }
0.0.B: Trace Attempt 22	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_178"	[1.07 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_179:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.AM: Trace Attempt  4	[0.13 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.L: Trace Attempt  3	[57.20 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.Ht: A trace with 200 cycles was found. [57.57 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_350" in 57.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_350:precondition1" was covered in 200 cycles in 57.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_353:precondition1" was covered in 200 cycles in 57.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_746" in 57.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_746:precondition1" was covered in 200 cycles in 57.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_748" in 57.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_748:precondition1" was covered in 200 cycles in 57.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_756" in 57.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_756:precondition1" was covered in 200 cycles in 57.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_757" in 57.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_757:precondition1" was covered in 200 cycles in 57.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_1075" in 57.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1075:precondition1" was covered in 200 cycles in 57.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_1077" in 57.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1077:precondition1" was covered in 200 cycles in 57.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_1088" in 57.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1088:precondition1" was covered in 200 cycles in 57.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_1090" in 57.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1090:precondition1" was covered in 200 cycles in 57.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_1430" in 57.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1430:precondition1" was covered in 200 cycles in 57.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_1433" in 57.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1433:precondition1" was covered in 200 cycles in 57.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_1441" in 57.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1441:precondition1" was covered in 200 cycles in 57.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_1442" in 57.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1442:precondition1" was covered in 200 cycles in 57.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_1594" in 57.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1594:precondition1" was covered in 200 cycles in 57.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_1614" in 57.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1614:precondition1" was covered in 200 cycles in 57.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_1617" in 57.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1617:precondition1" was covered in 200 cycles in 57.27 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_1619" in 57.27 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1619:precondition1" was covered in 200 cycles in 57.27 s.
0.0.Bm: Trace Attempt 200	[57.63 s]
0.0.Bm: A trace with 200 cycles was found. [57.98 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_351:precondition1" was covered in 200 cycles in 57.47 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_352:precondition1" was covered in 200 cycles in 57.47 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_744:precondition1" was covered in 200 cycles in 57.47 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1181:precondition1" was covered in 200 cycles in 57.47 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1428:precondition1" was covered in 200 cycles in 57.47 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1654:precondition1" was covered in 200 cycles in 57.47 s.
0.0.AM: Trace Attempt  1	[0.34 s]
0.0.AM: Trace Attempt  2	[0.38 s]
0: ProofGrid usable level: 2959
0.0.AM: Trace Attempt  3	[0.38 s]
0.0.AM: Trace Attempt  4	[0.39 s]
0.0.AM: Trace Attempt  5	[0.40 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2608 <238> }
0.0.Bm: A trace with 200 cycles was found. [58.24 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2134" in 57.76 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2134:precondition1" was covered in 200 cycles in 57.76 s.
0.0.L: Trace Attempt  3	[57.62 s]
0.0.Ht: A trace with 200 cycles was found. [57.99 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_351" in 57.67 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_352" in 57.67 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_353" in 57.67 s.
0.0.L: Trace Attempt  4	[57.72 s]
0.0.N: Trace Attempt  1	[0.86 s]
0.0.N: Trace Attempt  2	[0.87 s]
0.0.N: Trace Attempt  3	[0.87 s]
0.0.N: Trace Attempt  5	[0.88 s]
0.0.N: Trace Attempt 10	[0.92 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_179:precondition1"	[0.82 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_180"	[0.00 s].
0.0.AM: Trace Attempt 25	[0.90 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_179:precondition1"	[0.83 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_180"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.02 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_180" in 0.02 s.
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2150:precondition1 (240) }
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.Ht: A trace with 200 cycles was found. [58.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2148" in 58.14 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2149" in 58.14 s.
0.0.L: Trace Attempt  3	[58.12 s]
0.0.B: Trace Attempt 20	[0.89 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_179:precondition1"	[0.96 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_180"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.L: Trace Attempt  4	[58.22 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.L: Trace Attempt  5	[58.30 s]
0.0.AM: Trace Attempt  1	[0.32 s]
0.0.AM: Trace Attempt  2	[0.36 s]
0.0.AM: Trace Attempt  3	[0.36 s]
0.0.Ht: A trace with 200 cycles was found. [58.81 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2150" in 58.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2151" in 58.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2153" in 58.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2154" in 58.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2155" in 58.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2157" in 58.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2160" in 58.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2307" in 58.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2308" in 58.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2309" in 58.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2315" in 58.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2318" in 58.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2319" in 58.47 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2324" in 58.47 s.
0: ProofGrid usable level: 2938
0.0.Bm: A trace with 200 cycles was found. [59.12 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2311" in 58.69 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2313" in 58.69 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2316" in 58.69 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2929 <243> }
0.0.L: Trace Attempt  3	[58.65 s]
0.0.L: Trace Attempt  4	[58.72 s]
0.0.Bm: A trace with 200 cycles was found. [59.47 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2152" in 58.98 s.
0.0.N: Trace Attempt 14	[0.76 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_180"	[1.02 s].
0.0.AM: Trace Attempt 19	[0.95 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_180"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_180:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_180:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_180:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2592 <245> }
0.0.B: Trace Attempt 20	[0.86 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_180"	[0.92 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_180:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Bm: A trace with 200 cycles was found. [59.73 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2158" in 59.43 s.
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.Ht: A trace with 200 cycles was found. [59.59 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2321" in 59.36 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2322" in 59.36 s.
0.0.Mpcustom4: Trace Attempt  5	[59.20 s]
0.0.L: Trace Attempt  3	[59.11 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2986:precondition1 (246) }
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.L: Trace Attempt  3	[59.32 s]
0.0.L: Trace Attempt  4	[59.42 s]
0: ProofGrid usable level: 2931
0.0.AM: Trace Attempt  1	[0.47 s]
0.0.Bm: A trace with 200 cycles was found. [60.20 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2159" in 59.71 s.
0.0.AM: Trace Attempt  2	[0.54 s]
0.0.AM: Trace Attempt  3	[0.54 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2324:precondition1 (248) }
0.0.Ht: A trace with 200 cycles was found. [59.98 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2320" in 59.71 s.
0.0.L: Trace Attempt  3	[59.70 s]
0.0.L: Trace Attempt  4	[59.74 s]
0.0.Bm: A trace with 200 cycles was found. [60.46 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2299" in 59.95 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2317" in 59.95 s.
0.0.L: Trace Attempt  5	[59.82 s]
0.0.Bm: A trace with 200 cycles was found. [60.66 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2312" in 60.13 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2728 <251> }
0.0.AM: Trace Attempt  6	[0.56 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_180:precondition1"	[1.02 s].
0.0.N: Trace Attempt 16	[0.77 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_180:precondition1"	[1.02 s].
0.0.L: Trace Attempt  3	[60.07 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_181"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_181"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_181" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  4	[60.10 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.L: Trace Attempt  5	[60.13 s]
0.0.B: Trace Attempt 24	[0.99 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_180:precondition1"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_181"	[0.00 s].
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.Bm: A trace with 200 cycles was found. [60.89 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 200 cycles was found for the property "ack_counter.v_ack_counter._assert_2323" in 60.53 s.
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  4	[0.19 s]
0: ProofGrid usable level: 2925
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2737 <254> }
0.0.L: Trace Attempt  3	[60.27 s]
0.0.L: Trace Attempt  4	[60.30 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2152:precondition1 (256) }
0.0.Bm: Trace Attempt 201	[61.10 s]
0.0.L: Trace Attempt  3	[60.59 s]
0.0.N: Trace Attempt  1	[0.58 s]
0.0.N: Trace Attempt  2	[0.63 s]
0.0.N: Trace Attempt  3	[0.63 s]
0.0.L: Trace Attempt  4	[60.72 s]
0.0.AM: Trace Attempt  1	[0.66 s]
0.0.N: Trace Attempt  4	[0.67 s]
0.0.N: Trace Attempt  5	[0.67 s]
0.0.L: Trace Attempt  5	[60.79 s]
0.0.Bm: A trace with 201 cycles was found. [61.48 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_358:precondition1" was covered in 201 cycles in 61.14 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_767:precondition1" was covered in 201 cycles in 61.14 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1299:precondition1" was covered in 201 cycles in 61.14 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1413:precondition1" was covered in 201 cycles in 61.14 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1562:precondition1" was covered in 201 cycles in 61.14 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1779:precondition1" was covered in 201 cycles in 61.14 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1780:precondition1" was covered in 201 cycles in 61.14 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1919:precondition1" was covered in 201 cycles in 61.14 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2125:precondition1" was covered in 201 cycles in 61.14 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1786:precondition1" was covered in 201 cycles in 61.14 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1783:precondition1" was covered in 201 cycles in 61.14 s.
0.0.AM: Trace Attempt  2	[0.75 s]
0.0.AM: Trace Attempt  3	[0.75 s]
0.0.AM: Trace Attempt  4	[0.82 s]
0.0.AM: Trace Attempt  5	[0.85 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_181"	[1.02 s].
0.0.N: Trace Attempt 18	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_181"	[1.02 s].
0.0.Bm: A trace with 201 cycles was found. [61.77 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 201 cycles was found for the property "ack_counter.v_ack_counter._assert_2135" in 61.29 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2135:precondition1" was covered in 201 cycles in 61.29 s.
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_182"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_182"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_182" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 40	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_181"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_182"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.04 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2739 <259> }
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.L: Trace Attempt  3	[61.27 s]
0.0.Ht: Trace Attempt 201	[61.10 s]
0.0.Ht: A trace with 201 cycles was found. [61.79 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 201 cycles was found for the property "ack_counter.v_ack_counter._assert_1780" in 61.30 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 201 cycles was found for the property "ack_counter.v_ack_counter._assert_1783" in 61.30 s.
0.0.N: Trace Attempt  1	[0.20 s]
0.0.AM: Trace Attempt  5	[0.24 s]
0.0.L: Trace Attempt  4	[61.37 s]
0.0.N: Trace Attempt  2	[0.28 s]
0.0.N: Trace Attempt  3	[0.28 s]
0: ProofGrid usable level: 2912
0.0.N: Trace Attempt  5	[0.32 s]
0.0.Ht: A trace with 201 cycles was found. [61.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 201 cycles was found for the property "ack_counter.v_ack_counter._assert_1786" in 61.58 s.
0.0.Ht: Trace Attempt 202	[62.15 s]
0.0.L: Trace Attempt  5	[61.46 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2738 <262> }
0.0.L: Trace Attempt  3	[61.73 s]
0.0.L: Trace Attempt  4	[61.78 s]
0.0.L: Trace Attempt  5	[61.80 s]
0.0.Oh: bwd trail(1): 1 25.3363s
0.0.Oh: All properties either determined or skipped. [61.83 s]
0.0.Oh: Exited with Success (@ 62.79 s)
0.0.Oh: Completed, Restart ignored.
0: ProofGrid usable level: 2911
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2464 <265> }
0.0.Ht: A trace with 202 cycles was found. [62.31 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 202 cycles was found for the property "ack_counter.v_ack_counter._assert_381" in 62.07 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1169:precondition1" was covered in 202 cycles in 62.07 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1171:precondition1" was covered in 202 cycles in 62.07 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1177:precondition1" was covered in 202 cycles in 62.07 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1452:precondition1" was covered in 202 cycles in 62.07 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1784:precondition1" was covered in 202 cycles in 62.07 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1787:precondition1" was covered in 202 cycles in 62.07 s.
0.0.L: Trace Attempt  3	[61.95 s]
0.0.L: Trace Attempt  4	[61.98 s]
0.0.L: Trace Attempt  5	[62.01 s]
0: ProofGrid usable level: 2905
0.0.AM: Trace Attempt 21	[1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_182"	[0.91 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_183"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt 15	[0.94 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_182"	[0.95 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_183"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_183" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 34	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_182"	[0.95 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_183"	[0.00 s].
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Bm: Trace Attempt 202	[62.47 s]
0.0.Bm: A trace with 202 cycles was found. [62.83 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_381:precondition1" was covered in 202 cycles in 62.40 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2408:precondition1 (269) }
0.0.L: Trace Attempt  3	[62.20 s]
0.0.L: Trace Attempt  4	[62.23 s]
0.0.L: Trace Attempt  5	[62.25 s]
0.0.N: Trace Attempt  1	[0.09 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  5	[0.13 s]
0.0.Bm: A trace with 202 cycles was found. [63.15 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 202 cycles was found for the property "ack_counter.v_ack_counter._assert_1784" in 62.68 s.
0.0.AM: Trace Attempt  1	[0.23 s]
0.0.AM: Trace Attempt  2	[0.29 s]
0.0.AM: Trace Attempt  3	[0.29 s]
0.0.AM: Trace Attempt  5	[0.34 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2408 <273> }
0.0.L: Trace Attempt  3	[62.42 s]
0.0.L: Trace Attempt  4	[62.45 s]
0.0.L: Trace Attempt  5	[62.47 s]
0: ProofGrid usable level: 2903
0.0.Bm: A trace with 202 cycles was found. [63.31 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 202 cycles was found for the property "ack_counter.v_ack_counter._assert_2136" in 62.77 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2136:precondition1" was covered in 202 cycles in 62.77 s.
0.0.Bm: A trace with 202 cycles was found. [63.41 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 202 cycles was found for the property "ack_counter.v_ack_counter._assert_1787" in 62.87 s.
0.0.Bm: Trace Attempt 203	[63.44 s]
0.0.AM: Trace Attempt  1	[0.71 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2308:precondition1 (277) }
0.0.L: Trace Attempt  3	[62.88 s]
0.0.Bm: A trace with 203 cycles was found. [63.58 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_382:precondition1" was covered in 203 cycles in 63.15 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1518:precondition1" was covered in 203 cycles in 63.15 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1519:precondition1" was covered in 203 cycles in 63.15 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1523:precondition1" was covered in 203 cycles in 63.15 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1774:precondition1" was covered in 203 cycles in 63.15 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1778:precondition1" was covered in 203 cycles in 63.15 s.
0.0.AM: Trace Attempt  2	[0.79 s]
0.0.AM: Trace Attempt  3	[0.79 s]
0.0.L: Trace Attempt  4	[62.95 s]
0.0.Bm: A trace with 203 cycles was found. [63.70 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 203 cycles was found for the property "ack_counter.v_ack_counter._assert_382" in 63.19 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 203 cycles was found for the property "ack_counter.v_ack_counter._assert_1774" in 63.19 s.
0.0.L: Trace Attempt  5	[63.01 s]
0.0.AM: Trace Attempt  5	[0.90 s]
0.0.AM: Trace Attempt  9	[0.96 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_183"	[1.00 s].
0.0.N: Trace Attempt 15	[0.79 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_183"	[1.00 s].
0.0.Bm: A trace with 203 cycles was found. [63.82 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2070:precondition1" was covered in 203 cycles in 63.33 s.
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_184"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_184" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_184"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 26	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_183"	[1.13 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_184"	[0.00 s].
0.0.N: Trace Attempt  1	[0.06 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2682:precondition1 (281) }
0.0.L: Trace Attempt  3	[63.29 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.Bm: A trace with 203 cycles was found. [63.99 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 203 cycles was found for the property "ack_counter.v_ack_counter._assert_2926" in 63.49 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2926:precondition1" was covered in 203 cycles in 63.49 s.
0.0.AM: Trace Attempt  4	[0.18 s]
0.0.Ht: Trace Attempt 203	[63.60 s]
0.0.Ht: A trace with 203 cycles was found. [63.84 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 203 cycles was found for the property "ack_counter.v_ack_counter._assert_1778" in 63.46 s.
0.0.Ht: Trace Attempt 204	[64.06 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2406 <282> }
0.0.L: Trace Attempt  3	[63.45 s]
0.0.AM: Trace Attempt  5	[0.24 s]
0.0.L: Trace Attempt  4	[63.48 s]
0.0.L: Trace Attempt  5	[63.50 s]
0: ProofGrid usable level: 2889
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2402 <286> }
0.0.L: Trace Attempt  3	[63.71 s]
0.0.Ht: A trace with 204 cycles was found. [64.17 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_804:precondition1" was covered in 204 cycles in 63.84 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1773:precondition1" was covered in 204 cycles in 63.84 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1775:precondition1" was covered in 204 cycles in 63.84 s.
0.0.L: Trace Attempt  4	[63.78 s]
0.0.L: Trace Attempt  5	[63.83 s]
0.0.Bm: Trace Attempt 204	[64.26 s]
0.0.Bm: A trace with 204 cycles was found. [64.59 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 204 cycles was found for the property "ack_counter.v_ack_counter._assert_1773" in 64.22 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 204 cycles was found for the property "ack_counter.v_ack_counter._assert_1775" in 64.22 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2450 <289> }
0.0.L: Trace Attempt  3	[64.00 s]
0.0.L: Trace Attempt  4	[64.03 s]
0.0.L: Trace Attempt  5	[64.06 s]
0.0.AM: Trace Attempt  1	[0.83 s]
0.0.AM: Trace Attempt  2	[0.89 s]
0.0.N: Trace Attempt  1	[0.77 s]
0.0.N: Trace Attempt  2	[0.80 s]
0.0.N: Trace Attempt  3	[0.80 s]
0.0.N: Trace Attempt  4	[0.83 s]
0.0.N: Trace Attempt  5	[0.84 s]
0.0.AM: Trace Attempt  3	[0.91 s]
0.0.Bm: Trace Attempt 205	[64.81 s]
0.0.AM: Trace Attempt  4	[0.95 s]
0.0.AM: Trace Attempt  5	[0.96 s]
0.0.N: Trace Attempt 16	[0.99 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_184"	[1.15 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_185"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_185" in 0.00 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_184"	[1.15 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_185"	[0.00 s].
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt 25	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_184"	[1.15 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_185"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  1	[0.27 s]
0.0.N: Trace Attempt  2	[0.25 s]
0.0.N: Trace Attempt  3	[0.25 s]
0.0.N: Trace Attempt  4	[0.26 s]
0.0.N: Trace Attempt  5	[0.26 s]
0: ProofGrid usable level: 2885
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2286:precondition1 (293) }
0.0.AM: Trace Attempt  2	[0.35 s]
0.0.AM: Trace Attempt  3	[0.35 s]
0.0.AM: Trace Attempt  4	[0.36 s]
0.0.AM: Trace Attempt  5	[0.36 s]
0.0.L: Trace Attempt  3	[64.63 s]
0.0.L: Trace Attempt  4	[64.70 s]
0.0.L: Trace Attempt  5	[64.78 s]
0.0.Mpcustom4: Trace Attempt  7	[65.07 s]
0.0.AM: Trace Attempt  1	[0.98 s]
0.0.Ht: Trace Attempt 215	[65.43 s]
0.0.Ht: A trace with 215 cycles was found. [65.49 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2124:precondition1" was covered in 215 cycles in 65.42 s.
0.0.Ht: Trace Attempt 216	[65.80 s]
0.0.AM: Trace Attempt  2	[1.03 s]
0.0.AM: Per property time limit expired (1.00 s) [1.03 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_185"	[1.03 s].
0.0.N: Trace Attempt 16	[0.58 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_185"	[1.03 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_185:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_185:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_185:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2286 <297> }
0.0.B: Trace Attempt 23	[0.89 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_185"	[1.25 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_185:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  4	[0.10 s]
0.0.L: Trace Attempt  3	[65.32 s]
0.0.L: Trace Attempt  4	[65.37 s]
0.0.B: Trace Attempt  2	[0.08 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  1	[0.18 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.L: Trace Attempt  5	[65.44 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.N: Trace Attempt  2	[0.23 s]
0.0.N: Trace Attempt  3	[0.23 s]
0.0.N: Trace Attempt  4	[0.23 s]
0.0.N: Trace Attempt  5	[0.25 s]
0.0.AM: Trace Attempt  1	[0.30 s]
0: ProofGrid usable level: 2884
0.0.AM: Trace Attempt  2	[0.36 s]
0.0.AM: Trace Attempt  3	[0.36 s]
0.0.AM: Trace Attempt  4	[0.37 s]
0.0.AM: Trace Attempt  5	[0.38 s]
0.0.Ht: Trace Attempt 217	[65.89 s]
0.0.Ht: A trace with 217 cycles was found. [66.04 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1833:precondition1" was covered in 217 cycles in 65.73 s.
0.0.Ht: Trace Attempt 218	[66.24 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2663 <301> }
0.0.L: Trace Attempt  3	[65.87 s]
0.0.L: Trace Attempt  4	[65.94 s]
0.0.L: Trace Attempt  5	[66.00 s]
0.0.N: Trace Attempt 15	[0.80 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_185:precondition1"	[0.82 s].
0.0.AM: Trace Attempt 24	[0.95 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_185:precondition1"	[0.82 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_186"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_186"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_186" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt 20	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_185:precondition1"	[0.59 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_186"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.Bm: Trace Attempt 220	[66.67 s]
0.0.Bm: A trace with 220 cycles was found. [66.97 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_673:precondition1" was covered in 220 cycles in 66.53 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2158:precondition1 (305) }
0.0.L: Trace Attempt  3	[66.34 s]
0.0.L: Trace Attempt  4	[66.37 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  5	[0.13 s]
0.0.Bm: Trace Attempt 221	[67.10 s]
0.0.L: Trace Attempt  5	[66.40 s]
0.0.AM: Trace Attempt  1	[0.28 s]
0.0.AM: Trace Attempt  2	[0.35 s]
0: ProofGrid usable level: 2882
0.0.AM: Trace Attempt  3	[0.36 s]
0.0.AM: Trace Attempt  5	[0.38 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2319:precondition1 (309) }
0.0.L: Trace Attempt  3	[66.86 s]
0.0.L: Trace Attempt  4	[66.90 s]
0.0.L: Trace Attempt  5	[66.92 s]
0.0.Bm: Trace Attempt 223	[67.34 s]
0.0.Bm: A trace with 223 cycles was found. [67.61 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_699:precondition1" was covered in 223 cycles in 67.17 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_700:precondition1" was covered in 223 cycles in 67.17 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_703:precondition1" was covered in 223 cycles in 67.17 s.
0.0.Bm: Trace Attempt 224	[67.75 s]
0.0.AM: Trace Attempt 13	[0.98 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_186"	[1.11 s].
0.0.N: Trace Attempt 59	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_186"	[1.11 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_186:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_186:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_186:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 29	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_186"	[1.18 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_186:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2693 <313> }
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.L: Trace Attempt  3	[67.40 s]
0.0.AM: Trace Attempt  5	[0.19 s]
0.0.L: Trace Attempt  4	[67.47 s]
0.0.L: Trace Attempt  5	[67.53 s]
0: ProofGrid usable level: 2879
0.0.AM: Trace Attempt  1	[0.41 s]
0.0.AM: Trace Attempt  2	[0.44 s]
0.0.AM: Trace Attempt  3	[0.44 s]
0.0.AM: Trace Attempt  5	[0.46 s]
0.0.Ht: Trace Attempt 227	[67.91 s]
0.0.Ht: A trace with 227 cycles was found. [68.08 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1647:precondition1" was covered in 227 cycles in 67.90 s.
0.0.Ht: Trace Attempt 228	[68.48 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2339 <317> }
0.0.L: Trace Attempt  3	[68.02 s]
0.0.L: Trace Attempt  4	[68.08 s]
0.0.L: Trace Attempt  5	[68.11 s]
0.0.Bm: Trace Attempt 228	[68.62 s]
0.0.Bm: A trace with 228 cycles was found. [68.88 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1810:precondition1" was covered in 228 cycles in 68.42 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1904:precondition1" was covered in 228 cycles in 68.42 s.
0.0.Bm: Trace Attempt 229	[68.96 s]
0.0.N: Trace Attempt 61	[0.83 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_186:precondition1"	[1.18 s].
0.0.B: Trace Attempt 29	[0.99 s]
0.0.B: Per property time limit expired (1.00 s) [1.02 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_186:precondition1"	[1.13 s].
0.0.AM: Trace Attempt 15	[0.84 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_186:precondition1"	[1.18 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_187"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_187" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_187"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_187"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2322:precondition1 (321) }
0.0.B: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.L: Trace Attempt  3	[68.46 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.L: Trace Attempt  4	[68.54 s]
0: ProofGrid usable level: 2876
0.0.L: Trace Attempt  5	[68.63 s]
0.0.AM: Trace Attempt  1	[0.29 s]
0.0.AM: Trace Attempt  2	[0.34 s]
0.0.AM: Trace Attempt  3	[0.35 s]
0.0.Bm: Trace Attempt 234	[69.41 s]
0.0.Bm: A trace with 234 cycles was found. [69.68 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 234 cycles was found for the property "ack_counter.v_ack_counter._assert_1715" in 69.31 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1715:precondition1" was covered in 234 cycles in 69.31 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2694 <324> }
0.0.Bm: Trace Attempt 235	[69.75 s]
0.0.L: Trace Attempt  3	[69.10 s]
0.0.L: Trace Attempt  4	[69.19 s]
0.0.L: Trace Attempt  5	[69.26 s]
0.0.AM: Trace Attempt 13	[0.61 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_187"	[1.12 s].
0.0.N: Trace Attempt 31	[0.94 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_187"	[1.12 s].
0.0.B: Trace Attempt 25	[0.94 s]
0.0.B: Per property time limit expired (1.00 s) [1.04 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_187"	[1.12 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_187:precondition1"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_187:precondition1" in 0.00 s.
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_187:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_187:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0: ProofGrid usable level: 2874
0.0.Ht: Trace Attempt 239	[69.90 s]
0.0.Ht: A trace with 239 cycles was found. [69.95 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1661:precondition1" was covered in 239 cycles in 69.79 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2692 <328> }
0.0.Ht: Trace Attempt 240	[70.41 s]
0.0.L: Trace Attempt  3	[69.81 s]
0.0.AM: Trace Attempt  1	[0.48 s]
0.0.AM: Trace Attempt  2	[0.51 s]
0.0.AM: Trace Attempt  3	[0.51 s]
0.0.L: Trace Attempt  4	[69.87 s]
0.0.L: Trace Attempt  5	[69.93 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2691 <331> }
0.0.Ht: Trace Attempt 241	[70.44 s]
0.0.Ht: A trace with 241 cycles was found. [70.64 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 241 cycles was found for the property "ack_counter.v_ack_counter._assert_1585" in 70.38 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1585:precondition1" was covered in 241 cycles in 70.38 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1586:precondition1" was covered in 241 cycles in 70.38 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1592:precondition1" was covered in 241 cycles in 70.38 s.
0.0.L: Trace Attempt  3	[70.38 s]
0.0.AM: Trace Attempt 16	[0.78 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_187:precondition1"	[0.71 s].
0.0.N: Trace Attempt 42	[0.94 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_187:precondition1"	[0.71 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_188"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_188" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_188"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.L: Trace Attempt  4	[70.47 s]
0.0.B: Trace Attempt 23	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_187:precondition1"	[0.78 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_188"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.Bm: Trace Attempt 241	[70.78 s]
0.0.Bm: A trace with 241 cycles was found. [71.12 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1591:precondition1" was covered in 241 cycles in 70.73 s.
0.0.L: Trace Attempt  5	[70.54 s]
0.0.B: Trace Attempt  3	[0.09 s]
0: ProofGrid usable level: 2868
0.0.N: Trace Attempt  1	[0.19 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.AM: Trace Attempt  1	[0.22 s]
0.0.N: Trace Attempt  2	[0.23 s]
0.0.N: Trace Attempt  3	[0.23 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.AM: Trace Attempt  2	[0.26 s]
0.0.AM: Trace Attempt  3	[0.27 s]
0.0.Ht: A trace with 241 cycles was found. [71.14 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 241 cycles was found for the property "ack_counter.v_ack_counter._assert_1586" in 70.91 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 241 cycles was found for the property "ack_counter.v_ack_counter._assert_1592" in 70.91 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2404:precondition1 (335) }
0.0.L: Trace Attempt  3	[71.13 s]
0.0.Bm: A trace with 241 cycles was found. [71.80 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 241 cycles was found for the property "ack_counter.v_ack_counter._assert_1591" in 71.32 s.
0.0.Bm: Trace Attempt 242	[71.87 s]
0.0.L: Trace Attempt  4	[71.23 s]
0.0.L: Trace Attempt  5	[71.28 s]
0.0.Ht: Trace Attempt 242	[71.96 s]
0.0.N: Trace Attempt 18	[0.86 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_188"	[1.42 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_188:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_188:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt 12	[0.48 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_188"	[1.42 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_188:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.Mpcustom4: Trace Attempt  9	[71.57 s]
0.0.B: Trace Attempt 21	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_188"	[1.35 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_188:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0: ProofGrid usable level: 2865
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2404 <339> }
0.0.B: Trace Attempt  4	[0.09 s]
0.0.L: Trace Attempt  3	[71.67 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Bm: Trace Attempt 244	[72.01 s]
0.0.Bm: A trace with 244 cycles was found. [72.35 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_637:precondition1" was covered in 244 cycles in 72.00 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1469:precondition1" was covered in 244 cycles in 72.00 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_638:precondition1" was covered in 244 cycles in 72.00 s.
0.0.L: Trace Attempt  4	[71.72 s]
0.0.L: Trace Attempt  5	[71.77 s]
0.0.Bm: A trace with 244 cycles was found. [72.64 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 244 cycles was found for the property "ack_counter.v_ack_counter._assert_1558" in 72.15 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1558:precondition1" was covered in 244 cycles in 72.15 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 244 cycles was found for the property "ack_counter.v_ack_counter._assert_1559" in 72.15 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1559:precondition1" was covered in 244 cycles in 72.15 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2707 <342> }
0.0.AM: Trace Attempt  1	[0.65 s]
0.0.L: Trace Attempt  3	[72.09 s]
0.0.L: Trace Attempt  4	[72.14 s]
0.0.AM: Trace Attempt  2	[0.72 s]
0.0.Ht: Trace Attempt 244	[72.03 s]
0.0.Ht: A trace with 244 cycles was found. [72.54 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 244 cycles was found for the property "ack_counter.v_ack_counter._assert_638" in 72.25 s.
0.0.AM: Trace Attempt  3	[0.74 s]
0.0.L: Trace Attempt  5	[72.18 s]
0.0.N: Trace Attempt 16	[0.80 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_188:precondition1"	[0.59 s].
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2399 <346> }
0.0.AM: Trace Attempt  8	[0.79 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_188:precondition1"	[0.60 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_190"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_190"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_190" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  3	[72.46 s]
0.0.B: Trace Attempt 21	[0.82 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_188:precondition1"	[0.64 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_190"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.L: Trace Attempt  4	[72.49 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.L: Trace Attempt  5	[72.51 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.Bm: A trace with 244 cycles was found. [73.22 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 244 cycles was found for the property "ack_counter.v_ack_counter._assert_1469" in 72.85 s.
0: ProofGrid usable level: 2857
0.0.B: Trace Attempt  5	[0.09 s]
0.0.Bm: Trace Attempt 245	[73.41 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2185:precondition1 (350) }
0.0.L: Trace Attempt  3	[72.76 s]
0.0.L: Trace Attempt  4	[72.83 s]
0.0.L: Trace Attempt  5	[72.89 s]
0.0.AM: Trace Attempt  1	[0.47 s]
0.0.Ht: Trace Attempt 245	[73.54 s]
0.0.AM: Trace Attempt  2	[0.56 s]
0.0.AM: Trace Attempt  3	[0.56 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2185 <354> }
0.0.L: Trace Attempt  3	[73.27 s]
0.0.L: Trace Attempt  4	[73.30 s]
0.0.L: Trace Attempt  5	[73.33 s]
0.0.Ht: Trace Attempt 246	[73.58 s]
0.0.Ht: A trace with 246 cycles was found. [73.72 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 246 cycles was found for the property "ack_counter.v_ack_counter._assert_1560" in 73.38 s.
0.0.Bm: Trace Attempt 246	[73.56 s]
0.0.Bm: A trace with 246 cycles was found. [74.01 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1560:precondition1" was covered in 246 cycles in 73.57 s.
0.0.Bm: Trace Attempt 247	[74.14 s]
0.0.N: Trace Attempt 42	[0.96 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_190"	[1.25 s].
0.0.AM: Trace Attempt 12	[0.90 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_190"	[1.25 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_190:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_190:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_190:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt 28	[1.03 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_190"	[1.21 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_190:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.Ht: Trace Attempt 247	[74.30 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2706 <358> }
0: ProofGrid usable level: 2855
0.0.L: Trace Attempt  3	[73.72 s]
0.0.L: Trace Attempt  4	[73.76 s]
0.0.L: Trace Attempt  5	[73.78 s]
0.0.Bm: A trace with 247 cycles was found. [74.53 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_531:precondition1" was covered in 247 cycles in 74.04 s.
0.0.AM: Trace Attempt  1	[0.49 s]
0.0.AM: Trace Attempt  2	[0.55 s]
0.0.AM: Trace Attempt  3	[0.55 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2696 <362> }
0.0.L: Trace Attempt  3	[74.14 s]
0.0.L: Trace Attempt  4	[74.19 s]
0.0.L: Trace Attempt  5	[74.23 s]
0.0.N: Trace Attempt 79	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_190:precondition1"	[0.78 s].
0.0.AM: Trace Attempt 13	[0.91 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_190:precondition1"	[0.80 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_205"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_205"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_205" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.Bm: Trace Attempt 249	[74.78 s]
0.0.Bm: A trace with 249 cycles was found. [75.21 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_268:precondition1" was covered in 249 cycles in 74.73 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_565:precondition1" was covered in 249 cycles in 74.73 s.
0.0.B: Trace Attempt 26	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_190:precondition1"	[0.94 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_205"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  4	[0.12 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2700 <366> }
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.AM: Trace Attempt  5	[0.14 s]
0.0.L: Trace Attempt  3	[74.68 s]
0.0.B: Trace Attempt  5	[0.12 s]
0: ProofGrid usable level: 2852
0.0.L: Trace Attempt  4	[74.73 s]
0.0.N: Trace Attempt  1	[0.29 s]
0.0.N: Trace Attempt  2	[0.31 s]
0.0.N: Trace Attempt  3	[0.31 s]
0.0.Bm: A trace with 249 cycles was found. [75.47 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_940:precondition1" was covered in 249 cycles in 75.00 s.
0.0.L: Trace Attempt  5	[74.83 s]
0.0.N: Trace Attempt  4	[0.33 s]
0.0.N: Trace Attempt  5	[0.33 s]
0.0.Bm: Trace Attempt 250	[75.58 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 19	[0.41 s]
0.0.AM: A proof was found: No trace exists. [0.43 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_205" was proven in 0.55 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_205"	[0.55 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_207"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt 12	[0.38 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_205"	[0.55 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_207"	[0.00 s].
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_207" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 14	[0.35 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_205"	[0.41 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_207"	[0.00 s].
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  5	[0.15 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.24 s]
0.0.Bm: A trace with 250 cycles was found. [75.87 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_269:precondition1" was covered in 250 cycles in 75.39 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_963:precondition1" was covered in 250 cycles in 75.39 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1363:precondition1" was covered in 250 cycles in 75.39 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1364:precondition1" was covered in 250 cycles in 75.39 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1365:precondition1" was covered in 250 cycles in 75.39 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1366:precondition1" was covered in 250 cycles in 75.39 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1367:precondition1" was covered in 250 cycles in 75.39 s.
0.0.N: Trace Attempt  5	[0.27 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2583:precondition1 (370) }
0.0.L: Trace Attempt  3	[75.39 s]
0.0.Ht: Trace Attempt 250	[75.63 s]
0.0.Ht: A trace with 250 cycles was found. [75.80 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 250 cycles was found for the property "ack_counter.v_ack_counter._assert_1363" in 75.49 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 250 cycles was found for the property "ack_counter.v_ack_counter._assert_1367" in 75.49 s.
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 27	[0.48 s]
0.0.AM: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_207" was proven in 0.49 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_207"	[0.49 s].
0.0.Bm: A trace with 250 cycles was found. [76.13 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 250 cycles was found for the property "ack_counter.v_ack_counter._assert_1365" in 75.71 s.
0.0.L: Trace Attempt  4	[75.45 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_208"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  9	[0.30 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_207"	[0.57 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_208"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_208" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.L: Trace Attempt  5	[75.52 s]
0.0.B: Trace Attempt 17	[0.53 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_207"	[0.58 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_208"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.AM: Trace Attempt  5	[0.19 s]
0.0.N: Trace Attempt  2	[0.18 s]
0.0.N: Trace Attempt  3	[0.19 s]
0.0.N: Trace Attempt  5	[0.23 s]
0: ProofGrid usable level: 2839
0.0.Bm: A trace with 250 cycles was found. [76.39 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 250 cycles was found for the property "ack_counter.v_ack_counter._assert_1366" in 75.90 s.
0.0.AM: Trace Attempt  1	[0.37 s]
0.0.AM: Trace Attempt  2	[0.45 s]
0.0.AM: Trace Attempt  3	[0.45 s]
0.0.Ht: Trace Attempt 251	[76.52 s]
0.0.AM: Trace Attempt  5	[0.52 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2708 <374> }
0.0.L: Trace Attempt  3	[76.04 s]
0.0.L: Trace Attempt  4	[76.14 s]
0.0.L: Trace Attempt  5	[76.19 s]
0.0.Bm: Trace Attempt 251	[76.47 s]
0.0.Bm: A trace with 251 cycles was found. [76.85 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_265:precondition1" was covered in 251 cycles in 76.47 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_980:precondition1" was covered in 251 cycles in 76.47 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_982:precondition1" was covered in 251 cycles in 76.47 s.
0.0.AM: Trace Attempt  1	[0.90 s]
0.0.Bm: Trace Attempt 252	[77.06 s]
0.0.AM: Trace Attempt  2	[0.96 s]
0.0.AM: Trace Attempt  3	[0.99 s]
0.0.N: Trace Attempt 15	[0.90 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_208"	[1.11 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_208"	[1.11 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_210"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_210"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_210" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 31	[0.91 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2702 <378> }
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_208"	[1.11 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_210"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  4	[0.10 s]
0.0.L: Trace Attempt  3	[76.61 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.L: Trace Attempt  4	[76.66 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.L: Trace Attempt  5	[76.68 s]
0.0.B: Trace Attempt  5	[0.14 s]
0: ProofGrid usable level: 2835
0.0.N: Trace Attempt  1	[0.22 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 13	[0.20 s]
0.0.AM: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_210" was proven in 0.01 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_210"	[0.01 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_210"	[0.01 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_212"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_212" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_212"	[0.00 s].
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.28 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_210"	[0.07 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_212"	[0.00 s].
0.0.Bm: A trace with 252 cycles was found. [77.45 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_216:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_217:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_218:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_237:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_493:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_522:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_525:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_526:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_527:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_568:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_878:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_879:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_880:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_973:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1214:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1233:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1234:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1236:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1420:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1421:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1423:precondition1" was covered in 252 cycles in 76.94 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1449:precondition1" was covered in 252 cycles in 76.94 s.
0.0.B: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.Ht: Trace Attempt 252	[77.00 s]
0.0.Ht: A trace with 252 cycles was found. [77.12 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_216" in 76.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_217" in 76.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_218" in 76.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_525" in 76.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_526" in 76.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_527" in 76.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_878" in 76.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_879" in 76.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_880" in 76.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_1233" in 76.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_1234" in 76.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_1236" in 76.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_1420" in 76.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_1421" in 76.92 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_1423" in 76.92 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2704 <381> }
0.0.N: Trace Attempt  1	[0.16 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.22 s]
0.0.L: Trace Attempt  3	[77.00 s]
0.0.AM: Trace Attempt  1	[0.24 s]
0.0.AM: Trace Attempt  2	[0.30 s]
0.0.L: Trace Attempt  4	[77.05 s]
0.0.AM: Trace Attempt  3	[0.30 s]
0.0.Bm: A trace with 252 cycles was found. [77.73 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_493" in 77.27 s.
0.0.L: Trace Attempt  5	[77.08 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2241:precondition1 (385) }
0.0.L: Trace Attempt  3	[77.31 s]
0.0.L: Trace Attempt  4	[77.34 s]
0.0.L: Trace Attempt  5	[77.36 s]
0.0.Bm: A trace with 252 cycles was found. [78.10 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_1935" in 77.71 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2238:precondition1 (389) }
0.0.L: Trace Attempt  3	[77.62 s]
0.0.L: Trace Attempt  4	[77.66 s]
0: ProofGrid usable level: 2795
0.0.L: Trace Attempt  5	[77.72 s]
0.0.AM: Trace Attempt  1	[0.98 s]
0.0.N: Trace Attempt 15	[0.81 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_212"	[0.98 s].
0.0.B: Trace Attempt 22	[1.00 s]
0.0.B: Per property time limit expired (1.00 s) [1.05 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_212"	[1.04 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_212:precondition1"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_212:precondition1" in 0.01 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[1.04 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_212:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_212"	[1.07 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_212:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.Bm: A trace with 252 cycles was found. [78.54 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2060" in 78.19 s.
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.16 s]
0.0.N: Trace Attempt  3	[0.18 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2703 <392> }
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.L: Trace Attempt  3	[78.11 s]
0.0.AM: Trace Attempt  1	[0.32 s]
0.0.L: Trace Attempt  4	[78.17 s]
0.0.L: Trace Attempt  5	[78.22 s]
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.42 s]
0.0.Bm: A trace with 252 cycles was found. [79.03 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2091" in 78.55 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2108" in 78.55 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2583 <396> }
0.0.Bm: A trace with 252 cycles was found. [79.36 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2207" in 78.85 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2212" in 78.85 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2216" in 78.85 s.
0: ProofGrid usable level: 2789
0.0.L: Trace Attempt  3	[78.67 s]
0.0.AM: Trace Attempt  1	[0.91 s]
0.0.L: Trace Attempt  4	[78.73 s]
0.0.L: Trace Attempt  5	[78.77 s]
0.0.AM: Trace Attempt  2	[0.99 s]
0.0.AM: Trace Attempt  3	[0.99 s]
0.0.N: Trace Attempt 15	[0.85 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_212:precondition1"	[1.00 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_212:precondition1"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_214"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_214"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_214" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 25	[1.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_212:precondition1"	[1.07 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_214"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.Bm: A trace with 252 cycles was found. [79.60 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2217" in 79.11 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2519" in 79.11 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2520" in 79.11 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2524" in 79.11 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2538" in 79.11 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2539" in 79.11 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2540" in 79.11 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2542" in 79.11 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2545" in 79.11 s.
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  4	[0.13 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  4	[0.15 s]
0.0.AM: Trace Attempt  1	[0.30 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2236:precondition1 (400) }
0.0.Bm: A trace with 252 cycles was found. [79.86 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2526" in 79.37 s.
0.0.AM: Trace Attempt  2	[0.39 s]
0.0.AM: Trace Attempt  3	[0.39 s]
0.0.AM: Trace Attempt  4	[0.40 s]
0.0.L: Trace Attempt  3	[79.22 s]
0.0.L: Trace Attempt  4	[79.30 s]
0.0.L: Trace Attempt  5	[79.32 s]
0.0.Bm: A trace with 252 cycles was found. [80.12 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2527" in 79.62 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2548" in 79.62 s.
0.0.Ht: A trace with 252 cycles was found. [80.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2541" in 79.71 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2557" in 79.71 s.
0: ProofGrid usable level: 2775
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2236 <404> }
0.0.L: Trace Attempt  3	[79.79 s]
0.0.N: Trace Attempt 16	[0.60 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_214"	[0.99 s].
0.0.AM: Trace Attempt 15	[0.99 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_214"	[1.02 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_214:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_214:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_214:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.L: Trace Attempt  4	[79.85 s]
0.0.B: Trace Attempt 24	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_214"	[1.02 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_214:precondition1"	[0.00 s].
0.0.L: Trace Attempt  5	[79.90 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.Bm: A trace with 252 cycles was found. [80.61 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 252 cycles was found for the property "ack_counter.v_ack_counter._assert_2551" in 80.14 s.
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.AM: Trace Attempt  4	[0.14 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.Ht: Trace Attempt 253	[80.72 s]
0.0.AM: Trace Attempt  1	[0.27 s]
0.0.N: Trace Attempt  4	[0.20 s]
0.0.AM: Trace Attempt  2	[0.30 s]
0.0.AM: Trace Attempt  3	[0.31 s]
0.0.AM: Trace Attempt  4	[0.31 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2186 <408> }
0.0.L: Trace Attempt  3	[80.39 s]
0.0.Bm: Trace Attempt 253	[80.70 s]
0.0.Bm: A trace with 253 cycles was found. [81.06 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 253 cycles was found for the property "ack_counter.v_ack_counter._assert_588" in 80.58 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_588:precondition1" was covered in 253 cycles in 80.58 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_594:precondition1" was covered in 253 cycles in 80.58 s.
0.0.L: Trace Attempt  4	[80.48 s]
0.0.L: Trace Attempt  5	[80.57 s]
0.0.Bm: A trace with 253 cycles was found. [81.27 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_581:precondition1" was covered in 253 cycles in 80.75 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1538:precondition1" was covered in 253 cycles in 80.75 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_596:precondition1" was covered in 253 cycles in 80.75 s.
0: ProofGrid usable level: 2770
0.0.Ht: A trace with 253 cycles was found. [80.89 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 253 cycles was found for the property "ack_counter.v_ack_counter._assert_581" in 80.77 s.
0.0.Bm: A trace with 253 cycles was found. [81.40 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 253 cycles was found for the property "ack_counter.v_ack_counter._assert_594" in 80.96 s.
0.0.AM: Trace Attempt 17	[0.85 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_214:precondition1"	[1.04 s].
0.0.N: Trace Attempt 15	[0.81 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_214:precondition1"	[1.04 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_215"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_215"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_215" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt 23	[0.99 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_214:precondition1"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_215"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.Bm: A trace with 253 cycles was found. [81.70 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 253 cycles was found for the property "ack_counter.v_ack_counter._assert_1538" in 81.18 s.
0.0.Bm: Trace Attempt 254	[81.76 s]
0.0.Mpcustom4: Trace Attempt 11	[75.47 s]
0.0.Mpcustom4: A proof was found: No trace exists. [75.54 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_771" was proven in 79.67 s.
0.0.Mpcustom4: A proof was found: No trace exists. [75.54 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_775" was proven in 79.67 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2609:precondition1 (412) }
0.0.L: Trace Attempt  3	[81.16 s]
0.0.AM: Trace Attempt  1	[0.39 s]
0.0.L: Trace Attempt  4	[81.25 s]
0.0.L: Trace Attempt  5	[81.30 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.48 s]
0.0.N: Trace Attempt  1	[0.56 s]
0.0.N: Trace Attempt  2	[0.58 s]
0.0.Bm: A trace with 254 cycles was found. [82.08 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 254 cycles was found for the property "ack_counter.v_ack_counter._assert_482" in 81.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_482:precondition1" was covered in 254 cycles in 81.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_587:precondition1" was covered in 254 cycles in 81.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_591:precondition1" was covered in 254 cycles in 81.63 s.
0.0.N: Trace Attempt  3	[0.60 s]
0.0.AM: Trace Attempt  1	[0.88 s]
0.0.Bm: A trace with 254 cycles was found. [82.40 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 254 cycles was found for the property "ack_counter.v_ack_counter._assert_587" in 81.95 s.
0: ProofGrid usable level: 2761
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2609 <416> }
0.0.L: Trace Attempt  3	[81.77 s]
0.0.AM: Trace Attempt  2	[0.96 s]
0.0.AM: Trace Attempt  3	[0.96 s]
0.0.L: Trace Attempt  4	[81.83 s]
0.0.AM: Trace Attempt  7	[1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_215"	[0.99 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_215:precondition1"	[0.00 s].
0.0.N: Trace Attempt 13	[0.68 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_215"	[0.99 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_215:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_215:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.L: Trace Attempt  5	[81.89 s]
0.0.B: Trace Attempt 26	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_215"	[1.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_215:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.Bm: A trace with 254 cycles was found. [82.71 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 254 cycles was found for the property "ack_counter.v_ack_counter._assert_1537" in 82.22 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1537:precondition1" was covered in 254 cycles in 82.22 s.
0.0.AM: Trace Attempt  1	[0.34 s]
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.41 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2611 <420> }
0.0.L: Trace Attempt  3	[82.29 s]
0.0.Bm: A trace with 254 cycles was found. [82.96 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 254 cycles was found for the property "ack_counter.v_ack_counter._assert_591" in 82.48 s.
0.0.L: Trace Attempt  4	[82.36 s]
0.0.L: Trace Attempt  5	[82.47 s]
0.0.AM: Trace Attempt  1	[0.81 s]
0.0.N: Trace Attempt  1	[0.81 s]
0.0.N: Trace Attempt  2	[0.85 s]
0.0.N: Trace Attempt  3	[0.85 s]
0.0.AM: Trace Attempt  2	[0.89 s]
0.0.AM: Trace Attempt  3	[0.89 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2627:precondition1 (424) }
0.0.L: Trace Attempt  3	[82.78 s]
0: ProofGrid usable level: 2758
0.0.Bm: Trace Attempt 255	[83.03 s]
0.0.Bm: A trace with 255 cycles was found. [83.50 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 255 cycles was found for the property "ack_counter.v_ack_counter._assert_484" in 83.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_484:precondition1" was covered in 255 cycles in 83.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_585:precondition1" was covered in 255 cycles in 83.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1832:precondition1" was covered in 255 cycles in 83.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1914:precondition1" was covered in 255 cycles in 83.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_589:precondition1" was covered in 255 cycles in 83.02 s.
0.0.N: Trace Attempt 13	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_215:precondition1"	[1.05 s].
0.0.L: Trace Attempt  4	[82.86 s]
0.0.AM: Trace Attempt  7	[0.94 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_215:precondition1"	[1.05 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_219"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_219"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_219" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  5	[82.92 s]
0.0.B: Trace Attempt 30	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_215:precondition1"	[1.04 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_219"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  5	[0.13 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.Bm: A trace with 255 cycles was found. [83.75 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 255 cycles was found for the property "ack_counter.v_ack_counter._assert_585" in 83.38 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 255 cycles was found for the property "ack_counter.v_ack_counter._assert_589" in 83.38 s.
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.N: Trace Attempt  5	[0.21 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2627 <428> }
0.0.L: Trace Attempt  3	[83.26 s]
0.0.AM: Trace Attempt  1	[0.43 s]
0.0.L: Trace Attempt  4	[83.31 s]
0.0.L: Trace Attempt  5	[83.34 s]
0.0.AM: Trace Attempt  2	[0.50 s]
0.0.AM: Trace Attempt  3	[0.50 s]
0.0.AM: Trace Attempt  5	[0.53 s]
0.0.Bm: A trace with 255 cycles was found. [84.13 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 255 cycles was found for the property "ack_counter.v_ack_counter._assert_1535" in 83.66 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1535:precondition1" was covered in 255 cycles in 83.66 s.
0.0.Bm: Trace Attempt 256	[84.22 s]
0.0.Mpcustom4: A proof was found: No trace exists. [75.54 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1069" was proven in 82.19 s.
0: ProofGrid usable level: 2748
0.0.Bm: A trace with 256 cycles was found. [84.51 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_582:precondition1" was covered in 256 cycles in 84.04 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_586:precondition1" was covered in 256 cycles in 84.04 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2628 <432> }
0.0.AM: Trace Attempt 11	[0.97 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_219"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_220:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt 14	[0.77 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_219"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_220:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_220:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  3	[83.91 s]
0.0.B: Trace Attempt 26	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_219"	[0.98 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_220:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.L: Trace Attempt  4	[83.96 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  5	[0.11 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.L: Trace Attempt  5	[84.02 s]
0.0.N: Trace Attempt  1	[0.18 s]
0.0.N: Trace Attempt  2	[0.21 s]
0.0.N: Trace Attempt  3	[0.21 s]
0.0.AM: Trace Attempt  1	[0.22 s]
0.0.N: Trace Attempt  5	[0.22 s]
0.0.Bm: A trace with 256 cycles was found. [84.79 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 256 cycles was found for the property "ack_counter.v_ack_counter._assert_586" in 84.37 s.
0.0.AM: Trace Attempt  2	[0.26 s]
0.0.AM: Trace Attempt  3	[0.26 s]
0.0.AM: Trace Attempt  5	[0.27 s]
0.0.Mpcustom4: A proof was found: No trace exists. [75.54 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1152" was proven in 82.73 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2629 <436> }
0.0.Bm: A trace with 256 cycles was found. [85.14 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2252:precondition1" was covered in 256 cycles in 84.75 s.
0.0.L: Trace Attempt  3	[84.55 s]
0.0.L: Trace Attempt  4	[84.61 s]
0.0.AM: Trace Attempt  1	[0.67 s]
0.0.AM: Trace Attempt  2	[0.74 s]
0.0.AM: Trace Attempt  3	[0.75 s]
0.0.L: Trace Attempt  5	[84.66 s]
0.0.AM: Trace Attempt  5	[0.78 s]
0.0.Bm: A trace with 256 cycles was found. [85.45 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 256 cycles was found for the property "ack_counter.v_ack_counter._assert_1533" in 84.95 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1533:precondition1" was covered in 256 cycles in 84.95 s.
0: ProofGrid usable level: 2742
0.0.AM: Trace Attempt 10	[1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_220:precondition1"	[0.97 s].
0.0.N: Trace Attempt 18	[0.98 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_220:precondition1"	[0.98 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_221"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_221" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_221"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 27	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_220:precondition1"	[1.04 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_221"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.AM: Trace Attempt  5	[0.12 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2589 <440> }
0.0.Bm: A trace with 256 cycles was found. [85.75 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 256 cycles was found for the property "ack_counter.v_ack_counter._assert_582" in 85.35 s.
0.0.L: Trace Attempt  3	[85.14 s]
0.0.L: Trace Attempt  4	[85.19 s]
0.0.AM: Trace Attempt  1	[0.21 s]
0.0.AM: Trace Attempt  2	[0.28 s]
0.0.AM: Trace Attempt  3	[0.32 s]
0.0.AM: Trace Attempt  5	[0.35 s]
0.0.L: Trace Attempt  5	[85.29 s]
0.0.N: Trace Attempt  1	[0.59 s]
0.0.N: Trace Attempt  2	[0.60 s]
0.0.N: Trace Attempt  3	[0.60 s]
0.0.N: Trace Attempt  5	[0.61 s]
0.0.Bm: Trace Attempt 257	[85.92 s]
0.0.Bm: A trace with 257 cycles was found. [86.34 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 257 cycles was found for the property "ack_counter.v_ack_counter._assert_1125" in 85.90 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1125:precondition1" was covered in 257 cycles in 85.90 s.
0.0.AM: Trace Attempt  1	[0.91 s]
0: ProofGrid usable level: 2739
0.0.N: Trace Attempt 17	[0.86 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_221"	[1.00 s].
0.0.AM: Trace Attempt  2	[1.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_221:precondition1"	[0.00 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_221"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_221:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_221:precondition1" in 0.02 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 24	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_221"	[1.01 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_221:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Bm: A trace with 257 cycles was found. [86.72 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 257 cycles was found for the property "ack_counter.v_ack_counter._assert_1532" in 86.21 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1532:precondition1" was covered in 257 cycles in 86.21 s.
0.0.B: Trace Attempt  4	[0.06 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.AM: Trace Attempt  5	[0.15 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.AM: Trace Attempt  1	[0.29 s]
0.0.Bm: A trace with 257 cycles was found. [86.93 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1576:precondition1" was covered in 257 cycles in 86.50 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1897:precondition1" was covered in 257 cycles in 86.50 s.
0.0.AM: Trace Attempt  2	[0.37 s]
0.0.AM: Trace Attempt  3	[0.37 s]
0.0.AM: Trace Attempt  5	[0.39 s]
0.0.Bm: Trace Attempt 258	[87.08 s]
0.0.N: Trace Attempt  1	[0.64 s]
0.0.N: Trace Attempt  2	[0.71 s]
0.0.N: Trace Attempt  3	[0.71 s]
0.0.N: Trace Attempt  5	[0.73 s]
0.0.Bm: A trace with 258 cycles was found. [87.39 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_274:precondition1" was covered in 258 cycles in 86.90 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_672:precondition1" was covered in 258 cycles in 86.90 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_993:precondition1" was covered in 258 cycles in 86.90 s.
0.0.AM: Trace Attempt  1	[0.88 s]
0: ProofGrid usable level: 2732
0.0.Mpcustom4: A proof was found: No trace exists. [75.54 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1467" was proven in 85.30 s.
0.0.N: Trace Attempt  9	[0.78 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_221:precondition1"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_223"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_223" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  2	[1.03 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_221:precondition1"	[1.03 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_223"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 26	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_221:precondition1"	[1.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_223"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.Bm: A trace with 258 cycles was found. [87.71 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 258 cycles was found for the property "ack_counter.v_ack_counter._assert_274" in 87.24 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 258 cycles was found for the property "ack_counter.v_ack_counter._assert_672" in 87.24 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 258 cycles was found for the property "ack_counter.v_ack_counter._assert_993" in 87.24 s.
0.0.Mpcustom4: A proof was found: No trace exists. [75.54 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1480" was proven in 85.55 s.
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  1	[0.23 s]
0.0.N: Trace Attempt  2	[0.29 s]
0.0.N: Trace Attempt  3	[0.29 s]
0.0.AM: Trace Attempt  1	[0.51 s]
0.0.Mpcustom4: A proof was found: No trace exists. [75.54 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1509" was proven in 85.99 s.
0.0.AM: Trace Attempt  2	[0.58 s]
0.0.AM: Trace Attempt  3	[0.58 s]
0: ProofGrid usable level: 2726
0.0.N: Trace Attempt 15	[0.64 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_223"	[1.03 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_223:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_223:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt 12	[0.83 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_223"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_223:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Bm: Trace Attempt 261	[88.35 s]
0.0.Bm: A trace with 261 cycles was found. [88.68 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 261 cycles was found for the property "ack_counter.v_ack_counter._assert_478" in 88.20 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_478:precondition1" was covered in 261 cycles in 88.20 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_479:precondition1" was covered in 261 cycles in 88.20 s.
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 22	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_223"	[1.13 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_223:precondition1"	[0.00 s].
0.0.Bm: Trace Attempt 262	[88.77 s]
0.0.B: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.N: Trace Attempt  1	[0.18 s]
0.0.B: Trace Attempt  4	[0.15 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.24 s]
0.0.B: Trace Attempt  5	[0.20 s]
0.0.AM: Trace Attempt  1	[0.46 s]
0.0.AM: Trace Attempt  2	[0.61 s]
0.0.AM: Trace Attempt  3	[0.61 s]
0.0.Ht: Trace Attempt 256	[89.27 s]
0.0.Bm: Trace Attempt 263	[89.00 s]
0.0.Bm: A trace with 263 cycles was found. [89.38 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1296:precondition1" was covered in 263 cycles in 88.99 s.
0.0.Bm: Trace Attempt 264	[89.61 s]
0: ProofGrid usable level: 2723
0.0.N: Trace Attempt 15	[0.78 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_223:precondition1"	[1.22 s].
0.0.AM: Trace Attempt 12	[0.90 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_223:precondition1"	[1.21 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_224"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt 20	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_223:precondition1"	[1.06 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_224"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_224" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_224"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.21 s]
0.0.N: Trace Attempt  3	[0.21 s]
0.0.AM: Trace Attempt  1	[0.29 s]
0.0.L: Trace Attempt 48	[89.34 s]
0.0.AM: Trace Attempt  2	[0.39 s]
0.0.AM: Trace Attempt  3	[0.40 s]
0.0.Bm: A trace with 264 cycles was found. [90.09 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1072:precondition1" was covered in 264 cycles in 89.62 s.
0.0.AM: Trace Attempt  1	[0.91 s]
0: ProofGrid usable level: 2722
0.0.AM: Trace Attempt  2	[0.98 s]
0.0.AM: Trace Attempt  3	[0.99 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_224"	[0.79 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_224:precondition1"	[0.00 s].
0.0.N: Trace Attempt 15	[0.67 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_224"	[0.80 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_224:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_224:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.Bm: Trace Attempt 265	[90.20 s]
0.0.Bm: A trace with 265 cycles was found. [90.65 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1099:precondition1" was covered in 265 cycles in 90.21 s.
0.0.B: Trace Attempt 23	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_224"	[0.93 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_224:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.Bm: Trace Attempt 266	[90.80 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.N: Trace Attempt  1	[0.18 s]
0.0.N: Trace Attempt  2	[0.22 s]
0.0.N: Trace Attempt  3	[0.22 s]
0.0.AM: Trace Attempt  1	[0.26 s]
0.0.AM: Trace Attempt  2	[0.34 s]
0.0.AM: Trace Attempt  3	[0.34 s]
0.0.AM: Trace Attempt  1	[0.77 s]
0.0.Bm: Trace Attempt 267	[91.06 s]
0.0.Bm: A trace with 267 cycles was found. [91.45 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1156:precondition1" was covered in 267 cycles in 91.01 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1158:precondition1" was covered in 267 cycles in 91.01 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1162:precondition1" was covered in 267 cycles in 91.01 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1163:precondition1" was covered in 267 cycles in 91.01 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1178:precondition1" was covered in 267 cycles in 91.01 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1173:precondition1" was covered in 267 cycles in 91.01 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1175:precondition1" was covered in 267 cycles in 91.01 s.
0.0.AM: Trace Attempt  2	[0.82 s]
0.0.AM: Trace Attempt  3	[0.82 s]
0: ProofGrid usable level: 2717
0.0.AM: Trace Attempt 10	[0.93 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_224:precondition1"	[1.03 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_225"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt 15	[0.80 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_224:precondition1"	[1.03 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_225"	[0.00 s].
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_225" in 0.02 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 21	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_224:precondition1"	[0.94 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_225"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.Bm: A trace with 267 cycles was found. [91.78 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 267 cycles was found for the property "ack_counter.v_ack_counter._assert_1156" in 91.29 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 267 cycles was found for the property "ack_counter.v_ack_counter._assert_1158" in 91.29 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 267 cycles was found for the property "ack_counter.v_ack_counter._assert_1162" in 91.29 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 267 cycles was found for the property "ack_counter.v_ack_counter._assert_1163" in 91.29 s.
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.Bm: Trace Attempt 268	[91.88 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1071:precondition1 (500) }
0.0.L: Trace Attempt  3	[91.28 s]
0.0.L: Trace Attempt  4	[91.36 s]
0.0.AM: Trace Attempt  1	[0.38 s]
0.0.AM: Trace Attempt  2	[0.49 s]
0.0.AM: Trace Attempt  3	[0.49 s]
0.0.Bm: A trace with 268 cycles was found. [92.38 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1300:precondition1" was covered in 268 cycles in 91.92 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1770:precondition1" was covered in 268 cycles in 91.92 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1174:precondition1 (502) }
0.0.L: Trace Attempt  3	[91.91 s]
0.0.N: Trace Attempt  1	[0.94 s]
0.0.N: Trace Attempt  2	[0.96 s]
0: ProofGrid usable level: 2711
0.0.L: Trace Attempt  4	[91.97 s]
0.0.N: Trace Attempt  3	[0.97 s]
0.0.AM: Trace Attempt 14	[0.81 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_225"	[1.31 s].
0.0.N: Trace Attempt  6	[0.98 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_225"	[1.31 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_225:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_225:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_225:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 23	[0.99 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_225"	[1.26 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_225:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1155:precondition1 (504) }
0.0.AM: Trace Attempt  1	[0.46 s]
0.0.L: Trace Attempt  3	[92.54 s]
0.0.AM: Trace Attempt  2	[0.61 s]
0.0.AM: Trace Attempt  3	[0.61 s]
0.0.Bm: Trace Attempt 271	[92.87 s]
0.0.Bm: A trace with 271 cycles was found. [93.36 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1628:precondition1" was covered in 271 cycles in 93.05 s.
0.0.Ht: Trace Attempt 262	[93.39 s]
0: ProofGrid usable level: 2710
0.0.N: Trace Attempt 35	[0.94 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_225:precondition1"	[0.73 s].
0.0.AM: Trace Attempt 17	[0.98 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_225:precondition1"	[0.73 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_226"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_226"	[0.00 s].
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_226" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1101:precondition1 (505) }
0.0.B: Trace Attempt 32	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_225:precondition1"	[0.81 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_226"	[0.00 s].
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.L: Trace Attempt  3	[93.18 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.Bm: A trace with 271 cycles was found. [93.85 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 271 cycles was found for the property "ack_counter.v_ack_counter._assert_1628" in 93.48 s.
0.0.L: Trace Attempt  4	[93.26 s]
0.0.L: Trace Attempt  5	[93.30 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Bm: Trace Attempt 272	[94.04 s]
0.0.AM: Trace Attempt  1	[0.35 s]
0.0.AM: Trace Attempt  2	[0.43 s]
0.0.AM: Trace Attempt  3	[0.43 s]
0.0.Bm: A trace with 272 cycles was found. [94.39 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1526:precondition1" was covered in 272 cycles in 93.91 s.
0.0.AM: Trace Attempt  1	[0.82 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2630:precondition1 (509) }
0.0.AM: Trace Attempt  2	[0.89 s]
0.0.AM: Trace Attempt  3	[0.90 s]
0.0.L: Trace Attempt  3	[93.97 s]
0.0.Mpcustom4: A proof was found: No trace exists. [75.54 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2296" was proven in 92.54 s.
0.0.Mpcustom4: A proof was found: No trace exists. [75.54 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2297" was proven in 92.54 s.
0.0.Mpcustom4: A proof was found: No trace exists. [75.54 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2298" was proven in 92.54 s.
0.0.Mpcustom4: A proof was found: No trace exists. [75.54 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2301" was proven in 92.54 s.
0.0.Mpcustom4: A proof was found: No trace exists. [75.54 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2302" was proven in 92.54 s.
0: ProofGrid usable level: 2703
0.0.N: Trace Attempt  1	[0.95 s]
0.0.N: Trace Attempt  2	[0.99 s]
0.0.N: Trace Attempt  3	[0.99 s]
0.0.AM: Trace Attempt  7	[0.96 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_226"	[1.23 s].
0.0.L: Trace Attempt  4	[94.06 s]
0.0.B: Trace Attempt 23	[0.88 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_226"	[1.15 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_226:precondition1"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_226:precondition1" in 0.00 s.
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_226:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_226"	[1.23 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_226:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.L: Trace Attempt  5	[94.15 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.Bm: Trace Attempt 274	[94.70 s]
0.0.Bm: A trace with 274 cycles was found. [95.07 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 274 cycles was found for the property "ack_counter.v_ack_counter._assert_322" in 94.59 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_322:precondition1" was covered in 274 cycles in 94.59 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 274 cycles was found for the property "ack_counter.v_ack_counter._assert_600" in 94.59 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_600:precondition1" was covered in 274 cycles in 94.59 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 274 cycles was found for the property "ack_counter.v_ack_counter._assert_1900" in 94.59 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1900:precondition1" was covered in 274 cycles in 94.59 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 274 cycles was found for the property "ack_counter.v_ack_counter._assert_2533" in 94.59 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2533:precondition1" was covered in 274 cycles in 94.59 s.
0.0.AM: Trace Attempt  1	[0.36 s]
0.0.Bm: Trace Attempt 275	[95.18 s]
0.0.AM: Trace Attempt  2	[0.46 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.N: Trace Attempt  1	[0.59 s]
0.0.N: Trace Attempt  2	[0.65 s]
0.0.N: Trace Attempt  3	[0.65 s]
0.0.Mpcustom4: A proof was found: No trace exists. [75.54 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2517" was proven in 93.36 s.
0.0.Mpcustom4: A proof was found: No trace exists. [75.54 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2523" was proven in 93.36 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2630 <513> }
0.0.Mpcustom4: A proof was found: No trace exists. [75.54 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2553" was proven in 93.64 s.
0.0.Mpcustom4: A proof was found: No trace exists. [75.54 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2554" was proven in 93.64 s.
0.0.L: Trace Attempt  3	[94.92 s]
0: ProofGrid usable level: 2691
0.0.L: Trace Attempt  4	[94.99 s]
0.0.AM: Trace Attempt  1	[0.94 s]
0.0.AM: Trace Attempt  2	[1.03 s]
0.0.N: Trace Attempt  7	[0.69 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_226:precondition1"	[1.10 s].
0.0.AM: Per property time limit expired (1.00 s) [1.04 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_226:precondition1"	[1.10 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_227"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_227"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_227" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt 25	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_226:precondition1"	[1.10 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_227"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.N: Trace Attempt  2	[0.22 s]
0.0.N: Trace Attempt  3	[0.22 s]
0.0.AM: Trace Attempt  1	[0.25 s]
0.0.AM: Trace Attempt  2	[0.33 s]
0.0.AM: Trace Attempt  3	[0.34 s]
0.0.Bm: Trace Attempt 278	[95.75 s]
0.0.Bm: A trace with 278 cycles was found. [96.21 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1587:precondition1" was covered in 278 cycles in 95.70 s.
0.0.Mpcustom4: A proof was found: No trace exists. [75.54 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2686" was proven in 93.99 s.
0.0.Mpcustom4: A proof was found: No trace exists. [75.54 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2687" was proven in 93.99 s.
0.0.Bm: Trace Attempt 279	[96.30 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1313:precondition1 (515) }
0.0.L: Trace Attempt  3	[95.70 s]
0.0.L: Trace Attempt  4	[95.77 s]
0.0.L: Trace Attempt  5	[95.85 s]
0.0.Bm: A trace with 279 cycles was found. [96.64 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1923:precondition1" was covered in 279 cycles in 96.18 s.
0: ProofGrid usable level: 2687
0.0.AM: Trace Attempt  1	[0.89 s]
0.0.AM: Trace Attempt  2	[0.97 s]
0.0.AM: Trace Attempt  3	[0.97 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_227"	[0.73 s].
0.0.N: Trace Attempt 15	[0.93 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_227"	[0.74 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_227:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_227:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_227:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 26	[0.87 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_227"	[0.75 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_227:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.AM: Trace Attempt  1	[0.18 s]
0.0.Bm: A trace with 279 cycles was found. [96.96 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2665:precondition1" was covered in 279 cycles in 96.49 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2667:precondition1" was covered in 279 cycles in 96.49 s.
0.0.AM: Trace Attempt  2	[0.22 s]
0.0.AM: Trace Attempt  3	[0.22 s]
0.0.N: Trace Attempt  2	[0.23 s]
0.0.N: Trace Attempt  3	[0.23 s]
0.0.Ht: Trace Attempt 281	[97.46 s]
0.0.AM: Trace Attempt  1	[0.75 s]
0.0.AM: Trace Attempt  2	[0.85 s]
0.0.AM: Trace Attempt  3	[0.86 s]
0: ProofGrid usable level: 2685
0.0.AM: Trace Attempt  8	[0.93 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_227:precondition1"	[1.25 s].
0.0.N: Trace Attempt 15	[0.85 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_227:precondition1"	[1.25 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_228:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_229:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_228:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_229:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_228:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_229:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.Bm: Trace Attempt 282	[97.46 s]
0.0.Bm: A trace with 282 cycles was found. [97.89 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1650:precondition1" was covered in 282 cycles in 97.55 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1653:precondition1" was covered in 282 cycles in 97.55 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1674:precondition1" was covered in 282 cycles in 97.55 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1682:precondition1" was covered in 282 cycles in 97.55 s.
0.0.B: Trace Attempt 30	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_227:precondition1"	[1.32 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_228:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_229:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  1	[0.24 s]
0.0.AM: Trace Attempt  2	[0.27 s]
0.0.AM: Trace Attempt  3	[0.28 s]
0.0.AM: Trace Attempt  4	[0.28 s]
0.0.AM: Trace Attempt  5	[0.29 s]
0.0.Bm: A trace with 282 cycles was found. [98.22 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 282 cycles was found for the property "ack_counter.v_ack_counter._assert_1650" in 97.72 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 282 cycles was found for the property "ack_counter.v_ack_counter._assert_1653" in 97.72 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 282 cycles was found for the property "ack_counter.v_ack_counter._assert_1674" in 97.72 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 282 cycles was found for the property "ack_counter.v_ack_counter._assert_1682" in 97.72 s.
0.0.Bm: Trace Attempt 283	[98.30 s]
0.0.N: Trace Attempt  1	[0.77 s]
0.0.N: Trace Attempt  2	[0.81 s]
0.0.N: Trace Attempt  3	[0.81 s]
0.0.N: Trace Attempt  5	[0.83 s]
0: ProofGrid usable level: 2677
0.0.Mpcustom4: Trace Attempt 12	[98.07 s]
0.0.N: Trace Attempt  7	[0.84 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_228:precondition1"	[0.96 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_229:precondition1"	[0.96 s].
0.0.AM: Trace Attempt 32	[0.93 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_228:precondition1"	[0.96 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_229:precondition1"	[0.96 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_229"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_229"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_229" in 0.00 s.
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt 20	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_228:precondition1"	[0.91 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_229:precondition1"	[0.91 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_229"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  1	[0.16 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  2	[0.21 s]
0.0.AM: Trace Attempt  3	[0.21 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  4	[0.22 s]
0.0.AM: Trace Attempt  5	[0.22 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.Bm: Trace Attempt 287	[99.25 s]
0.0.Bm: A trace with 287 cycles was found. [99.78 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1758:precondition1" was covered in 287 cycles in 99.45 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1962:precondition1" was covered in 287 cycles in 99.45 s.
0.0.B: Trace Attempt 26	[1.00 s]
0.0.B: Per property time limit expired (1.00 s) [1.05 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_229"	[1.00 s].
0.0.AM: Trace Attempt 32	[0.93 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_229"	[1.04 s].
0.0.N: Trace Attempt 37	[0.53 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_229"	[1.01 s].
0.0.Bm: Trace Attempt 288	[100.01 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_230"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_230" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_230"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_230"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  2	[0.16 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.AM: Trace Attempt  1	[0.56 s]
0.0.L: Trace Attempt 46	[99.93 s]
0.0.AM: Trace Attempt  2	[0.66 s]
0.0.AM: Trace Attempt  3	[0.68 s]
0: ProofGrid usable level: 2675
0.0.AM: Trace Attempt  6	[0.76 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_230"	[0.93 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_230:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 17	[0.38 s]
0.0.N: Per property time limit expired (1.00 s) [1.05 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_230"	[0.93 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_230:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_230:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 21	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_230"	[0.93 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_230:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.0.Ht: Trace Attempt 292	[100.43 s]
0.0.Ht: A trace with 292 cycles was found. [100.85 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 292 cycles was found for the property "ack_counter.v_ack_counter._assert_805" in 100.65 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 292 cycles was found for the property "ack_counter.v_ack_counter._assert_2534" in 100.65 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2534:precondition1" was covered in 292 cycles in 100.65 s.
0.0.Bm: Trace Attempt 292	[100.82 s]
0.0.Bm: A trace with 292 cycles was found. [101.34 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_805:precondition1" was covered in 292 cycles in 100.87 s.
0.0.N: Trace Attempt  2	[0.29 s]
0.0.N: Trace Attempt  3	[0.29 s]
0.0.Bm: Trace Attempt 293	[101.47 s]
0: ProofGrid usable level: 2671
0.0.AM: Trace Attempt  1	[0.70 s]
0.0.AM: Trace Attempt  2	[0.78 s]
0.0.AM: Trace Attempt  3	[0.78 s]
0.0.Bm: A trace with 293 cycles was found. [101.93 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1547:precondition1" was covered in 293 cycles in 101.49 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 293 cycles was found for the property "ack_counter.v_ack_counter._assert_2591" in 101.49 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2591:precondition1" was covered in 293 cycles in 101.49 s.
0.0.Ht: Trace Attempt 293	[101.97 s]
0.0.AM: Trace Attempt  8	[0.84 s]
0.0.AM: Per property time limit expired (1.00 s) [1.04 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_230:precondition1"	[1.04 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_231"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 17	[0.57 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_230:precondition1"	[1.04 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_231"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_231" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 24	[0.98 s]
0.0.B: Per property time limit expired (1.00 s) [1.04 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_230:precondition1"	[1.04 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_231"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.AM: Trace Attempt  4	[0.14 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  4	[0.17 s]
0.0.Bm: A trace with 293 cycles was found. [102.33 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 293 cycles was found for the property "ack_counter.v_ack_counter._assert_1547" in 101.84 s.
0.0.AM: Trace Attempt  1	[0.44 s]
0.0.AM: Trace Attempt  2	[0.54 s]
0.0.AM: Trace Attempt  3	[0.54 s]
0.0.AM: Trace Attempt  4	[0.55 s]
0: ProofGrid usable level: 2667
0.0.Bm: Trace Attempt 295	[102.61 s]
0.0.Bm: A trace with 295 cycles was found. [103.04 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_764:precondition1" was covered in 295 cycles in 102.56 s.
0.0.AM: Trace Attempt  7	[0.64 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_231"	[1.03 s].
0.0.N: Trace Attempt 15	[0.76 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_231"	[1.03 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_231:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_231:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_231:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.Bm: Trace Attempt 296	[103.15 s]
0.0.B: Trace Attempt 24	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_231"	[1.19 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_231:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.AM: Trace Attempt  4	[0.17 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.24 s]
0.0.N: Trace Attempt  4	[0.24 s]
0.0.AM: Trace Attempt  1	[0.45 s]
0.0.AM: Trace Attempt  2	[0.52 s]
0.0.AM: Trace Attempt  3	[0.52 s]
0.0.AM: Trace Attempt  4	[0.55 s]
0: ProofGrid usable level: 2666
0.0.N: Trace Attempt 16	[0.75 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_231:precondition1"	[1.13 s].
0.0.AM: Trace Attempt  8	[0.60 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_231:precondition1"	[1.14 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_232"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1590:precondition1 (590) }
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_232"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_232" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 20	[0.86 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_231:precondition1"	[0.98 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_232"	[0.00 s].
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.L: Trace Attempt  3	[103.54 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.L: Trace Attempt  4	[103.60 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.L: Trace Attempt  5	[103.66 s]
0.0.Mpcustom4: Trace Attempt  3	[103.76 s]
0.0.Bm: Trace Attempt 300	[103.94 s]
0.0.Bm: A trace with 300 cycles was found. [104.39 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_765:precondition1" was covered in 300 cycles in 103.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_766:precondition1" was covered in 300 cycles in 103.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_772:precondition1" was covered in 300 cycles in 103.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_774:precondition1" was covered in 300 cycles in 103.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_776:precondition1" was covered in 300 cycles in 103.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_791:precondition1" was covered in 300 cycles in 103.98 s.
0.0.Mpcustom4: Trace Attempt  4	[103.80 s]
0.0.Ht: Trace Attempt 300	[103.98 s]
0.0.Ht: A trace with 300 cycles was found. [104.27 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 300 cycles was found for the property "ack_counter.v_ack_counter._assert_765" in 104.01 s.
0.0.AM: Trace Attempt  1	[0.54 s]
0: ProofGrid usable level: 2659
0.0.AM: Trace Attempt  2	[0.65 s]
0.0.AM: Trace Attempt  3	[0.65 s]
0.0.Bm: A trace with 300 cycles was found. [104.89 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 300 cycles was found for the property "ack_counter.v_ack_counter._assert_766" in 104.38 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 300 cycles was found for the property "ack_counter.v_ack_counter._assert_772" in 104.38 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 300 cycles was found for the property "ack_counter.v_ack_counter._assert_774" in 104.38 s.
0.0.Bm: Trace Attempt 301	[104.98 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_903:precondition1 (593) }
0.0.L: Trace Attempt  3	[104.40 s]
0.0.AM: Trace Attempt  7	[0.72 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_232"	[0.85 s].
0.0.N: Trace Attempt 68	[0.99 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_232"	[0.85 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_232:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_232:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_232:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Ht: Trace Attempt 301	[105.10 s]
0.0.B: Trace Attempt 24	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_232"	[0.88 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_232:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  1	[0.06 s]
0.0.B: Trace Attempt  2	[0.09 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.Bm: A trace with 301 cycles was found. [105.44 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1465:precondition1" was covered in 301 cycles in 105.00 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1466:precondition1" was covered in 301 cycles in 105.00 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1470:precondition1" was covered in 301 cycles in 105.00 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1481:precondition1" was covered in 301 cycles in 105.00 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1482:precondition1" was covered in 301 cycles in 105.00 s.
0.0.Ht: A trace with 301 cycles was found. [105.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 301 cycles was found for the property "ack_counter.v_ack_counter._assert_1465" in 104.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 301 cycles was found for the property "ack_counter.v_ack_counter._assert_1481" in 104.98 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1672:precondition1 (594) }
0.0.L: Trace Attempt  3	[104.92 s]
0: ProofGrid usable level: 2649
0.0.AM: Trace Attempt  1	[0.60 s]
0.0.Bm: A trace with 301 cycles was found. [105.80 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 301 cycles was found for the property "ack_counter.v_ack_counter._assert_1466" in 105.33 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 301 cycles was found for the property "ack_counter.v_ack_counter._assert_1470" in 105.33 s.
0.0.AM: Trace Attempt  2	[0.65 s]
0.0.AM: Trace Attempt  3	[0.66 s]
0.0.AM: Trace Attempt 23	[0.95 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_232:precondition1"	[1.05 s].
0.0.N: Trace Attempt 59	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_232:precondition1"	[1.05 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_233"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_233" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_233"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 23	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_232:precondition1"	[1.01 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_233"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_944:precondition1 (595) }
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.L: Trace Attempt  3	[105.65 s]
0.0.AM: Trace Attempt  5	[0.17 s]
0.0.L: Trace Attempt  4	[105.74 s]
0.0.Ht: Trace Attempt 302	[106.11 s]
0.0.Ht: A trace with 302 cycles was found. [106.23 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1510:precondition1" was covered in 302 cycles in 105.80 s.
0.0.Ht: Trace Attempt 303	[106.41 s]
0.0.Ht: A trace with 303 cycles was found. [106.52 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 303 cycles was found for the property "ack_counter.v_ack_counter._assert_1405" in 106.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1407:precondition1" was covered in 303 cycles in 106.10 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 303 cycles was found for the property "ack_counter.v_ack_counter._assert_1409" in 106.10 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1409:precondition1" was covered in 303 cycles in 106.10 s.
0: ProofGrid usable level: 2642
0.0.AM: Trace Attempt  1	[0.62 s]
0.0.AM: Trace Attempt  2	[0.72 s]
0.0.AM: Trace Attempt  3	[0.72 s]
0.0.AM: Trace Attempt  5	[0.74 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_920:precondition1 (597) }
0.0.L: Trace Attempt  3	[106.45 s]
0.0.N: Trace Attempt 75	[0.99 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_233"	[0.96 s].
0.0.Ht: A trace with 303 cycles was found. [106.83 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1405:precondition1" was covered in 303 cycles in 106.55 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 303 cycles was found for the property "ack_counter.v_ack_counter._assert_1407" in 106.55 s.
0.0.AM: Trace Attempt  9	[0.87 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_233"	[1.04 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_233:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_233:precondition1" in 0.00 s.
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_233:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  5	[0.12 s]
0.0.B: Trace Attempt 36	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_233"	[1.28 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_233:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_939:precondition1 (598) }
0.0.AM: Trace Attempt  1	[0.45 s]
0.0.L: Trace Attempt  3	[107.02 s]
0.0.Bm: Trace Attempt 304	[107.30 s]
0.0.Bm: A trace with 304 cycles was found. [107.70 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_813:precondition1" was covered in 304 cycles in 107.21 s.
0.0.AM: Trace Attempt  2	[0.54 s]
0.0.AM: Trace Attempt  3	[0.55 s]
0.0.AM: Trace Attempt  5	[0.56 s]
0.0.Bm: Trace Attempt 305	[107.81 s]
0: ProofGrid usable level: 2639
0.0.N: Trace Attempt 68	[0.88 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_233:precondition1"	[0.93 s].
0.0.AM: Trace Attempt 12	[0.98 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_233:precondition1"	[0.89 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_235"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_235"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_235" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.Bm: A trace with 305 cycles was found. [108.24 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1938:precondition1" was covered in 305 cycles in 107.83 s.
0.0.B: Trace Attempt 20	[0.86 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_233:precondition1"	[0.93 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_235"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  4	[0.09 s]
0.0.AM: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_974:precondition1 (599) }
0.0.N: Trace Attempt  2	[0.21 s]
0.0.N: Trace Attempt  3	[0.21 s]
0.0.N: Trace Attempt  4	[0.23 s]
0.0.N: Trace Attempt  5	[0.24 s]
0.0.L: Trace Attempt  3	[107.78 s]
0.0.AM: Trace Attempt  1	[0.28 s]
0.0.AM: Trace Attempt  2	[0.38 s]
0.0.AM: Trace Attempt  3	[0.39 s]
0.0.AM: Trace Attempt  4	[0.39 s]
0.0.AM: Trace Attempt  5	[0.41 s]
0: ProofGrid usable level: 2638
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2140 <600> }
0.0.L: Trace Attempt  3	[108.53 s]
0.0.AM: Trace Attempt 12	[0.75 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_235"	[1.08 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_235:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_236:precondition1"	[0.00 s].
0.0.N: Trace Attempt 14	[0.90 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_235"	[1.07 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_235:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_236:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_235:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_236:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.L: Trace Attempt  4	[108.58 s]
0.0.L: Trace Attempt  5	[108.64 s]
0.0.B: Trace Attempt 26	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_235"	[0.92 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_235:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_236:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  4	[0.13 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  2	[0.16 s]
0.0.N: Trace Attempt  3	[0.16 s]
0.0.N: Trace Attempt  4	[0.17 s]
0.0.N: Trace Attempt  5	[0.17 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  1	[0.39 s]
0.0.AM: Trace Attempt  2	[0.48 s]
0.0.AM: Trace Attempt  3	[0.49 s]
0.0.Ht: Trace Attempt 311	[109.17 s]
0.0.Ht: A trace with 311 cycles was found. [109.41 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 311 cycles was found for the property "ack_counter.v_ack_counter._assert_1678" in 109.12 s.
0.0.AM: Trace Attempt  4	[0.51 s]
0.0.AM: Trace Attempt  5	[0.52 s]
0: ProofGrid usable level: 2637
0.0.Bm: Trace Attempt 311	[109.38 s]
0.0.Bm: A trace with 311 cycles was found. [109.77 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1678:precondition1" was covered in 311 cycles in 109.34 s.
0.0.Bm: Trace Attempt 312	[109.89 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1578:precondition1 (605) }
0.0.L: Trace Attempt  3	[109.56 s]
0.0.N: Trace Attempt 14	[0.70 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_235:precondition1"	[1.17 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_236:precondition1"	[1.17 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_236"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_236" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt 12	[0.89 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_235:precondition1"	[1.17 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_236:precondition1"	[1.17 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_236"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 21	[0.84 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_235:precondition1"	[1.09 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_236:precondition1"	[1.09 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_236"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  4	[0.13 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  5	[0.15 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.N: Trace Attempt  4	[0.17 s]
0.0.N: Trace Attempt  5	[0.18 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.Ht: Trace Attempt 312	[110.47 s]
0.0.AM: Trace Attempt  1	[0.46 s]
0: ProofGrid usable level: 2636
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1287:precondition1 (606) }
0.0.AM: Trace Attempt  2	[0.58 s]
0.0.AM: Trace Attempt  3	[0.58 s]
0.0.L: Trace Attempt  3	[110.19 s]
0.0.AM: Trace Attempt  4	[0.59 s]
0.0.Bm: Trace Attempt 315	[110.45 s]
0.0.Bm: A trace with 315 cycles was found. [110.86 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_909:precondition1" was covered in 315 cycles in 110.41 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1217:precondition1" was covered in 315 cycles in 110.41 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1219:precondition1" was covered in 315 cycles in 110.41 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1224:precondition1" was covered in 315 cycles in 110.41 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1228:precondition1" was covered in 315 cycles in 110.41 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1793:precondition1" was covered in 315 cycles in 110.41 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2014:precondition1" was covered in 315 cycles in 110.41 s.
0.0.AM: Trace Attempt  5	[0.60 s]
0.0.L: Trace Attempt  4	[110.24 s]
0.0.L: Trace Attempt  5	[110.31 s]
0.0.N: Trace Attempt 26	[0.90 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_236"	[0.84 s].
0.0.Bm: A trace with 315 cycles was found. [111.23 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 315 cycles was found for the property "ack_counter.v_ack_counter._assert_1217" in 110.78 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 315 cycles was found for the property "ack_counter.v_ack_counter._assert_1219" in 110.78 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 315 cycles was found for the property "ack_counter.v_ack_counter._assert_1224" in 110.78 s.
0.0.AM: Trace Attempt 12	[0.93 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_236"	[0.93 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_238"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_238" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_238"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.Bm: Trace Attempt 316	[111.37 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 26	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_236"	[1.13 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_238"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.10 s]
0: ProofGrid usable level: 2626
0.0.AM: Trace Attempt  1	[0.52 s]
0.0.AM: Trace Attempt  2	[0.63 s]
0.0.AM: Trace Attempt  3	[0.63 s]
0.0.N: Trace Attempt 76	[0.81 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_238"	[1.00 s].
0.0.AM: Trace Attempt  9	[0.79 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_238"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_239"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_239"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_239" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 21	[0.81 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_238"	[0.80 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_239"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.AM: Trace Attempt  5	[0.16 s]
0.0.Bm: Trace Attempt 319	[112.06 s]
0.0.Bm: A trace with 319 cycles was found. [112.62 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1664:precondition1" was covered in 319 cycles in 112.19 s.
0.0.Bm: Trace Attempt 320	[112.79 s]
0.0.AM: Trace Attempt  1	[0.43 s]
0.0.AM: Trace Attempt  2	[0.49 s]
0.0.AM: Trace Attempt  3	[0.49 s]
0: ProofGrid usable level: 2625
0.0.AM: Trace Attempt  5	[0.54 s]
0.0.N: Trace Attempt 73	[0.44 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_239"	[0.93 s].
0.0.AM: Trace Attempt 12	[0.92 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_239"	[0.96 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_240"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_240"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_240" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.B: Trace Attempt 23	[0.99 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_239"	[1.01 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_240"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  1	[0.09 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.AM: Trace Attempt  4	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.Bm: Trace Attempt 321	[113.05 s]
0.0.Bm: A trace with 321 cycles was found. [113.46 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1649:precondition1" was covered in 321 cycles in 113.03 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1660:precondition1" was covered in 321 cycles in 113.03 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1663:precondition1" was covered in 321 cycles in 113.03 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1683:precondition1" was covered in 321 cycles in 113.03 s.
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  5	[0.16 s]
0.0.N: Trace Attempt  5	[0.16 s]
0.0.Ht: Trace Attempt 321	[112.93 s]
0.0.Ht: A trace with 321 cycles was found. [113.14 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 321 cycles was found for the property "ack_counter.v_ack_counter._assert_1649" in 112.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 321 cycles was found for the property "ack_counter.v_ack_counter._assert_1660" in 112.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 321 cycles was found for the property "ack_counter.v_ack_counter._assert_1683" in 112.98 s.
0.0.AM: Trace Attempt  1	[0.36 s]
0.0.AM: Trace Attempt  2	[0.40 s]
0.0.AM: Trace Attempt  3	[0.43 s]
0.0.Bm: A trace with 321 cycles was found. [113.82 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 321 cycles was found for the property "ack_counter.v_ack_counter._assert_1663" in 113.35 s.
0: ProofGrid usable level: 2617
0.0.AM: Trace Attempt  5	[0.53 s]
0.0.Bm: Trace Attempt 322	[113.92 s]
0.0.Ht: Trace Attempt 322	[114.16 s]
0.0.N: Trace Attempt 25	[0.85 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_240"	[0.99 s].
0.0.AM: Trace Attempt  7	[0.57 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_240"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_241"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_241"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_241" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 26	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_240"	[0.99 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_241"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.Bm: A trace with 322 cycles was found. [114.37 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 322 cycles was found for the property "ack_counter.v_ack_counter._assert_2219" in 114.08 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2219:precondition1" was covered in 322 cycles in 114.08 s.
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  1	[0.48 s]
0: ProofGrid usable level: 2615
0.0.AM: Trace Attempt  2	[0.59 s]
0.0.AM: Trace Attempt  3	[0.59 s]
0.0.L: Trace Attempt 42	[114.33 s]
0.0.Bm: Trace Attempt 323	[114.63 s]
0.0.Bm: A trace with 323 cycles was found. [115.20 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1123:precondition1" was covered in 323 cycles in 114.89 s.
0.0.B: Trace Attempt 26	[0.99 s]
0.0.B: Per property time limit expired (1.00 s) [1.03 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_241"	[1.13 s].
0.0.N: Trace Attempt 55	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_241"	[1.16 s].
0.0.Ht: Trace Attempt 323	[114.75 s]
0.0.Ht: A trace with 323 cycles was found. [114.92 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 323 cycles was found for the property "ack_counter.v_ack_counter._assert_1123" in 114.87 s.
0.0.AM: Trace Attempt  7	[0.63 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_241"	[1.23 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_241:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_241:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_241:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_241:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Ht: Trace Attempt 324	[115.60 s]
0.0.Bm: Trace Attempt 324	[115.85 s]
0: ProofGrid usable level: 2613
0.0.AM: Trace Attempt  1	[0.50 s]
0.0.AM: Trace Attempt  2	[0.61 s]
0.0.AM: Trace Attempt  3	[0.61 s]
0.0.Ht: Trace Attempt 326	[115.83 s]
0.0.Ht: A trace with 326 cycles was found. [115.93 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2980:precondition1" was covered in 326 cycles in 116.15 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2981:precondition1" was covered in 326 cycles in 116.15 s.
0.0.AM: Trace Attempt 14	[0.86 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_241:precondition1"	[1.30 s].
0.0.N: Trace Attempt 37	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_241:precondition1"	[1.30 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_242"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_242" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_242"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt 22	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_241:precondition1"	[1.29 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_242"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.0.N: Trace Attempt  2	[0.21 s]
0.0.N: Trace Attempt  3	[0.22 s]
0.0.Ht: A trace with 326 cycles was found. [116.44 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 326 cycles was found for the property "ack_counter.v_ack_counter._assert_2981" in 116.22 s.
0.0.Ht: Trace Attempt 327	[116.60 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.13 s]
0: ProofGrid usable level: 2611
0.0.AM: Trace Attempt  1	[0.52 s]
0.0.AM: Trace Attempt  2	[0.62 s]
0.0.AM: Trace Attempt  3	[0.63 s]
0.0.AM: Trace Attempt  9	[0.69 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_242"	[0.91 s].
0.0.N: Trace Attempt 12	[0.43 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_242"	[0.91 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_242:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_242:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_242:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 24	[0.89 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_242"	[0.91 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_242:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.N: Trace Attempt  1	[0.21 s]
0.0.N: Trace Attempt  2	[0.23 s]
0.0.N: Trace Attempt  3	[0.23 s]
0.0.Bm: Trace Attempt 331	[117.42 s]
0.0.Bm: A trace with 331 cycles was found. [117.86 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1052:precondition1" was covered in 331 cycles in 117.40 s.
0: ProofGrid usable level: 2610
0.0.Bm: Trace Attempt 332	[117.98 s]
0.0.AM: Trace Attempt  1	[0.60 s]
0.0.AM: Trace Attempt  2	[0.72 s]
0.0.AM: Trace Attempt  3	[0.72 s]
0.0.N: Trace Attempt 17	[0.51 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_242:precondition1"	[0.68 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_243"	[0.00 s].
0.0.Bm: A trace with 332 cycles was found. [118.44 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_254:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_388:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_390:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_391:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_392:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_393:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_394:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_395:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_400:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_405:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_423:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_683:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_691:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_707:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_851:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_891:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_946:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_996:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1022:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1023:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1032:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1067:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1068:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1070:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1074:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1144:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1266:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_256:precondition1" was covered in 332 cycles in 117.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1112:precondition1" was covered in 332 cycles in 117.98 s.
0.0.AM: Trace Attempt  6	[0.77 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_242:precondition1"	[0.80 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_243"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_243" in 0.12 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 23	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_242:precondition1"	[0.80 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_243"	[0.00 s].
0.0.N: Trace Attempt  1	[0.06 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt 332	[117.96 s]
0.0.Ht: A trace with 332 cycles was found. [118.16 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_410:precondition1" was covered in 332 cycles in 117.99 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_808:precondition1" was covered in 332 cycles in 117.99 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_850:precondition1" was covered in 332 cycles in 117.99 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_852:precondition1" was covered in 332 cycles in 117.99 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1043:precondition1" was covered in 332 cycles in 117.99 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1107:precondition1" was covered in 332 cycles in 117.99 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2683" in 117.99 s.
0.0.B: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  2	[0.18 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.AM: Trace Attempt  5	[0.19 s]
0.0.Bm: A trace with 332 cycles was found. [118.81 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_620:precondition1" was covered in 332 cycles in 118.61 s.
0: ProofGrid usable level: 2575
0.0.L: Trace Attempt 82	[118.37 s]
0.0.AM: Trace Attempt  1	[0.41 s]
0.0.AM: Trace Attempt  2	[0.44 s]
0.0.AM: Trace Attempt  3	[0.45 s]
0.0.Ht: A trace with 332 cycles was found. [118.64 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_256" in 118.54 s.
0.0.Bm: A trace with 332 cycles was found. [119.43 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_859:precondition1" was covered in 332 cycles in 118.99 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1000:precondition1" was covered in 332 cycles in 118.99 s.
0.0.AM: Trace Attempt 14	[0.90 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_243"	[1.02 s].
0.0.N: Trace Attempt 42	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_243"	[1.14 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_243:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_243:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_243:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: A trace with 332 cycles was found. [119.21 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_388" in 118.97 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_390" in 118.97 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1068" in 118.97 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1070" in 118.97 s.
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt 27	[1.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_243"	[1.10 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_243:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  5	[0.15 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.Bm: A trace with 332 cycles was found. [119.79 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1143:precondition1" was covered in 332 cycles in 119.38 s.
0.0.AM: Trace Attempt  1	[0.46 s]
0.0.AM: Trace Attempt  2	[0.53 s]
0.0.AM: Trace Attempt  3	[0.54 s]
0.0.AM: Trace Attempt  5	[0.57 s]
0.0.Ht: A trace with 332 cycles was found. [119.72 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_391" in 119.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_392" in 119.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_393" in 119.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_394" in 119.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_395" in 119.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_400" in 119.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_405" in 119.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_410" in 119.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_683" in 119.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_691" in 119.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_891" in 119.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_996" in 119.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1023" in 119.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1032" in 119.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1043" in 119.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1067" in 119.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1074" in 119.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1112" in 119.45 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1266" in 119.45 s.
0: ProofGrid usable level: 2548
0.0.AM: Trace Attempt 12	[0.97 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_243:precondition1"	[0.91 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_244"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 20	[0.86 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_243:precondition1"	[0.87 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_244"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_244" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt 49	[0.99 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_243:precondition1"	[1.09 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_244"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Ht: A trace with 332 cycles was found. [120.19 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_620" in 120.03 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_859" in 120.03 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_828:precondition1 (701) }
0.0.L: Trace Attempt  3	[119.98 s]
0.0.L: Trace Attempt  4	[120.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  4	[0.11 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.L: Trace Attempt  5	[120.08 s]
0.0.N: Trace Attempt  4	[0.21 s]
0.0.AM: Trace Attempt  1	[0.35 s]
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.41 s]
0.0.AM: Trace Attempt  4	[0.43 s]
0.0.Bm: A trace with 332 cycles was found. [121.03 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_808" in 120.56 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_852" in 120.56 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_816:precondition1 (704) }
0.0.L: Trace Attempt  3	[120.39 s]
0: ProofGrid usable level: 2544
0.0.Ht: A trace with 332 cycles was found. [120.85 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1022" in 120.73 s.
0.0.Bm: A trace with 332 cycles was found. [121.36 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_850" in 120.95 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1107" in 120.95 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_773:precondition1 (705) }
0.0.L: Trace Attempt  3	[120.83 s]
0.0.AM: Trace Attempt 11	[0.73 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_244"	[1.04 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_244:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_623:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_624:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt 17	[0.86 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_244"	[0.92 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_244:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_623:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_624:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_244:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_623:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_624:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 29	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_244"	[1.06 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_244:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_623:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_624:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.Bm: A trace with 332 cycles was found. [121.72 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_851" in 121.52 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_796:precondition1 (706) }
0.0.L: Trace Attempt  3	[121.13 s]
0.0.AM: Trace Attempt  1	[0.29 s]
0.0.AM: Trace Attempt  2	[0.35 s]
0.0.AM: Trace Attempt  3	[0.36 s]
0.0.AM: Trace Attempt  4	[0.37 s]
0.0.N: Trace Attempt  2	[0.19 s]
0.0.N: Trace Attempt  3	[0.19 s]
0.0.N: Trace Attempt  4	[0.20 s]
0: ProofGrid usable level: 2540
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_806:precondition1 (707) }
0.0.L: Trace Attempt  3	[121.54 s]
0.0.L: Trace Attempt  4	[121.59 s]
0.0.L: Trace Attempt  5	[121.63 s]
0.0.Bm: A trace with 332 cycles was found. [122.33 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1000" in 121.88 s.
0.0.AM: Trace Attempt 13	[0.69 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_244:precondition1"	[0.99 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_623:precondition1"	[0.99 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_624:precondition1"	[0.99 s].
0.0.N: Trace Attempt 19	[0.93 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_244:precondition1"	[0.96 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_623:precondition1"	[0.96 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_624:precondition1"	[0.96 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_245:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_635:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_640:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_245:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_635:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_640:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_245:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_635:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_640:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt 27	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_244:precondition1"	[1.00 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_623:precondition1"	[1.00 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_624:precondition1"	[1.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_245:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_635:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_640:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.Bm: A trace with 332 cycles was found. [122.74 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1143" in 122.28 s.
0.0.AM: Trace Attempt  1	[0.30 s]
0.0.AM: Trace Attempt  2	[0.38 s]
0.0.AM: Trace Attempt  3	[0.39 s]
0.0.AM: Trace Attempt  4	[0.40 s]
0.0.Bm: A trace with 332 cycles was found. [123.08 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1759" in 122.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1759:precondition1" was covered in 332 cycles in 122.63 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1808" in 122.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1808:precondition1" was covered in 332 cycles in 122.63 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1815" in 122.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1815:precondition1" was covered in 332 cycles in 122.63 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1823" in 122.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1823:precondition1" was covered in 332 cycles in 122.63 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1828" in 122.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1828:precondition1" was covered in 332 cycles in 122.63 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1840" in 122.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1840:precondition1" was covered in 332 cycles in 122.63 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1857" in 122.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1857:precondition1" was covered in 332 cycles in 122.63 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1887" in 122.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1887:precondition1" was covered in 332 cycles in 122.63 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1893" in 122.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1893:precondition1" was covered in 332 cycles in 122.63 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1926" in 122.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1926:precondition1" was covered in 332 cycles in 122.63 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1948" in 122.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1948:precondition1" was covered in 332 cycles in 122.63 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2007" in 122.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2007:precondition1" was covered in 332 cycles in 122.63 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2072" in 122.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2072:precondition1" was covered in 332 cycles in 122.63 s.
0: ProofGrid usable level: 2512
0.0.N: Trace Attempt  1	[0.84 s]
0.0.N: Trace Attempt  2	[0.88 s]
0.0.N: Trace Attempt  3	[0.89 s]
0.0.N: Trace Attempt  5	[0.89 s]
0.0.Bm: A trace with 332 cycles was found. [123.45 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1767" in 122.95 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1767:precondition1" was covered in 332 cycles in 122.95 s.
0.0.N: Trace Attempt 11	[0.94 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_245:precondition1"	[1.00 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_635:precondition1"	[1.00 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_640:precondition1"	[1.00 s].
0.0.AM: Trace Attempt 15	[0.79 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_245:precondition1"	[0.97 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_635:precondition1"	[0.97 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_640:precondition1"	[0.97 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_246"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_246"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_246" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Ht: A trace with 332 cycles was found. [123.25 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1791" in 122.98 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1791:precondition1" was covered in 332 cycles in 122.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1834" in 122.98 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1834:precondition1" was covered in 332 cycles in 122.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1858" in 122.98 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1858:precondition1" was covered in 332 cycles in 122.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1866" in 122.98 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1866:precondition1" was covered in 332 cycles in 122.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1925" in 122.98 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1925:precondition1" was covered in 332 cycles in 122.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1940" in 122.98 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1940:precondition1" was covered in 332 cycles in 122.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1950" in 122.98 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1950:precondition1" was covered in 332 cycles in 122.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1991" in 122.98 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1991:precondition1" was covered in 332 cycles in 122.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2008" in 122.98 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2008:precondition1" was covered in 332 cycles in 122.98 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2010" in 122.98 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2010:precondition1" was covered in 332 cycles in 122.98 s.
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 25	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_245:precondition1"	[1.09 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_635:precondition1"	[1.09 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_640:precondition1"	[1.09 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_246"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.AM: Trace Attempt  4	[0.18 s]
0.0.N: Trace Attempt  2	[0.18 s]
0.0.N: Trace Attempt  3	[0.18 s]
0.0.N: Trace Attempt  4	[0.19 s]
0.0.Ht: A trace with 332 cycles was found. [123.72 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1824" in 123.45 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1824:precondition1" was covered in 332 cycles in 123.45 s.
0.0.AM: Trace Attempt  1	[0.56 s]
0: ProofGrid usable level: 2488
0.0.AM: Trace Attempt  2	[0.63 s]
0.0.AM: Trace Attempt  3	[0.63 s]
0.0.AM: Trace Attempt  4	[0.66 s]
0.0.Mpcustom4: Trace Attempt  5	[123.61 s]
0.0.AM: Trace Attempt 12	[0.89 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_246"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_247"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt 14	[0.86 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_246"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_247"	[0.00 s].
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_247" in 0.00 s.
0.0.Ht: A trace with 332 cycles was found. [124.23 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1825" in 123.95 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1825:precondition1" was covered in 332 cycles in 123.95 s.
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 25	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_246"	[0.98 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_247"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.AM: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.N: Trace Attempt  4	[0.18 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.Bm: A trace with 332 cycles was found. [124.98 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1867" in 124.51 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1867:precondition1" was covered in 332 cycles in 124.51 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1888" in 124.51 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1888:precondition1" was covered in 332 cycles in 124.51 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2042" in 124.51 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2042:precondition1" was covered in 332 cycles in 124.51 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2098" in 124.51 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2098:precondition1" was covered in 332 cycles in 124.51 s.
0.0.AM: Trace Attempt  1	[0.51 s]
0: ProofGrid usable level: 2478
0.0.Ht: A trace with 332 cycles was found. [124.74 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1915" in 124.51 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1915:precondition1" was covered in 332 cycles in 124.51 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1924" in 124.51 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1924:precondition1" was covered in 332 cycles in 124.51 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1990" in 124.51 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1990:precondition1" was covered in 332 cycles in 124.51 s.
0.0.AM: Trace Attempt  2	[0.57 s]
0.0.AM: Trace Attempt  3	[0.57 s]
0.0.AM: Trace Attempt  4	[0.60 s]
0.0.Bm: A trace with 332 cycles was found. [125.35 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1876" in 124.87 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1876:precondition1" was covered in 332 cycles in 124.87 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1903" in 124.87 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1903:precondition1" was covered in 332 cycles in 124.87 s.
0.0.N: Trace Attempt 14	[0.66 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_247"	[1.00 s].
0.0.AM: Trace Attempt 13	[0.93 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_247"	[1.02 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_248"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_248"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_248" in 0.00 s.
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt 30	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_247"	[1.01 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_248"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.Bm: A trace with 332 cycles was found. [125.69 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1886" in 125.28 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1886:precondition1" was covered in 332 cycles in 125.28 s.
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  1	[0.27 s]
0.0.AM: Trace Attempt  2	[0.33 s]
0.0.AM: Trace Attempt  3	[0.34 s]
0.0.AM: Trace Attempt  5	[0.38 s]
0.0.Bm: A trace with 332 cycles was found. [126.09 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1911" in 125.65 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1912" in 125.65 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2070" in 125.65 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2071" in 125.65 s.
0: ProofGrid usable level: 2462
0.0.Ht: A trace with 332 cycles was found. [125.86 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1989" in 125.58 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1989:precondition1" was covered in 332 cycles in 125.58 s.
0.0.AM: Trace Attempt  1	[0.77 s]
0.0.L: Trace Attempt 55	[125.73 s]
0.0.AM: Trace Attempt  2	[0.83 s]
0.0.AM: Trace Attempt  3	[0.83 s]
0.0.AM: Trace Attempt  5	[0.91 s]
0.0.N: Trace Attempt 18	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_248"	[1.01 s].
0.0.Bm: A trace with 332 cycles was found. [126.56 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1916" in 126.10 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1916:precondition1" was covered in 332 cycles in 126.10 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1992" in 126.10 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1992:precondition1" was covered in 332 cycles in 126.10 s.
0.0.B: Trace Attempt 26	[0.86 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_248"	[0.99 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_249"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_249" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  7	[0.94 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_248"	[1.08 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_249"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_249"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.16 s]
0.0.N: Trace Attempt  3	[0.16 s]
0.0.N: Trace Attempt  4	[0.17 s]
0.0.Bm: A trace with 332 cycles was found. [127.00 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1917" in 126.57 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1917:precondition1" was covered in 332 cycles in 126.57 s.
0.0.AM: Trace Attempt  1	[0.52 s]
0: ProofGrid usable level: 2454
0.0.AM: Trace Attempt  2	[0.60 s]
0.0.AM: Trace Attempt  3	[0.60 s]
0.0.AM: Trace Attempt  4	[0.61 s]
0.0.Ht: A trace with 332 cycles was found. [126.84 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1939" in 126.64 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1939:precondition1" was covered in 332 cycles in 126.64 s.
0.0.B: Trace Attempt 21	[0.99 s]
0.0.B: Per property time limit expired (1.00 s) [1.03 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_249"	[1.00 s].
0.0.AM: Trace Attempt 20	[0.99 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_249"	[0.99 s].
0.0.N: Trace Attempt 19	[0.78 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_249"	[0.99 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_249:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_250:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_249:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_250:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_249:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_250:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_249:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_250:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.Ht: A trace with 332 cycles was found. [127.37 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1958" in 127.16 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1958:precondition1" was covered in 332 cycles in 127.16 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2005" in 127.16 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2005:precondition1" was covered in 332 cycles in 127.16 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2006" in 127.16 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2006:precondition1" was covered in 332 cycles in 127.16 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2024" in 127.16 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2024:precondition1" was covered in 332 cycles in 127.16 s.
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  1	[0.21 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.24 s]
0.0.N: Trace Attempt  4	[0.24 s]
0.0.AM: Trace Attempt  1	[0.45 s]
0: ProofGrid usable level: 2444
0.0.AM: Trace Attempt  2	[0.53 s]
0.0.AM: Trace Attempt  3	[0.53 s]
0.0.AM: Trace Attempt  4	[0.54 s]
0.0.Ht: A trace with 332 cycles was found. [127.89 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1977" in 127.68 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1977:precondition1" was covered in 332 cycles in 127.68 s.
0.0.Bm: A trace with 332 cycles was found. [128.66 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_1993" in 128.21 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1993:precondition1" was covered in 332 cycles in 128.21 s.
0.0.AM: Trace Attempt 14	[0.86 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_249:precondition1"	[1.08 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_250:precondition1"	[1.08 s].
0.0.N: Trace Attempt 22	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_249:precondition1"	[1.08 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_250:precondition1"	[1.08 s].
0.0.B: Trace Attempt 25	[0.97 s]
0.0.B: Per property time limit expired (1.00 s) [1.02 s]
0.0.B: Per property time limit expired (1.00 s) [1.02 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_249:precondition1"	[1.08 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_250:precondition1"	[1.08 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_250"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_250"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_250"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_250" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.N: Trace Attempt  4	[0.17 s]
0.0.Bm: A trace with 332 cycles was found. [129.03 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2009" in 128.57 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2009:precondition1" was covered in 332 cycles in 128.57 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2041" in 128.57 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2041:precondition1" was covered in 332 cycles in 128.57 s.
0.0.AM: Trace Attempt  1	[0.41 s]
0.0.AM: Trace Attempt  2	[0.50 s]
0: ProofGrid usable level: 2436
0.0.AM: Trace Attempt  3	[0.50 s]
0.0.AM: Trace Attempt  4	[0.51 s]
0.0.Bm: A trace with 332 cycles was found. [129.39 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2040" in 128.95 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2040:precondition1" was covered in 332 cycles in 128.95 s.
0.0.AM: Trace Attempt 14	[0.92 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_250"	[0.95 s].
0.0.N: Trace Attempt 19	[0.84 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_250"	[0.97 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_251"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_251" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_251"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt 26	[0.96 s]
0.0.B: Per property time limit expired (1.00 s) [1.03 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_250"	[0.98 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_251"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.Bm: A trace with 332 cycles was found. [129.76 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2115" in 129.33 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2116" in 129.33 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2117" in 129.33 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2118" in 129.33 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2144" in 129.33 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2252" in 129.33 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2254" in 129.33 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2256" in 129.33 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2259" in 129.33 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2664" in 129.33 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2665" in 129.33 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2666" in 129.33 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2667" in 129.33 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2670" in 129.33 s.
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  1	[0.30 s]
0.0.AM: Trace Attempt  2	[0.37 s]
0.0.AM: Trace Attempt  3	[0.37 s]
0.0.AM: Trace Attempt  5	[0.39 s]
0.0.Bm: A trace with 332 cycles was found. [130.13 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2142" in 129.66 s.
0: ProofGrid usable level: 2419
0.0.Ht: A trace with 332 cycles was found. [129.91 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2143" in 129.67 s.
0.0.Mpcustom4: Trace Attempt  7	[129.74 s]
0.0.L: Trace Attempt 91	[129.75 s]
0.0.N: Trace Attempt 60	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_251"	[1.00 s].
0.0.AM: Trace Attempt 21	[0.94 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_251"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_251:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_252:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_251:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_252:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_251:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_252:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Ht: A trace with 332 cycles was found. [130.42 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2255" in 130.17 s.
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt 27	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_251"	[1.12 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_251:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_252:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.AM: Trace Attempt  5	[0.13 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.Ht: A trace with 332 cycles was found. [130.87 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2257" in 130.55 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2258" in 130.55 s.
0.0.AM: Trace Attempt  1	[0.43 s]
0: ProofGrid usable level: 2415
0.0.AM: Trace Attempt  2	[0.52 s]
0.0.AM: Trace Attempt  3	[0.52 s]
0.0.AM: Trace Attempt  5	[0.55 s]
0.0.Ht: A trace with 332 cycles was found. [131.29 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2671" in 130.91 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2672" in 130.91 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2674" in 130.91 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2681" in 130.91 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2682" in 130.91 s.
0.0.AM: Trace Attempt 12	[0.81 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_251:precondition1"	[1.00 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_252:precondition1"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_252"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 51	[0.93 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_251:precondition1"	[1.02 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_252:precondition1"	[1.02 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_252"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_252" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.Ht: A trace with 332 cycles was found. [131.56 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2673" in 131.15 s.
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.08 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.B: Trace Attempt 23	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_251:precondition1"	[0.98 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_252:precondition1"	[0.98 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_252"	[0.00 s].
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  5	[0.10 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.Ht: A trace with 332 cycles was found. [131.85 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 332 cycles was found for the property "ack_counter.v_ack_counter._assert_2689" in 131.44 s.
0.0.Ht: Trace Attempt 333	[132.02 s]
0.0.AM: Trace Attempt  1	[0.32 s]
0.0.AM: Trace Attempt  2	[0.38 s]
0.0.AM: Trace Attempt  3	[0.39 s]
0: ProofGrid usable level: 2408
0.0.Ht: A trace with 333 cycles was found. [132.14 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 333 cycles was found for the property "ack_counter.v_ack_counter._assert_253" in 131.69 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_253:precondition1" was covered in 333 cycles in 131.69 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_258:precondition1" was covered in 333 cycles in 131.69 s.
0.0.Bm: Trace Attempt 333	[132.39 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_768:precondition1 (805) }
0.0.L: Trace Attempt  3	[131.79 s]
0.0.N: Trace Attempt 35	[0.87 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_252"	[1.01 s].
0.0.AM: Trace Attempt 16	[0.91 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_252"	[1.03 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_255"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_255"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_255" in 0.00 s.
0.0.Ht: A trace with 333 cycles was found. [132.55 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 333 cycles was found for the property "ack_counter.v_ack_counter._assert_258" in 132.37 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.B: Trace Attempt 23	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_252"	[1.22 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_255"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  5	[0.12 s]
0.0.Bm: A trace with 333 cycles was found. [132.98 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_408:precondition1" was covered in 333 cycles in 132.58 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_904:precondition1" was covered in 333 cycles in 132.58 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1459:precondition1 (806) }
0.0.L: Trace Attempt  3	[132.46 s]
0.0.AM: Trace Attempt  1	[0.36 s]
0.0.AM: Trace Attempt  2	[0.43 s]
0.0.AM: Trace Attempt  3	[0.43 s]
0.0.AM: Trace Attempt  5	[0.46 s]
0: ProofGrid usable level: 2403
0.0.Bm: A trace with 333 cycles was found. [133.54 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 333 cycles was found for the property "ack_counter.v_ack_counter._assert_2366" in 133.10 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2366:precondition1" was covered in 333 cycles in 133.10 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_793:precondition1 (807) }
0.0.L: Trace Attempt  3	[133.11 s]
0.0.N: Trace Attempt 28	[0.79 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_255"	[1.06 s].
0.0.AM: Trace Attempt 24	[0.98 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_255"	[1.06 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_255:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_257:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_255:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_257:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_255:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_257:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 38	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_255"	[0.79 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_255:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_257:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  5	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.Bm: Trace Attempt 334	[133.63 s]
0.0.Bm: A trace with 334 cycles was found. [134.21 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_251:precondition1" was covered in 334 cycles in 133.82 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_421:precondition1" was covered in 334 cycles in 133.82 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_252:precondition1" was covered in 334 cycles in 133.82 s.
0: ProofGrid usable level: 2399
0.0.AM: Trace Attempt  1	[0.48 s]
0.0.AM: Trace Attempt  2	[0.54 s]
0.0.AM: Trace Attempt  3	[0.54 s]
0.0.Ht: Trace Attempt 334	[133.63 s]
0.0.Ht: A trace with 334 cycles was found. [133.86 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 334 cycles was found for the property "ack_counter.v_ack_counter._assert_251" in 133.83 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2662 <808> }
0.0.AM: Trace Attempt  5	[0.56 s]
0.0.L: Trace Attempt  3	[133.86 s]
0.0.AM: Trace Attempt 14	[0.90 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_255:precondition1"	[0.95 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_257:precondition1"	[0.95 s].
0.0.N: Trace Attempt 34	[0.92 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_255:precondition1"	[0.95 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_257:precondition1"	[0.95 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_257"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_257" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_257"	[0.00 s].
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt 39	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_255:precondition1"	[1.04 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_257:precondition1"	[1.04 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_257"	[0.00 s].
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.Ht: A trace with 334 cycles was found. [134.55 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 334 cycles was found for the property "ack_counter.v_ack_counter._assert_252" in 134.47 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.AM: Trace Attempt  5	[0.11 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1506:precondition1 (809) }
0.0.AM: Trace Attempt  1	[0.40 s]
0.0.L: Trace Attempt  3	[134.59 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.50 s]
0: ProofGrid usable level: 2397
0.0.AM: Trace Attempt  5	[0.53 s]
0.0.Mpcustom4: Trace Attempt  9	[134.75 s]
0.0.Bm: A trace with 334 cycles was found. [135.47 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 334 cycles was found for the property "ack_counter.v_ack_counter._assert_2354" in 135.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2354:precondition1" was covered in 334 cycles in 135.02 s.
0.0.Bm: Trace Attempt 335	[135.58 s]
0.0.Ht: Trace Attempt 335	[135.56 s]
0.0.N: Trace Attempt 58	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_257"	[1.00 s].
0.0.AM: Trace Attempt 12	[0.71 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_257"	[1.02 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_259"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_259"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_259" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_844:precondition1 (810) }
0.0.B: Trace Attempt 30	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_257"	[1.03 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_259"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.L: Trace Attempt  3	[135.26 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  5	[0.11 s]
0.0.L: Trace Attempt  4	[135.29 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.L: Trace Attempt  5	[135.32 s]
0.0.Bm: A trace with 335 cycles was found. [135.99 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_249:precondition1" was covered in 335 cycles in 135.51 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 335 cycles was found for the property "ack_counter.v_ack_counter._assert_1331" in 135.51 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1331:precondition1" was covered in 335 cycles in 135.51 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_250:precondition1" was covered in 335 cycles in 135.51 s.
0.0.B: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.Ht: A trace with 335 cycles was found. [135.73 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_179:precondition1" was covered in 335 cycles in 135.57 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 335 cycles was found for the property "ack_counter.v_ack_counter._assert_249" in 135.57 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_438:precondition1" was covered in 335 cycles in 135.57 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1105:precondition1" was covered in 335 cycles in 135.57 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1195:precondition1" was covered in 335 cycles in 135.57 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1996:precondition1" was covered in 335 cycles in 135.57 s.
0.0.AM: Trace Attempt  1	[0.44 s]
0: ProofGrid usable level: 2386
0.0.AM: Trace Attempt  2	[0.52 s]
0.0.AM: Trace Attempt  3	[0.53 s]
0.0.AM: Trace Attempt  5	[0.55 s]
0.0.Bm: A trace with 335 cycles was found. [136.37 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 335 cycles was found for the property "ack_counter.v_ack_counter._assert_2222" in 135.97 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2222:precondition1" was covered in 335 cycles in 135.97 s.
0.0.Bm: A trace with 335 cycles was found. [136.79 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 335 cycles was found for the property "ack_counter.v_ack_counter._assert_250" in 136.32 s.
0.0.AM: Trace Attempt 14	[0.82 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_259"	[1.20 s].
0.0.Bm: A trace with 335 cycles was found. [137.03 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 335 cycles was found for the property "ack_counter.v_ack_counter._assert_2348" in 136.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2348:precondition1" was covered in 335 cycles in 136.63 s.
0.0.B: Trace Attempt 22	[0.97 s]
0.0.B: Per property time limit expired (1.00 s) [1.02 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_259"	[1.27 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_260"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_260" in 0.00 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt 70	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.04 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_259"	[1.37 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_260"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_260"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.08 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.N: Trace Attempt  2	[0.09 s]
0.0.N: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.AM: Trace Attempt  5	[0.18 s]
0: ProofGrid usable level: 2381
0.0.Bm: Trace Attempt 336	[137.19 s]
0.0.Bm: A trace with 336 cycles was found. [137.83 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_255:precondition1" was covered in 336 cycles in 137.37 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 336 cycles was found for the property "ack_counter.v_ack_counter._assert_1342" in 137.37 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1342:precondition1" was covered in 336 cycles in 137.37 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_257:precondition1" was covered in 336 cycles in 137.37 s.
0.0.AM: Trace Attempt  1	[0.99 s]
0.0.N: Trace Attempt 56	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_260"	[0.87 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_261"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_261" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.B: Trace Attempt 20	[0.92 s]
0.0.B: Per property time limit expired (1.00 s) [1.08 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_260"	[0.94 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_261"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[1.11 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_260"	[0.97 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_261"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.Bm: A trace with 336 cycles was found. [138.22 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_283:precondition1" was covered in 336 cycles in 137.77 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 336 cycles was found for the property "ack_counter.v_ack_counter._assert_2226" in 137.77 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2226:precondition1" was covered in 336 cycles in 137.77 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2860:precondition1" was covered in 336 cycles in 137.77 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_286:precondition1" was covered in 336 cycles in 137.77 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2861:precondition1" was covered in 336 cycles in 137.77 s.
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.24 s]
0: ProofGrid usable level: 2374
0.0.Ht: Trace Attempt 336	[137.74 s]
0.0.Ht: A trace with 336 cycles was found. [137.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 336 cycles was found for the property "ack_counter.v_ack_counter._assert_255" in 137.75 s.
0.0.AM: Trace Attempt  1	[0.55 s]
0.0.AM: Trace Attempt  2	[0.62 s]
0.0.AM: Trace Attempt  3	[0.62 s]
0.0.Ht: A trace with 336 cycles was found. [138.51 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 336 cycles was found for the property "ack_counter.v_ack_counter._assert_257" in 138.27 s.
0.0.N: Trace Attempt 17	[0.47 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_261"	[1.01 s].
0.0.AM: Trace Attempt  6	[0.64 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_261"	[0.92 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_261:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_261:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_261:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 24	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_261"	[0.99 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_261:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.Bm: A trace with 336 cycles was found. [139.22 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 336 cycles was found for the property "ack_counter.v_ack_counter._assert_286" in 138.73 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 336 cycles was found for the property "ack_counter.v_ack_counter._assert_2860" in 138.73 s.
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0: ProofGrid usable level: 2370
0.0.Bm: A trace with 336 cycles was found. [139.42 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 336 cycles was found for the property "ack_counter.v_ack_counter._assert_2338" in 139.03 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2338:precondition1" was covered in 336 cycles in 139.03 s.
0.0.Bm: Trace Attempt 337	[139.58 s]
0.0.Ht: Trace Attempt 337	[139.54 s]
0.0.AM: Trace Attempt  1	[0.67 s]
0.0.AM: Trace Attempt  2	[0.77 s]
0.0.AM: Trace Attempt  3	[0.77 s]
0.0.Mpcustom4: Trace Attempt 11	[139.37 s]
0.0.L: Trace Attempt 65	[139.37 s]
0.0.N: Trace Attempt 17	[0.35 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_261:precondition1"	[0.99 s].
0.0.AM: Trace Attempt  6	[0.80 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_261:precondition1"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_262"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_262"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_262" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt 24	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_261:precondition1"	[1.04 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_262"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.AM: Trace Attempt  5	[0.17 s]
0.0.Bm: A trace with 337 cycles was found. [140.22 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_440:precondition1" was covered in 337 cycles in 139.79 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_915:precondition1" was covered in 337 cycles in 139.79 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_918:precondition1" was covered in 337 cycles in 139.79 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_927:precondition1" was covered in 337 cycles in 139.79 s.
0: ProofGrid usable level: 2364
0.0.AM: Trace Attempt  1	[0.39 s]
0.0.AM: Trace Attempt  2	[0.45 s]
0.0.AM: Trace Attempt  3	[0.45 s]
0.0.AM: Trace Attempt  5	[0.46 s]
0.0.Bm: A trace with 337 cycles was found. [140.66 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 337 cycles was found for the property "ack_counter.v_ack_counter._assert_915" in 140.22 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 337 cycles was found for the property "ack_counter.v_ack_counter._assert_927" in 140.22 s.
0.0.Ht: A trace with 337 cycles was found. [140.52 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 337 cycles was found for the property "ack_counter.v_ack_counter._assert_918" in 140.32 s.
0.0.AM: Trace Attempt 13	[0.81 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_262"	[1.16 s].
0.0.N: Trace Attempt 55	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_262"	[1.16 s].
0.0.B: Trace Attempt 25	[0.95 s]
0.0.B: Per property time limit expired (1.00 s) [1.06 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_262"	[1.35 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_262:precondition1"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_262:precondition1" in 0.00 s.
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_262:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_262:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.AM: Trace Attempt  5	[0.20 s]
0.0.Ht: Trace Attempt 338	[140.98 s]
0.0.Ht: A trace with 338 cycles was found. [141.13 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 338 cycles was found for the property "ack_counter.v_ack_counter._assert_2600" in 140.90 s.
0: ProofGrid usable level: 2360
0.0.Bm: Trace Attempt 338	[141.24 s]
0.0.Bm: A trace with 338 cycles was found. [141.69 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2600:precondition1" was covered in 338 cycles in 141.21 s.
0.0.Bm: Trace Attempt 339	[141.81 s]
0.0.AM: Trace Attempt  1	[0.61 s]
0.0.AM: Trace Attempt  2	[0.75 s]
0.0.AM: Trace Attempt  3	[0.75 s]
0.0.AM: Trace Attempt  5	[0.79 s]
0.0.Ht: Trace Attempt 339	[142.05 s]
0.0.AM: Trace Attempt  9	[0.91 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_262:precondition1"	[0.68 s].
0.0.N: Trace Attempt 51	[0.95 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_262:precondition1"	[0.68 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_263"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_263"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_263" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 29	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_262:precondition1"	[0.74 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_263"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.N: Trace Attempt  5	[0.19 s]
0.0.AM: Trace Attempt  5	[0.21 s]
0: ProofGrid usable level: 2359
0.0.Bm: Trace Attempt 340	[141.91 s]
0.0.Bm: A trace with 340 cycles was found. [142.48 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1468:precondition1" was covered in 340 cycles in 142.03 s.
0.0.AM: Trace Attempt  1	[0.67 s]
0.0.Bm: A trace with 340 cycles was found. [142.92 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 340 cycles was found for the property "ack_counter.v_ack_counter._assert_1468" in 142.60 s.
0.0.AM: Trace Attempt  2	[0.76 s]
0.0.AM: Trace Attempt  3	[0.76 s]
0.0.AM: Trace Attempt  5	[0.82 s]
0.0.Bm: Trace Attempt 341	[143.16 s]
0.0.AM: Trace Attempt  7	[0.84 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_263"	[1.14 s].
0.0.N: Trace Attempt 25	[0.95 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_263"	[1.14 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_264"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_264"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_264" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.B: Trace Attempt 33	[0.99 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_263"	[1.35 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_264"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0: ProofGrid usable level: 2357
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.AM: Trace Attempt  1	[0.73 s]
0.0.Bm: Trace Attempt 343	[143.58 s]
0.0.Bm: A trace with 343 cycles was found. [144.00 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1282:precondition1" was covered in 343 cycles in 143.79 s.
0.0.AM: Trace Attempt  2	[0.86 s]
0.0.AM: Trace Attempt  3	[0.86 s]
0.0.AM: Trace Attempt  7	[0.89 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_264"	[1.01 s].
0.0.N: Trace Attempt 28	[0.91 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_264"	[1.01 s].
0.0.L: Trace Attempt 95	[143.41 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_264:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_264:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_264:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt 31	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_264"	[0.83 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_264:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0: ProofGrid usable level: 2356
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.Bm: A trace with 343 cycles was found. [144.78 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 343 cycles was found for the property "ack_counter.v_ack_counter._assert_1282" in 144.42 s.
0.0.AM: Trace Attempt  1	[0.52 s]
0.0.AM: Trace Attempt  2	[0.58 s]
0.0.AM: Trace Attempt  3	[0.58 s]
0.0.Bm: Trace Attempt 344	[145.00 s]
0.0.N: Trace Attempt 38	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_264:precondition1"	[0.97 s].
0.0.AM: Trace Attempt  9	[0.66 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_264:precondition1"	[0.97 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_265"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_265"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_265" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt 34	[0.92 s]
0: ProofGrid usable level: 2355
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_264:precondition1"	[1.03 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_265"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.AM: Trace Attempt  1	[0.31 s]
0.0.AM: Trace Attempt  2	[0.39 s]
0.0.AM: Trace Attempt  3	[0.39 s]
0.0.N: Trace Attempt  1	[0.42 s]
0.0.N: Trace Attempt  2	[0.47 s]
0.0.N: Trace Attempt  3	[0.47 s]
0.0.N: Trace Attempt  5	[0.51 s]
0.0.Bm: Trace Attempt 345	[145.23 s]
0.0.Bm: A trace with 345 cycles was found. [145.86 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 345 cycles was found for the property "ack_counter.v_ack_counter._assert_309" in 145.48 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_309:precondition1" was covered in 345 cycles in 145.48 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 345 cycles was found for the property "ack_counter.v_ack_counter._assert_1702" in 145.48 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1702:precondition1" was covered in 345 cycles in 145.48 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_310:precondition1" was covered in 345 cycles in 145.48 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1703:precondition1" was covered in 345 cycles in 145.48 s.
0.0.Mpcustom4: Trace Attempt 13	[145.28 s]
0.0.Bm: Trace Attempt 346	[146.05 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2896 <908> }
0.0.L: Trace Attempt  3	[145.40 s]
0.0.L: Trace Attempt  4	[145.44 s]
0.0.L: Trace Attempt  5	[145.49 s]
0.0.AM: Trace Attempt  1	[0.99 s]
0.0.N: Trace Attempt  9	[0.54 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_265"	[0.96 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_266"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_266" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Bm: A trace with 346 cycles was found. [146.38 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 346 cycles was found for the property "ack_counter.v_ack_counter._assert_2229" in 146.18 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2229:precondition1" was covered in 346 cycles in 146.18 s.
0: ProofGrid usable level: 2349
0.0.B: Trace Attempt 21	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_265"	[1.39 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_266"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[1.09 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_265"	[1.47 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_266"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.AM: Trace Attempt  1	[0.34 s]
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.43 s]
0.0.N: Trace Attempt 15	[0.81 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_266"	[1.37 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_266:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_266:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 21	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_266"	[0.87 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_266:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt 15	[0.91 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_266"	[0.87 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_266:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  2	[0.19 s]
0.0.N: Trace Attempt  3	[0.19 s]
0.0.Bm: Trace Attempt 350	[147.29 s]
0.0.Bm: A trace with 350 cycles was found. [147.64 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1460:precondition1" was covered in 350 cycles in 147.40 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1462:precondition1" was covered in 350 cycles in 147.40 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1464:precondition1" was covered in 350 cycles in 147.40 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1477:precondition1" was covered in 350 cycles in 147.40 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1483:precondition1" was covered in 350 cycles in 147.40 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1679:precondition1" was covered in 350 cycles in 147.40 s.
0: ProofGrid usable level: 2343
0.0.AM: Trace Attempt  1	[0.29 s]
0.0.AM: Trace Attempt  2	[0.33 s]
0.0.AM: Trace Attempt  3	[0.33 s]
0.0.AM: Trace Attempt  1	[0.73 s]
0.0.AM: Trace Attempt  2	[0.77 s]
0.0.AM: Trace Attempt  3	[0.77 s]
0.0.N: Trace Attempt 15	[0.78 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_266:precondition1"	[0.67 s].
0.0.AM: Trace Attempt 11	[0.93 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_266:precondition1"	[0.68 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_267"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt 21	[0.97 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_267"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_267" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_266:precondition1"	[0.72 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_267"	[0.00 s].
0.0.Bm: A trace with 350 cycles was found. [148.38 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 350 cycles was found for the property "ack_counter.v_ack_counter._assert_1460" in 147.98 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 350 cycles was found for the property "ack_counter.v_ack_counter._assert_1462" in 147.98 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 350 cycles was found for the property "ack_counter.v_ack_counter._assert_1477" in 147.98 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 350 cycles was found for the property "ack_counter.v_ack_counter._assert_1483" in 147.98 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 350 cycles was found for the property "ack_counter.v_ack_counter._assert_1679" in 147.98 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.Bm: Trace Attempt 351	[148.56 s]
0.0.B: Trace Attempt  2	[0.12 s]
0.0.B: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  4	[0.15 s]
0.0.B: Trace Attempt  5	[0.18 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.24 s]
0.0.N: Trace Attempt  5	[0.32 s]
0.0.AM: Trace Attempt  1	[0.46 s]
0: ProofGrid usable level: 2338
0.0.AM: Trace Attempt  2	[0.55 s]
0.0.AM: Trace Attempt  3	[0.55 s]
0.0.AM: Trace Attempt  5	[0.61 s]
0.0.Bm: A trace with 351 cycles was found. [149.19 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1412:precondition1" was covered in 351 cycles in 148.74 s.
0.0.AM: Trace Attempt 12	[0.86 s]
0.0.AM: Per property time limit expired (1.00 s) [1.04 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_267"	[1.19 s].
0.0.N: Trace Attempt 15	[0.88 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_267"	[1.33 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_268"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_268" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_268"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt 25	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_267"	[1.34 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_268"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.B: Trace Attempt  5	[0.17 s]
0.0.AM: Trace Attempt  1	[0.43 s]
0: ProofGrid usable level: 2337
0.0.AM: Trace Attempt  2	[0.50 s]
0.0.AM: Trace Attempt  3	[0.50 s]
0.0.Bm: Trace Attempt 354	[149.70 s]
0.0.Bm: A trace with 354 cycles was found. [150.16 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1505:precondition1" was covered in 354 cycles in 149.75 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1514:precondition1" was covered in 354 cycles in 149.75 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1515:precondition1" was covered in 354 cycles in 149.75 s.
0.0.L: Trace Attempt 47	[149.58 s]
0.0.AM: Trace Attempt 16	[0.86 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_268"	[0.71 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_269"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt 51	[1.05 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_268"	[0.76 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_269"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_269" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 20	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_268"	[0.76 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_269"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.Bm: A trace with 354 cycles was found. [150.62 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 354 cycles was found for the property "ack_counter.v_ack_counter._assert_1505" in 150.15 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 354 cycles was found for the property "ack_counter.v_ack_counter._assert_1514" in 150.15 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 354 cycles was found for the property "ack_counter.v_ack_counter._assert_1515" in 150.15 s.
0.0.Mpcustom4: Trace Attempt 14	[149.97 s]
0.0.Bm: Trace Attempt 355	[150.72 s]
0.0.AM: Trace Attempt  1	[0.38 s]
0: ProofGrid usable level: 2331
0.0.AM: Trace Attempt  2	[0.44 s]
0.0.AM: Trace Attempt  3	[0.45 s]
0.0.N: Trace Attempt  1	[0.47 s]
0.0.N: Trace Attempt  2	[0.49 s]
0.0.N: Trace Attempt  3	[0.51 s]
0.0.N: Trace Attempt  5	[0.54 s]
0.0.AM: Trace Attempt 12	[0.86 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_269"	[1.10 s].
0.0.N: Trace Attempt  9	[0.58 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_269"	[1.08 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_270"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_270"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.02 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_270" in 0.00 s.
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt 22	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_269"	[1.12 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_270"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.AM: Trace Attempt  5	[0.19 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.N: Trace Attempt  5	[0.26 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.Bm: Trace Attempt 358	[151.35 s]
0.0.Bm: A trace with 358 cycles was found. [151.97 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1539:precondition1" was covered in 358 cycles in 151.50 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1584:precondition1" was covered in 358 cycles in 151.50 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1540:precondition1" was covered in 358 cycles in 151.50 s.
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 19	[0.45 s]
0.0.AM: A proof was found: No trace exists. [0.48 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_270" was proven in 0.47 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_270"	[0.47 s].
0.0.B: Trace Attempt 12	[0.38 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_270"	[0.41 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_271"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_271" in 0.00 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_271"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  9	[0.32 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_270"	[0.47 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_271"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_271" was proven in 0.04 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_271"	[0.04 s].
0.0.B: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt 15	[0.10 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_271"	[0.05 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_272"	[0.00 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_271"	[0.06 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_272"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_272" in 0.00 s.
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_272"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.N: Trace Attempt  1	[0.08 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  4	[0.08 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  4	[0.11 s]
0.0.Bm: A trace with 358 cycles was found. [152.30 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 358 cycles was found for the property "ack_counter.v_ack_counter._assert_1540" in 151.89 s.
0.0.AM: Trace Attempt  1	[0.28 s]
0.0.Bm: Trace Attempt 359	[152.45 s]
0.0.AM: Trace Attempt  2	[0.36 s]
0.0.AM: Trace Attempt  3	[0.37 s]
0.0.AM: Trace Attempt  4	[0.37 s]
0.0.AM: Trace Attempt  5	[0.38 s]
0: ProofGrid usable level: 2326
0.0.AM: Trace Attempt 26	[0.98 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_272"	[1.01 s].
0.0.N: Trace Attempt 38	[0.99 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_272"	[1.02 s].
0.0.B: Trace Attempt 31	[0.99 s]
0.0.B: Per property time limit expired (1.00 s) [1.04 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_272"	[1.04 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_272:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_273:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_272:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_273:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_272:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_273:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_272:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_273:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  4	[0.09 s]
0.0.Bm: Trace Attempt 360	[152.73 s]
0.0.Bm: A trace with 360 cycles was found. [153.35 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1657:precondition1" was covered in 360 cycles in 152.88 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1658:precondition1" was covered in 360 cycles in 152.88 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1668:precondition1" was covered in 360 cycles in 152.88 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1669:precondition1" was covered in 360 cycles in 152.88 s.
0.0.AM: Trace Attempt  1	[0.28 s]
0.0.AM: Trace Attempt  2	[0.37 s]
0.0.AM: Trace Attempt  3	[0.37 s]
0.0.AM: Trace Attempt  4	[0.38 s]
0.0.AM: Trace Attempt  5	[0.39 s]
0.0.Bm: A trace with 360 cycles was found. [153.78 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 360 cycles was found for the property "ack_counter.v_ack_counter._assert_1657" in 153.34 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 360 cycles was found for the property "ack_counter.v_ack_counter._assert_1658" in 153.34 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 360 cycles was found for the property "ack_counter.v_ack_counter._assert_1668" in 153.34 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 360 cycles was found for the property "ack_counter.v_ack_counter._assert_1669" in 153.34 s.
0.0.Bm: Trace Attempt 361	[153.92 s]
0: ProofGrid usable level: 2318
0.0.N: Trace Attempt 35	[0.84 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_272:precondition1"	[1.08 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_273:precondition1"	[1.08 s].
0.0.AM: Trace Attempt 19	[0.94 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_272:precondition1"	[1.08 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_273:precondition1"	[1.08 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_289"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_289"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_289" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt 34	[1.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_272:precondition1"	[1.16 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_273:precondition1"	[1.16 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_289"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  5	[0.14 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.L: Trace Attempt 79	[153.68 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  1	[0.26 s]
0.0.AM: Trace Attempt  2	[0.35 s]
0.0.AM: Trace Attempt  3	[0.37 s]
0.0.AM: Trace Attempt  4	[0.40 s]
0.0.AM: Trace Attempt 17	[0.98 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_289"	[0.94 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_294:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt 43	[0.99 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_289"	[0.97 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_294:precondition1"	[0.00 s].
0.0.B: Trace Attempt 22	[0.87 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_289"	[0.90 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_294:precondition1"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_294:precondition1" in 0.00 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  5	[0.11 s]
0.0.N: Trace Attempt  1	[0.22 s]
0.0.AM: Trace Attempt  1	[0.24 s]
0.0.Bm: Trace Attempt 366	[155.07 s]
0.0.Bm: A trace with 366 cycles was found. [155.45 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 366 cycles was found for the property "ack_counter.v_ack_counter._assert_2594" in 155.07 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2594:precondition1" was covered in 366 cycles in 155.07 s.
0.0.AM: Trace Attempt  2	[0.31 s]
0.0.AM: Trace Attempt  3	[0.31 s]
0.0.AM: Trace Attempt  5	[0.33 s]
0.0.N: Trace Attempt  2	[0.26 s]
0.0.N: Trace Attempt  3	[0.26 s]
0.0.N: Trace Attempt  5	[0.28 s]
0.0.Bm: Trace Attempt 367	[155.62 s]
0.0.AM: Trace Attempt  1	[0.70 s]
0: ProofGrid usable level: 2316
0.0.AM: Trace Attempt  2	[0.80 s]
0.0.AM: Trace Attempt  3	[0.80 s]
0.0.AM: Trace Attempt  5	[0.83 s]
0.0.N: Trace Attempt 14	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_294:precondition1"	[0.99 s].
0.0.AM: Trace Attempt  9	[0.87 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_294:precondition1"	[1.04 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_305"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_305"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_305" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt 27	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_294:precondition1"	[1.10 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_305"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.Ht: Trace Attempt 341	[156.42 s]
0.0.AM: Trace Attempt  1	[0.33 s]
0.0.Bm: Trace Attempt 368	[155.88 s]
0.0.Bm: A trace with 368 cycles was found. [156.50 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1809:precondition1" was covered in 368 cycles in 156.16 s.
0.0.Mpcustom4: Trace Attempt 15	[155.91 s]
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.41 s]
0.0.Bm: Trace Attempt 369	[156.74 s]
0: ProofGrid usable level: 2315
0.0.AM: Trace Attempt 16	[0.99 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_305"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_305:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 19	[0.95 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_305"	[1.02 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_305:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_305:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.Bm: A trace with 369 cycles was found. [157.26 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 369 cycles was found for the property "ack_counter.v_ack_counter._assert_2232" in 156.83 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2232:precondition1" was covered in 369 cycles in 156.83 s.
0.0.B: Trace Attempt 25	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_305"	[1.15 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_305:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.N: Trace Attempt  1	[0.18 s]
0.0.N: Trace Attempt  2	[0.22 s]
0.0.N: Trace Attempt  3	[0.22 s]
0.0.AM: Trace Attempt  1	[0.37 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0: ProofGrid usable level: 2313
0.0.AM: Trace Attempt 11	[0.75 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_305:precondition1"	[1.18 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_306"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 14	[0.49 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_305:precondition1"	[1.17 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_306"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_306" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 24	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_305:precondition1"	[0.96 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_306"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.AM: Trace Attempt  5	[0.18 s]
0.0.N: Trace Attempt  2	[0.18 s]
0.0.N: Trace Attempt  3	[0.18 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.N: Trace Attempt  5	[0.20 s]
0.0.Bm: Trace Attempt 374	[158.22 s]
0.0.Bm: A trace with 374 cycles was found. [158.68 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_520:precondition1" was covered in 374 cycles in 158.31 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_521:precondition1" was covered in 374 cycles in 158.31 s.
0.0.AM: Trace Attempt  1	[0.54 s]
0.0.Bm: Trace Attempt 375	[158.89 s]
0.0.AM: Trace Attempt  2	[0.63 s]
0.0.AM: Trace Attempt  3	[0.66 s]
0: ProofGrid usable level: 2311
0.0.AM: Trace Attempt  5	[0.75 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2780 <1007> }
0.0.L: Trace Attempt  3	[158.52 s]
0.0.L: Trace Attempt  4	[158.59 s]
0.0.AM: Trace Attempt  7	[0.77 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_306"	[0.90 s].
0.0.N: Trace Attempt 20	[0.81 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_306"	[0.90 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_307"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_307"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_307" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.B: Trace Attempt 27	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_306"	[1.04 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_307"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  4	[0.14 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  1	[0.32 s]
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.42 s]
0.0.AM: Trace Attempt  4	[0.43 s]
0.0.Bm: Trace Attempt 377	[159.34 s]
0.0.Bm: A trace with 377 cycles was found. [159.71 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_563:precondition1" was covered in 377 cycles in 159.23 s.
0.0.AM: Trace Attempt  5	[0.44 s]
0.0.Bm: Trace Attempt 378	[159.82 s]
0: ProofGrid usable level: 2310
0.0.N: Trace Attempt  1	[0.72 s]
0.0.N: Trace Attempt  2	[0.75 s]
0.0.N: Trace Attempt  3	[0.75 s]
0.0.N: Trace Attempt  4	[0.75 s]
0.0.N: Trace Attempt  5	[0.77 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1522:precondition1 (1009) }
0.0.L: Trace Attempt  3	[159.51 s]
0.0.N: Trace Attempt  9	[0.80 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_307"	[0.96 s].
0.0.AM: Trace Attempt 11	[0.74 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_307"	[0.98 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_307:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_308:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_307:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_308:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_307:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_308:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt 25	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_307"	[0.89 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_307:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_308:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.Bm: A trace with 378 cycles was found. [160.37 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_540:precondition1" was covered in 378 cycles in 159.90 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_542:precondition1" was covered in 378 cycles in 159.90 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_543:precondition1" was covered in 378 cycles in 159.90 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_545:precondition1" was covered in 378 cycles in 159.90 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1243:precondition1" was covered in 378 cycles in 159.90 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1246:precondition1" was covered in 378 cycles in 159.90 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1247:precondition1" was covered in 378 cycles in 159.90 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1248:precondition1" was covered in 378 cycles in 159.90 s.
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  1	[0.28 s]
0.0.AM: Trace Attempt  2	[0.36 s]
0.0.AM: Trace Attempt  3	[0.37 s]
0.0.AM: Trace Attempt  4	[0.37 s]
0.0.AM: Trace Attempt  5	[0.38 s]
0.0.Bm: A trace with 378 cycles was found. [160.78 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 378 cycles was found for the property "ack_counter.v_ack_counter._assert_540" in 160.34 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 378 cycles was found for the property "ack_counter.v_ack_counter._assert_542" in 160.34 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 378 cycles was found for the property "ack_counter.v_ack_counter._assert_545" in 160.34 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 378 cycles was found for the property "ack_counter.v_ack_counter._assert_1243" in 160.34 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 378 cycles was found for the property "ack_counter.v_ack_counter._assert_1247" in 160.34 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 378 cycles was found for the property "ack_counter.v_ack_counter._assert_1248" in 160.34 s.
0.0.N: Trace Attempt  1	[0.53 s]
0.0.N: Trace Attempt  2	[0.55 s]
0.0.N: Trace Attempt  3	[0.55 s]
0.0.N: Trace Attempt  5	[0.57 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1516:precondition1 (1010) }
0.0.L: Trace Attempt  3	[160.31 s]
0: ProofGrid usable level: 2296
0.0.L: Trace Attempt  4	[160.36 s]
0.0.L: Trace Attempt  5	[160.42 s]
0.0.N: Trace Attempt 14	[0.81 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_307:precondition1"	[1.06 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_308:precondition1"	[1.06 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_323"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_323" in 0.00 s.
0.0.AM: Trace Attempt 14	[0.98 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_307:precondition1"	[1.14 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_308:precondition1"	[1.14 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_323"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt 24	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_307:precondition1"	[1.23 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_308:precondition1"	[1.23 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_323"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Mpcustom4: Trace Attempt 16	[160.93 s]
0.0.AM: Trace Attempt  1	[0.36 s]
0.0.Ht: Trace Attempt 342	[161.68 s]
0.0.AM: Trace Attempt  2	[0.50 s]
0.0.AM: Trace Attempt  3	[0.50 s]
0.0.N: Trace Attempt  1	[0.75 s]
0.0.N: Trace Attempt  2	[0.76 s]
0.0.N: Trace Attempt  3	[0.76 s]
0.0.Bm: Trace Attempt 382	[161.64 s]
0.0.Bm: A trace with 382 cycles was found. [162.10 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_625:precondition1" was covered in 382 cycles in 161.73 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_680:precondition1 (1014) }
0.0.L: Trace Attempt  3	[161.64 s]
0.0.N: Trace Attempt  8	[0.80 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_323"	[0.99 s].
0.0.AM: Trace Attempt 16	[0.87 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_323"	[0.92 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_323:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_323:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_323:precondition1" in 0.00 s.
0.0.L: Trace Attempt  4	[161.69 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.B: Trace Attempt 21	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_323"	[0.85 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_323:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.L: Trace Attempt  5	[161.78 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.Bm: A trace with 382 cycles was found. [162.59 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 382 cycles was found for the property "ack_counter.v_ack_counter._assert_625" in 162.19 s.
0.0.Bm: Trace Attempt 383	[162.75 s]
0.0.AM: Trace Attempt  1	[0.38 s]
0.0.AM: Trace Attempt  2	[0.48 s]
0.0.AM: Trace Attempt  3	[0.51 s]
0: ProofGrid usable level: 2294
0.0.N: Trace Attempt 46	[0.85 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_323:precondition1"	[1.06 s].
0.0.AM: Trace Attempt  1	[1.03 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_323:precondition1"	[1.18 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_326"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_326"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_326" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt 22	[0.82 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_323:precondition1"	[1.11 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_326"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.N: Trace Attempt  2	[0.16 s]
0.0.N: Trace Attempt  3	[0.16 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2887:precondition1 (1018) }
0.0.AM: Trace Attempt  5	[0.20 s]
0.0.N: Trace Attempt  5	[0.23 s]
0.0.L: Trace Attempt  3	[162.96 s]
0.0.AM: Trace Attempt  1	[0.54 s]
0.0.AM: Trace Attempt  2	[0.61 s]
0.0.AM: Trace Attempt  3	[0.61 s]
0.0.AM: Trace Attempt  5	[0.66 s]
0.0.Bm: Trace Attempt 388	[163.84 s]
0.0.Bm: A trace with 388 cycles was found. [164.34 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2588:precondition1" was covered in 388 cycles in 164.19 s.
0.0.B: Trace Attempt 29	[0.99 s]
0.0.B: Per property time limit expired (1.00 s) [1.03 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_326"	[1.32 s].
0.0.AM: Trace Attempt 15	[0.88 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_326"	[1.32 s].
0.0.N: Trace Attempt 15	[0.71 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_326"	[1.32 s].
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_698:precondition1 (1019) }
0.0.L: Trace Attempt  3	[163.76 s]
0.0.L: Trace Attempt  4	[163.80 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_329"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_329" in 0.00 s.
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_329"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_329"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  5	[0.13 s]
0: ProofGrid usable level: 2293
0.0.AM: Trace Attempt  1	[0.35 s]
0.0.AM: Trace Attempt  2	[0.39 s]
0.0.AM: Trace Attempt  3	[0.39 s]
0.0.Bm: A trace with 388 cycles was found. [165.07 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 388 cycles was found for the property "ack_counter.v_ack_counter._assert_2588" in 164.92 s.
0.0.Bm: Trace Attempt 389	[165.45 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2887 <1021> }
0.0.L: Trace Attempt  3	[164.55 s]
0.0.L: Trace Attempt  4	[164.60 s]
0.0.L: Trace Attempt  5	[164.65 s]
0.0.N: Trace Attempt 50	[0.81 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_329"	[0.84 s].
0.0.AM: Trace Attempt 13	[0.65 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_329"	[0.86 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_329:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_329:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_329:precondition1" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt 24	[0.98 s]
0.0.B: Per property time limit expired (1.00 s) [1.04 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_329"	[0.90 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_329:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.Ht: Trace Attempt 345	[165.82 s]
0.0.Bm: A trace with 389 cycles was found. [165.92 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 389 cycles was found for the property "ack_counter.v_ack_counter._assert_2230" in 165.42 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2230:precondition1" was covered in 389 cycles in 165.42 s.
0: ProofGrid usable level: 2290
0.0.AM: Trace Attempt  1	[0.61 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1656:precondition1 (1025) }
0.0.L: Trace Attempt  3	[165.73 s]
0.0.AM: Trace Attempt  2	[0.72 s]
0.0.AM: Trace Attempt  3	[0.72 s]
0.0.L: Trace Attempt  4	[165.78 s]
0.0.N: Trace Attempt 79	[0.94 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_329:precondition1"	[1.00 s].
0.0.AM: Trace Attempt  7	[0.79 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_329:precondition1"	[1.02 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_330:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_330:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_330:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 22	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_329:precondition1"	[1.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_330:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.Bm: Trace Attempt 393	[166.36 s]
0.0.Bm: A trace with 393 cycles was found. [166.78 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 393 cycles was found for the property "ack_counter.v_ack_counter._assert_1192" in 166.38 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1192:precondition1" was covered in 393 cycles in 166.38 s.
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.AM: Trace Attempt  4	[0.09 s]
0.0.Bm: Trace Attempt 394	[166.96 s]
0: ProofGrid usable level: 2288
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1662:precondition1 (1027) }
0.0.AM: Trace Attempt  1	[0.38 s]
0.0.L: Trace Attempt  3	[166.45 s]
0.0.L: Trace Attempt  4	[166.49 s]
0.0.L: Trace Attempt  5	[166.54 s]
0.0.AM: Trace Attempt  2	[0.49 s]
0.0.AM: Trace Attempt  3	[0.49 s]
0.0.AM: Trace Attempt  4	[0.51 s]
0.0.AM: Trace Attempt 11	[0.97 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_330:precondition1"	[0.99 s].
0.0.N: Trace Attempt 47	[0.98 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_330:precondition1"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_333"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_333" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Bm: A trace with 394 cycles was found. [167.68 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2535:precondition1" was covered in 394 cycles in 167.30 s.
0.0.B: Trace Attempt 27	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_330:precondition1"	[1.11 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_333"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_333"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0: ProofGrid usable level: 2287
0.0.AM: Trace Attempt  1	[0.40 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.Bm: A trace with 394 cycles was found. [168.29 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 394 cycles was found for the property "ack_counter.v_ack_counter._assert_2535" in 167.84 s.
0.0.N: Trace Attempt 35	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_333"	[1.21 s].
0.0.AM: Trace Attempt  1	[0.96 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_333"	[1.09 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_333:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_333:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_333:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 26	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_333"	[1.26 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_333:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.12 s]
0: ProofGrid usable level: 2286
0.0.AM: Trace Attempt  1	[0.32 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.Bm: Trace Attempt 397	[168.82 s]
0.0.Bm: A trace with 397 cycles was found. [169.38 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_729:precondition1" was covered in 397 cycles in 168.93 s.
0.0.Bm: Trace Attempt 398	[169.52 s]
0.0.N: Trace Attempt 55	[0.85 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_333:precondition1"	[0.85 s].
0.0.AM: Trace Attempt 18	[0.96 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_333:precondition1"	[0.85 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_334"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_334" in 0.00 s.
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_334"	[0.00 s].
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 25	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_333:precondition1"	[0.73 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_334"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Bm: A trace with 398 cycles was found. [170.02 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1140:precondition1" was covered in 398 cycles in 169.54 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1863:precondition1" was covered in 398 cycles in 169.54 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1864:precondition1" was covered in 398 cycles in 169.54 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2547:precondition1" was covered in 398 cycles in 169.54 s.
0: ProofGrid usable level: 2281
0.0.Ht: Trace Attempt 380	[170.02 s]
0.0.AM: Trace Attempt  1	[0.37 s]
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.41 s]
0.0.Mpcustom4: Trace Attempt 18	[169.77 s]
0.0.Bm: A trace with 398 cycles was found. [170.56 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2516:precondition1" was covered in 398 cycles in 170.16 s.
0.0.N: Trace Attempt 16	[0.67 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_334"	[0.98 s].
0.0.AM: Trace Attempt 16	[0.84 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_334"	[0.99 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_334:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_334:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_334:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 25	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_334"	[0.99 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_334:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.AM: Trace Attempt  1	[0.25 s]
0: ProofGrid usable level: 2280
0.0.AM: Trace Attempt  2	[0.29 s]
0.0.AM: Trace Attempt  3	[0.29 s]
0.0.L: Trace Attempt 49	[170.55 s]
0.0.Bm: A trace with 398 cycles was found. [171.22 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 398 cycles was found for the property "ack_counter.v_ack_counter._assert_1863" in 170.83 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 398 cycles was found for the property "ack_counter.v_ack_counter._assert_1864" in 170.83 s.
0.0.AM: Trace Attempt 11	[0.53 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_334:precondition1"	[0.99 s].
0.0.N: Trace Attempt 16	[0.69 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_334:precondition1"	[0.99 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_335"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_335" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_335"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt 33	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_334:precondition1"	[1.01 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_335"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  5	[0.11 s]
0.0.Bm: A trace with 398 cycles was found. [171.92 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 398 cycles was found for the property "ack_counter.v_ack_counter._assert_2516" in 171.52 s.
0: ProofGrid usable level: 2277
0.0.N: Trace Attempt  1	[0.37 s]
0.0.N: Trace Attempt  2	[0.40 s]
0.0.N: Trace Attempt  3	[0.40 s]
0.0.AM: Trace Attempt  1	[0.40 s]
0.0.N: Trace Attempt  5	[0.43 s]
0.0.AM: Trace Attempt  2	[0.48 s]
0.0.AM: Trace Attempt  3	[0.48 s]
0.0.AM: Trace Attempt  5	[0.50 s]
0.0.Bm: A trace with 398 cycles was found. [172.42 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 398 cycles was found for the property "ack_counter.v_ack_counter._assert_2547" in 171.96 s.
0.0.N: Trace Attempt 18	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_335"	[1.05 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_335:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_335:precondition1" in 0.00 s.
0.0.AM: Trace Attempt  9	[0.58 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_335"	[1.05 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_335:precondition1"	[0.00 s].
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 29	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_335"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_335:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  5	[0.14 s]
0.0.Bm: Trace Attempt 399	[172.53 s]
0.0.Bm: A trace with 399 cycles was found. [173.02 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 399 cycles was found for the property "ack_counter.v_ack_counter._assert_339" in 172.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_339:precondition1" was covered in 399 cycles in 172.60 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 399 cycles was found for the property "ack_counter.v_ack_counter._assert_341" in 172.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_341:precondition1" was covered in 399 cycles in 172.60 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 399 cycles was found for the property "ack_counter.v_ack_counter._assert_740" in 172.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_740:precondition1" was covered in 399 cycles in 172.60 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 399 cycles was found for the property "ack_counter.v_ack_counter._assert_741" in 172.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_741:precondition1" was covered in 399 cycles in 172.60 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 399 cycles was found for the property "ack_counter.v_ack_counter._assert_1091" in 172.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1091:precondition1" was covered in 399 cycles in 172.60 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 399 cycles was found for the property "ack_counter.v_ack_counter._assert_1092" in 172.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1092:precondition1" was covered in 399 cycles in 172.60 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 399 cycles was found for the property "ack_counter.v_ack_counter._assert_1388" in 172.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1388:precondition1" was covered in 399 cycles in 172.60 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 399 cycles was found for the property "ack_counter.v_ack_counter._assert_1391" in 172.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1391:precondition1" was covered in 399 cycles in 172.60 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 399 cycles was found for the property "ack_counter.v_ack_counter._assert_1620" in 172.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1620:precondition1" was covered in 399 cycles in 172.60 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 399 cycles was found for the property "ack_counter.v_ack_counter._assert_1622" in 172.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1622:precondition1" was covered in 399 cycles in 172.60 s.
0: ProofGrid usable level: 2256
0.0.N: Trace Attempt  1	[0.32 s]
0.0.N: Trace Attempt  2	[0.35 s]
0.0.N: Trace Attempt  3	[0.35 s]
0.0.N: Trace Attempt  5	[0.37 s]
0.0.AM: Trace Attempt  1	[0.52 s]
0.0.AM: Trace Attempt  2	[0.57 s]
0.0.AM: Trace Attempt  3	[0.60 s]
0.0.AM: Trace Attempt  5	[0.60 s]
0.0.Bm: A trace with 399 cycles was found. [173.47 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 399 cycles was found for the property "ack_counter.v_ack_counter._assert_338" in 173.08 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_338:precondition1" was covered in 399 cycles in 173.08 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 399 cycles was found for the property "ack_counter.v_ack_counter._assert_739" in 173.08 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_739:precondition1" was covered in 399 cycles in 173.08 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 399 cycles was found for the property "ack_counter.v_ack_counter._assert_1089" in 173.08 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1089:precondition1" was covered in 399 cycles in 173.08 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 399 cycles was found for the property "ack_counter.v_ack_counter._assert_1141" in 173.08 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1141:precondition1" was covered in 399 cycles in 173.08 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 399 cycles was found for the property "ack_counter.v_ack_counter._assert_1385" in 173.08 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1385:precondition1" was covered in 399 cycles in 173.08 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 399 cycles was found for the property "ack_counter.v_ack_counter._assert_1618" in 173.08 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1618:precondition1" was covered in 399 cycles in 173.08 s.
0.0.N: Trace Attempt 19	[0.99 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_335:precondition1"	[0.97 s].
0.0.AM: Trace Attempt 13	[0.97 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_335:precondition1"	[0.98 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_336"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_336"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_336" in 0.02 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt 25	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_335:precondition1"	[0.97 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_336"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.Bm: A trace with 399 cycles was found. [173.99 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_714:precondition1" was covered in 399 cycles in 173.56 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_735:precondition1" was covered in 399 cycles in 173.56 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1184:precondition1" was covered in 399 cycles in 173.56 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1371:precondition1" was covered in 399 cycles in 173.56 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1635:precondition1" was covered in 399 cycles in 173.56 s.
0: ProofGrid usable level: 2239
0.0.N: Trace Attempt  1	[0.31 s]
0.0.N: Trace Attempt  2	[0.33 s]
0.0.N: Trace Attempt  3	[0.34 s]
0.0.AM: Trace Attempt  1	[0.52 s]
0.0.AM: Trace Attempt  2	[0.60 s]
0.0.AM: Trace Attempt  3	[0.60 s]
0.0.Bm: A trace with 399 cycles was found. [174.44 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 399 cycles was found for the property "ack_counter.v_ack_counter._assert_714" in 174.03 s.
0.0.Bm: Trace Attempt 400	[174.58 s]
0.0.Ht: Trace Attempt 400	[174.56 s]
0.0.Mpcustom4: Trace Attempt 19	[174.00 s]
0.0.AM: Trace Attempt 16	[0.96 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_336"	[1.00 s].
0.0.N: Trace Attempt 15	[0.67 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_336"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_336:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_336:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_336:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 24	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_336"	[1.02 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_336:precondition1"	[0.00 s].
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.Bm: A trace with 400 cycles was found. [175.05 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_371:precondition1" was covered in 400 cycles in 174.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_715:precondition1" was covered in 400 cycles in 174.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1486:precondition1" was covered in 400 cycles in 174.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1720:precondition1" was covered in 400 cycles in 174.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1728:precondition1" was covered in 400 cycles in 174.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1729:precondition1" was covered in 400 cycles in 174.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1731:precondition1" was covered in 400 cycles in 174.60 s.
0: ProofGrid usable level: 2233
0.0.L: Trace Attempt 85	[174.59 s]
0.0.N: Trace Attempt  1	[0.47 s]
0.0.Ht: A trace with 400 cycles was found. [174.83 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 400 cycles was found for the property "ack_counter.v_ack_counter._assert_1728" in 174.74 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 400 cycles was found for the property "ack_counter.v_ack_counter._assert_1729" in 174.74 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1889:precondition1" was covered in 400 cycles in 174.74 s.
0.0.N: Trace Attempt  2	[0.51 s]
0.0.N: Trace Attempt  3	[0.51 s]
0.0.AM: Trace Attempt  1	[0.59 s]
0.0.AM: Trace Attempt  2	[0.65 s]
0.0.AM: Trace Attempt  3	[0.65 s]
0.0.Bm: A trace with 400 cycles was found. [175.49 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2585:precondition1" was covered in 400 cycles in 175.04 s.
0.0.N: Trace Attempt 15	[0.73 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_336:precondition1"	[1.01 s].
0.0.AM: Trace Attempt  9	[0.71 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_336:precondition1"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_337"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_337"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_337" in 0.02 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 23	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_336:precondition1"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_337"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  1	[0.09 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.Ht: A trace with 400 cycles was found. [175.59 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 400 cycles was found for the property "ack_counter.v_ack_counter._assert_1731" in 175.37 s.
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.13 s]
0: ProofGrid usable level: 2228
0.0.AM: Trace Attempt  1	[0.38 s]
0.0.AM: Trace Attempt  2	[0.43 s]
0.0.AM: Trace Attempt  3	[0.44 s]
0.0.Ht: A trace with 400 cycles was found. [176.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 400 cycles was found for the property "ack_counter.v_ack_counter._assert_1889" in 175.92 s.
0.0.AM: Trace Attempt 17	[0.78 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_337"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_337:precondition1"	[0.00 s].
0.0.N: Trace Attempt 23	[0.80 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_337"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_337:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_337:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 21	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_337"	[0.97 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_337:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.Bm: A trace with 400 cycles was found. [177.09 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 400 cycles was found for the property "ack_counter.v_ack_counter._assert_2585" in 176.71 s.
0: ProofGrid usable level: 2226
0.0.AM: Trace Attempt  1	[0.33 s]
0.0.AM: Trace Attempt  2	[0.40 s]
0.0.AM: Trace Attempt  3	[0.40 s]
0.0.Bm: Trace Attempt 401	[177.25 s]
0.0.Bm: A trace with 401 cycles was found. [177.81 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 401 cycles was found for the property "ack_counter.v_ack_counter._assert_1721" in 177.38 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1721:precondition1" was covered in 401 cycles in 177.38 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 401 cycles was found for the property "ack_counter.v_ack_counter._assert_1722" in 177.38 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1722:precondition1" was covered in 401 cycles in 177.38 s.
0.0.AM: Trace Attempt 14	[0.79 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_337:precondition1"	[1.10 s].
0.0.N: Trace Attempt 37	[0.96 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_337:precondition1"	[1.09 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_340"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_340"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_340" in 0.00 s.
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Ht: Trace Attempt 401	[177.20 s]
0.0.Ht: A trace with 401 cycles was found. [177.43 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_790:precondition1" was covered in 401 cycles in 177.63 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1896:precondition1" was covered in 401 cycles in 177.63 s.
0: ProofGrid usable level: 2221
0.0.B: Trace Attempt 26	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_337:precondition1"	[1.46 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_340"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  1	[0.31 s]
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  2	[0.38 s]
0.0.AM: Trace Attempt  3	[0.38 s]
0.0.Bm: A trace with 401 cycles was found. [178.29 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 401 cycles was found for the property "ack_counter.v_ack_counter._assert_2220" in 177.89 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2220:precondition1" was covered in 401 cycles in 177.89 s.
0.0.N: Trace Attempt  1	[0.70 s]
0.0.N: Trace Attempt  2	[0.71 s]
0.0.N: Trace Attempt  3	[0.71 s]
0.0.Bm: A trace with 401 cycles was found. [178.77 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 401 cycles was found for the property "ack_counter.v_ack_counter._assert_2586" in 178.32 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2586:precondition1" was covered in 401 cycles in 178.32 s.
0.0.AM: Trace Attempt  1	[0.95 s]
0.0.Ht: A trace with 401 cycles was found. [178.39 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 401 cycles was found for the property "ack_counter.v_ack_counter._assert_1896" in 178.28 s.
0.0.AM: Trace Attempt  2	[1.03 s]
0.0.AM: Per property time limit expired (1.00 s) [1.03 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_340"	[1.03 s].
0.0.N: Trace Attempt  8	[0.73 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_340"	[1.03 s].
0.0.Ht: Trace Attempt 402	[178.87 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_340:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_340:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_340:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt 28	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_340"	[0.67 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_340:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.Ht: A trace with 402 cycles was found. [178.96 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 402 cycles was found for the property "ack_counter.v_ack_counter._assert_343" in 178.60 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_343:precondition1" was covered in 402 cycles in 178.60 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 402 cycles was found for the property "ack_counter.v_ack_counter._assert_1725" in 178.60 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1725:precondition1" was covered in 402 cycles in 178.60 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1739:precondition1" was covered in 402 cycles in 178.60 s.
0: ProofGrid usable level: 2213
0.0.Bm: Trace Attempt 402	[179.32 s]
0.0.AM: Trace Attempt  1	[0.38 s]
0.0.AM: Trace Attempt  2	[0.44 s]
0.0.AM: Trace Attempt  3	[0.44 s]
0.0.Ht: A trace with 402 cycles was found. [179.28 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1446:precondition1" was covered in 402 cycles in 179.20 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1895:precondition1" was covered in 402 cycles in 179.20 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1671:precondition1 (1147) }
0.0.L: Trace Attempt  3	[179.12 s]
0.0.N: Trace Attempt  1	[0.73 s]
0.0.N: Trace Attempt  2	[0.76 s]
0.0.N: Trace Attempt  3	[0.77 s]
0.0.N: Trace Attempt 10	[0.79 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_340:precondition1"	[1.01 s].
0.0.Bm: A trace with 402 cycles was found. [179.89 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 402 cycles was found for the property "ack_counter.v_ack_counter._assert_2225" in 179.54 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2225:precondition1" was covered in 402 cycles in 179.54 s.
0.0.B: Trace Attempt 25	[0.96 s]
0.0.B: Per property time limit expired (1.00 s) [1.03 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_340:precondition1"	[1.09 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_342"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.01 s]
INFO (IPF008): 0.0.B: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_342" in 0.00 s.
0.0.B: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt 12	[0.74 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_340:precondition1"	[1.10 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_342"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_342"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  5	[0.10 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.13 s]
0: ProofGrid usable level: 2209
0.0.Ht: A trace with 402 cycles was found. [179.94 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 402 cycles was found for the property "ack_counter.v_ack_counter._assert_1739" in 179.72 s.
0.0.AM: Trace Attempt  1	[0.42 s]
0.0.AM: Trace Attempt  2	[0.49 s]
0.0.AM: Trace Attempt  3	[0.49 s]
0.0.AM: Trace Attempt  5	[0.53 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_578:precondition1 (1148) }
0.0.L: Trace Attempt  3	[180.04 s]
0.0.L: Trace Attempt  4	[180.11 s]
0.0.L: Trace Attempt  5	[180.14 s]
0.0.Ht: A trace with 402 cycles was found. [180.48 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 402 cycles was found for the property "ack_counter.v_ack_counter._assert_1895" in 180.36 s.
0.0.N: Trace Attempt 22	[0.77 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_342"	[1.09 s].
0.0.AM: Trace Attempt 16	[0.90 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_342"	[1.09 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_342:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1730:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1734:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_342:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1730:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1734:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_342:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1730:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1734:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 27	[0.99 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_342"	[1.09 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_342:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1730:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1734:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.N: Trace Attempt  5	[0.18 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  5	[0.18 s]
0: ProofGrid usable level: 2207
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  1	[0.51 s]
0.0.Ht: Trace Attempt 403	[180.97 s]
0.0.Ht: A trace with 403 cycles was found. [181.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 403 cycles was found for the property "ack_counter.v_ack_counter._assert_342" in 181.24 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_342:precondition1" was covered in 403 cycles in 181.24 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_814:precondition1" was covered in 403 cycles in 181.24 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 403 cycles was found for the property "ack_counter.v_ack_counter._assert_1507" in 181.24 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1507:precondition1" was covered in 403 cycles in 181.24 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 403 cycles was found for the property "ack_counter.v_ack_counter._assert_1508" in 181.24 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1508:precondition1" was covered in 403 cycles in 181.24 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 403 cycles was found for the property "ack_counter.v_ack_counter._assert_1511" in 181.24 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1511:precondition1" was covered in 403 cycles in 181.24 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 403 cycles was found for the property "ack_counter.v_ack_counter._assert_1730" in 181.24 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1730:precondition1" was covered in 403 cycles in 181.24 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1734:precondition1" was covered in 403 cycles in 181.24 s.
0.0.AM: Trace Attempt  2	[0.57 s]
0.0.AM: Trace Attempt  3	[0.58 s]
0.0.AM: Trace Attempt  5	[0.60 s]
0.0.N: Trace Attempt 16	[0.59 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_342:precondition1"	[0.73 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1730:precondition1"	[0.73 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1734:precondition1"	[0.73 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_344"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_344" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt 13	[0.79 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_342:precondition1"	[0.83 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1730:precondition1"	[0.83 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1734:precondition1"	[0.83 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_344"	[0.00 s].
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt 21	[0.67 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_342:precondition1"	[0.83 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1730:precondition1"	[0.83 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1734:precondition1"	[0.83 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_344"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  1	[0.07 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.AM: Trace Attempt  5	[0.18 s]
0.0.AM: Trace Attempt  1	[0.25 s]
0.0.AM: Trace Attempt  2	[0.28 s]
0.0.AM: Trace Attempt  3	[0.29 s]
0.0.AM: Trace Attempt  5	[0.29 s]
0: ProofGrid usable level: 2197
0.0.Bm: Trace Attempt 403	[181.06 s]
0.0.Bm: A trace with 403 cycles was found. [182.31 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 403 cycles was found for the property "ack_counter.v_ack_counter._assert_1734" in 181.90 s.
0.0.Mpcustom4: Trace Attempt 21	[181.82 s]
0.0.N: Trace Attempt  1	[0.75 s]
0.0.AM: Trace Attempt  1	[0.76 s]
0.0.N: Trace Attempt  2	[0.78 s]
0.0.N: Trace Attempt  3	[0.78 s]
0.0.N: Trace Attempt  5	[0.78 s]
0.0.AM: Trace Attempt  2	[0.80 s]
0.0.AM: Trace Attempt  3	[0.81 s]
0.0.AM: Trace Attempt  5	[0.83 s]
0.0.Bm: A trace with 403 cycles was found. [182.74 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 403 cycles was found for the property "ack_counter.v_ack_counter._assert_2288" in 182.31 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2288:precondition1" was covered in 403 cycles in 182.31 s.
0.0.Bm: Trace Attempt 404	[182.86 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_344"	[1.00 s].
0.0.N: Trace Attempt  7	[0.81 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_344"	[1.11 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_344:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1723:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1724:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_344:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_1723:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_1724:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_344:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1723:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1724:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 26	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_344"	[1.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_344:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1723:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1724:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  5	[0.10 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  1	[0.34 s]
0.0.Ht: Trace Attempt 404	[183.23 s]
0: ProofGrid usable level: 2194
0.0.AM: Trace Attempt  2	[0.42 s]
0.0.AM: Trace Attempt  3	[0.42 s]
0.0.AM: Trace Attempt  5	[0.46 s]
0.0.N: Trace Attempt  1	[0.86 s]
0.0.N: Trace Attempt  2	[0.89 s]
0.0.N: Trace Attempt  3	[0.90 s]
0.0.N: Trace Attempt  6	[0.93 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_344:precondition1"	[1.16 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1723:precondition1"	[1.16 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1724:precondition1"	[1.16 s].
0.0.AM: Trace Attempt 12	[0.76 s]
0.0.AM: Per property time limit expired (1.00 s) [1.03 s]
0.0.AM: Per property time limit expired (1.00 s) [1.03 s]
0.0.AM: Per property time limit expired (1.00 s) [1.03 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_344:precondition1"	[1.16 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1723:precondition1"	[1.16 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1724:precondition1"	[1.16 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_345"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_345"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_345" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.AM: Trace Attempt  1	[0.07 s]
0.0.B: Trace Attempt 21	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_344:precondition1"	[1.27 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1723:precondition1"	[1.27 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1724:precondition1"	[1.27 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_345"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.Ht: Trace Attempt 410	[183.90 s]
0.0.Ht: A trace with 410 cycles was found. [183.95 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 410 cycles was found for the property "ack_counter.v_ack_counter._assert_966" in 183.76 s.
0: ProofGrid usable level: 2193
0.0.AM: Trace Attempt  1	[0.51 s]
0.0.AM: Trace Attempt  2	[0.56 s]
0.0.AM: Trace Attempt  3	[0.56 s]
0.0.AM: Trace Attempt  5	[0.57 s]
0.0.N: Trace Attempt  1	[0.88 s]
0.0.L: Trace Attempt 58	[184.19 s]
0.0.AM: Trace Attempt  1	[0.89 s]
0.0.N: Trace Attempt  2	[0.91 s]
0.0.N: Trace Attempt  3	[0.91 s]
0.0.N: Trace Attempt  5	[0.93 s]
0.0.Bm: Trace Attempt 410	[184.29 s]
0.0.Bm: A trace with 410 cycles was found. [184.90 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_966:precondition1" was covered in 410 cycles in 184.45 s.
0.0.AM: Trace Attempt  2	[0.97 s]
0.0.Bm: Trace Attempt 411	[185.00 s]
0.0.AM: Trace Attempt  3	[1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_345"	[1.00 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_345"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_345:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1735:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1736:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_345:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1735:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1736:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_345:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1735:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1736:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt 21	[0.89 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_345"	[1.11 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_345:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1735:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1736:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.AM: Trace Attempt  5	[0.18 s]
0.0.Ht: Trace Attempt 411	[185.23 s]
0: ProofGrid usable level: 2192
0.0.AM: Trace Attempt  1	[0.55 s]
0.0.AM: Trace Attempt  2	[0.63 s]
0.0.AM: Trace Attempt  3	[0.64 s]
0.0.AM: Trace Attempt  5	[0.66 s]
0.0.N: Trace Attempt  1	[0.84 s]
0.0.N: Trace Attempt  2	[0.86 s]
0.0.N: Trace Attempt  3	[0.86 s]
0.0.N: Trace Attempt  5	[0.90 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_345:precondition1"	[0.80 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1735:precondition1"	[0.80 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1736:precondition1"	[0.80 s].
0.0.AM: Trace Attempt 14	[0.95 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_345:precondition1"	[0.80 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1735:precondition1"	[0.80 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1736:precondition1"	[0.80 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_346"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_346"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_346" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 21	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_345:precondition1"	[0.63 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1735:precondition1"	[0.63 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1736:precondition1"	[0.63 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_346"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.AM: Trace Attempt  4	[0.11 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.N: Trace Attempt  2	[0.21 s]
0.0.N: Trace Attempt  3	[0.21 s]
0.0.N: Trace Attempt  4	[0.21 s]
0.0.AM: Trace Attempt  1	[0.32 s]
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.42 s]
0.0.AM: Trace Attempt  4	[0.43 s]
0.0.Bm: Trace Attempt 415	[185.93 s]
0.0.Bm: A trace with 415 cycles was found. [186.66 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_882:precondition1" was covered in 415 cycles in 186.22 s.
0.0.Bm: Trace Attempt 416	[186.78 s]
0.0.AM: Trace Attempt  1	[0.80 s]
0.0.Mpcustom4: Trace Attempt 22	[186.19 s]
0.0.AM: Trace Attempt  2	[0.87 s]
0.0.AM: Trace Attempt  3	[0.88 s]
0.0.AM: Trace Attempt  4	[0.90 s]
0.0.AM: Trace Attempt  7	[0.94 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_346"	[1.13 s].
0.0.N: Trace Attempt 18	[0.69 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_346"	[1.13 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_346:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1727:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1733:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_346:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1727:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1733:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_346:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_1727:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_1733:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt 32	[1.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_346"	[1.10 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_346:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1727:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1733:precondition1"	[0.00 s].
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  4	[0.15 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  4	[0.15 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0: ProofGrid usable level: 2191
0.0.AM: Trace Attempt  1	[0.38 s]
0.0.AM: Trace Attempt  2	[0.45 s]
0.0.AM: Trace Attempt  3	[0.46 s]
0.0.AM: Trace Attempt  4	[0.46 s]
0.0.Bm: Trace Attempt 417	[186.99 s]
0.0.Bm: A trace with 417 cycles was found. [187.71 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_866:precondition1" was covered in 417 cycles in 187.36 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_883:precondition1" was covered in 417 cycles in 187.36 s.
0.0.N: Trace Attempt 28	[0.76 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_346:precondition1"	[0.87 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1727:precondition1"	[0.87 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1733:precondition1"	[0.87 s].
0.0.AM: Trace Attempt 13	[0.78 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_346:precondition1"	[0.88 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1727:precondition1"	[0.88 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1733:precondition1"	[0.88 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_347"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_347"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_347" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 27	[0.86 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_346:precondition1"	[0.89 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1727:precondition1"	[0.89 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1733:precondition1"	[0.89 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_347"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  1	[0.23 s]
0.0.N: Trace Attempt  2	[0.25 s]
0.0.N: Trace Attempt  3	[0.25 s]
0.0.Bm: A trace with 417 cycles was found. [188.31 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 417 cycles was found for the property "ack_counter.v_ack_counter._assert_883" in 187.87 s.
0: ProofGrid usable level: 2188
0.0.Bm: Trace Attempt 418	[188.44 s]
0.0.AM: Trace Attempt  1	[0.53 s]
0.0.AM: Trace Attempt  2	[0.57 s]
0.0.AM: Trace Attempt  3	[0.57 s]
0.0.L: Trace Attempt 96	[188.28 s]
0.0.N: Trace Attempt 15	[0.51 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_347"	[1.00 s].
0.0.Bm: Trace Attempt 419	[188.57 s]
0.0.Bm: A trace with 419 cycles was found. [189.05 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_734:precondition1" was covered in 419 cycles in 188.54 s.
0.0.AM: Trace Attempt 12	[0.78 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_347"	[1.10 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_347:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_347:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_347:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt 28	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_347"	[1.09 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_347:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Bm: Trace Attempt 420	[189.17 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.26 s]
0.0.N: Trace Attempt  2	[0.28 s]
0.0.N: Trace Attempt  3	[0.28 s]
0: ProofGrid usable level: 2187
0.0.Bm: A trace with 420 cycles was found. [189.49 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_916:precondition1" was covered in 420 cycles in 189.00 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_922:precondition1" was covered in 420 cycles in 189.00 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_925:precondition1" was covered in 420 cycles in 189.00 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_970:precondition1" was covered in 420 cycles in 189.00 s.
0.0.AM: Trace Attempt  1	[0.49 s]
0.0.Bm: A trace with 420 cycles was found. [189.81 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 420 cycles was found for the property "ack_counter.v_ack_counter._assert_916" in 189.45 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 420 cycles was found for the property "ack_counter.v_ack_counter._assert_922" in 189.45 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 420 cycles was found for the property "ack_counter.v_ack_counter._assert_925" in 189.45 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 420 cycles was found for the property "ack_counter.v_ack_counter._assert_970" in 189.45 s.
0.0.AM: Trace Attempt  2	[0.53 s]
0.0.AM: Trace Attempt  3	[0.53 s]
0.0.Ht: Trace Attempt 420	[189.82 s]
0.0.N: Trace Attempt 15	[0.54 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_347:precondition1"	[1.05 s].
0.0.AM: Trace Attempt 13	[0.90 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_347:precondition1"	[1.05 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_348"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_348"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_348" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  1	[0.07 s]
0.0.B: Trace Attempt 27	[0.99 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_347:precondition1"	[1.27 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_348"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.20 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  3	[0.21 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.N: Trace Attempt  1	[0.31 s]
0: ProofGrid usable level: 2179
0.0.N: Trace Attempt  2	[0.35 s]
0.0.N: Trace Attempt  3	[0.35 s]
0.0.AM: Trace Attempt  1	[0.46 s]
0.0.AM: Trace Attempt  2	[0.56 s]
0.0.AM: Trace Attempt  3	[0.56 s]
0.0.Bm: Trace Attempt 423	[190.35 s]
0.0.Bm: A trace with 423 cycles was found. [190.92 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 423 cycles was found for the property "ack_counter.v_ack_counter._assert_2345" in 190.49 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2345:precondition1" was covered in 423 cycles in 190.49 s.
0.0.Ht: Trace Attempt 423	[190.38 s]
0.0.Ht: A trace with 423 cycles was found. [190.66 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 423 cycles was found for the property "ack_counter.v_ack_counter._assert_2182" in 190.49 s.
0.0.AM: Trace Attempt 18	[0.98 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_348"	[1.01 s].
0.0.N: Trace Attempt 15	[0.60 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_348"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_348:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_348:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_348:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt 26	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_348"	[0.84 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_348:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.26 s]
0: ProofGrid usable level: 2176
0.0.N: Trace Attempt  2	[0.30 s]
0.0.N: Trace Attempt  3	[0.30 s]
0.0.Bm: A trace with 423 cycles was found. [191.41 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2182:precondition1" was covered in 423 cycles in 190.99 s.
0.0.Bm: Trace Attempt 424	[191.53 s]
0.0.AM: Trace Attempt  1	[0.62 s]
0.0.Ht: Trace Attempt 424	[191.75 s]
0.0.AM: Trace Attempt  2	[0.73 s]
0.0.AM: Trace Attempt  3	[0.74 s]
0.0.N: Trace Attempt 15	[0.59 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_348:precondition1"	[1.00 s].
0.0.AM: Trace Attempt  7	[0.77 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_348:precondition1"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_349"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_349"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_349" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 19	[0.82 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_348:precondition1"	[1.13 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_349"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.N: Trace Attempt  1	[0.16 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.21 s]
0: ProofGrid usable level: 2175
0.0.Bm: Trace Attempt 432	[192.35 s]
0.0.Bm: A trace with 432 cycles was found. [192.64 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2878:precondition1" was covered in 432 cycles in 192.16 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2949:precondition1" was covered in 432 cycles in 192.16 s.
0.0.AM: Trace Attempt  1	[0.52 s]
0.0.AM: Trace Attempt  2	[0.60 s]
0.0.AM: Trace Attempt  3	[0.60 s]
0.0.Bm: A trace with 432 cycles was found. [193.08 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2912:precondition1" was covered in 432 cycles in 192.65 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2913:precondition1" was covered in 432 cycles in 192.65 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2914:precondition1" was covered in 432 cycles in 192.65 s.
0.0.AM: Trace Attempt 13	[0.96 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_349"	[1.04 s].
0.0.N: Trace Attempt 14	[0.57 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_349"	[1.04 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_349:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_349:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_349:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt 21	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_349"	[0.85 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_349:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.Bm: A trace with 432 cycles was found. [193.39 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2910:precondition1" was covered in 432 cycles in 192.91 s.
0: ProofGrid usable level: 2169
0.0.Ht: Trace Attempt 432	[192.71 s]
0.0.Ht: A trace with 432 cycles was found. [192.86 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2784" in 192.92 s.
0.0.AM: Trace Attempt  1	[0.56 s]
0.0.Bm: A trace with 432 cycles was found. [193.76 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2900:precondition1" was covered in 432 cycles in 193.63 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_579:precondition1 (1271) }
0.0.AM: Trace Attempt  2	[0.65 s]
0.0.AM: Trace Attempt  3	[0.66 s]
0.0.Ht: A trace with 432 cycles was found. [193.69 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2784:precondition1" was covered in 432 cycles in 193.64 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2812" in 193.64 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2812:precondition1" was covered in 432 cycles in 193.64 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2859" in 193.64 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2859:precondition1" was covered in 432 cycles in 193.64 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2878" in 193.64 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2912" in 193.64 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2913" in 193.64 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2914" in 193.64 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2949" in 193.64 s.
0.0.L: Trace Attempt  3	[193.54 s]
0.0.AM: Trace Attempt  8	[0.68 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_349:precondition1"	[1.10 s].
0.0.N: Trace Attempt 21	[0.71 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_349:precondition1"	[1.10 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_354"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_354"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_354" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 32	[1.02 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_349:precondition1"	[1.10 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_354"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.07 s]
0: ProofGrid usable level: 2157
0.0.Bm: A trace with 432 cycles was found. [194.51 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2893:precondition1" was covered in 432 cycles in 194.05 s.
0.0.AM: Trace Attempt  1	[0.27 s]
0.0.AM: Trace Attempt  2	[0.37 s]
0.0.AM: Trace Attempt  3	[0.39 s]
0.0.Ht: A trace with 432 cycles was found. [194.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2814" in 194.23 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2814:precondition1" was covered in 432 cycles in 194.23 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2834" in 194.23 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2834:precondition1" was covered in 432 cycles in 194.23 s.
0.0.Bm: A trace with 432 cycles was found. [194.98 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2890:precondition1" was covered in 432 cycles in 194.52 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_549:precondition1 (1272) }
0.0.AM: Trace Attempt  1	[1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_354"	[0.92 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_354:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 28	[0.71 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_354"	[0.95 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_354:precondition1"	[0.00 s].
0.0.B: Trace Attempt 27	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_354"	[0.96 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_354:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_354:precondition1" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  3	[194.63 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.Ht: A trace with 432 cycles was found. [194.97 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2830" in 194.88 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2830:precondition1" was covered in 432 cycles in 194.88 s.
0: ProofGrid usable level: 2149
0.0.Bm: A trace with 432 cycles was found. [195.40 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2857:precondition1" was covered in 432 cycles in 195.10 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2901:precondition1" was covered in 432 cycles in 195.10 s.
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  1	[0.53 s]
0.0.AM: Trace Attempt  2	[0.59 s]
0.0.AM: Trace Attempt  3	[0.61 s]
0.0.Bm: A trace with 432 cycles was found. [196.11 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2833:precondition1" was covered in 432 cycles in 195.72 s.
0.0.Ht: A trace with 432 cycles was found. [195.72 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2831" in 195.66 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2831:precondition1" was covered in 432 cycles in 195.66 s.
0.0.N: Trace Attempt 22	[0.60 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_354:precondition1"	[1.07 s].
0.0.AM: Trace Attempt  8	[0.67 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_354:precondition1"	[1.08 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_356"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_356"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_356" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 42	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_354:precondition1"	[1.07 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_356"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.AM: Trace Attempt  4	[0.14 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_537:precondition1 (1273) }
0: ProofGrid usable level: 2144
0.0.L: Trace Attempt  3	[195.86 s]
0.0.Bm: A trace with 432 cycles was found. [196.67 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2857" in 196.23 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2910" in 196.23 s.
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 18	[0.39 s]
0.0.AM: A proof was found: No trace exists. [0.41 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_356" was proven in 0.43 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_356"	[0.43 s].
0.0.N: Trace Attempt 42	[0.42 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_356"	[0.43 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_357"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_357" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt 15	[0.38 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_356"	[0.44 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_357"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_357"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.Ht: A trace with 432 cycles was found. [196.41 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2833" in 196.29 s.
0.0.AM: Trace Attempt  4	[0.15 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.AM: Trace Attempt  5	[0.20 s]
0.0.N: Trace Attempt  5	[0.22 s]
0.0.Ht: A trace with 432 cycles was found. [196.99 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2890" in 196.82 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_554:precondition1 (1274) }
0.0.L: Trace Attempt  3	[196.85 s]
0: ProofGrid usable level: 2139
0.0.N: Trace Attempt 18	[0.82 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_357"	[0.95 s].
0.0.AM: Trace Attempt 29	[0.97 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_357"	[0.96 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_359:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_359:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_359:precondition1" in 0.00 s.
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 30	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_357"	[1.03 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_359:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.AM: Trace Attempt  1	[0.22 s]
0.0.AM: Trace Attempt  2	[0.26 s]
0.0.AM: Trace Attempt  3	[0.26 s]
0.0.AM: Trace Attempt  5	[0.27 s]
0.0.Ht: A trace with 432 cycles was found. [197.62 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2893" in 197.59 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_574:precondition1 (1275) }
0.0.L: Trace Attempt  3	[197.81 s]
0: ProofGrid usable level: 2138
0.0.AM: Trace Attempt 14	[0.61 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_359:precondition1"	[1.00 s].
0.0.N: Trace Attempt 17	[0.71 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_359:precondition1"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_361"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_361" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_361"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Ht: A trace with 432 cycles was found. [198.35 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2900" in 198.19 s.
0.0.B: Trace Attempt 27	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_359:precondition1"	[1.08 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_361"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.18 s]
0.0.AM: Trace Attempt  5	[0.20 s]
0.0.AM: Trace Attempt  1	[0.31 s]
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.41 s]
0.0.AM: Trace Attempt  4	[0.44 s]
0.0.Bm: A trace with 432 cycles was found. [199.31 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 432 cycles was found for the property "ack_counter.v_ack_counter._assert_2901" in 198.87 s.
0.0.Bm: Trace Attempt 433	[199.41 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1259:precondition1 (1276) }
0.0.L: Trace Attempt  3	[198.77 s]
0.0.Ht: Trace Attempt 433	[199.43 s]
0: ProofGrid usable level: 2136
0.0.N: Trace Attempt 18	[0.95 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_361"	[1.02 s].
0.0.AM: Trace Attempt 17	[0.98 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_361"	[1.03 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_362"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_362"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_362" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 29	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_361"	[0.89 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_362"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.Bm: A trace with 433 cycles was found. [199.97 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2655" in 199.51 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2655:precondition1" was covered in 433 cycles in 199.51 s.
0.0.AM: Trace Attempt  1	[0.34 s]
0.0.AM: Trace Attempt  2	[0.42 s]
0.0.AM: Trace Attempt  3	[0.43 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_601:precondition1 (1277) }
0.0.Bm: A trace with 433 cycles was found. [200.43 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2710" in 199.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2710:precondition1" was covered in 433 cycles in 199.98 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2712" in 199.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2712:precondition1" was covered in 433 cycles in 199.98 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2718" in 199.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2718:precondition1" was covered in 433 cycles in 199.98 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2719" in 199.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2719:precondition1" was covered in 433 cycles in 199.98 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2747" in 199.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2747:precondition1" was covered in 433 cycles in 199.98 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2748" in 199.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2748:precondition1" was covered in 433 cycles in 199.98 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2749" in 199.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2749:precondition1" was covered in 433 cycles in 199.98 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2750" in 199.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2750:precondition1" was covered in 433 cycles in 199.98 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2751" in 199.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2751:precondition1" was covered in 433 cycles in 199.98 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2759" in 199.98 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2759:precondition1" was covered in 433 cycles in 199.98 s.
0.0.L: Trace Attempt  3	[199.85 s]
0: ProofGrid usable level: 2114
0.0.L: Trace Attempt  4	[199.93 s]
0.0.AM: Trace Attempt 13	[0.72 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_362"	[1.00 s].
0.0.Ht: A trace with 433 cycles was found. [200.36 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2755" in 200.21 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2755:precondition1" was covered in 433 cycles in 200.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2756" in 200.21 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2756:precondition1" was covered in 433 cycles in 200.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2758" in 200.21 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2758:precondition1" was covered in 433 cycles in 200.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2761" in 200.21 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2761:precondition1" was covered in 433 cycles in 200.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2764" in 200.21 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2764:precondition1" was covered in 433 cycles in 200.21 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2766" in 200.21 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2766:precondition1" was covered in 433 cycles in 200.21 s.
0.0.B: Trace Attempt 26	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_362"	[1.10 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_362:precondition1"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_362:precondition1" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_362:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt 47	[1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_362"	[1.12 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_362:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.Bm: A trace with 433 cycles was found. [200.93 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2753" in 200.58 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2753:precondition1" was covered in 433 cycles in 200.58 s.
0.0.AM: Trace Attempt  1	[0.37 s]
0.0.AM: Trace Attempt  2	[0.44 s]
0.0.AM: Trace Attempt  3	[0.44 s]
0.0.N: Trace Attempt  1	[0.53 s]
0.0.N: Trace Attempt  2	[0.58 s]
0.0.N: Trace Attempt  3	[0.58 s]
0.0.Mpcustom4: A proof was found: No trace exists. [194.99 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_538" was proven in 199.16 s.
0.0.Mpcustom4: A proof was found: No trace exists. [194.99 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_544" was proven in 199.16 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2884:precondition1 (1279) }
0: ProofGrid usable level: 2098
0.0.Bm: A trace with 433 cycles was found. [201.52 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 433 cycles was found for the property "ack_counter.v_ack_counter._assert_2754" in 201.09 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2754:precondition1" was covered in 433 cycles in 201.09 s.
0.0.L: Trace Attempt  3	[200.84 s]
0.0.L: Trace Attempt  4	[200.89 s]
0.0.L: Trace Attempt  5	[200.95 s]
0.0.AM: Trace Attempt 25	[0.92 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_362:precondition1"	[0.95 s].
0.0.N: Trace Attempt 14	[0.95 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_362:precondition1"	[0.95 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_364"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_364" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_364"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 18	[0.08 s]
0.0.N: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_364" was proven in 0.04 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_364"	[0.04 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_365"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_365" in 0.01 s.
0.0.B: Trace Attempt 28	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_362:precondition1"	[1.01 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_365"	[0.00 s].
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_364"	[0.08 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_365"	[0.00 s].
0.0.B: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  1	[0.09 s]
0.0.N: Trace Attempt  2	[0.09 s]
0.0.N: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  8	[0.12 s]
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_365" was proven in 0.15 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_365"	[0.15 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_366"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_366" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  7	[0.12 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_365"	[0.15 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_366"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_365"	[0.13 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_366"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.N: Trace Attempt  5	[0.25 s]
0.0.Bm: Trace Attempt 434	[201.66 s]
0.0.Bm: A trace with 434 cycles was found. [202.20 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 434 cycles was found for the property "ack_counter.v_ack_counter._assert_2179" in 201.91 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2179:precondition1" was covered in 434 cycles in 201.91 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 434 cycles was found for the property "ack_counter.v_ack_counter._assert_2180" in 201.91 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2180:precondition1" was covered in 434 cycles in 201.91 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 434 cycles was found for the property "ack_counter.v_ack_counter._assert_2181" in 201.91 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2181:precondition1" was covered in 434 cycles in 201.91 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 434 cycles was found for the property "ack_counter.v_ack_counter._assert_2183" in 201.91 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2183:precondition1" was covered in 434 cycles in 201.91 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 434 cycles was found for the property "ack_counter.v_ack_counter._assert_2184" in 201.91 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2184:precondition1" was covered in 434 cycles in 201.91 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 434 cycles was found for the property "ack_counter.v_ack_counter._assert_2340" in 201.91 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2340:precondition1" was covered in 434 cycles in 201.91 s.
0.0.Bm: Trace Attempt 435	[202.50 s]
0.0.AM: Trace Attempt  1	[0.44 s]
0.0.AM: Trace Attempt  2	[0.49 s]
0: ProofGrid usable level: 2082
0.0.AM: Trace Attempt  3	[0.51 s]
0.0.AM: Trace Attempt  5	[0.59 s]
0.0.N: Trace Attempt 15	[0.99 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_366"	[1.22 s].
0.0.AM: Trace Attempt  9	[0.69 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_366"	[1.21 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_367"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_367"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_367" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 29	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_366"	[1.36 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_367"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  2	[0.16 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.N: Trace Attempt  3	[0.16 s]
0.0.AM: Trace Attempt  1	[0.36 s]
0.0.AM: Trace Attempt  2	[0.45 s]
0.0.AM: Trace Attempt  3	[0.45 s]
0.0.Bm: Trace Attempt 439	[203.25 s]
0.0.Bm: A trace with 439 cycles was found. [203.72 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1691:precondition1" was covered in 439 cycles in 203.28 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 439 cycles was found for the property "ack_counter.v_ack_counter._assert_2621" in 203.28 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2621:precondition1" was covered in 439 cycles in 203.28 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 439 cycles was found for the property "ack_counter.v_ack_counter._assert_2622" in 203.28 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2622:precondition1" was covered in 439 cycles in 203.28 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 439 cycles was found for the property "ack_counter.v_ack_counter._assert_2623" in 203.28 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2623:precondition1" was covered in 439 cycles in 203.28 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 439 cycles was found for the property "ack_counter.v_ack_counter._assert_2625" in 203.28 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2625:precondition1" was covered in 439 cycles in 203.28 s.
0.0.Bm: Trace Attempt 440	[203.85 s]
0.0.Ht: Trace Attempt 440	[203.94 s]
0.0.N: Trace Attempt 14	[0.73 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_367"	[0.80 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_367:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_367:precondition1" in 0.01 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt 11	[0.73 s]
0.0.AM: Per property time limit expired (1.00 s) [1.03 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_367"	[0.84 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_367:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 25	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_367"	[0.75 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_367:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  2	[0.19 s]
0.0.N: Trace Attempt  3	[0.19 s]
0.0.Bm: A trace with 440 cycles was found. [204.36 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_677:precondition1" was covered in 440 cycles in 203.92 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1216:precondition1" was covered in 440 cycles in 203.92 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1220:precondition1" was covered in 440 cycles in 203.92 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1226:precondition1" was covered in 440 cycles in 203.92 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1230:precondition1" was covered in 440 cycles in 203.92 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1597:precondition1" was covered in 440 cycles in 203.92 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1599:precondition1" was covered in 440 cycles in 203.92 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1606:precondition1" was covered in 440 cycles in 203.92 s.
0.0.AM: Trace Attempt  1	[0.33 s]
0.0.AM: Trace Attempt  2	[0.40 s]
0.0.AM: Trace Attempt  3	[0.41 s]
0: ProofGrid usable level: 2065
0.0.Bm: A trace with 440 cycles was found. [204.92 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 440 cycles was found for the property "ack_counter.v_ack_counter._assert_1220" in 204.49 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 440 cycles was found for the property "ack_counter.v_ack_counter._assert_1599" in 204.49 s.
0.0.N: Trace Attempt 22	[0.99 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_367:precondition1"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_368"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_368" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt 15	[0.96 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_367:precondition1"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_368"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt 24	[0.87 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_367:precondition1"	[0.94 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_368"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.Ht: A trace with 440 cycles was found. [204.64 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 440 cycles was found for the property "ack_counter.v_ack_counter._assert_1230" in 204.69 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 440 cycles was found for the property "ack_counter.v_ack_counter._assert_1606" in 204.69 s.
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.AM: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  1	[0.15 s]
0.0.AM: Trace Attempt  2	[0.18 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.Bm: A trace with 440 cycles was found. [205.30 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 440 cycles was found for the property "ack_counter.v_ack_counter._assert_1226" in 204.93 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 440 cycles was found for the property "ack_counter.v_ack_counter._assert_1597" in 204.93 s.
0: ProofGrid usable level: 2059
0.0.L: Trace Attempt 40	[204.99 s]
0.0.AM: Trace Attempt  1	[0.64 s]
0.0.AM: Trace Attempt  2	[0.74 s]
0.0.AM: Trace Attempt  3	[0.74 s]
0.0.N: Trace Attempt  1	[0.84 s]
0.0.N: Trace Attempt  2	[0.90 s]
0.0.N: Trace Attempt  3	[0.90 s]
0.0.N: Trace Attempt  7	[0.90 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_368"	[0.99 s].
0.0.AM: Trace Attempt 12	[0.93 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_368"	[0.99 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_368:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_368:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_368:precondition1" in 0.00 s.
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.Bm: Trace Attempt 442	[205.54 s]
0.0.Bm: A trace with 442 cycles was found. [206.11 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 442 cycles was found for the property "ack_counter.v_ack_counter._assert_657" in 205.65 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_657:precondition1" was covered in 442 cycles in 205.65 s.
0.0.AM: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt 21	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_368"	[1.18 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_368:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.Bm: Trace Attempt 443	[206.24 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.AM: Trace Attempt  1	[0.21 s]
0.0.AM: Trace Attempt  2	[0.27 s]
0.0.AM: Trace Attempt  3	[0.27 s]
0.0.Mpcustom4: A proof was found: No trace exists. [194.99 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1227" was proven in 204.27 s.
0.0.Mpcustom4: A proof was found: No trace exists. [194.99 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1229" was proven in 204.27 s.
0: ProofGrid usable level: 2055
0.0.Mpcustom4: A proof was found: No trace exists. [194.99 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1262" was proven in 204.39 s.
0.0.Bm: A trace with 443 cycles was found. [206.72 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 443 cycles was found for the property "ack_counter.v_ack_counter._assert_656" in 206.29 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_656:precondition1" was covered in 443 cycles in 206.29 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 443 cycles was found for the property "ack_counter.v_ack_counter._assert_676" in 206.29 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_676:precondition1" was covered in 443 cycles in 206.29 s.
0.0.N: Trace Attempt  1	[0.85 s]
0.0.N: Trace Attempt  2	[0.92 s]
0.0.N: Trace Attempt  3	[0.92 s]
0.0.AM: Trace Attempt 28	[0.81 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_368:precondition1"	[1.18 s].
0.0.N: Trace Attempt 13	[0.95 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_368:precondition1"	[1.18 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_369"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_369" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_369"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 22	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_368:precondition1"	[1.03 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_369"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  1	[0.16 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  4	[0.17 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.N: Trace Attempt  4	[0.20 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.Mpcustom4: A proof was found: No trace exists. [194.99 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1406" was proven in 205.36 s.
0.0.Mpcustom4: A proof was found: No trace exists. [194.99 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1416" was proven in 205.36 s.
0.0.AM: Trace Attempt  1	[0.44 s]
0: ProofGrid usable level: 2048
0.0.AM: Trace Attempt  2	[0.54 s]
0.0.AM: Trace Attempt  3	[0.54 s]
0.0.AM: Trace Attempt  4	[0.57 s]
0.0.Mpcustom4: A proof was found: No trace exists. [194.99 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1476" was proven in 205.55 s.
0.0.Mpcustom4: A proof was found: No trace exists. [194.99 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1516" was proven in 205.78 s.
0.0.Mpcustom4: A proof was found: No trace exists. [194.99 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1521" was proven in 205.80 s.
0.0.N: Trace Attempt 14	[0.69 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_369"	[0.85 s].
0.0.AM: Trace Attempt 13	[0.97 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_369"	[0.82 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_369:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_369:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_369:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 19	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_369"	[0.89 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_369:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Bm: Trace Attempt 448	[207.59 s]
0.0.Bm: A trace with 448 cycles was found. [208.22 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 448 cycles was found for the property "ack_counter.v_ack_counter._assert_2342" in 207.77 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2342:precondition1" was covered in 448 cycles in 207.77 s.
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.Bm: Trace Attempt 449	[208.33 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  4	[0.16 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.N: Trace Attempt  4	[0.21 s]
0.0.AM: Trace Attempt  1	[0.36 s]
0.0.AM: Trace Attempt  2	[0.46 s]
0: ProofGrid usable level: 2043
0.0.AM: Trace Attempt  3	[0.46 s]
0.0.AM: Trace Attempt  4	[0.47 s]
0.0.Bm: A trace with 449 cycles was found. [208.80 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 449 cycles was found for the property "ack_counter.v_ack_counter._assert_2218" in 208.45 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2218:precondition1" was covered in 449 cycles in 208.45 s.
0.0.Ht: Trace Attempt 449	[209.03 s]
0.0.AM: Trace Attempt 18	[0.98 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_369:precondition1"	[1.20 s].
0.0.N: Trace Attempt 15	[0.99 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_369:precondition1"	[1.19 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_370"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_370" in 0.00 s.
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_370"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt 29	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_369:precondition1"	[1.11 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_370"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  1	[0.09 s]
0.0.N: Trace Attempt  2	[0.09 s]
0.0.N: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  5	[0.12 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.AM: Trace Attempt  1	[0.26 s]
0.0.AM: Trace Attempt  2	[0.34 s]
0.0.AM: Trace Attempt  3	[0.34 s]
0.0.AM: Trace Attempt  5	[0.37 s]
0.0.Bm: Trace Attempt 450	[209.01 s]
0.0.Bm: A trace with 450 cycles was found. [209.59 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1369:precondition1" was covered in 450 cycles in 209.15 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1373:precondition1" was covered in 450 cycles in 209.15 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1376:precondition1" was covered in 450 cycles in 209.15 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1379:precondition1" was covered in 450 cycles in 209.15 s.
0.0.L: Trace Attempt 66	[209.10 s]
0: ProofGrid usable level: 2037
0.0.Bm: A trace with 450 cycles was found. [210.09 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 450 cycles was found for the property "ack_counter.v_ack_counter._assert_1373" in 209.67 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 450 cycles was found for the property "ack_counter.v_ack_counter._assert_1376" in 209.67 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 450 cycles was found for the property "ack_counter.v_ack_counter._assert_1379" in 209.67 s.
0.0.N: Trace Attempt 34	[0.76 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_370"	[0.93 s].
0.0.AM: Trace Attempt 15	[0.94 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_370"	[0.93 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_370:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_370:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_370:precondition1" in 0.03 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Bm: Trace Attempt 451	[210.23 s]
0.0.B: Trace Attempt 33	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_370"	[1.20 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_370:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.AM: Trace Attempt  1	[0.30 s]
0.0.AM: Trace Attempt  2	[0.37 s]
0.0.AM: Trace Attempt  3	[0.38 s]
0.0.AM: Trace Attempt  5	[0.40 s]
0.0.N: Trace Attempt  1	[0.45 s]
0.0.N: Trace Attempt  2	[0.48 s]
0.0.N: Trace Attempt  3	[0.48 s]
0: ProofGrid usable level: 2034
0.0.Bm: Trace Attempt 452	[210.37 s]
0.0.Bm: A trace with 452 cycles was found. [211.03 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1408:precondition1" was covered in 452 cycles in 210.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1411:precondition1" was covered in 452 cycles in 210.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1414:precondition1" was covered in 452 cycles in 210.60 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1415:precondition1" was covered in 452 cycles in 210.60 s.
0.0.AM: Trace Attempt 15	[0.78 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_370:precondition1"	[0.98 s].
0.0.N: Trace Attempt 20	[0.97 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_370:precondition1"	[0.99 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_372"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_372" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_372"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 21	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_370:precondition1"	[0.73 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_372"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  5	[0.14 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.28 s]
0.0.N: Trace Attempt  2	[0.33 s]
0.0.N: Trace Attempt  3	[0.33 s]
0.0.N: Trace Attempt  5	[0.34 s]
0.0.AM: Trace Attempt  1	[0.42 s]
0.0.Bm: A trace with 452 cycles was found. [211.59 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 452 cycles was found for the property "ack_counter.v_ack_counter._assert_1408" in 211.15 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 452 cycles was found for the property "ack_counter.v_ack_counter._assert_1414" in 211.15 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 452 cycles was found for the property "ack_counter.v_ack_counter._assert_1415" in 211.15 s.
0.0.Bm: Trace Attempt 453	[211.73 s]
0.0.AM: Trace Attempt  2	[0.52 s]
0.0.AM: Trace Attempt  3	[0.54 s]
0.0.AM: Trace Attempt  5	[0.55 s]
0: ProofGrid usable level: 2027
0.0.AM: Trace Attempt  9	[0.99 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_372"	[1.14 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_372:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt 15	[0.75 s]
0.0.N: Per property time limit expired (1.00 s) [1.03 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_372"	[1.14 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_372:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_372:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt 25	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_372"	[1.30 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_372:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.AM: Trace Attempt  5	[0.17 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.N: Trace Attempt  1	[0.39 s]
0.0.N: Trace Attempt  2	[0.45 s]
0.0.N: Trace Attempt  3	[0.45 s]
0.0.AM: Trace Attempt  1	[0.47 s]
0.0.N: Trace Attempt  5	[0.46 s]
0.0.AM: Trace Attempt  2	[0.53 s]
0.0.AM: Trace Attempt  3	[0.54 s]
0.0.AM: Trace Attempt  5	[0.56 s]
0.0.Mpcustom4: A proof was found: No trace exists. [194.99 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_2289" was proven in 210.60 s.
0: ProofGrid usable level: 2026
0.0.AM: Trace Attempt  6	[0.59 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_372:precondition1"	[0.84 s].
0.0.N: Trace Attempt 15	[0.88 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_372:precondition1"	[0.84 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_373"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_373" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Bm: Trace Attempt 457	[212.58 s]
0.0.Bm: A trace with 457 cycles was found. [213.19 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1061:precondition1" was covered in 457 cycles in 212.80 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1129:precondition1" was covered in 457 cycles in 212.80 s.
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_373"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 21	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_372:precondition1"	[0.85 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_373"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  1	[0.09 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  1	[0.31 s]
0.0.AM: Trace Attempt  2	[0.36 s]
0.0.AM: Trace Attempt  3	[0.40 s]
0.0.Ht: Trace Attempt 452	[213.67 s]
0.0.Bm: A trace with 457 cycles was found. [213.78 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 457 cycles was found for the property "ack_counter.v_ack_counter._assert_1061" in 213.35 s.
0.0.L: Trace Attempt 89	[213.17 s]
0: ProofGrid usable level: 2023
0.0.Bm: Trace Attempt 458	[213.93 s]
0.0.AM: Trace Attempt  1	[0.91 s]
0.0.AM: Trace Attempt  2	[1.00 s]
0.0.N: Trace Attempt 39	[0.96 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_373"	[1.01 s].
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_373"	[0.84 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_373:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_373:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_373:precondition1" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt 26	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_373"	[0.92 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_373:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  1	[0.31 s]
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.42 s]
0.0.Bm: A trace with 458 cycles was found. [214.62 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 458 cycles was found for the property "ack_counter.v_ack_counter._assert_2649" in 214.23 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2649:precondition1" was covered in 458 cycles in 214.23 s.
0: ProofGrid usable level: 2021
0.0.Mpcustom4: Trace Attempt  4	[214.32 s]
0.0.Mpcustom4: Trace Attempt  5	[214.34 s]
0.0.AM: Trace Attempt 17	[0.89 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_373:precondition1"	[1.06 s].
0.0.N: Trace Attempt 61	[0.87 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_373:precondition1"	[1.06 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_374"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_374" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_374"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 23	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_373:precondition1"	[1.16 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_374"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.B: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.AM: Trace Attempt  1	[0.40 s]
0.0.AM: Trace Attempt  2	[0.46 s]
0.0.AM: Trace Attempt  3	[0.46 s]
0.0.Bm: Trace Attempt 462	[215.33 s]
0.0.Bm: A trace with 462 cycles was found. [215.79 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2513:precondition1" was covered in 462 cycles in 215.50 s.
0: ProofGrid usable level: 2020
0.0.Ht: Trace Attempt 462	[215.42 s]
0.0.Ht: A trace with 462 cycles was found. [215.56 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 462 cycles was found for the property "ack_counter.v_ack_counter._assert_2513" in 215.60 s.
0.0.N: Trace Attempt 19	[0.99 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_374"	[0.99 s].
0.0.AM: Trace Attempt 15	[0.88 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_374"	[0.93 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_374:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_374:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_374:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 25	[0.86 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_374"	[0.85 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_374:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.AM: Trace Attempt  1	[0.47 s]
0.0.AM: Trace Attempt  2	[0.55 s]
0.0.AM: Trace Attempt  3	[0.55 s]
0.0.Ht: Trace Attempt 463	[216.52 s]
0.0.Bm: Trace Attempt 463	[216.98 s]
0: ProofGrid usable level: 2019
0.0.N: Trace Attempt 18	[0.77 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_374:precondition1"	[0.96 s].
0.0.AM: Trace Attempt 10	[0.89 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_374:precondition1"	[0.96 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_375"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_375"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_375" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 22	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_374:precondition1"	[0.97 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_375"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.0.AM: Trace Attempt  4	[0.19 s]
0.0.N: Trace Attempt  2	[0.22 s]
0.0.N: Trace Attempt  3	[0.22 s]
0.0.Bm: A trace with 463 cycles was found. [217.51 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1056:precondition1" was covered in 463 cycles in 217.11 s.
0.0.N: Trace Attempt  5	[0.31 s]
0.0.AM: Trace Attempt  1	[0.47 s]
0.0.AM: Trace Attempt  2	[0.54 s]
0.0.AM: Trace Attempt  3	[0.54 s]
0.0.AM: Trace Attempt  5	[0.61 s]
0.0.L: Trace Attempt 114	[217.26 s]
0: ProofGrid usable level: 2018
0.0.N: Trace Attempt 16	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_375"	[1.00 s].
0.0.AM: Trace Attempt  9	[0.72 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_375"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_376"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_376"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_376" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 29	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_375"	[1.03 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_376"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.Bm: Trace Attempt 464	[217.67 s]
0.0.Bm: A trace with 464 cycles was found. [218.44 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1062:precondition1" was covered in 464 cycles in 218.02 s.
0.0.Bm: Trace Attempt 465	[218.61 s]
0: ProofGrid usable level: 2017
0.0.AM: Trace Attempt  1	[0.77 s]
0.0.Bm: A trace with 465 cycles was found. [219.08 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1044:precondition1" was covered in 465 cycles in 218.66 s.
0.0.AM: Trace Attempt  2	[0.86 s]
0.0.AM: Trace Attempt  3	[0.86 s]
0.0.N: Trace Attempt 29	[0.71 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_376"	[1.01 s].
0.0.AM: Trace Attempt  8	[0.95 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_376"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_376:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_376:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_376:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 24	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_376"	[1.03 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_376:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Bm: A trace with 465 cycles was found. [219.62 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 465 cycles was found for the property "ack_counter.v_ack_counter._assert_1044" in 219.19 s.
0.0.AM: Trace Attempt  1	[0.47 s]
0.0.AM: Trace Attempt  2	[0.57 s]
0.0.AM: Trace Attempt  3	[0.58 s]
0: ProofGrid usable level: 2015
0.0.Bm: Trace Attempt 466	[219.78 s]
0.0.Bm: A trace with 466 cycles was found. [220.22 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1079:precondition1" was covered in 466 cycles in 219.82 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1084:precondition1" was covered in 466 cycles in 219.82 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1086:precondition1" was covered in 466 cycles in 219.82 s.
0.0.N: Trace Attempt 29	[0.90 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_376:precondition1"	[1.08 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_377"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_377" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 32	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_376:precondition1"	[1.08 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_377"	[0.00 s].
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  9	[0.65 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_376:precondition1"	[1.14 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_377"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  1	[0.28 s]
0.0.N: Trace Attempt  2	[0.29 s]
0.0.N: Trace Attempt  3	[0.31 s]
0.0.AM: Trace Attempt  1	[0.47 s]
0.0.Bm: A trace with 466 cycles was found. [220.83 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 466 cycles was found for the property "ack_counter.v_ack_counter._assert_1079" in 220.48 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 466 cycles was found for the property "ack_counter.v_ack_counter._assert_1084" in 220.48 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 466 cycles was found for the property "ack_counter.v_ack_counter._assert_1086" in 220.48 s.
0.0.AM: Trace Attempt  2	[0.51 s]
0.0.AM: Trace Attempt  3	[0.51 s]
0.0.Bm: Trace Attempt 467	[221.01 s]
0: ProofGrid usable level: 2009
0.0.N: Trace Attempt 15	[0.67 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_377"	[0.92 s].
0.0.AM: Trace Attempt 12	[0.85 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_377"	[0.92 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_377:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_377:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_377:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt 27	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_377"	[1.02 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_377:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  1	[0.40 s]
0.0.N: Trace Attempt  2	[0.41 s]
0.0.N: Trace Attempt  3	[0.41 s]
0.0.AM: Trace Attempt  1	[0.75 s]
0.0.AM: Trace Attempt  2	[0.82 s]
0.0.AM: Trace Attempt  3	[0.82 s]
0.0.N: Trace Attempt 15	[0.80 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_377:precondition1"	[1.12 s].
0.0.AM: Trace Attempt  8	[0.87 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_377:precondition1"	[1.12 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_378"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_378"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_378" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 25	[0.88 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_377:precondition1"	[1.02 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_378"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  5	[0.18 s]
0.0.N: Trace Attempt  1	[0.23 s]
0.0.N: Trace Attempt  2	[0.27 s]
0.0.N: Trace Attempt  3	[0.27 s]
0.0.N: Trace Attempt  5	[0.35 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 19	[0.45 s]
0.0.AM: A proof was found: No trace exists. [0.48 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_378" was proven in 0.41 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_378"	[0.41 s].
0.0.N: Trace Attempt  9	[0.40 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_378"	[0.53 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_379"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_379" in 0.00 s.
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_379"	[0.00 s].
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt 14	[0.42 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_378"	[0.53 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_379"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_379" was proven in 0.00 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_379"	[0.00 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_379"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_380"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_380" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_380"	[0.00 s].
0.0.N: Trace Attempt 19	[0.13 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_379"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_380"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.06 s]
0: ProofGrid usable level: 2007
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2884 <1408> }
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.L: Trace Attempt  3	[222.45 s]
0.0.AM: Trace Attempt  4	[0.12 s]
0.0.AM: Trace Attempt  5	[0.15 s]
0.0.L: Trace Attempt  4	[222.51 s]
0.0.L: Trace Attempt  5	[222.58 s]
0.0.N: Trace Attempt  1	[0.47 s]
0.0.N: Trace Attempt  2	[0.51 s]
0.0.N: Trace Attempt  3	[0.51 s]
0.0.Bm: Trace Attempt 476	[222.91 s]
0.0.Bm: A trace with 476 cycles was found. [223.51 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2092:precondition1" was covered in 476 cycles in 223.10 s.
0.0.N: Trace Attempt  4	[0.55 s]
0.0.N: Trace Attempt  5	[0.57 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 24	[0.54 s]
0.0.AM: A proof was found: No trace exists. [0.59 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_380" was proven in 0.69 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_380"	[0.69 s].
0.0.N: Trace Attempt  7	[0.59 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_380"	[0.69 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_386"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_386" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_386"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 21	[0.55 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_380"	[0.71 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_386"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.AM: Trace Attempt  1	[0.38 s]
0.0.AM: Trace Attempt  2	[0.44 s]
0.0.AM: Trace Attempt  3	[0.45 s]
0: ProofGrid usable level: 2005
0.0.Bm: A trace with 476 cycles was found. [224.06 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 476 cycles was found for the property "ack_counter.v_ack_counter._assert_2092" in 223.89 s.
0.0.Bm: Trace Attempt 477	[224.44 s]
0.0.AM: Trace Attempt  1	[1.01 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_386"	[1.00 s].
0.0.N: Trace Attempt 20	[0.70 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_386"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_386:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_386:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_386:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt 23	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_386"	[1.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_386:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.Mpcustom4: Trace Attempt  6	[224.28 s]
0: ProofGrid usable level: 2004
0.0.AM: Trace Attempt  1	[0.71 s]
0.0.Bm: Trace Attempt 478	[224.63 s]
0.0.Bm: A trace with 478 cycles was found. [225.37 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1602:precondition1" was covered in 478 cycles in 225.01 s.
0.0.AM: Trace Attempt  2	[0.81 s]
0.0.AM: Trace Attempt  3	[0.81 s]
0.0.Bm: Trace Attempt 479	[225.54 s]
0.0.AM: Trace Attempt  8	[0.88 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_386:precondition1"	[1.09 s].
0.0.N: Trace Attempt 33	[0.94 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_386:precondition1"	[1.09 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_389"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_389"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_389" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt 25	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_386:precondition1"	[1.33 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_389"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.AM: Trace Attempt  4	[0.20 s]
0.0.AM: Trace Attempt  5	[0.21 s]
0.0.Bm: Trace Attempt 481	[225.75 s]
0.0.Bm: A trace with 481 cycles was found. [226.07 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 481 cycles was found for the property "ack_counter.v_ack_counter._assert_1692" in 225.93 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1692:precondition1" was covered in 481 cycles in 225.93 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 481 cycles was found for the property "ack_counter.v_ack_counter._assert_1695" in 225.93 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1695:precondition1" was covered in 481 cycles in 225.93 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 481 cycles was found for the property "ack_counter.v_ack_counter._assert_1699" in 225.93 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1699:precondition1" was covered in 481 cycles in 225.93 s.
0: ProofGrid usable level: 1997
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 16	[0.38 s]
0.0.AM: A proof was found: No trace exists. [0.41 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_389" was proven in 0.68 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_389"	[0.68 s].
0.0.N: Trace Attempt  1	[0.47 s]
0.0.N: Trace Attempt  2	[0.49 s]
0.0.N: Trace Attempt  3	[0.49 s]
0.0.N: Trace Attempt  4	[0.51 s]
0.0.N: Trace Attempt  5	[0.51 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 16	[0.55 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_389"	[0.68 s].
0.0.B: Trace Attempt 20	[0.61 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_389"	[0.55 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_396"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_396" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_396"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_396"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 13	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_396" was proven in 0.00 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_396"	[0.00 s].
0.0.Bm: Trace Attempt 482	[226.50 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_397"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_397" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_396"	[0.17 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_397"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_396"	[0.17 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_397"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.AM: Trace Attempt  1	[0.43 s]
0.0.AM: Trace Attempt  2	[0.58 s]
0.0.AM: Trace Attempt  3	[0.58 s]
0.0.L: Trace Attempt 39	[226.59 s]
0: ProofGrid usable level: 1995
0.0.N: Trace Attempt 56	[0.94 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_397"	[0.78 s].
0.0.AM: Trace Attempt  7	[0.62 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_397"	[0.78 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_397:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_397:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_397:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 25	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_397"	[0.78 s].
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_397:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.AM: Trace Attempt  1	[0.53 s]
0.0.AM: Trace Attempt  2	[0.63 s]
0.0.AM: Trace Attempt  3	[0.63 s]
0.0.Bm: Trace Attempt 486	[227.37 s]
0.0.Bm: A trace with 486 cycles was found. [228.06 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 486 cycles was found for the property "ack_counter.v_ack_counter._assert_2213" in 227.67 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2213:precondition1" was covered in 486 cycles in 227.67 s.
0.0.Bm: Trace Attempt 487	[228.31 s]
0: ProofGrid usable level: 1993
0.0.AM: Trace Attempt  7	[0.66 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_397:precondition1"	[1.10 s].
0.0.N: Trace Attempt 75	[0.39 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_397:precondition1"	[1.10 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_401"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_401" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_401"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 23	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_397:precondition1"	[1.10 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_401"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  1	[0.21 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.N: Trace Attempt  2	[0.27 s]
0.0.N: Trace Attempt  3	[0.27 s]
0.0.AM: Trace Attempt  1	[0.41 s]
0.0.AM: Trace Attempt  2	[0.49 s]
0.0.AM: Trace Attempt  3	[0.49 s]
0.0.AM: Trace Attempt  1	[0.86 s]
0.0.Bm: Trace Attempt 489	[228.72 s]
0.0.Bm: A trace with 489 cycles was found. [229.39 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 489 cycles was found for the property "ack_counter.v_ack_counter._assert_2917" in 228.97 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2917:precondition1" was covered in 489 cycles in 228.97 s.
0: ProofGrid usable level: 1991
0.0.AM: Trace Attempt  2	[0.94 s]
0.0.AM: Trace Attempt  3	[0.96 s]
0.0.Bm: Trace Attempt 490	[229.55 s]
0.0.N: Trace Attempt 19	[0.64 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_401"	[0.94 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_401:precondition1"	[0.00 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_401"	[1.13 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_401:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_401:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 22	[0.85 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_401"	[1.15 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_401:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.AM: Trace Attempt  2	[0.18 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.AM: Trace Attempt  1	[0.56 s]
0.0.AM: Trace Attempt  2	[0.63 s]
0.0.AM: Trace Attempt  3	[0.64 s]
0.0.AM: Trace Attempt 11	[0.91 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_401:precondition1"	[0.75 s].
0.0.N: Trace Attempt 14	[0.66 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_401:precondition1"	[0.75 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_404:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_404:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_404:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Bm: Trace Attempt 492	[229.91 s]
0.0.Bm: A trace with 492 cycles was found. [230.53 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_871:precondition1" was covered in 492 cycles in 230.21 s.
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.B: Trace Attempt 25	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_401:precondition1"	[1.03 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_404:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  1	[0.28 s]
0.0.AM: Trace Attempt  2	[0.33 s]
0.0.AM: Trace Attempt  3	[0.34 s]
0.0.AM: Trace Attempt  4	[0.34 s]
0.0.AM: Trace Attempt  5	[0.37 s]
0.0.Bm: A trace with 492 cycles was found. [231.18 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 492 cycles was found for the property "ack_counter.v_ack_counter._assert_871" in 230.79 s.
0.0.Bm: Trace Attempt 493	[231.32 s]
0.0.L: Trace Attempt 64	[230.69 s]
0.0.N: Trace Attempt 47	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0: ProofGrid usable level: 1989
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_404:precondition1"	[1.23 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_406"	[0.00 s].
0.0.AM: Trace Attempt 16	[0.92 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_404:precondition1"	[1.22 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_406"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.02 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_406" in 0.00 s.
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 22	[0.86 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_404:precondition1"	[0.95 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_406"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  4	[0.14 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.N: Trace Attempt  1	[0.21 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.24 s]
0.0.N: Trace Attempt  4	[0.27 s]
0.0.N: Trace Attempt  5	[0.27 s]
0.0.AM: Trace Attempt  1	[0.32 s]
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.41 s]
0.0.AM: Trace Attempt  4	[0.42 s]
0.0.AM: Trace Attempt  5	[0.43 s]
0.0.AM: Trace Attempt  1	[0.96 s]
0.0.N: Trace Attempt 20	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_406"	[0.78 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_406:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_406:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 19	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_406"	[0.84 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_406:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[1.05 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_406"	[0.84 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_406:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.AM: Trace Attempt  4	[0.11 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.N: Trace Attempt  4	[0.17 s]
0.0.N: Trace Attempt  5	[0.18 s]
0.0.Bm: Trace Attempt 497	[232.09 s]
0.0.Bm: A trace with 497 cycles was found. [232.72 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1013" in 232.41 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1013:precondition1" was covered in 497 cycles in 232.41 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1033" in 232.41 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1033:precondition1" was covered in 497 cycles in 232.41 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1345" in 232.41 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1345:precondition1" was covered in 497 cycles in 232.41 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1347" in 232.41 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1347:precondition1" was covered in 497 cycles in 232.41 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1425" in 232.41 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1425:precondition1" was covered in 497 cycles in 232.41 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1743" in 232.41 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1743:precondition1" was covered in 497 cycles in 232.41 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1816" in 232.41 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1816:precondition1" was covered in 497 cycles in 232.41 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2713" in 232.41 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2713:precondition1" was covered in 497 cycles in 232.41 s.
0.0.AM: Trace Attempt  1	[0.33 s]
0.0.AM: Trace Attempt  2	[0.40 s]
0.0.AM: Trace Attempt  3	[0.40 s]
0.0.AM: Trace Attempt  4	[0.42 s]
0.0.AM: Trace Attempt  5	[0.42 s]
0.0.Bm: A trace with 497 cycles was found. [233.41 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1827" in 233.01 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1827:precondition1" was covered in 497 cycles in 233.01 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2054" in 233.01 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2054:precondition1" was covered in 497 cycles in 233.01 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2067" in 233.01 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2067:precondition1" was covered in 497 cycles in 233.01 s.
0: ProofGrid usable level: 1967
0.0.N: Trace Attempt 20	[0.71 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_406:precondition1"	[1.01 s].
0.0.AM: Trace Attempt 15	[0.88 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_406:precondition1"	[0.98 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_407"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_407"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_407" in 0.01 s.
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 28	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_406:precondition1"	[1.02 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_407"	[0.00 s].
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  5	[0.16 s]
0.0.AM: Trace Attempt  1	[0.31 s]
0.0.AM: Trace Attempt  2	[0.38 s]
0.0.AM: Trace Attempt  3	[0.38 s]
0.0.AM: Trace Attempt  5	[0.40 s]
0.0.Bm: A trace with 497 cycles was found. [234.02 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1875" in 233.61 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1875:precondition1" was covered in 497 cycles in 233.61 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1960" in 233.61 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1960:precondition1" was covered in 497 cycles in 233.61 s.
0.0.AM: Trace Attempt  1	[0.95 s]
0: ProofGrid usable level: 1963
0.0.N: Trace Attempt 73	[0.81 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_407"	[1.00 s].
0.0.AM: Trace Attempt  2	[1.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_407:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_407:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_407"	[1.02 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_407:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt 25	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_407"	[1.01 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_407:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.Bm: A trace with 497 cycles was found. [234.64 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1744" in 234.44 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1744:precondition1" was covered in 497 cycles in 234.44 s.
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.AM: Trace Attempt  5	[0.15 s]
0.0.AM: Trace Attempt  1	[0.46 s]
0.0.AM: Trace Attempt  2	[0.52 s]
0.0.AM: Trace Attempt  3	[0.55 s]
0.0.AM: Trace Attempt  5	[0.56 s]
0.0.L: Trace Attempt 89	[234.76 s]
0.0.Bm: A trace with 497 cycles was found. [235.39 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1346" in 235.03 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1346:precondition1" was covered in 497 cycles in 235.03 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1624" in 235.03 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1624:precondition1" was covered in 497 cycles in 235.03 s.
0: ProofGrid usable level: 1957
0.0.N: Trace Attempt 72	[0.68 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_407:precondition1"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_409"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_409" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt 10	[0.79 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_407:precondition1"	[1.02 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_409"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Ht: Trace Attempt 464	[235.62 s]
0.0.B: Trace Attempt 27	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_407:precondition1"	[1.03 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_409"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.AM: Trace Attempt  4	[0.16 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.N: Trace Attempt  5	[0.24 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 13	[0.23 s]
0.0.AM: A proof was found: No trace exists. [0.27 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_409" was proven in 0.27 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_409"	[0.27 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_411"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  8	[0.27 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_409"	[0.30 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_411"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_411" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 11	[0.23 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_409"	[0.28 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_411"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.Bm: A trace with 497 cycles was found. [236.03 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1575" in 235.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1575:precondition1" was covered in 497 cycles in 235.63 s.
0.0.AM: Trace Attempt  1	[0.37 s]
0.0.AM: Trace Attempt  2	[0.45 s]
0.0.AM: Trace Attempt  3	[0.45 s]
0: ProofGrid usable level: 1954
0.0.Bm: A trace with 497 cycles was found. [236.61 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1574" in 236.23 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1574:precondition1" was covered in 497 cycles in 236.23 s.
0.0.AM: Trace Attempt 11	[0.82 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_411"	[1.00 s].
0.0.N: Trace Attempt 28	[0.87 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_411"	[0.98 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_411:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_411:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_411:precondition1" in 0.03 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 24	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_411"	[1.02 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_411:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  1	[0.08 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Bm: A trace with 497 cycles was found. [237.12 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1561" in 236.72 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1561:precondition1" was covered in 497 cycles in 236.72 s.
0.0.AM: Trace Attempt  1	[0.40 s]
0.0.AM: Trace Attempt  2	[0.50 s]
0.0.AM: Trace Attempt  3	[0.50 s]
0: ProofGrid usable level: 1950
0.0.Bm: A trace with 497 cycles was found. [237.63 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_598" in 237.23 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_598:precondition1" was covered in 497 cycles in 237.23 s.
0.0.N: Trace Attempt 34	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_411:precondition1"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_412"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_412" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt 10	[0.61 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_411:precondition1"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_412"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 23	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_411:precondition1"	[0.99 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_412"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  5	[0.11 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.N: Trace Attempt  1	[0.40 s]
0.0.AM: Trace Attempt  1	[0.42 s]
0.0.N: Trace Attempt  2	[0.44 s]
0.0.N: Trace Attempt  3	[0.45 s]
0.0.N: Trace Attempt  5	[0.45 s]
0.0.Bm: A trace with 497 cycles was found. [238.32 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1706" in 238.08 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1706:precondition1" was covered in 497 cycles in 238.08 s.
0.0.AM: Trace Attempt  2	[0.48 s]
0.0.AM: Trace Attempt  3	[0.48 s]
0.0.AM: Trace Attempt  5	[0.51 s]
0: ProofGrid usable level: 1946
0.0.N: Trace Attempt 14	[0.88 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_412"	[1.01 s].
0.0.AM: Trace Attempt  8	[0.55 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_412"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_412:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_412:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_412:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 24	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_412"	[1.07 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_412:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.Bm: A trace with 497 cycles was found. [239.04 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_577" in 238.83 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_577:precondition1" was covered in 497 cycles in 238.83 s.
0.0.AM: Trace Attempt  5	[0.12 s]
0.0.N: Trace Attempt  1	[0.24 s]
0.0.N: Trace Attempt  2	[0.26 s]
0.0.N: Trace Attempt  3	[0.26 s]
0.0.N: Trace Attempt  5	[0.26 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  1	[0.46 s]
0.0.AM: Trace Attempt  2	[0.52 s]
0.0.AM: Trace Attempt  3	[0.53 s]
0.0.AM: Trace Attempt  5	[0.54 s]
0.0.L: Trace Attempt 113	[238.91 s]
0: ProofGrid usable level: 1944
0.0.Bm: A trace with 497 cycles was found. [239.83 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_564" in 239.43 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_564:precondition1" was covered in 497 cycles in 239.43 s.
0.0.N: Trace Attempt 26	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_412:precondition1"	[1.03 s].
0.0.AM: Trace Attempt 13	[0.93 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_412:precondition1"	[1.03 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_413"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_413"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_413" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.B: Trace Attempt 24	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_412:precondition1"	[0.98 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_413"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  1	[0.41 s]
0.0.AM: Trace Attempt  2	[0.48 s]
0.0.AM: Trace Attempt  3	[0.48 s]
0.0.Bm: A trace with 497 cycles was found. [240.45 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1842" in 240.09 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1842:precondition1" was covered in 497 cycles in 240.09 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1942" in 240.09 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1942:precondition1" was covered in 497 cycles in 240.09 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2085" in 240.09 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2085:precondition1" was covered in 497 cycles in 240.09 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2100" in 240.09 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2100:precondition1" was covered in 497 cycles in 240.09 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2120" in 240.09 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2120:precondition1" was covered in 497 cycles in 240.09 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2412" in 240.09 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2412:precondition1" was covered in 497 cycles in 240.09 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2714" in 240.09 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2714:precondition1" was covered in 497 cycles in 240.09 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2763" in 240.09 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2763:precondition1" was covered in 497 cycles in 240.09 s.
0: ProofGrid usable level: 1926
0.0.N: Trace Attempt 53	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_413"	[0.96 s].
0.0.AM: Trace Attempt 12	[0.80 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_413"	[0.97 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_413:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_413:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_413:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt 24	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_413"	[1.01 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_413:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.Bm: A trace with 497 cycles was found. [241.13 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1892" in 240.75 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1892:precondition1" was covered in 497 cycles in 240.75 s.
0.0.AM: Trace Attempt  1	[0.42 s]
0.0.Ht: Trace Attempt 466	[241.38 s]
0.0.AM: Trace Attempt  2	[0.51 s]
0.0.AM: Trace Attempt  3	[0.51 s]
0: ProofGrid usable level: 1924
0.0.Bm: A trace with 497 cycles was found. [241.81 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1913" in 241.42 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1913:precondition1" was covered in 497 cycles in 241.42 s.
0.0.N: Trace Attempt 81	[0.89 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_413:precondition1"	[1.00 s].
0.0.AM: Trace Attempt 12	[0.84 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_413:precondition1"	[1.03 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_414"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_414"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_414" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 25	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_413:precondition1"	[1.03 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_414"	[0.00 s].
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.AM: Trace Attempt  5	[0.13 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.Bm: A trace with 497 cycles was found. [242.19 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1941" in 241.78 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1941:precondition1" was covered in 497 cycles in 241.78 s.
0.0.AM: Trace Attempt  1	[0.26 s]
0.0.AM: Trace Attempt  2	[0.29 s]
0.0.AM: Trace Attempt  3	[0.30 s]
0.0.AM: Trace Attempt  5	[0.30 s]
0: ProofGrid usable level: 1920
0.0.AM: Trace Attempt  1	[0.55 s]
0.0.AM: Trace Attempt  2	[0.59 s]
0.0.AM: Trace Attempt  3	[0.59 s]
0.0.AM: Trace Attempt  5	[0.60 s]
0: ProofGrid usable level: 1920
0.0.L: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [242.96 s]
0.0.Hp: Exited with Success (@ 243.10 s)
0.0.Hp: Engine should be restarted (starts=1, unexpected_terminations=0)
   Last recorded data: 0.10 s ago
   Last recorded RSS memory usage: 55.04 MiB, peak 57.30 MiB
   Last recorded free memory: 1.67 GiB out of 4.43 GiB, nadir 1.67 GiB
0.0.Hp: Restarting engine (local)
0.0.AM: Trace Attempt 16	[0.87 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_414"	[0.99 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_414:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt 46	[0.97 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_414"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_414:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_414:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Bm: A trace with 497 cycles was found. [242.99 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1949" in 242.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1949:precondition1" was covered in 497 cycles in 242.63 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2084" in 242.63 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2084:precondition1" was covered in 497 cycles in 242.63 s.
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt 24	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_414"	[1.13 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_414:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  5	[0.14 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.J: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.U2: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.U: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Hp: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.L: Trace Attempt 129	[242.12 s]
0.0.L: Interrupted. [242.77 s]
0.0.L: Exited with Success (@ 243.71 s)
0.0.L: Engine should be restarted (starts=1, unexpected_terminations=0)
   Last recorded data: 0.01 s ago
   Last recorded RSS memory usage: 189.89 MiB, peak 292.82 MiB
   Last recorded free memory: 1.79 GiB out of 4.43 GiB, nadir 1.70 GiB
0.0.L: Restarting engine (local)
0.0.J: Proofgrid shell started at 108378@pal-achieve-06(local) jg_105130_pal-achieve-06_1
0.0.U2: Proofgrid shell started at 108389@pal-achieve-06(local) jg_105130_pal-achieve-06_1
0: Running jobs with 7 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 7 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 8 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 8 threads on "pal-achieve-06" with 4 cores.
0.0.U: Proofgrid shell started at 108384@pal-achieve-06(local) jg_105130_pal-achieve-06_1
0.0.U2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.J: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.U2: Seed 1
0.0.AM: Trace Attempt  1	[0.57 s]
0: Running jobs with 9 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 9 threads on "pal-achieve-06" with 4 cores.
0.0.Hp: Proofgrid shell started at 108406@pal-achieve-06(local) jg_105130_pal-achieve-06_1
0.0.U: Reached length limit (100) [0.04 s]
0.0.U: Exited with Success (@ 243.88 s)
0.0.U: Completed, Restart ignored.
0: ProofGrid usable level: 1916
0.0.AM: Trace Attempt  2	[0.68 s]
0: Running jobs with 9 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 9 threads on "pal-achieve-06" with 4 cores.
0.0.AM: Trace Attempt  3	[0.68 s]
0.0.J: Trace Attempt  1	[0.20 s]
0.0.J: Trace Attempt  1	[0.20 s]
0.0.J: Trace Attempt  2	[0.20 s]
0.0.J: Trace Attempt  1	[0.20 s]
0.0.J: Trace Attempt  3	[0.20 s]
0.0.J: Trace Attempt  1	[0.20 s]
0.0.J: Trace Attempt  4	[0.20 s]
0.0.J: Trace Attempt  1	[0.20 s]
0.0.J: Trace Attempt  1	[0.20 s]
0.0.J: Trace Attempt  1	[0.20 s]
0.0.J: Trace Attempt  1	[0.20 s]
0.0.J: Trace Attempt  1	[0.20 s]
0.0.J: Trace Attempt  1	[0.20 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Trace Attempt  5	[0.69 s]
0.0.J: Trace Attempt  1	[0.20 s]
0.0.J: Trace Attempt  1	[0.21 s]
0.0.J: Trace Attempt  1	[0.22 s]
0.0.J: Trace Attempt  1	[0.22 s]
0.0.J: Trace Attempt  1	[0.25 s]
0.0.J: Trace Attempt  1	[0.28 s]
0.0.Bm: A trace with 497 cycles was found. [243.68 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1959" in 243.36 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1959:precondition1" was covered in 497 cycles in 243.36 s.
0.0.J: Trace Attempt  1	[0.35 s]
0.0.J: Trace Attempt 497	[0.39 s]
0.0.J: A trace with 497 cycles was found. [0.39 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1980" in 0.37 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1980:precondition1" was covered in 497 cycles in 0.37 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_1994" in 0.37 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1994:precondition1" was covered in 497 cycles in 0.37 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2053" in 0.37 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2053:precondition1" was covered in 497 cycles in 0.37 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2068" in 0.37 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2068:precondition1" was covered in 497 cycles in 0.37 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2069" in 0.37 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2069:precondition1" was covered in 497 cycles in 0.37 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2097" in 0.37 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2097:precondition1" was covered in 497 cycles in 0.37 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2147" in 0.37 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2147:precondition1" was covered in 497 cycles in 0.37 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2411" in 0.37 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2411:precondition1" was covered in 497 cycles in 0.37 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2715" in 0.37 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2715:precondition1" was covered in 497 cycles in 0.37 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2717" in 0.37 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2717:precondition1" was covered in 497 cycles in 0.37 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2829" in 0.37 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2829:precondition1" was covered in 497 cycles in 0.37 s.
0.0.J: A trace with 497 cycles was found. [0.43 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2000" in 0.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2000:precondition1" was covered in 497 cycles in 0.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2101" in 0.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2101:precondition1" was covered in 497 cycles in 0.53 s.
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_414:precondition1"	[1.22 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_415:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.J: A trace with 497 cycles was found. [0.49 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2113" in 0.65 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2113:precondition1" was covered in 497 cycles in 0.65 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2119" in 0.65 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2119:precondition1" was covered in 497 cycles in 0.65 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2760" in 0.65 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2760:precondition1" was covered in 497 cycles in 0.65 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2779" in 0.65 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2779:precondition1" was covered in 497 cycles in 0.65 s.
0.0.N: Trace Attempt 68	[0.87 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_414:precondition1"	[1.32 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_415:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_415:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.L: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.J: A trace with 497 cycles was found. [0.52 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2260" in 0.80 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2260:precondition1" was covered in 497 cycles in 0.80 s.
0.0.J: Trace Attempt 498	[0.58 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt 21	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_414:precondition1"	[1.28 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_415:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  5	[0.13 s]
0.0.J: A trace with 498 cycles was found. [0.58 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 498 cycles was found for the property "ack_counter.v_ack_counter._assert_2039" in 0.90 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2039:precondition1" was covered in 498 cycles in 0.90 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 498 cycles was found for the property "ack_counter.v_ack_counter._assert_2095" in 0.90 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2095:precondition1" was covered in 498 cycles in 0.90 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 498 cycles was found for the property "ack_counter.v_ack_counter._assert_2096" in 0.90 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2096:precondition1" was covered in 498 cycles in 0.90 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 498 cycles was found for the property "ack_counter.v_ack_counter._assert_2410" in 0.90 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2410:precondition1" was covered in 498 cycles in 0.90 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 498 cycles was found for the property "ack_counter.v_ack_counter._assert_2813" in 0.90 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2813:precondition1" was covered in 498 cycles in 0.90 s.
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.J: A trace with 498 cycles was found. [0.63 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 498 cycles was found for the property "ack_counter.v_ack_counter._assert_2114" in 1.00 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2114:precondition1" was covered in 498 cycles in 1.00 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 498 cycles was found for the property "ack_counter.v_ack_counter._assert_2787" in 1.00 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2787:precondition1" was covered in 498 cycles in 1.00 s.
0.0.L: Proofgrid shell started at 108463@pal-achieve-06(local) jg_105130_pal-achieve-06_1
0.0.B: Trace Attempt  5	[0.13 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 498 cycles was found. [0.72 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 498 cycles was found for the property "ack_counter.v_ack_counter._assert_2716" in 1.11 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2716:precondition1" was covered in 498 cycles in 1.11 s.
0: Running jobs with 10 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 10 threads on "pal-achieve-06" with 4 cores.
0.0.J: Trace Attempt 499	[0.77 s]
0.0.J: A trace with 499 cycles was found. [0.77 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_424:precondition1" was covered in 499 cycles in 1.19 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2515:precondition1" was covered in 499 cycles in 1.19 s.
0.0.N: Trace Attempt  1	[0.26 s]
0.0.N: Trace Attempt  2	[0.29 s]
0.0.N: Trace Attempt  3	[0.30 s]
0.0.N: Trace Attempt  5	[0.30 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 499 cycles was found. [0.82 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 499 cycles was found for the property "ack_counter.v_ack_counter._assert_2765" in 1.28 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2765:precondition1" was covered in 499 cycles in 1.28 s.
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: ProofGrid usable level: 1858
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.25 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.40 s]
0.0.AM: Trace Attempt  1	[0.55 s]
0.0.AM: Trace Attempt  2	[0.65 s]
0.0.AM: Trace Attempt  3	[0.65 s]
0.0.AM: Trace Attempt  5	[0.66 s]
0.0.J: A trace with 499 cycles was found. [0.86 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 499 cycles was found for the property "ack_counter.v_ack_counter._assert_2927" in 1.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2927:precondition1" was covered in 499 cycles in 1.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 499 cycles was found for the property "ack_counter.v_ack_counter._assert_2930" in 1.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2930:precondition1" was covered in 499 cycles in 1.46 s.
0.0.J: Trace Attempt 500	[0.96 s]
0.0.J: A trace with 500 cycles was found. [0.97 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_749:precondition1" was covered in 500 cycles in 1.52 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_751:precondition1" was covered in 500 cycles in 1.52 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_753:precondition1" was covered in 500 cycles in 1.52 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_755:precondition1" was covered in 500 cycles in 1.52 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_947:precondition1" was covered in 500 cycles in 1.52 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2536:precondition1" was covered in 500 cycles in 1.52 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 500 cycles was found for the property "ack_counter.v_ack_counter._assert_2795" in 1.52 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2795:precondition1" was covered in 500 cycles in 1.52 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 501	[1.21 s]
0.0.J: A trace with 501 cycles was found. [1.21 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1485:precondition1" was covered in 501 cycles in 1.58 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1487:precondition1" was covered in 501 cycles in 1.58 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1490:precondition1" was covered in 501 cycles in 1.58 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1493:precondition1" was covered in 501 cycles in 1.58 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 501 cycles was found for the property "ack_counter.v_ack_counter._assert_1862" in 1.58 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1862:precondition1" was covered in 501 cycles in 1.58 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 501 cycles was found for the property "ack_counter.v_ack_counter._assert_1865" in 1.58 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1865:precondition1" was covered in 501 cycles in 1.58 s.
0.0.J: Trace Attempt 502	[1.28 s]
0.0.J: A trace with 502 cycles was found. [1.28 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_71:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_72:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_73:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_74:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_212:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_215:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_220:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_221:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_224:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_226:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_227:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_439:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_444:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_445:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_448:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_451:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_532:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_550:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_558:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_567:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_569:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_811:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_812:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_821:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_822:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_823:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_949:precondition1" was covered in 502 cycles in 1.69 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_995" in 1.69 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 502 cycles was found. [1.32 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_1150" in 1.80 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_1151" in 1.80 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_1716" in 1.80 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_1719" in 1.80 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_1790" in 1.80 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_1807" in 1.80 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_1841" in 1.80 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_1908" in 1.80 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_33:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.63 s]
0.0.AM: Trace Attempt  7	[0.72 s]
0.0.AM: Per property time limit expired (1.00 s) [1.05 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_415:precondition1"	[1.27 s].
0.0.J: A trace with 502 cycles was found. [1.43 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_1817" in 1.90 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_1884" in 1.90 s.
0.0.J: Trace Attempt 503	[1.47 s]
0.0.J: A trace with 503 cycles was found. [1.47 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_75:precondition1" was covered in 503 cycles in 1.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_121:precondition1" was covered in 503 cycles in 1.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_123:precondition1" was covered in 503 cycles in 1.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_225:precondition1" was covered in 503 cycles in 1.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_483:precondition1" was covered in 503 cycles in 1.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_489:precondition1" was covered in 503 cycles in 1.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_495:precondition1" was covered in 503 cycles in 1.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_507:precondition1" was covered in 503 cycles in 1.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_534:precondition1" was covered in 503 cycles in 1.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_877:precondition1" was covered in 503 cycles in 1.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_914:precondition1" was covered in 503 cycles in 1.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_988:precondition1" was covered in 503 cycles in 1.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1200:precondition1" was covered in 503 cycles in 1.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1293:precondition1" was covered in 503 cycles in 1.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1498:precondition1" was covered in 503 cycles in 1.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1557:precondition1" was covered in 503 cycles in 1.99 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 503 cycles was found for the property "ack_counter.v_ack_counter._assert_2094" in 1.99 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 503 cycles was found for the property "ack_counter.v_ack_counter._assert_2278" in 1.99 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 503 cycles was found for the property "ack_counter.v_ack_counter._assert_2792" in 1.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2792:precondition1" was covered in 503 cycles in 1.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_122:precondition1" was covered in 503 cycles in 1.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_124:precondition1" was covered in 503 cycles in 1.99 s.
0.0.J: Trace Attempt 504	[1.72 s]
0.0.U2: Trace Attempt  1	[1.56 s]
0.0.U2: Trace Attempt  3	[1.71 s]
0.0.N: Trace Attempt 16	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.03 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_415:precondition1"	[1.35 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: A trace with 497 cycles was found. [245.01 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 497 cycles was found for the property "ack_counter.v_ack_counter._assert_2927" in 245.18 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2927:precondition1" was covered in 497 cycles in 245.18 s.
0.0.Bm: Trace Attempt 498	[245.30 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_47:precondition1 (4) }
0.0.L: Trace Attempt  3	[0.81 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_61:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.97 s]
0.0.B: Trace Attempt 23	[1.00 s]
0.0.B: Per property time limit expired (1.00 s) [1.05 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_415:precondition1"	[1.29 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_416"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  4	[0.12 s]
0.0.J: A trace with 504 cycles was found. [1.72 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_76:precondition1" was covered in 504 cycles in 2.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_125:precondition1" was covered in 504 cycles in 2.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_223:precondition1" was covered in 504 cycles in 2.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_266:precondition1" was covered in 504 cycles in 2.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_323:precondition1" was covered in 504 cycles in 2.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_573:precondition1" was covered in 504 cycles in 2.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_631:precondition1" was covered in 504 cycles in 2.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_639:precondition1" was covered in 504 cycles in 2.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1339:precondition1" was covered in 504 cycles in 2.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2002:precondition1" was covered in 504 cycles in 2.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_126:precondition1" was covered in 504 cycles in 2.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_636:precondition1" was covered in 504 cycles in 2.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_641:precondition1" was covered in 504 cycles in 2.18 s.
0.0.J: Trace Attempt 505	[1.76 s]
0.0.J: A trace with 505 cycles was found. [1.76 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_77:precondition1" was covered in 505 cycles in 2.28 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_78:precondition1" was covered in 505 cycles in 2.28 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_628:precondition1" was covered in 505 cycles in 2.28 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 505 cycles was found for the property "ack_counter.v_ack_counter._assert_2515" in 2.28 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_127:precondition1" was covered in 505 cycles in 2.28 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_128:precondition1" was covered in 505 cycles in 2.28 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_634:precondition1" was covered in 505 cycles in 2.28 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0: ProofGrid usable level: 1766
0.0.J: Trace Attempt 506	[2.02 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_416"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_416" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.16 s]
0.0.N: Trace Attempt  3	[0.16 s]
0.0.N: Trace Attempt  4	[0.17 s]
0.0.N: Trace Attempt  5	[0.17 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_203:precondition1 (6) }
0.0.L: Trace Attempt  3	[1.15 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2228 <7> }
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_416"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  1	[0.48 s]
0.0.J: A trace with 506 cycles was found. [2.02 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_79:precondition1" was covered in 506 cycles in 2.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_80:precondition1" was covered in 506 cycles in 2.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_141:precondition1" was covered in 506 cycles in 2.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_294:precondition1" was covered in 506 cycles in 2.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_476:precondition1" was covered in 506 cycles in 2.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_629:precondition1" was covered in 506 cycles in 2.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_687:precondition1" was covered in 506 cycles in 2.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1279:precondition1" was covered in 506 cycles in 2.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1871:precondition1" was covered in 506 cycles in 2.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_129:precondition1" was covered in 506 cycles in 2.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_130:precondition1" was covered in 506 cycles in 2.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_142:precondition1" was covered in 506 cycles in 2.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_633:precondition1" was covered in 506 cycles in 2.53 s.
0.0.J: Trace Attempt 507	[2.08 s]
0.0.J: A trace with 507 cycles was found. [2.08 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_143:precondition1" was covered in 507 cycles in 2.62 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_485:precondition1" was covered in 507 cycles in 2.62 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_630:precondition1" was covered in 507 cycles in 2.62 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1870:precondition1" was covered in 507 cycles in 2.62 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2987:precondition1" was covered in 507 cycles in 2.62 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_144:precondition1" was covered in 507 cycles in 2.62 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_488:precondition1" was covered in 507 cycles in 2.62 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_632:precondition1" was covered in 507 cycles in 2.62 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2988:precondition1" was covered in 507 cycles in 2.62 s.
0.0.J: Trace Attempt 508	[2.30 s]
0.0.L: Trace Attempt  3	[1.32 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1851:precondition1 (8) }
0.0.L: Trace Attempt  3	[1.48 s]
0.0.AM: Trace Attempt  2	[0.57 s]
0.0.AM: Trace Attempt  3	[0.58 s]
0.0.AM: Trace Attempt  4	[0.58 s]
0.0.AM: Trace Attempt  5	[0.59 s]
0.0.J: A trace with 508 cycles was found. [2.30 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1877:precondition1" was covered in 508 cycles in 2.77 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1848:precondition1 (9) }
0.0.J: A trace with 508 cycles was found. [2.38 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2587:precondition1" was covered in 508 cycles in 2.85 s.
0.0.J: Trace Attempt 511	[2.44 s]
0.0.J: A trace with 511 cycles was found. [2.44 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2206:precondition1" was covered in 511 cycles in 2.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2208:precondition1" was covered in 511 cycles in 2.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2214:precondition1" was covered in 511 cycles in 2.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2215:precondition1" was covered in 511 cycles in 2.94 s.
0.0.L: Trace Attempt  3	[1.68 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1853:precondition1 (10) }
0.0.L: Trace Attempt  3	[1.77 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1847:precondition1 (11) }
0.0.L: Trace Attempt  3	[1.85 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 511 cycles was found. [2.63 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 511 cycles was found for the property "ack_counter.v_ack_counter._assert_2646" in 3.06 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2646:precondition1" was covered in 511 cycles in 3.06 s.
0.0.J: Trace Attempt 514	[2.70 s]
0.0.AM: Trace Attempt 11	[0.92 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_416"	[0.98 s].
0.0.J: A trace with 514 cycles was found. [2.70 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1717:precondition1" was covered in 514 cycles in 3.16 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2500:precondition1" was covered in 514 cycles in 3.16 s.
0.0.J: Trace Attempt 516	[2.75 s]
0.0.J: A trace with 516 cycles was found. [2.75 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 516 cycles was found for the property "ack_counter.v_ack_counter._assert_2697" in 3.27 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2697:precondition1" was covered in 516 cycles in 3.27 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 516 cycles was found for the property "ack_counter.v_ack_counter._assert_2698" in 3.27 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2698:precondition1" was covered in 516 cycles in 3.27 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 516 cycles was found for the property "ack_counter.v_ack_counter._assert_2699" in 3.27 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2699:precondition1" was covered in 516 cycles in 3.27 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt 19	[0.81 s]
0.0.N: Per property time limit expired (1.00 s) [1.03 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_416"	[1.00 s].
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_69:precondition1 (12) }
0.0.L: Trace Attempt  3	[2.05 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_499:precondition1 (13) }
0.0.L: Trace Attempt  3	[2.12 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_500:precondition1 (14) }
0.0.L: Trace Attempt  3	[2.20 s]
0.0.B: Trace Attempt 21	[0.98 s]
0.0.B: Per property time limit expired (1.00 s) [1.02 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_416"	[0.84 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_416:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.AM: Trace Attempt  4	[0.13 s]
0.0.J: A trace with 516 cycles was found. [2.99 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2978:precondition1" was covered in 516 cycles in 3.37 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2979:precondition1" was covered in 516 cycles in 3.37 s.
0.0.J: Trace Attempt 517	[3.04 s]
0.0.J: A trace with 517 cycles was found. [3.04 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_467:precondition1" was covered in 517 cycles in 3.47 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 517 cycles was found for the property "ack_counter.v_ack_counter._assert_2587" in 3.47 s.
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_416:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_416:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  4	[0.14 s]
0.0.N: Trace Attempt  5	[0.16 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_501:precondition1 (15) }
0.0.L: Trace Attempt  3	[2.33 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_512:precondition1 (16) }
0.0.L: Trace Attempt  3	[2.40 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_416:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.10 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 519	[3.18 s]
0.0.J: A trace with 519 cycles was found. [3.18 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1636:precondition1" was covered in 519 cycles in 3.59 s.
0: ProofGrid usable level: 1732
0.0.J: Trace Attempt 520	[3.21 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_515:precondition1 (17) }
0.0.L: Trace Attempt  3	[2.55 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_513:precondition1 (18) }
0.0.L: Trace Attempt  3	[2.63 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1326:precondition1 (19) }
0.0.AM: Trace Attempt  1	[0.47 s]
0.0.J: A trace with 520 cycles was found. [3.21 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1686:precondition1" was covered in 520 cycles in 3.70 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1690:precondition1" was covered in 520 cycles in 3.70 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1693:precondition1" was covered in 520 cycles in 3.70 s.
0.0.J: Trace Attempt 522	[3.27 s]
0.0.J: A trace with 522 cycles was found. [3.27 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1015:precondition1" was covered in 522 cycles in 3.78 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 523	[3.48 s]
0.0.Bm: Trace Attempt 500	[245.77 s]
0.0.Bm: A trace with 500 cycles was found. [246.81 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 500 cycles was found for the property "ack_counter.v_ack_counter._assert_749" in 246.93 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 500 cycles was found for the property "ack_counter.v_ack_counter._assert_751" in 246.93 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 500 cycles was found for the property "ack_counter.v_ack_counter._assert_755" in 246.93 s.
0.0.L: Trace Attempt  3	[2.77 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1328:precondition1 (20) }
0.0.L: Trace Attempt  3	[2.85 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_995:precondition1 (21) }
0.0.L: Trace Attempt  3	[2.92 s]
0.0.AM: Trace Attempt  2	[0.58 s]
0.0.AM: Trace Attempt  3	[0.61 s]
0.0.AM: Trace Attempt  4	[0.61 s]
0.0.AM: Trace Attempt  5	[0.64 s]
0.0.J: A trace with 523 cycles was found. [3.48 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_664:precondition1" was covered in 523 cycles in 3.88 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_667:precondition1" was covered in 523 cycles in 3.88 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 525	[3.53 s]
0.0.J: A trace with 525 cycles was found. [3.53 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1031:precondition1" was covered in 525 cycles in 3.94 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 525 cycles was found for the property "ack_counter.v_ack_counter._assert_2817" in 3.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2817:precondition1" was covered in 525 cycles in 3.94 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 525 cycles was found for the property "ack_counter.v_ack_counter._assert_2818" in 3.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2818:precondition1" was covered in 525 cycles in 3.94 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 525 cycles was found for the property "ack_counter.v_ack_counter._assert_2823" in 3.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2823:precondition1" was covered in 525 cycles in 3.94 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 525 cycles was found for the property "ack_counter.v_ack_counter._assert_2826" in 3.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2826:precondition1" was covered in 525 cycles in 3.94 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 525 cycles was found for the property "ack_counter.v_ack_counter._assert_2827" in 3.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2827:precondition1" was covered in 525 cycles in 3.94 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 525 cycles was found for the property "ack_counter.v_ack_counter._assert_2832" in 3.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2832:precondition1" was covered in 525 cycles in 3.94 s.
0.0.J: Trace Attempt 530	[3.73 s]
0.0.Ht: Trace Attempt 492	[247.30 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1911:precondition1 (22) }
0.0.L: Trace Attempt  3	[3.10 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2865:precondition1 (23) }
0.0.J: A trace with 530 cycles was found. [3.73 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 530 cycles was found for the property "ack_counter.v_ack_counter._assert_2584" in 4.01 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2584:precondition1" was covered in 530 cycles in 4.01 s.
0.0.J: Trace Attempt 531	[3.80 s]
0.0.J: A trace with 531 cycles was found. [3.80 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1037:precondition1" was covered in 531 cycles in 4.07 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 532	[3.99 s]
0.0.N: Trace Attempt 20	[0.85 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_416:precondition1"	[0.60 s].
0.0.L: Trace Attempt  3	[3.28 s]
0.0.B: Trace Attempt 22	[0.94 s]
0.0.B: Per property time limit expired (1.00 s) [1.02 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_416:precondition1"	[0.59 s].
0.0.AM: Trace Attempt 11	[0.96 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_416:precondition1"	[0.79 s].
0.0.J: A trace with 532 cycles was found. [3.99 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_305:precondition1" was covered in 532 cycles in 4.14 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_469:precondition1" was covered in 532 cycles in 4.14 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1104:precondition1" was covered in 532 cycles in 4.14 s.
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_417"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_417" in 0.00 s.
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_417"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_417"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.J: Trace Attempt 533	[4.02 s]
0.0.J: A trace with 533 cycles was found. [4.02 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1082:precondition1" was covered in 533 cycles in 4.20 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1083:precondition1" was covered in 533 cycles in 4.20 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1085:precondition1" was covered in 533 cycles in 4.20 s.
0.0.J: Trace Attempt 534	[4.15 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1150:precondition1 (24) }
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.N: Trace Attempt  1	[0.18 s]
0.0.J: A trace with 534 cycles was found. [4.15 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1108:precondition1" was covered in 534 cycles in 4.27 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1859:precondition1" was covered in 534 cycles in 4.27 s.
0.0.N: Trace Attempt  2	[0.19 s]
0.0.N: Trace Attempt  3	[0.19 s]
0.0.L: Trace Attempt  3	[3.53 s]
0.0.J: Trace Attempt 535	[4.27 s]
0.0.J: A trace with 535 cycles was found. [4.27 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_546:precondition1" was covered in 535 cycles in 4.33 s.
0.0.J: Trace Attempt 543	[4.36 s]
0.0.Bm: A trace with 500 cycles was found. [247.77 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 500 cycles was found for the property "ack_counter.v_ack_counter._assert_2536" in 247.49 s.
0.0.Bm: Trace Attempt 501	[247.98 s]
0: ProofGrid usable level: 1698
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2115:precondition1 (25) }
0.0.J: A trace with 543 cycles was found. [4.36 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_619:precondition1" was covered in 543 cycles in 4.49 s.
0.0.L: Trace Attempt  3	[3.76 s]
0.0.AM: Trace Attempt  1	[0.48 s]
0.0.J: Trace Attempt 547	[4.46 s]
0.0.J: A trace with 547 cycles was found. [4.46 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1567:precondition1" was covered in 547 cycles in 4.57 s.
0.0.J: Trace Attempt 549	[4.59 s]
0.0.AM: Trace Attempt  2	[0.55 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2253 <26> }
0.0.AM: Trace Attempt  3	[0.57 s]
0.0.J: A trace with 549 cycles was found. [4.59 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1534:precondition1" was covered in 549 cycles in 4.63 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2501:precondition1" was covered in 549 cycles in 4.63 s.
0.0.Mpcustom4: Trace Attempt  8	[247.55 s]
0.0.L: Trace Attempt  3	[3.99 s]
0.0.J: Trace Attempt 550	[4.70 s]
0.0.J: A trace with 550 cycles was found. [4.70 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1432:precondition1" was covered in 550 cycles in 4.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1434:precondition1" was covered in 550 cycles in 4.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1435:precondition1" was covered in 550 cycles in 4.69 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1436:precondition1" was covered in 550 cycles in 4.69 s.
0.0.J: Trace Attempt 551	[4.79 s]
0.0.J: A trace with 551 cycles was found. [4.79 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1577:precondition1" was covered in 551 cycles in 4.80 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2532 <27> }
0.0.L: Trace Attempt  3	[4.20 s]
0.0.J: Trace Attempt 552	[4.89 s]
0.0.J: A trace with 552 cycles was found. [4.89 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_658:precondition1" was covered in 552 cycles in 4.91 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1496:precondition1" was covered in 552 cycles in 4.91 s.
0.0.J: Trace Attempt 555	[4.98 s]
0.0.J: A trace with 555 cycles was found. [4.98 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_682:precondition1" was covered in 555 cycles in 5.01 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_932:precondition1" was covered in 555 cycles in 5.01 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_935:precondition1" was covered in 555 cycles in 5.01 s.
0.0.AM: Trace Attempt 17	[0.97 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_417"	[0.88 s].
0.0.N: Trace Attempt 18	[0.97 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_417"	[0.88 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_417:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_417:precondition1" in 0.00 s.
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_417:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2111 <28> }
0.0.J: Trace Attempt 556	[5.08 s]
0.0.J: A trace with 556 cycles was found. [5.08 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 556 cycles was found for the property "ack_counter.v_ack_counter._assert_2771" in 5.19 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2771:precondition1" was covered in 556 cycles in 5.19 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 556 cycles was found for the property "ack_counter.v_ack_counter._assert_2774" in 5.19 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2774:precondition1" was covered in 556 cycles in 5.19 s.
0.0.J: Trace Attempt 559	[5.16 s]
0.0.B: Trace Attempt 21	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_417"	[1.07 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_417:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.L: Trace Attempt  3	[4.43 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.J: A trace with 559 cycles was found. [5.16 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1596:precondition1" was covered in 559 cycles in 5.35 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1600:precondition1" was covered in 559 cycles in 5.35 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1601:precondition1" was covered in 559 cycles in 5.35 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1607:precondition1" was covered in 559 cycles in 5.35 s.
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.J: Trace Attempt 560	[5.25 s]
0.0.J: A trace with 560 cycles was found. [5.25 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1277:precondition1" was covered in 560 cycles in 5.49 s.
0.0.J: Trace Attempt 561	[5.34 s]
0.0.U2: Restart 1, Seed 11d2fe393
0.0.N: Trace Attempt  1	[0.24 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2529 <29> }
0.0.J: A trace with 561 cycles was found. [5.34 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1257:precondition1" was covered in 561 cycles in 5.63 s.
0.0.N: Trace Attempt  2	[0.32 s]
0.0.N: Trace Attempt  3	[0.33 s]
0.0.Bm: A trace with 501 cycles was found. [248.81 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 501 cycles was found for the property "ack_counter.v_ack_counter._assert_1487" in 248.85 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 501 cycles was found for the property "ack_counter.v_ack_counter._assert_1490" in 248.85 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 501 cycles was found for the property "ack_counter.v_ack_counter._assert_1493" in 248.85 s.
0: ProofGrid usable level: 1672
0.0.U2: Trace Attempt  1	[5.51 s]
0.0.L: Trace Attempt  3	[4.76 s]
0.0.J: Trace Attempt 566	[5.42 s]
0.0.J: A trace with 566 cycles was found. [5.42 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1201:precondition1" was covered in 566 cycles in 5.87 s.
0.0.J: Trace Attempt 569	[5.55 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 569 cycles was found. [5.55 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1064:precondition1" was covered in 569 cycles in 6.12 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1065:precondition1" was covered in 569 cycles in 6.12 s.
0.0.U2: Trace Attempt  3	[5.66 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2531 <30> }
0.0.J: Trace Attempt 574	[5.63 s]
0.0.J: A trace with 574 cycles was found. [5.63 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 574 cycles was found for the property "ack_counter.v_ack_counter._assert_2597" in 6.22 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2597:precondition1" was covered in 574 cycles in 6.22 s.
0.0.J: Trace Attempt 577	[5.74 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.U2: A trace with 8 cycles was found. [0.00 s]
INFO (IPF047): 0.0.U2: The cover property "ack_counter.v_ack_counter._assert_501:precondition1" was covered in 5 cycles in 6.31 s.
INFO (IPF047): 0.0.U2: The cover property "ack_counter.v_ack_counter._assert_1328:precondition1" was covered in 5 cycles in 6.31 s.
INFO (IPF047): 0.0.U2: The cover property "ack_counter.v_ack_counter._assert_503:precondition1" was covered in 5 cycles in 6.31 s.
INFO (IPF047): 0.0.U2: The cover property "ack_counter.v_ack_counter._assert_1329:precondition1" was covered in 5 cycles in 6.31 s.
0.0.N: Trace Attempt 17	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_417:precondition1"	[1.23 s].
0.0.L: Trace Attempt  3	[5.02 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2525 <31> }
0.0.L: Trace Attempt  3	[5.19 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2924 <32> }
0.0.L: Trace Attempt  3	[5.39 s]
0.0.AM: Trace Attempt  1	[0.69 s]
0.0.AM: Trace Attempt  2	[0.76 s]
0.0.AM: Trace Attempt  3	[0.82 s]
0.0.AM: Trace Attempt  6	[0.86 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_417:precondition1"	[1.23 s].
0.0.J: A trace with 577 cycles was found. [5.74 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_911:precondition1" was covered in 577 cycles in 6.35 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1752:precondition1" was covered in 577 cycles in 6.35 s.
0.0.J: Trace Attempt 578	[5.82 s]
0.0.J: A trace with 578 cycles was found. [5.82 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_860:precondition1" was covered in 578 cycles in 6.47 s.
0.0.J: Trace Attempt 579	[6.21 s]
0.0.B: Trace Attempt 23	[1.00 s]
0.0.B: Per property time limit expired (1.00 s) [1.03 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_417:precondition1"	[1.26 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_418:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_418:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_418:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_418:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1817:precondition1 (33) }
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 579 cycles was found. [6.21 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_956:precondition1" was covered in 579 cycles in 6.58 s.
0.0.Bm: Trace Attempt 502	[249.02 s]
0.0.Bm: A trace with 502 cycles was found. [249.74 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_71" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_72" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_73" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_74" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_212" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_215" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_221" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_224" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_226" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_227" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_439" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_444" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_448" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_451" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_532" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_550" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_567" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_569" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_812" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_821" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_822" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_823" in 249.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_949" in 249.75 s.
0.0.L: Trace Attempt  3	[5.58 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.AM: Trace Attempt  4	[0.15 s]
0.0.J: Trace Attempt 580	[6.28 s]
0.0.J: A trace with 580 cycles was found. [6.28 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2365:precondition1" was covered in 580 cycles in 6.77 s.
0.0.J: Trace Attempt 581	[6.37 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 581 cycles was found. [6.37 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1024:precondition1" was covered in 581 cycles in 6.88 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1278:precondition1" was covered in 581 cycles in 6.88 s.
0: ProofGrid usable level: 1638
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2769 <34> }
0.0.L: Trace Attempt  3	[5.78 s]
0.0.AM: Trace Attempt  1	[0.39 s]
0.0.J: Trace Attempt 583	[6.48 s]
0.0.J: A trace with 583 cycles was found. [6.48 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_898:precondition1" was covered in 583 cycles in 7.02 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_945:precondition1" was covered in 583 cycles in 7.02 s.
0.0.J: Trace Attempt 586	[6.55 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 586 cycles was found. [6.55 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_912:precondition1" was covered in 586 cycles in 7.14 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2193:precondition1 (35) }
0.0.L: Trace Attempt  3	[6.04 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1935:precondition1 (36) }
0.0.AM: Trace Attempt  2	[0.51 s]
0.0.AM: Trace Attempt  3	[0.51 s]
0.0.AM: Trace Attempt  4	[0.54 s]
0.0.AM: Trace Attempt  5	[0.54 s]
0.0.J: Trace Attempt 588	[6.71 s]
0.0.J: A trace with 588 cycles was found. [6.71 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_875:precondition1" was covered in 588 cycles in 7.24 s.
0.0.J: Trace Attempt 595	[6.79 s]
0.0.J: A trace with 595 cycles was found. [6.79 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1021:precondition1" was covered in 595 cycles in 7.35 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 595 cycles was found for the property "ack_counter.v_ack_counter._assert_2138" in 7.35 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2138:precondition1" was covered in 595 cycles in 7.35 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 595 cycles was found for the property "ack_counter.v_ack_counter._assert_2139" in 7.35 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2139:precondition1" was covered in 595 cycles in 7.35 s.
0.0.N: Trace Attempt  1	[0.77 s]
0.0.L: Trace Attempt  3	[6.23 s]
0.0.N: Trace Attempt  2	[0.79 s]
0.0.N: Trace Attempt  3	[0.79 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 596	[6.99 s]
0.0.J: A trace with 596 cycles was found. [6.99 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1544:precondition1" was covered in 596 cycles in 7.45 s.
0.0.J: Trace Attempt 597	[7.04 s]
0.0.N: Trace Attempt  5	[0.87 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2146 <37> }
0.0.J: A trace with 597 cycles was found. [7.04 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1355:precondition1" was covered in 597 cycles in 7.55 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 599	[7.12 s]
0.0.J: A trace with 599 cycles was found. [7.12 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1106:precondition1" was covered in 599 cycles in 7.66 s.
0.0.J: Trace Attempt 600	[7.25 s]
0.0.N: Trace Attempt  7	[0.88 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_418:precondition1"	[1.19 s].
0.0.Bm: A trace with 502 cycles was found. [250.67 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 502 cycles was found for the property "ack_counter.v_ack_counter._assert_2941" in 250.86 s.
0.0.Bm: Trace Attempt 503	[251.09 s]
0.0.L: Trace Attempt  3	[6.48 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2793:precondition1 (38) }
0.0.L: Trace Attempt  3	[6.56 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1655:precondition1 (39) }
0.0.L: Trace Attempt  3	[6.63 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1839:precondition1 (40) }
0.0.L: Trace Attempt  3	[6.70 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1588:precondition1 (41) }
0.0.L: Trace Attempt  3	[6.78 s]
0.0.B: Trace Attempt 21	[0.95 s]
0.0.B: Per property time limit expired (1.00 s) [1.04 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_418:precondition1"	[1.38 s].
0.0.AM: Trace Attempt 10	[0.89 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_418:precondition1"	[1.39 s].
0.0.J: A trace with 600 cycles was found. [7.25 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_340:precondition1" was covered in 600 cycles in 7.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_697:precondition1" was covered in 600 cycles in 7.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_712:precondition1" was covered in 600 cycles in 7.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_725:precondition1" was covered in 600 cycles in 7.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_737:precondition1" was covered in 600 cycles in 7.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_742:precondition1" was covered in 600 cycles in 7.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1041:precondition1" was covered in 600 cycles in 7.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1087:precondition1" was covered in 600 cycles in 7.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1093:precondition1" was covered in 600 cycles in 7.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1186:precondition1" was covered in 600 cycles in 7.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1378:precondition1" was covered in 600 cycles in 7.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1390:precondition1" was covered in 600 cycles in 7.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1555:precondition1" was covered in 600 cycles in 7.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1621:precondition1" was covered in 600 cycles in 7.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1631:precondition1" was covered in 600 cycles in 7.94 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1700:precondition1" was covered in 600 cycles in 7.94 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 601	[7.30 s]
0.0.J: A trace with 601 cycles was found. [7.30 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_800:precondition1" was covered in 601 cycles in 8.08 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_801:precondition1" was covered in 601 cycles in 8.08 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_802:precondition1" was covered in 601 cycles in 8.08 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_810:precondition1" was covered in 601 cycles in 8.08 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_827:precondition1" was covered in 601 cycles in 8.08 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1395:precondition1" was covered in 601 cycles in 8.08 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1726:precondition1" was covered in 601 cycles in 8.08 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1754:precondition1" was covered in 601 cycles in 8.08 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1732:precondition1" was covered in 601 cycles in 8.08 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1755:precondition1" was covered in 601 cycles in 8.08 s.
0: ProofGrid usable level: 1601
0.0.J: Trace Attempt 602	[7.60 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_422"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_422" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1626:precondition1 (42) }
0.0.L: Trace Attempt  3	[6.92 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1666:precondition1 (43) }
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_422"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_422"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.J: A trace with 602 cycles was found. [7.60 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_344:precondition1" was covered in 602 cycles in 8.19 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1723:precondition1" was covered in 602 cycles in 8.19 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1724:precondition1" was covered in 602 cycles in 8.19 s.
0.0.J: Trace Attempt 603	[7.70 s]
0.0.J: A trace with 603 cycles was found. [7.70 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_346:precondition1" was covered in 603 cycles in 8.29 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1727:precondition1" was covered in 603 cycles in 8.29 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1733:precondition1" was covered in 603 cycles in 8.29 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 604	[7.86 s]
0.0.Ht: Trace Attempt 503	[251.59 s]
0.0.L: Trace Attempt  3	[7.10 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2091:precondition1 (44) }
0.0.L: Trace Attempt  3	[7.36 s]
0.0.AM: Trace Attempt  1	[0.36 s]
0.0.AM: Trace Attempt  2	[0.45 s]
0.0.AM: Trace Attempt  3	[0.46 s]
0.0.J: A trace with 604 cycles was found. [7.86 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_345:precondition1" was covered in 604 cycles in 8.41 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1426:precondition1" was covered in 604 cycles in 8.41 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1709:precondition1" was covered in 604 cycles in 8.41 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1735:precondition1" was covered in 604 cycles in 8.41 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1736:precondition1" was covered in 604 cycles in 8.41 s.
0.0.J: Trace Attempt 605	[7.94 s]
0.0.J: A trace with 605 cycles was found. [7.94 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_362:precondition1" was covered in 605 cycles in 8.52 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_732:precondition1" was covered in 605 cycles in 8.52 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1197:precondition1" was covered in 605 cycles in 8.52 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1579:precondition1" was covered in 605 cycles in 8.52 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1633:precondition1" was covered in 605 cycles in 8.52 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 605 cycles was found. [8.17 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 605 cycles was found for the property "ack_counter.v_ack_counter._assert_2603" in 8.63 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2603:precondition1" was covered in 605 cycles in 8.63 s.
0.0.J: Trace Attempt 613	[8.23 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2217:precondition1 (45) }
0.0.L: Trace Attempt  3	[7.61 s]
0.0.J: A trace with 613 cycles was found. [8.23 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_369:precondition1" was covered in 613 cycles in 8.75 s.
0.0.J: Trace Attempt 614	[8.32 s]
0.0.J: A trace with 614 cycles was found. [8.32 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_370:precondition1" was covered in 614 cycles in 8.85 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 615	[8.50 s]
0.0.Bm: A trace with 503 cycles was found. [251.87 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 503 cycles was found for the property "ack_counter.v_ack_counter._assert_75" in 252.05 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 503 cycles was found for the property "ack_counter.v_ack_counter._assert_121" in 252.05 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 503 cycles was found for the property "ack_counter.v_ack_counter._assert_122" in 252.05 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 503 cycles was found for the property "ack_counter.v_ack_counter._assert_225" in 252.05 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 503 cycles was found for the property "ack_counter.v_ack_counter._assert_483" in 252.05 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 503 cycles was found for the property "ack_counter.v_ack_counter._assert_489" in 252.05 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 503 cycles was found for the property "ack_counter.v_ack_counter._assert_495" in 252.05 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 503 cycles was found for the property "ack_counter.v_ack_counter._assert_507" in 252.05 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 503 cycles was found for the property "ack_counter.v_ack_counter._assert_877" in 252.05 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 503 cycles was found for the property "ack_counter.v_ack_counter._assert_914" in 252.05 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 503 cycles was found for the property "ack_counter.v_ack_counter._assert_1293" in 252.05 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 503 cycles was found for the property "ack_counter.v_ack_counter._assert_1557" in 252.05 s.
0: ProofGrid usable level: 1575
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2145 <46> }
0.0.L: Trace Attempt  3	[7.82 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2767:precondition1 (47) }
0.0.L: Trace Attempt  3	[7.93 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2187 <48> }
0.0.L: Trace Attempt  3	[8.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2264 <49> }
0.0.B: Trace Attempt 22	[0.95 s]
0.0.B: Per property time limit expired (1.00 s) [1.04 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_422"	[0.85 s].
0.0.AM: Trace Attempt 14	[0.90 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_422"	[0.85 s].
0.0.J: A trace with 615 cycles was found. [8.50 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_333:precondition1" was covered in 615 cycles in 9.03 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_367:precondition1" was covered in 615 cycles in 9.03 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_368:precondition1" was covered in 615 cycles in 9.03 s.
0.0.J: Trace Attempt 617	[8.57 s]
0.0.J: A trace with 617 cycles was found. [8.57 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1918:precondition1" was covered in 617 cycles in 9.14 s.
0.0.J: Trace Attempt 622	[8.86 s]
0.0.N: Trace Attempt 23	[0.65 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_422"	[1.06 s].
0.0.L: Trace Attempt  3	[8.09 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_422:precondition1"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_422:precondition1" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_422:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_422:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.05 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 622 cycles was found. [8.86 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1188:precondition1" was covered in 622 cycles in 9.23 s.
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.Mpcustom4: Trace Attempt  9	[251.79 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1362:precondition1 (50) }
0.0.L: Trace Attempt  3	[8.29 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.J: A trace with 622 cycles was found. [8.95 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 622 cycles was found for the property "ack_counter.v_ack_counter._assert_2099" in 9.42 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2099:precondition1" was covered in 622 cycles in 9.42 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 623	[9.04 s]
0.0.J: A trace with 623 cycles was found. [9.04 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_644:precondition1" was covered in 623 cycles in 9.55 s.
0.0.J: Trace Attempt 624	[9.12 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1427:precondition1 (51) }
0.0.L: Trace Attempt  3	[8.52 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1419:precondition1 (52) }
0.0.J: A trace with 624 cycles was found. [9.12 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_547:precondition1" was covered in 624 cycles in 9.68 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1285:precondition1" was covered in 624 cycles in 9.68 s.
0.0.J: Trace Attempt 626	[9.24 s]
0.0.J: A trace with 626 cycles was found. [9.24 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1751:precondition1" was covered in 626 cycles in 9.79 s.
0.0.J: Trace Attempt 627	[9.44 s]
0.0.J: A trace with 627 cycles was found. [9.44 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_373:precondition1" was covered in 627 cycles in 9.90 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_529:precondition1" was covered in 627 cycles in 9.90 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_548:precondition1" was covered in 627 cycles in 9.90 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_561:precondition1" was covered in 627 cycles in 9.90 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1826:precondition1" was covered in 627 cycles in 9.90 s.
0.0.AM: Trace Attempt  1	[0.62 s]
0.0.L: Trace Attempt  3	[8.76 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: A trace with 503 cycles was found. [253.00 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 503 cycles was found for the property "ack_counter.v_ack_counter._assert_123" in 253.11 s.
0.0.AM: Trace Attempt  2	[0.72 s]
0.0.AM: Trace Attempt  3	[0.72 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 628	[9.51 s]
0.0.J: A trace with 628 cycles was found. [9.51 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_530:precondition1" was covered in 628 cycles in 10.21 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_552:precondition1" was covered in 628 cycles in 10.21 s.
0: ProofGrid usable level: 1556
0.0.J: Trace Attempt 629	[9.60 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1404:precondition1 (53) }
0.0.L: Trace Attempt  3	[8.97 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2400 <54> }
0.0.L: Trace Attempt  3	[9.16 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2060:precondition1 (55) }
0.0.L: Trace Attempt  3	[9.24 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1753:precondition1 (56) }
0.0.L: Trace Attempt  3	[9.32 s]
0.0.B: Trace Attempt 22	[0.98 s]
0.0.B: Per property time limit expired (1.00 s) [1.03 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_422:precondition1"	[1.10 s].
0.0.AM: Trace Attempt  9	[0.82 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_422:precondition1"	[1.10 s].
0.0.J: A trace with 629 cycles was found. [9.60 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_528:precondition1" was covered in 629 cycles in 10.35 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1256:precondition1" was covered in 629 cycles in 10.35 s.
0.0.J: Trace Attempt 639	[9.71 s]
0.0.J: A trace with 639 cycles was found. [9.71 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1638:precondition1" was covered in 639 cycles in 10.45 s.
0.0.J: Trace Attempt 640	[10.15 s]
0.0.U2: Trace Attempt 261	[9.69 s]
0.0.N: Trace Attempt 25	[0.88 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_422:precondition1"	[1.31 s].
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2261 <57> }
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_425"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_425"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_425" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.Bm: A trace with 503 cycles was found. [253.61 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 503 cycles was found for the property "ack_counter.v_ack_counter._assert_2215" in 253.66 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2215:precondition1" was covered in 503 cycles in 253.66 s.
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_425"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.J: A trace with 640 cycles was found. [10.15 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1687:precondition1" was covered in 640 cycles in 10.72 s.
0.0.L: Trace Attempt  3	[9.47 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  5	[0.13 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 641	[10.21 s]
0.0.J: A trace with 641 cycles was found. [10.21 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1604:precondition1" was covered in 641 cycles in 10.82 s.
0.0.J: Trace Attempt 642	[10.32 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2188 <58> }
0.0.L: Trace Attempt  3	[9.71 s]
0.0.J: A trace with 642 cycles was found. [10.32 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_710:precondition1" was covered in 642 cycles in 10.93 s.
0.0.J: Trace Attempt 646	[10.42 s]
0.0.J: A trace with 646 cycles was found. [10.42 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1484:precondition1" was covered in 646 cycles in 11.07 s.
0.0.J: Trace Attempt 648	[10.65 s]
0.0.U2: Restart 2, Seed 173b608ab
0.0.N: Trace Attempt  1	[0.41 s]
0.0.N: Trace Attempt  2	[0.43 s]
0.0.N: Trace Attempt  3	[0.43 s]
0.0.N: Trace Attempt  5	[0.44 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2251 <59> }
0.0.AM: Trace Attempt  1	[0.55 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 648 cycles was found. [10.65 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1550:precondition1" was covered in 648 cycles in 11.17 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 648 cycles was found for the property "ack_counter.v_ack_counter._assert_2073" in 11.17 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2073:precondition1" was covered in 648 cycles in 11.17 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 648 cycles was found for the property "ack_counter.v_ack_counter._assert_2074" in 11.17 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2074:precondition1" was covered in 648 cycles in 11.17 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 648 cycles was found for the property "ack_counter.v_ack_counter._assert_2075" in 11.17 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2075:precondition1" was covered in 648 cycles in 11.17 s.
0.0.L: Trace Attempt  3	[9.94 s]
0.0.AM: Trace Attempt  2	[0.62 s]
0.0.AM: Trace Attempt  3	[0.62 s]
0.0.AM: Trace Attempt  5	[0.69 s]
0.0.J: Trace Attempt 649	[10.72 s]
0.0.J: A trace with 649 cycles was found. [10.72 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1396:precondition1" was covered in 649 cycles in 11.29 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1818:precondition1" was covered in 649 cycles in 11.29 s.
0.0.J: Trace Attempt 651	[10.84 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 651 cycles was found. [10.84 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1374:precondition1" was covered in 651 cycles in 11.39 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1382:precondition1" was covered in 651 cycles in 11.39 s.
0: ProofGrid usable level: 1537
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1 <60> }
0.0.L: Trace Attempt  3	[10.17 s]
0.0.B: Trace Attempt 22	[1.01 s]
0.0.B: Per property time limit expired (1.00 s) [1.04 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_425"	[0.78 s].
0.0.AM: Trace Attempt 12	[0.96 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_425"	[0.95 s].
0.0.J: Trace Attempt 652	[10.94 s]
0.0.J: A trace with 652 cycles was found. [10.94 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1497:precondition1" was covered in 652 cycles in 11.50 s.
0.0.J: Trace Attempt 654	[11.05 s]
0.0.J: A trace with 654 cycles was found. [11.05 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_464:precondition1" was covered in 654 cycles in 11.61 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_862:precondition1" was covered in 654 cycles in 11.61 s.
0.0.U2: Trace Attempt  1	[10.99 s]
0.0.U2: Trace Attempt  3	[11.16 s]
0.0.N: Trace Attempt 14	[0.62 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_425"	[1.17 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: Trace Attempt 504	[253.76 s]
0.0.Bm: A trace with 504 cycles was found. [254.59 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 504 cycles was found for the property "ack_counter.v_ack_counter._assert_76" in 254.79 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 504 cycles was found for the property "ack_counter.v_ack_counter._assert_125" in 254.79 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 504 cycles was found for the property "ack_counter.v_ack_counter._assert_126" in 254.79 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 504 cycles was found for the property "ack_counter.v_ack_counter._assert_223" in 254.79 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 504 cycles was found for the property "ack_counter.v_ack_counter._assert_266" in 254.79 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 504 cycles was found for the property "ack_counter.v_ack_counter._assert_323" in 254.79 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 504 cycles was found for the property "ack_counter.v_ack_counter._assert_573" in 254.79 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 504 cycles was found for the property "ack_counter.v_ack_counter._assert_1339" in 254.79 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 504 cycles was found for the property "ack_counter.v_ack_counter._assert_2002" in 254.79 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2284 <61> }
0.0.L: Trace Attempt  3	[10.39 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1012:precondition1 (62) }
0.0.L: Trace Attempt  3	[10.50 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_425:precondition1"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_425:precondition1" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_425:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  5	[0.14 s]
0.0.J: Trace Attempt 660	[11.28 s]
0.0.J: A trace with 660 cycles was found. [11.28 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_987:precondition1" was covered in 660 cycles in 11.89 s.
0.0.J: Trace Attempt 664	[11.34 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 664 cycles was found. [11.34 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_908:precondition1" was covered in 664 cycles in 12.06 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1059:precondition1" was covered in 664 cycles in 12.06 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 664 cycles was found for the property "ack_counter.v_ack_counter._assert_1835" in 12.06 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1835:precondition1" was covered in 664 cycles in 12.06 s.
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_425:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2280 <63> }
0.0.L: Trace Attempt  3	[10.64 s]
0.0.AM: Trace Attempt  1	[0.55 s]
0.0.J: Trace Attempt 666	[11.49 s]
0.0.J: A trace with 666 cycles was found. [11.49 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_171:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_172:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_173:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_174:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_228:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_397:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_401:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_404:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_406:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_407:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_414:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_416:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_418:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_690:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_692:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_693:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_694:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_695:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_889:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_892:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_893:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_894:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_895:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1113:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1117:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1118:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1119:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1120:precondition1" was covered in 666 cycles in 12.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_229:precondition1" was covered in 666 cycles in 12.18 s.
0.0.J: Trace Attempt 667	[11.58 s]
0.0.J: A trace with 667 cycles was found. [11.59 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_235:precondition1" was covered in 667 cycles in 12.34 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_417:precondition1" was covered in 667 cycles in 12.34 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_874:precondition1" was covered in 667 cycles in 12.34 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1076:precondition1" was covered in 667 cycles in 12.34 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1080:precondition1" was covered in 667 cycles in 12.34 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_236:precondition1" was covered in 667 cycles in 12.34 s.
0.0.N: Trace Attempt  1	[0.37 s]
0.0.N: Trace Attempt  2	[0.41 s]
0.0.N: Trace Attempt  3	[0.43 s]
0.0.N: Trace Attempt  5	[0.44 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2538:precondition1 (64) }
0.0.L: Trace Attempt  3	[10.89 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2601 <65> }
0.0.L: Trace Attempt  3	[11.11 s]
0.0.AM: Trace Attempt  2	[0.66 s]
0.0.AM: Trace Attempt  3	[0.66 s]
0.0.J: Trace Attempt 668	[11.90 s]
0.0.J: A trace with 668 cycles was found. [11.90 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_175:precondition1" was covered in 668 cycles in 12.50 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_272:precondition1" was covered in 668 cycles in 12.50 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_413:precondition1" was covered in 668 cycles in 12.50 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_238:precondition1" was covered in 668 cycles in 12.50 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_239:precondition1" was covered in 668 cycles in 12.50 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_273:precondition1" was covered in 668 cycles in 12.50 s.
0.0.J: Trace Attempt 669	[11.99 s]
0.0.AM: Trace Attempt  5	[0.67 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2257:precondition1 (66) }
0.0.Bm: A trace with 504 cycles was found. [255.49 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 504 cycles was found for the property "ack_counter.v_ack_counter._assert_631" in 255.76 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 504 cycles was found for the property "ack_counter.v_ack_counter._assert_639" in 255.76 s.
0: ProofGrid usable level: 1482
0.0.L: Trace Attempt  3	[11.37 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2192 <67> }
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 669 cycles was found. [11.99 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_176:precondition1" was covered in 669 cycles in 12.77 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_913:precondition1" was covered in 669 cycles in 12.77 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1026:precondition1" was covered in 669 cycles in 12.77 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_246:precondition1" was covered in 669 cycles in 12.77 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_247:precondition1" was covered in 669 cycles in 12.77 s.
0.0.J: Trace Attempt 670	[12.11 s]
0.0.J: A trace with 670 cycles was found. [12.11 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_177:precondition1" was covered in 670 cycles in 12.89 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_259:precondition1" was covered in 670 cycles in 12.89 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_260:precondition1" was covered in 670 cycles in 12.89 s.
0.0.J: Trace Attempt 671	[12.35 s]
0.0.N: Trace Attempt 14	[0.61 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_425:precondition1"	[0.83 s].
0.0.L: Trace Attempt  3	[11.59 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2356 <68> }
0.0.L: Trace Attempt  3	[11.66 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2202 <69> }
0.0.L: Trace Attempt  3	[11.74 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2482 <70> }
0.0.L: Trace Attempt  3	[11.81 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2772:precondition1 (71) }
0.0.L: Trace Attempt  3	[11.88 s]
0.0.B: Trace Attempt 22	[0.97 s]
0.0.B: Per property time limit expired (1.00 s) [1.03 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_425:precondition1"	[1.19 s].
0.0.AM: Trace Attempt  8	[0.75 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_425:precondition1"	[1.19 s].
0.0.J: A trace with 671 cycles was found. [12.35 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_190:precondition1" was covered in 671 cycles in 12.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_455:precondition1" was covered in 671 cycles in 12.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_760:precondition1" was covered in 671 cycles in 12.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1004:precondition1" was covered in 671 cycles in 12.99 s.
0.0.J: Trace Attempt 672	[12.41 s]
0.0.J: A trace with 672 cycles was found. [12.41 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_180:precondition1" was covered in 672 cycles in 13.09 s.
0.0.J: Trace Attempt 673	[12.71 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_426:precondition1"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_426:precondition1" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_426:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_426:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2453:precondition1 (72) }
0.0.B: Trace Attempt  3	[0.05 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: A trace with 504 cycles was found. [256.20 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 504 cycles was found for the property "ack_counter.v_ack_counter._assert_641" in 256.29 s.
0.0.L: Trace Attempt  3	[12.00 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  5	[0.09 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 673 cycles was found. [12.71 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1238:precondition1" was covered in 673 cycles in 13.33 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1569:precondition1" was covered in 673 cycles in 13.33 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: Trace Attempt 505	[256.33 s]
0.0.Mpcustom4: Trace Attempt 10	[255.88 s]
0: ProofGrid usable level: 1470
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2405 <73> }
0.0.L: Trace Attempt  3	[12.21 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2372 <74> }
0.0.L: Trace Attempt  3	[12.39 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2161 <75> }
0.0.AM: Trace Attempt  1	[0.28 s]
0.0.AM: Trace Attempt  2	[0.34 s]
0.0.AM: Trace Attempt  3	[0.34 s]
0.0.AM: Trace Attempt  5	[0.36 s]
0.0.J: Trace Attempt 678	[12.85 s]
0.0.J: A trace with 678 cycles was found. [12.85 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_307:precondition1" was covered in 678 cycles in 13.56 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_3000:precondition1" was covered in 678 cycles in 13.56 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_308:precondition1" was covered in 678 cycles in 13.56 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_3001:precondition1" was covered in 678 cycles in 13.56 s.
0.0.J: Trace Attempt 679	[12.91 s]
0.0.J: A trace with 679 cycles was found. [12.91 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1595:precondition1" was covered in 679 cycles in 13.71 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1598:precondition1" was covered in 679 cycles in 13.71 s.
0.0.N: Trace Attempt  1	[0.20 s]
0.0.N: Trace Attempt  2	[0.29 s]
0.0.N: Trace Attempt  3	[0.29 s]
0.0.N: Trace Attempt  5	[0.29 s]
0.0.L: Trace Attempt  3	[12.55 s]
0.0.Ht: Trace Attempt 505	[256.82 s]
0.0.J: Trace Attempt 682	[13.31 s]
0.0.J: A trace with 682 cycles was found. [13.31 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1698:precondition1" was covered in 682 cycles in 13.82 s.
0.0.J: Trace Attempt 685	[13.42 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2144:precondition1 (76) }
0.0.L: Trace Attempt  3	[12.72 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 685 cycles was found. [13.42 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_185:precondition1" was covered in 685 cycles in 14.06 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2783:precondition1 (77) }
0.0.J: Trace Attempt 686	[13.50 s]
0.0.J: A trace with 686 cycles was found. [13.50 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_186:precondition1" was covered in 686 cycles in 14.23 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1135:precondition1" was covered in 686 cycles in 14.23 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2993:precondition1" was covered in 686 cycles in 14.23 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2994:precondition1" was covered in 686 cycles in 14.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 687	[13.61 s]
0.0.N: Trace Attempt 14	[0.53 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_426:precondition1"	[1.13 s].
0.0.Ht: A trace with 505 cycles was found. [257.11 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 505 cycles was found for the property "ack_counter.v_ack_counter._assert_77" in 257.30 s.
0.0.Bm: A trace with 505 cycles was found. [257.17 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 505 cycles was found for the property "ack_counter.v_ack_counter._assert_78" in 257.53 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 505 cycles was found for the property "ack_counter.v_ack_counter._assert_128" in 257.53 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 505 cycles was found for the property "ack_counter.v_ack_counter._assert_628" in 257.53 s.
0.0.L: Trace Attempt  3	[12.94 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_83 <78> }
0.0.L: Trace Attempt  3	[13.10 s]
0.0.B: Trace Attempt 28	[0.96 s]
0.0.B: Per property time limit expired (1.00 s) [1.07 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_426:precondition1"	[1.32 s].
0.0.AM: Trace Attempt 14	[0.91 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_426:precondition1"	[1.32 s].
0.0.J: A trace with 687 cycles was found. [13.61 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_187:precondition1" was covered in 687 cycles in 14.57 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_188:precondition1" was covered in 687 cycles in 14.57 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1284:precondition1" was covered in 687 cycles in 14.57 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 688	[13.70 s]
0.0.J: A trace with 688 cycles was found. [13.70 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_462:precondition1" was covered in 688 cycles in 14.72 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1819:precondition1" was covered in 688 cycles in 14.72 s.
0: ProofGrid usable level: 1452
0.0.J: Trace Attempt 689	[14.11 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_427"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_427" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2278:precondition1 (79) }
0.0.L: Trace Attempt  3	[13.48 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2142:precondition1 (80) }
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_427"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_427"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.J: A trace with 689 cycles was found. [14.11 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2055:precondition1" was covered in 689 cycles in 14.87 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2086:precondition1" was covered in 689 cycles in 14.87 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2102:precondition1" was covered in 689 cycles in 14.87 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 689 cycles was found. [14.17 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2087:precondition1" was covered in 689 cycles in 14.97 s.
0.0.N: Trace Attempt  1	[0.40 s]
0.0.N: Trace Attempt  2	[0.42 s]
0.0.N: Trace Attempt  3	[0.42 s]
0.0.Bm: A trace with 505 cycles was found. [258.19 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 505 cycles was found for the property "ack_counter.v_ack_counter._assert_127" in 258.14 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 505 cycles was found for the property "ack_counter.v_ack_counter._assert_634" in 258.14 s.
0.0.L: Trace Attempt  3	[13.72 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2874 <81> }
0.0.L: Trace Attempt  3	[13.97 s]
0.0.AM: Trace Attempt  1	[0.53 s]
0.0.AM: Trace Attempt  2	[0.65 s]
0.0.AM: Trace Attempt  3	[0.65 s]
0.0.J: Trace Attempt 690	[14.45 s]
0.0.J: A trace with 690 cycles was found. [14.45 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1240:precondition1" was covered in 690 cycles in 15.17 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2128:precondition1" was covered in 690 cycles in 15.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 690 cycles was found. [14.52 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2169:precondition1" was covered in 690 cycles in 15.28 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2172:precondition1" was covered in 690 cycles in 15.28 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2353:precondition1" was covered in 690 cycles in 15.28 s.
0.0.N: Trace Attempt 19	[0.62 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_427"	[0.56 s].
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2263 <82> }
0.0.L: Trace Attempt  3	[14.21 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_92 <83> }
0.0.L: Trace Attempt  3	[14.39 s]
0.0.B: Trace Attempt 20	[0.97 s]
0.0.B: Per property time limit expired (1.00 s) [1.05 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_427"	[0.57 s].
0.0.AM: Trace Attempt  8	[0.72 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_427"	[0.57 s].
0.0.J: A trace with 690 cycles was found. [14.81 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 690 cycles was found for the property "ack_counter.v_ack_counter._assert_2582" in 15.42 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2582:precondition1" was covered in 690 cycles in 15.42 s.
0.0.J: Trace Attempt 691	[14.90 s]
0.0.J: A trace with 691 cycles was found. [14.90 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2156:precondition1" was covered in 691 cycles in 15.53 s.
0.0.U2: Trace Attempt 308	[15.20 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2873 <84> }
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_427:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_427:precondition1"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_427:precondition1" in 0.00 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_427:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.L: Trace Attempt  3	[14.54 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 693	[15.21 s]
0.0.J: A trace with 693 cycles was found. [15.21 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2168:precondition1" was covered in 693 cycles in 15.65 s.
0: ProofGrid usable level: 1437
0.0.J: Trace Attempt 695	[15.31 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.J: A trace with 695 cycles was found. [15.31 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1351:precondition1" was covered in 695 cycles in 15.76 s.
0.0.J: Trace Attempt 697	[15.36 s]
0.0.J: A trace with 697 cycles was found. [15.36 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2164:precondition1" was covered in 697 cycles in 15.88 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 699	[15.51 s]
0.0.N: Trace Attempt  1	[0.35 s]
0.0.N: Trace Attempt  2	[0.41 s]
0.0.N: Trace Attempt  3	[0.41 s]
0.0.Bm: A trace with 505 cycles was found. [258.89 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 505 cycles was found for the property "ack_counter.v_ack_counter._assert_2208" in 259.07 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2208:precondition1" was covered in 505 cycles in 259.07 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 505 cycles was found for the property "ack_counter.v_ack_counter._assert_2214" in 259.07 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2214:precondition1" was covered in 505 cycles in 259.07 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2143:precondition1 (85) }
0.0.L: Trace Attempt  3	[14.78 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_615 <86> }
0.0.J: A trace with 699 cycles was found. [15.51 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_788:precondition1" was covered in 699 cycles in 16.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1551:precondition1" was covered in 699 cycles in 16.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 699 cycles was found. [15.61 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2346:precondition1" was covered in 699 cycles in 16.32 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2361:precondition1" was covered in 699 cycles in 16.32 s.
0.0.L: Trace Attempt  3	[15.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_94 <87> }
0.0.L: Trace Attempt  3	[15.30 s]
0.0.AM: Trace Attempt  1	[0.66 s]
0.0.AM: Trace Attempt  2	[0.76 s]
0.0.AM: Trace Attempt  3	[0.77 s]
0.0.J: Trace Attempt 700	[15.78 s]
0.0.J: A trace with 700 cycles was found. [15.78 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_786:precondition1" was covered in 700 cycles in 16.45 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1354:precondition1" was covered in 700 cycles in 16.45 s.
0.0.J: A trace with 700 cycles was found. [15.88 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2163:precondition1" was covered in 700 cycles in 16.55 s.
0.0.J: Trace Attempt 701	[16.11 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 701 cycles was found. [16.11 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_743:precondition1" was covered in 701 cycles in 16.68 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_750:precondition1" was covered in 701 cycles in 16.68 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_754:precondition1" was covered in 701 cycles in 16.68 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_763:precondition1" was covered in 701 cycles in 16.68 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_784:precondition1" was covered in 701 cycles in 16.68 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1394:precondition1" was covered in 701 cycles in 16.68 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2343 <88> }
0.0.B: Trace Attempt 24	[0.89 s]
0.0.B: Per property time limit expired (1.00 s) [1.05 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_427:precondition1"	[1.15 s].
0.0.AM: Trace Attempt  7	[0.82 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_427:precondition1"	[1.15 s].
0.0.J: Trace Attempt 702	[16.20 s]
0.0.J: A trace with 702 cycles was found. [16.20 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1488:precondition1" was covered in 702 cycles in 16.80 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1489:precondition1" was covered in 702 cycles in 16.80 s.
0.0.J: Trace Attempt 711	[16.30 s]
0.0.J: Trace Attempt  1	[16.30 s]
0.0.N: Trace Attempt 13	[0.55 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_427:precondition1"	[1.28 s].
0.0.L: Trace Attempt  3	[15.47 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2207:precondition1 (89) }
0.0.L: Trace Attempt  3	[15.58 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_428"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_428" in 0.00 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_428"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_428"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.J: Trace Attempt  1	[16.40 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt  3	[0.07 s]
0: ProofGrid usable level: 1418
0.0.J: Trace Attempt  1	[16.48 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.J: Trace Attempt  1	[16.53 s]
0.0.AM: Trace Attempt  5	[0.17 s]
0.0.N: Trace Attempt  1	[0.16 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2310 <90> }
0.0.N: Trace Attempt  2	[0.21 s]
0.0.N: Trace Attempt  3	[0.21 s]
0.0.Bm: Trace Attempt 506	[259.27 s]
0.0.Bm: A trace with 506 cycles was found. [259.98 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 506 cycles was found for the property "ack_counter.v_ack_counter._assert_79" in 260.01 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 506 cycles was found for the property "ack_counter.v_ack_counter._assert_129" in 260.01 s.
0.0.AM: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Trace Attempt 12	[0.23 s]
0.0.AM: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_428" was proven in 0.16 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_428"	[0.16 s].
0.0.J: Trace Attempt 663	[16.64 s]
0.0.J: A trace with 663 cycles was found. [16.64 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_305" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_333" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_340" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_344" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_345" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_346" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_362" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_367" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_368" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_369" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_370" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_373" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_469" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_528" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_529" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_530" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_547" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_548" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_682" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_697" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_710" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_712" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_725" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_732" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_742" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_800" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_801" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_802" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_810" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_860" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_875" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_912" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_956" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_1021" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_1041" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_1087" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_1093" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_1188" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_1197" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_1285" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_1382" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_1396" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_1484" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_1550" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_1604" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_1638" in 17.09 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 663 cycles was found for the property "ack_counter.v_ack_counter._assert_1818" in 17.09 s.
0.0.J: Trace Attempt 665	[16.72 s]
0.0.J: A trace with 665 cycles was found. [16.72 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 665 cycles was found for the property "ack_counter.v_ack_counter._assert_1870" in 17.29 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 665 cycles was found for the property "ack_counter.v_ack_counter._assert_1871" in 17.29 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 665 cycles was found for the property "ack_counter.v_ack_counter._assert_1877" in 17.29 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 665 cycles was found for the property "ack_counter.v_ack_counter._assert_1918" in 17.29 s.
0.0.N: Trace Attempt  5	[0.24 s]
0.0.L: Trace Attempt  3	[15.85 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2770:precondition1 (91) }
0.0.L: Trace Attempt  3	[15.94 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2194:precondition1 (92) }
0.0.L: Trace Attempt  3	[16.02 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2194 <93> }
0.0.L: Trace Attempt  3	[16.10 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2328 <94> }
0.0.L: Trace Attempt  3	[16.18 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2551:precondition1 (95) }
0.0.L: Trace Attempt  3	[16.31 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_429"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.J: Trace Attempt 666	[17.05 s]
0.0.J: A trace with 666 cycles was found. [17.05 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 666 cycles was found for the property "ack_counter.v_ack_counter._assert_174" in 17.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 666 cycles was found for the property "ack_counter.v_ack_counter._assert_397" in 17.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 666 cycles was found for the property "ack_counter.v_ack_counter._assert_695" in 17.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 666 cycles was found for the property "ack_counter.v_ack_counter._assert_895" in 17.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 666 cycles was found for the property "ack_counter.v_ack_counter._assert_1120" in 17.46 s.
0.0.J: Trace Attempt 709	[17.11 s]
0.0.J: Trace Attempt  1	[17.11 s]
0.0.N: Trace Attempt  9	[0.28 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_428"	[0.67 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_429"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_429" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 18	[0.68 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_428"	[0.68 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_429"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 14	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_429" was proven in 0.00 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_429"	[0.00 s].
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_429"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_431"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_431"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_431" in 0.00 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_429"	[0.19 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_431"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.J: Trace Attempt 655	[17.15 s]
0.0.J: A trace with 655 cycles was found. [17.15 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 655 cycles was found for the property "ack_counter.v_ack_counter._assert_546" in 17.64 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 655 cycles was found for the property "ack_counter.v_ack_counter._assert_911" in 17.64 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 655 cycles was found for the property "ack_counter.v_ack_counter._assert_1426" in 17.64 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 655 cycles was found for the property "ack_counter.v_ack_counter._assert_1751" in 17.64 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 655 cycles was found for the property "ack_counter.v_ack_counter._assert_1826" in 17.64 s.
0.0.J: Trace Attempt 687	[17.25 s]
0.0.J: Trace Attempt  1	[17.25 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2651 <96> }
0.0.J: Trace Attempt  1	[17.29 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.L: Trace Attempt  3	[16.57 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.J: Trace Attempt  1	[17.40 s]
0.0.U2: Restart 3, Seed 1588a2592
0: ProofGrid usable level: 1353
0.0.J: Trace Attempt  1	[17.48 s]
0.0.J: Trace Attempt  1	[17.56 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2642 <97> }
0.0.L: Trace Attempt  3	[16.83 s]
0.0.J: Trace Attempt  1	[17.63 s]
0.0.U2: Trace Attempt  1	[17.71 s]
0.0.J: Trace Attempt  1	[17.70 s]
0.0.AM: Trace Attempt  1	[0.54 s]
0.0.Bm: A trace with 506 cycles was found. [261.18 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 506 cycles was found for the property "ack_counter.v_ack_counter._assert_633" in 260.83 s.
0.0.J: Trace Attempt  1	[17.81 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2568:precondition1 (98) }
0.0.AM: Trace Attempt  2	[0.61 s]
0.0.AM: Trace Attempt  3	[0.61 s]
0.0.J: Trace Attempt  1	[17.85 s]
0.0.N: Trace Attempt  1	[0.66 s]
0.0.N: Trace Attempt  2	[0.67 s]
0.0.N: Trace Attempt  3	[0.68 s]
0.0.L: Trace Attempt  3	[17.10 s]
0.0.U2: Trace Attempt  3	[17.93 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2369 <99> }
0.0.J: Trace Attempt  1	[18.01 s]
0.0.L: Trace Attempt  3	[17.31 s]
0.0.J: Trace Attempt  1	[18.10 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2880:precondition1 (100) }
0.0.J: Trace Attempt  1	[18.20 s]
0.0.AM: Trace Attempt 11	[0.93 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_431"	[0.55 s].
0.0.N: Trace Attempt 14	[0.85 s]
0.0.N: Per property time limit expired (1.00 s) [1.03 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_431"	[0.56 s].
0.0.L: Trace Attempt  3	[17.46 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_431:precondition1"	[0.00 s].
0.0.B: Trace Attempt 23	[0.96 s]
0.0.B: Per property time limit expired (1.00 s) [1.05 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_431"	[0.57 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_431:precondition1"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_431:precondition1" in 0.00 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_431:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.J: Trace Attempt  1	[18.28 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.J: Trace Attempt  1	[18.36 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2351 <101> }
0.0.J: Trace Attempt  1	[18.41 s]
0.0.Ht: Trace Attempt 506	[259.53 s]
0.0.Ht: A trace with 506 cycles was found. [261.52 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 506 cycles was found for the property "ack_counter.v_ack_counter._assert_130" in 261.40 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 506 cycles was found for the property "ack_counter.v_ack_counter._assert_629" in 261.40 s.
0: ProofGrid usable level: 1350
0.0.L: Trace Attempt  3	[17.65 s]
0.0.J: Trace Attempt  1	[18.43 s]
0.0.J: Trace Attempt  1	[18.46 s]
0.0.J: Trace Attempt  1	[18.49 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2776:precondition1 (102) }
0.0.J: Trace Attempt  1	[18.57 s]
0.0.N: Trace Attempt  1	[0.35 s]
0.0.L: Trace Attempt  3	[17.86 s]
0.0.AM: Trace Attempt  1	[0.36 s]
0.0.AM: Trace Attempt  2	[0.44 s]
0.0.AM: Trace Attempt  3	[0.44 s]
0.0.J: Trace Attempt  1	[18.65 s]
0.0.J: Trace Attempt  1	[18.70 s]
0.0.N: Trace Attempt  2	[0.38 s]
0.0.N: Trace Attempt  3	[0.38 s]
0.0.J: Trace Attempt  1	[18.77 s]
0.0.J: Trace Attempt  1	[18.81 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2406:precondition1 (103) }
0.0.J: Trace Attempt  1	[18.86 s]
0.0.L: Trace Attempt  3	[18.13 s]
0.0.J: Trace Attempt 542	[18.90 s]
0.0.J: A trace with 542 cycles was found. [18.91 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 542 cycles was found for the property "ack_counter.v_ack_counter._assert_1031" in 18.86 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 542 cycles was found for the property "ack_counter.v_ack_counter._assert_1082" in 18.86 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 542 cycles was found for the property "ack_counter.v_ack_counter._assert_1083" in 18.86 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 542 cycles was found for the property "ack_counter.v_ack_counter._assert_1085" in 18.86 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 542 cycles was found for the property "ack_counter.v_ack_counter._assert_1108" in 18.86 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 542 cycles was found for the property "ack_counter.v_ack_counter._assert_1686" in 18.86 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 542 cycles was found for the property "ack_counter.v_ack_counter._assert_1690" in 18.86 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 542 cycles was found for the property "ack_counter.v_ack_counter._assert_1693" in 18.86 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 542 cycles was found for the property "ack_counter.v_ack_counter._assert_1717" in 18.86 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 542 cycles was found for the property "ack_counter.v_ack_counter._assert_1859" in 18.86 s.
0.0.J: Trace Attempt 694	[18.98 s]
0.0.J: Trace Attempt  1	[18.98 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2370 <104> }
0.0.J: Trace Attempt  1	[19.10 s]
0.0.J: Trace Attempt  1	[19.13 s]
0.0.L: Trace Attempt  3	[18.40 s]
0.0.J: Trace Attempt  1	[19.19 s]
0.0.N: Trace Attempt 18	[0.93 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_431:precondition1"	[1.01 s].
0.0.J: Trace Attempt  1	[19.24 s]
0.0.Ht: A trace with 506 cycles was found. [262.18 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 506 cycles was found for the property "ack_counter.v_ack_counter._assert_142" in 262.15 s.
0.0.AM: Trace Attempt  7	[0.51 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_431:precondition1"	[1.14 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_432"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.J: Trace Attempt  1	[19.27 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_432"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_432" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt 22	[0.99 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_431:precondition1"	[1.17 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_432"	[0.00 s].
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2341 <105> }
0.0.B: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.J: Trace Attempt 532	[19.39 s]
0.0.J: A trace with 532 cycles was found. [19.39 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 532 cycles was found for the property "ack_counter.v_ack_counter._assert_144" in 19.33 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 532 cycles was found for the property "ack_counter.v_ack_counter._assert_488" in 19.33 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 532 cycles was found for the property "ack_counter.v_ack_counter._assert_630" in 19.33 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 532 cycles was found for the property "ack_counter.v_ack_counter._assert_667" in 19.33 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 532 cycles was found for the property "ack_counter.v_ack_counter._assert_2979" in 19.33 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 532 cycles was found for the property "ack_counter.v_ack_counter._assert_2987" in 19.33 s.
0.0.J: Trace Attempt 533	[19.44 s]
0.0.L: Trace Attempt  3	[18.68 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.J: A trace with 533 cycles was found. [19.44 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 533 cycles was found for the property "ack_counter.v_ack_counter._assert_632" in 19.54 s.
0: ProofGrid usable level: 1332
0.0.J: Trace Attempt  1	[19.51 s]
0.0.J: Trace Attempt  1	[19.55 s]
0.0.J: Trace Attempt  1	[19.57 s]
0.0.J: Trace Attempt  1	[19.59 s]
0.0.J: Trace Attempt  1	[19.61 s]
0.0.J: Trace Attempt  1	[19.64 s]
0.0.J: Trace Attempt  1	[19.69 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2255:precondition1 (106) }
0.0.L: Trace Attempt  3	[18.98 s]
0.0.J: Trace Attempt  1	[19.75 s]
0.0.J: Trace Attempt  1	[19.78 s]
0.0.J: Trace Attempt  1	[19.81 s]
0.0.AM: Trace Attempt  1	[0.57 s]
0.0.J: Trace Attempt  1	[19.84 s]
0.0.J: Trace Attempt  1	[19.86 s]
0.0.J: Trace Attempt  1	[19.89 s]
0.0.J: Trace Attempt  1	[19.91 s]
0.0.J: Trace Attempt  1	[19.93 s]
0.0.AM: Trace Attempt  2	[0.69 s]
0.0.AM: Trace Attempt  3	[0.69 s]
0.0.J: Trace Attempt  1	[19.96 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2327 <107> }
0.0.J: Trace Attempt 566	[19.98 s]
0.0.J: A trace with 566 cycles was found. [19.98 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 566 cycles was found for the property "ack_counter.v_ack_counter._assert_935" in 19.92 s.
0.0.J: Trace Attempt  1	[20.01 s]
0.0.L: Trace Attempt  3	[19.25 s]
0.0.J: Trace Attempt  1	[20.07 s]
0.0.J: Trace Attempt  1	[20.12 s]
0.0.J: Trace Attempt  1	[20.14 s]
0.0.J: Trace Attempt  1	[20.17 s]
0.0.J: Trace Attempt  1	[20.19 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2262 <108> }
0.0.J: Trace Attempt  1	[20.22 s]
0.0.J: Trace Attempt  1	[20.24 s]
0.0.AM: Trace Attempt  8	[0.76 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_432"	[0.86 s].
0.0.J: Trace Attempt  1	[20.27 s]
0.0.N: Trace Attempt 26	[0.87 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_432"	[0.97 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_432:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_432:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Ht: A trace with 506 cycles was found. [263.09 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 506 cycles was found for the property "ack_counter.v_ack_counter._assert_2206" in 263.24 s.
0.0.Ht: Trace Attempt 507	[263.79 s]
0.0.L: Trace Attempt  3	[19.50 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_432:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.J: Trace Attempt  1	[20.29 s]
0.0.J: Trace Attempt  1	[20.31 s]
0.0.J: Trace Attempt  1	[20.34 s]
0.0.J: Trace Attempt  1	[20.39 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt 20	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_432"	[1.07 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_432:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.Bm: A trace with 506 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 506 cycles was found for the property "ack_counter.v_ack_counter._assert_1871" in 263.64 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2206:precondition1" was covered in 506 cycles in 263.64 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_95 <109> }
0.0.L: Trace Attempt  3	[19.76 s]
0.0.J: Trace Attempt  1	[20.49 s]
0.0.Bm: Trace Attempt 507	[264.10 s]
0.0.J: Trace Attempt  1	[20.55 s]
0.0.J: Trace Attempt  1	[20.62 s]
0: ProofGrid usable level: 1330
0.0.J: Trace Attempt  1	[20.69 s]
0.0.J: Trace Attempt  1	[20.74 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2335 <110> }
0.0.J: Trace Attempt  1	[20.83 s]
0.0.L: Trace Attempt  3	[20.07 s]
0.0.J: Trace Attempt  1	[20.91 s]
0.0.J: Trace Attempt  1	[21.01 s]
0.0.AM: Trace Attempt  1	[0.74 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2371 <111> }
0.0.J: Trace Attempt  1	[21.08 s]
0.0.AM: Trace Attempt  2	[0.82 s]
0.0.AM: Trace Attempt  3	[0.82 s]
0.0.L: Trace Attempt  3	[20.34 s]
0.0.J: Trace Attempt  1	[21.14 s]
0.0.J: Trace Attempt  1	[21.22 s]
0.0.AM: Trace Attempt  9	[0.93 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_432:precondition1"	[0.81 s].
0.0.N: Trace Attempt 25	[0.75 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_432:precondition1"	[0.92 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_435"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_435"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_435" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2906 <112> }
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.J: Trace Attempt 573	[21.29 s]
0.0.J: A trace with 573 cycles was found. [21.29 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 573 cycles was found for the property "ack_counter.v_ack_counter._assert_1257" in 21.34 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 573 cycles was found for the property "ack_counter.v_ack_counter._assert_1277" in 21.34 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 573 cycles was found for the property "ack_counter.v_ack_counter._assert_1432" in 21.34 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 573 cycles was found for the property "ack_counter.v_ack_counter._assert_1435" in 21.34 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 573 cycles was found for the property "ack_counter.v_ack_counter._assert_1436" in 21.34 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 573 cycles was found for the property "ack_counter.v_ack_counter._assert_1534" in 21.34 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 573 cycles was found for the property "ack_counter.v_ack_counter._assert_1567" in 21.34 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 573 cycles was found for the property "ack_counter.v_ack_counter._assert_1596" in 21.34 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 573 cycles was found for the property "ack_counter.v_ack_counter._assert_1600" in 21.34 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 573 cycles was found for the property "ack_counter.v_ack_counter._assert_1607" in 21.34 s.
0.0.J: Trace Attempt 589	[21.34 s]
0.0.J: Trace Attempt  1	[21.34 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt 21	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_432:precondition1"	[1.08 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_435"	[0.00 s].
0.0.N: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.L: Trace Attempt  3	[20.62 s]
0.0.B: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.J: Trace Attempt  1	[21.44 s]
0.0.AM: Trace Attempt  4	[0.16 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  5	[0.19 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.J: Trace Attempt  1	[21.51 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2590 <113> }
0.0.J: Trace Attempt  1	[21.57 s]
0.0.L: Trace Attempt  3	[20.83 s]
0: ProofGrid usable level: 1320
0.0.J: Trace Attempt  1	[21.65 s]
0.0.J: Trace Attempt  1	[21.71 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 16	[0.46 s]
0.0.AM: A proof was found: No trace exists. [0.50 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_435" was proven in 0.64 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_435"	[0.64 s].
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2757:precondition1 (114) }
0.0.J: Trace Attempt  1	[21.80 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_436"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 13	[0.40 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_435"	[0.48 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_436"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_436" in 0.00 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.J: Trace Attempt  1	[21.87 s]
0.0.L: Trace Attempt  3	[21.10 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt 34	[0.59 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_435"	[0.73 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_436"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_436" was proven in 0.11 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_436"	[0.12 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_436"	[0.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_437"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_437" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_436"	[0.04 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_437"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_437"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2197:precondition1 (115) }
0.0.J: Trace Attempt  1	[22.03 s]
0.0.N: Trace Attempt  1	[0.09 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.L: Trace Attempt  3	[21.32 s]
0.0.J: Trace Attempt  1	[22.13 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.J: Trace Attempt  1	[22.18 s]
0.0.J: Trace Attempt  1	[22.23 s]
0.0.J: Trace Attempt  1	[22.29 s]
0.0.U2: Trace Attempt 338	[22.30 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2197 <116> }
0.0.J: Trace Attempt  1	[22.32 s]
0.0.J: Trace Attempt  1	[22.34 s]
0.0.L: Trace Attempt  3	[21.58 s]
0.0.J: Trace Attempt  1	[22.37 s]
0.0.J: Trace Attempt  1	[22.39 s]
0.0.J: Trace Attempt  1	[22.42 s]
0.0.J: Trace Attempt  1	[22.45 s]
0.0.J: Trace Attempt  1	[22.49 s]
0.0.J: Trace Attempt  1	[22.54 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2363 <117> }
0.0.J: Trace Attempt  1	[22.60 s]
0.0.L: Trace Attempt  3	[21.83 s]
0.0.J: Trace Attempt  1	[22.65 s]
0: ProofGrid usable level: 1318
0.0.AM: Trace Attempt  1	[0.70 s]
0.0.J: Trace Attempt  1	[22.70 s]
0.0.J: Trace Attempt  1	[22.78 s]
0.0.AM: Trace Attempt  2	[0.80 s]
0.0.AM: Trace Attempt  3	[0.80 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2825 <118> }
0.0.J: Trace Attempt  1	[22.83 s]
0.0.J: Trace Attempt  1	[22.86 s]
0.0.J: Trace Attempt  1	[22.88 s]
0.0.J: Trace Attempt  1	[22.91 s]
0.0.L: Trace Attempt  3	[22.15 s]
0.0.J: Trace Attempt  1	[22.94 s]
0.0.J: Trace Attempt  1	[22.97 s]
0.0.N: Trace Attempt 25	[0.82 s]
0.0.N: Per property time limit expired (1.00 s) [1.04 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_437"	[0.89 s].
0.0.AM: Trace Attempt  8	[0.83 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_437"	[0.85 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_437:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_437:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_437:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.J: Trace Attempt  1	[23.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 24	[0.99 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_437"	[0.95 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_437:precondition1"	[0.00 s].
0.0.J: Trace Attempt  1	[23.04 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.J: Trace Attempt  1	[23.07 s]
0.0.N: Trace Attempt  1	[0.08 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2923:precondition1 (119) }
0.0.B: Trace Attempt  2	[0.07 s]
0.0.J: Trace Attempt 585	[23.09 s]
0.0.J: A trace with 585 cycles was found. [23.09 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 585 cycles was found for the property "ack_counter.v_ack_counter._assert_1752" in 23.05 s.
0.0.J: Trace Attempt 614	[23.12 s]
0.0.J: Trace Attempt  1	[23.12 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.J: Trace Attempt  1	[23.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.L: Trace Attempt  3	[22.40 s]
0.0.B: Trace Attempt  3	[0.13 s]
0.0.J: Trace Attempt  1	[23.18 s]
0.0.B: Trace Attempt  4	[0.15 s]
0.0.B: Trace Attempt  5	[0.17 s]
0.0.J: Trace Attempt  1	[23.23 s]
0.0.J: Trace Attempt  1	[23.26 s]
0.0.J: Trace Attempt  1	[23.29 s]
0.0.J: Trace Attempt  1	[23.31 s]
0.0.J: Trace Attempt  1	[23.34 s]
0.0.J: Trace Attempt  1	[23.36 s]
0.0.J: Trace Attempt  1	[23.39 s]
0.0.Bm: Trace Attempt 514	[265.80 s]
0.0.Bm: A trace with 514 cycles was found. [84.19 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 512 cycles was found for the property "ack_counter.v_ack_counter._assert_144" in 266.44 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 512 cycles was found for the property "ack_counter.v_ack_counter._assert_488" in 266.44 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 512 cycles was found for the property "ack_counter.v_ack_counter._assert_630" in 266.44 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 513 cycles was found for the property "ack_counter.v_ack_counter._assert_632" in 266.44 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 514 cycles was found for the property "ack_counter.v_ack_counter._assert_1717" in 266.44 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 513 cycles was found for the property "ack_counter.v_ack_counter._assert_1870" in 266.44 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 513 cycles was found for the property "ack_counter.v_ack_counter._assert_1877" in 266.44 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 514 cycles was found for the property "ack_counter.v_ack_counter._assert_2500" in 266.44 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 512 cycles was found for the property "ack_counter.v_ack_counter._assert_2987" in 266.44 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1853 <120> }
0.0.J: Trace Attempt  1	[23.41 s]
0.0.J: Trace Attempt  1	[23.44 s]
0.0.Bm: Trace Attempt 515	[266.99 s]
0.0.L: Trace Attempt  3	[22.70 s]
0.0.J: Trace Attempt  1	[23.50 s]
0.0.J: Trace Attempt  1	[23.56 s]
0.0.J: Trace Attempt  1	[23.58 s]
0.0.J: Trace Attempt  1	[23.61 s]
0.0.J: Trace Attempt  1	[23.64 s]
0: ProofGrid usable level: 1316
0.0.J: Trace Attempt  1	[23.67 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_617 <121> }
0.0.AM: Trace Attempt  1	[0.68 s]
0.0.J: Trace Attempt  1	[23.69 s]
0.0.J: Trace Attempt  1	[23.75 s]
0.0.L: Trace Attempt  3	[22.97 s]
0.0.J: Trace Attempt  1	[23.79 s]
0.0.AM: Trace Attempt  2	[0.81 s]
0.0.J: Trace Attempt  1	[23.83 s]
0.0.AM: Trace Attempt  3	[0.84 s]
0.0.J: Trace Attempt  1	[23.86 s]
0.0.J: Trace Attempt  1	[23.90 s]
0.0.J: Trace Attempt  1	[23.93 s]
0.0.J: Trace Attempt  1	[23.97 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2671:precondition1 (122) }
0.0.J: Trace Attempt  1	[24.00 s]
0.0.AM: Trace Attempt  8	[0.88 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_437:precondition1"	[1.01 s].
0.0.N: Trace Attempt 23	[0.79 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_437:precondition1"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_440"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.J: Trace Attempt  1	[24.02 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_440"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_440" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  3	[23.26 s]
0.0.J: Trace Attempt  1	[24.05 s]
0.0.B: Trace Attempt 20	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_437:precondition1"	[1.04 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_440"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[24.08 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.J: Trace Attempt  1	[24.11 s]
0.0.N: Trace Attempt  1	[0.08 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  5	[0.13 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.J: Trace Attempt  1	[24.17 s]
0.0.J: Trace Attempt  1	[24.20 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_98 <123> }
0.0.J: Trace Attempt  1	[24.24 s]
0.0.J: Trace Attempt  1	[24.27 s]
0.0.L: Trace Attempt  3	[23.49 s]
0.0.J: Trace Attempt  1	[24.30 s]
0.0.J: Trace Attempt  1	[24.32 s]
0.0.J: Trace Attempt  1	[24.35 s]
0.0.J: Trace Attempt  1	[24.39 s]
0.0.J: Trace Attempt  1	[24.43 s]
0.0.J: Trace Attempt  1	[24.45 s]
0.0.J: Trace Attempt  1	[24.48 s]
0.0.J: Trace Attempt  1	[24.51 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_722 <124> }
0.0.AM: Trace Attempt  1	[0.54 s]
0.0.J: Trace Attempt 602	[24.53 s]
0.0.J: A trace with 602 cycles was found. [24.53 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 602 cycles was found for the property "ack_counter.v_ack_counter._assert_1355" in 24.48 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 602 cycles was found for the property "ack_counter.v_ack_counter._assert_1544" in 24.48 s.
0.0.J: Trace Attempt 603	[24.56 s]
0.0.L: Trace Attempt  3	[23.82 s]
0.0.J: A trace with 603 cycles was found. [24.56 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 603 cycles was found for the property "ack_counter.v_ack_counter._assert_1390" in 24.59 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 603 cycles was found for the property "ack_counter.v_ack_counter._assert_1621" in 24.59 s.
0.0.J: Trace Attempt  1	[24.64 s]
0: ProofGrid usable level: 1312
0.0.AM: Trace Attempt  2	[0.67 s]
0.0.AM: Trace Attempt  3	[0.67 s]
0.0.J: Trace Attempt  1	[24.69 s]
0.0.AM: Trace Attempt  5	[0.70 s]
0.0.J: Trace Attempt  1	[24.76 s]
0.0.J: Trace Attempt  1	[24.79 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2806 <125> }
0.0.J: Trace Attempt  1	[24.86 s]
0.0.J: Trace Attempt  1	[24.91 s]
0.0.L: Trace Attempt  3	[24.15 s]
0.0.J: Trace Attempt  1	[24.94 s]
0.0.J: Trace Attempt  1	[24.97 s]
0.0.J: Trace Attempt  1	[25.00 s]
0.0.J: Trace Attempt  1	[25.02 s]
0.0.AM: Trace Attempt 11	[0.97 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_440"	[0.99 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_441"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt 24	[0.90 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_440"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_441"	[0.00 s].
0.0.J: Trace Attempt  1	[25.05 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_441" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.J: Trace Attempt  1	[25.08 s]
0.0.B: Trace Attempt 26	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_440"	[1.04 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_441"	[0.00 s].
0.0.Ht: Trace Attempt 517	[268.52 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2292 <126> }
0.0.J: Trace Attempt  1	[25.13 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.J: Trace Attempt  1	[25.17 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.B: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  3	[0.20 s]
0.0.J: Trace Attempt  1	[25.23 s]
0.0.L: Trace Attempt  3	[24.46 s]
0.0.B: Trace Attempt  4	[0.14 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.J: Trace Attempt  1	[25.26 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.J: Trace Attempt  1	[25.29 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.24 s]
0.0.N: Trace Attempt  4	[0.27 s]
0.0.Mpcustom4: Trace Attempt 12	[268.16 s]
0.0.J: Trace Attempt 612	[25.31 s]
0.0.J: A trace with 612 cycles was found. [25.31 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 612 cycles was found for the property "ack_counter.v_ack_counter._assert_1064" in 25.27 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 612 cycles was found for the property "ack_counter.v_ack_counter._assert_1723" in 25.27 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 612 cycles was found for the property "ack_counter.v_ack_counter._assert_1726" in 25.27 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 612 cycles was found for the property "ack_counter.v_ack_counter._assert_1727" in 25.27 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 612 cycles was found for the property "ack_counter.v_ack_counter._assert_1736" in 25.27 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 612 cycles was found for the property "ack_counter.v_ack_counter._assert_1754" in 25.27 s.
0.0.J: Trace Attempt 613	[25.35 s]
0.0.N: Trace Attempt  5	[0.30 s]
0.0.J: A trace with 613 cycles was found. [25.35 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 613 cycles was found for the property "ack_counter.v_ack_counter._assert_1555" in 25.43 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 613 cycles was found for the property "ack_counter.v_ack_counter._assert_1579" in 25.43 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 613 cycles was found for the property "ack_counter.v_ack_counter._assert_1633" in 25.43 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 613 cycles was found for the property "ack_counter.v_ack_counter._assert_1700" in 25.43 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 613 cycles was found for the property "ack_counter.v_ack_counter._assert_1709" in 25.43 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 613 cycles was found for the property "ack_counter.v_ack_counter._assert_1724" in 25.43 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 613 cycles was found for the property "ack_counter.v_ack_counter._assert_1732" in 25.43 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 613 cycles was found for the property "ack_counter.v_ack_counter._assert_1733" in 25.43 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 613 cycles was found for the property "ack_counter.v_ack_counter._assert_1735" in 25.43 s.
0.0.J: Trace Attempt  1	[25.42 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2527:precondition1 (127) }
0.0.J: Trace Attempt  1	[25.47 s]
0.0.L: Trace Attempt  3	[24.71 s]
0.0.J: Trace Attempt  1	[25.55 s]
0.0.J: Trace Attempt  1	[25.61 s]
0.0.J: Trace Attempt  1	[25.66 s]
0: ProofGrid usable level: 1297
0.0.AM: Trace Attempt  1	[0.67 s]
0.0.J: Trace Attempt  1	[25.72 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_204 <128> }
0.0.J: Trace Attempt  1	[25.75 s]
0.0.J: Trace Attempt  1	[25.77 s]
0.0.AM: Trace Attempt  2	[0.78 s]
0.0.AM: Trace Attempt  3	[0.78 s]
0.0.J: Trace Attempt  1	[25.80 s]
0.0.L: Trace Attempt  3	[25.07 s]
0.0.J: Trace Attempt  1	[25.86 s]
0.0.J: Trace Attempt  1	[25.91 s]
0.0.J: Trace Attempt  1	[25.95 s]
0.0.J: Trace Attempt  1	[25.97 s]
0.0.J: Trace Attempt  1	[26.00 s]
0.0.J: Trace Attempt  1	[26.02 s]
0.0.AM: Trace Attempt  7	[0.84 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_441"	[1.01 s].
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2781:precondition1 (129) }
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_442"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.J: Trace Attempt  1	[26.05 s]
0.0.N: Trace Attempt 12	[0.83 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_441"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_442"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_442" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.J: Trace Attempt  1	[26.08 s]
0.0.B: Trace Attempt 20	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_441"	[0.98 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_442"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[26.11 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.L: Trace Attempt  3	[25.38 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.J: Trace Attempt  1	[26.17 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  5	[0.17 s]
0.0.J: Trace Attempt  1	[26.22 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.J: Trace Attempt  1	[26.26 s]
0.0.N: Trace Attempt  1	[0.22 s]
0.0.J: Trace Attempt  1	[26.29 s]
0.0.J: Trace Attempt  1	[26.32 s]
0.0.N: Trace Attempt  2	[0.28 s]
0.0.N: Trace Attempt  3	[0.28 s]
0.0.J: Trace Attempt  1	[26.34 s]
0.0.N: Trace Attempt  4	[0.31 s]
0.0.J: Trace Attempt  1	[26.37 s]
0.0.U2: Trace Attempt 664	[26.38 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_718 <130> }
0.0.N: Trace Attempt  5	[0.35 s]
0.0.J: Trace Attempt  1	[26.43 s]
0.0.L: Trace Attempt  3	[25.68 s]
0.0.J: Trace Attempt  1	[26.46 s]
0.0.AM: Trace Attempt  1	[0.47 s]
0.0.J: Trace Attempt  1	[26.51 s]
0.0.J: Trace Attempt  1	[26.55 s]
0.0.J: Trace Attempt  1	[26.58 s]
0.0.AM: Trace Attempt  2	[0.57 s]
0.0.J: Trace Attempt  1	[26.61 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 22	[0.57 s]
0.0.N: A proof was found: No trace exists. [0.57 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_442" was proven in 0.57 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_442"	[0.57 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_442"	[0.60 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_443"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.J: Trace Attempt  1	[26.64 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_443"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_443" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 14	[0.48 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_442"	[0.57 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_443"	[0.00 s].
0.0.J: Trace Attempt  1	[26.67 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0: ProofGrid usable level: 1296
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.J: Trace Attempt  1	[26.70 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_317 <131> }
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.J: Trace Attempt  1	[26.73 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.J: Trace Attempt  1	[26.78 s]
0.0.L: Trace Attempt  3	[26.02 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.J: Trace Attempt  1	[26.84 s]
0.0.AM: Trace Attempt  5	[0.23 s]
0.0.J: Trace Attempt  1	[26.88 s]
0.0.J: Trace Attempt  1	[26.91 s]
0.0.J: Trace Attempt  1	[26.94 s]
0.0.J: Trace Attempt  1	[26.98 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_158 <132> }
0.0.J: Trace Attempt  1	[27.03 s]
0.0.L: Trace Attempt  3	[26.30 s]
0.0.AM: Trace Attempt  1	[0.42 s]
0.0.J: Trace Attempt  1	[27.08 s]
0.0.J: Trace Attempt  1	[27.11 s]
0.0.J: Trace Attempt  1	[27.14 s]
0.0.J: Trace Attempt  1	[27.18 s]
0.0.AM: Trace Attempt  2	[0.57 s]
0.0.AM: Trace Attempt  3	[0.57 s]
0.0.J: Trace Attempt  1	[27.28 s]
0.0.U2: Restart 4, Seed 138cdb82c
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1324 <133> }
0.0.AM: Trace Attempt  4	[0.67 s]
0.0.N: Trace Attempt  1	[0.68 s]
0.0.AM: Trace Attempt  5	[0.72 s]
0.0.J: Trace Attempt  1	[27.35 s]
0.0.N: Trace Attempt  2	[0.70 s]
0.0.N: Trace Attempt  3	[0.70 s]
0.0.L: Trace Attempt  3	[26.60 s]
0.0.J: Trace Attempt  1	[27.38 s]
0.0.J: Trace Attempt  1	[27.41 s]
0.0.J: Trace Attempt  1	[27.44 s]
0.0.N: Trace Attempt  4	[0.79 s]
0.0.N: Trace Attempt  5	[0.80 s]
0.0.J: Trace Attempt  1	[27.47 s]
0.0.J: Trace Attempt  1	[27.52 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2355 <134> }
0.0.AM: Trace Attempt 11	[0.97 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_443"	[1.02 s].
0.0.J: Trace Attempt  1	[27.64 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_446"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  7	[0.85 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_443"	[1.02 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_446"	[0.00 s].
0.0.Bm: Trace Attempt 527	[271.20 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_446" in 0.02 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.J: Trace Attempt  1	[27.68 s]
0.0.L: Trace Attempt  3	[26.91 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 21	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_443"	[1.03 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_446"	[0.00 s].
0.0.J: Trace Attempt  1	[27.73 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.J: Trace Attempt  1	[27.76 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.U2: Trace Attempt  1	[27.78 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  1	[0.16 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.J: Trace Attempt  1	[27.84 s]
0.0.B: Trace Attempt  5	[0.17 s]
0.0.N: Trace Attempt  2	[0.21 s]
0.0.N: Trace Attempt  3	[0.21 s]
0.0.J: Trace Attempt  1	[27.89 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_199 <135> }
0.0.J: Trace Attempt  1	[27.92 s]
0.0.U2: Trace Attempt  3	[27.96 s]
0.0.L: Trace Attempt  3	[27.18 s]
0.0.N: Trace Attempt  4	[0.29 s]
0.0.N: Trace Attempt  5	[0.30 s]
0.0.J: Trace Attempt  1	[27.99 s]
0.0.U2: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.U2: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_132" in 27.89 s.
INFO (IPF055): 0.0.U2: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_133" in 27.89 s.
INFO (IPF055): 0.0.U2: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_136" in 27.89 s.
INFO (IPF055): 0.0.U2: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_152" in 27.89 s.
INFO (IPF055): 0.0.U2: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_153" in 27.89 s.
INFO (IPF055): 0.0.U2: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_161" in 27.89 s.
INFO (IPF055): 0.0.U2: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_197" in 27.89 s.
INFO (IPF055): 0.0.U2: A counterexample (cex) with 3 cycles was found for the property "ack_counter.v_ack_counter._assert_3019" in 27.89 s.
0.0.J: Trace Attempt  1	[28.04 s]
0.0.J: Trace Attempt  1	[28.08 s]
0.0.U2: A trace with 8 cycles was found. [0.00 s]
INFO (IPF055): 0.0.U2: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_139" in 28.00 s.
INFO (IPF055): 0.0.U2: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_140" in 28.00 s.
INFO (IPF055): 0.0.U2: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_154" in 28.00 s.
INFO (IPF055): 0.0.U2: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_156" in 28.00 s.
INFO (IPF055): 0.0.U2: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_199" in 28.00 s.
INFO (IPF055): 0.0.U2: A counterexample (cex) with 6 cycles was found for the property "ack_counter.v_ack_counter._assert_518" in 28.00 s.
INFO (IPF055): 0.0.U2: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_519" in 28.00 s.
INFO (IPF055): 0.0.U2: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_1275" in 28.00 s.
INFO (IPF047): 0.0.U2: The cover property "ack_counter.v_ack_counter._assert_2094:precondition1" was covered in 7 cycles in 28.00 s.
INFO (IPF055): 0.0.U2: A counterexample (cex) with 5 cycles was found for the property "ack_counter.v_ack_counter._assert_2810" in 28.00 s.
0.0.J: Trace Attempt  1	[28.11 s]
0.0.J: Trace Attempt  1	[28.17 s]
0.0.AM: Trace Attempt  1	[0.54 s]
0.0.J: Trace Attempt  1	[28.20 s]
0.0.J: Trace Attempt  1	[28.24 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_516 <136> }
0.0.J: Trace Attempt  1	[28.32 s]
0.0.L: Trace Attempt  3	[27.57 s]
0.0.AM: Trace Attempt  2	[0.72 s]
0.0.AM: Trace Attempt  3	[0.72 s]
0.0.J: Trace Attempt  1	[28.38 s]
0.0.AM: Trace Attempt  4	[0.77 s]
0.0.J: Trace Attempt  1	[28.43 s]
0.0.J: Trace Attempt  1	[28.51 s]
0.0.J: Trace Attempt  1	[28.56 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2804 <137> }
0.0.AM: Trace Attempt  6	[0.83 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_446"	[0.99 s].
0.0.J: Trace Attempt  1	[28.65 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_447"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt 11	[0.95 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_446"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_447"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_447" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.J: Trace Attempt  1	[28.71 s]
0.0.L: Trace Attempt  3	[27.95 s]
0.0.B: Trace Attempt 20	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_446"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_447"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[28.75 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.J: Trace Attempt  1	[28.84 s]
0.0.N: Trace Attempt  1	[0.18 s]
0.0.N: Trace Attempt  2	[0.21 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.N: Trace Attempt  3	[0.21 s]
0.0.J: Trace Attempt  1	[28.90 s]
0.0.N: Trace Attempt  4	[0.25 s]
0.0.N: Trace Attempt  5	[0.26 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2805 <138> }
0.0.J: Trace Attempt  1	[28.97 s]
0.0.L: Trace Attempt  3	[28.20 s]
0.0.J: Trace Attempt  1	[29.09 s]
0.0.Ht: Trace Attempt 532	[272.60 s]
0.0.J: Trace Attempt  1	[29.16 s]
0.0.AM: Trace Attempt  1	[0.54 s]
0.0.J: Trace Attempt  1	[29.21 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2810 <139> }
0.0.L: Trace Attempt  3	[28.49 s]
0.0.AM: Trace Attempt  2	[0.62 s]
0.0.AM: Trace Attempt  3	[0.62 s]
0.0.J: Trace Attempt  1	[29.39 s]
0.0.J: Trace Attempt  1	[29.47 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2824 <140> }
0.0.L: Trace Attempt  3	[28.78 s]
0.0.J: Trace Attempt  1	[29.58 s]
0.0.J: Trace Attempt  1	[29.67 s]
0.0.AM: Trace Attempt 13	[0.83 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_447"	[1.04 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_454"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt 13	[0.82 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_447"	[1.04 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_454"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_454" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt 19	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_447"	[0.98 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_454"	[0.00 s].
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.AM: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.J: Trace Attempt  1	[29.76 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  4	[0.08 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2358 <141> }
0.0.B: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.L: Trace Attempt  3	[29.06 s]
0.0.AM: Trace Attempt  5	[0.14 s]
0.0.J: Trace Attempt  1	[29.89 s]
0.0.B: Trace Attempt  5	[0.18 s]
0.0.L: Trace Attempt  4	[29.20 s]
0.0.AM: Trace Attempt  1	[0.29 s]
0.0.J: Trace Attempt  1	[30.02 s]
0.0.AM: Trace Attempt  2	[0.35 s]
0.0.AM: Trace Attempt  3	[0.35 s]
0.0.AM: Trace Attempt  4	[0.41 s]
0.0.AM: Trace Attempt  5	[0.42 s]
0.0.J: Trace Attempt  1	[30.14 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_149 <143> }
0.0.L: Trace Attempt  3	[29.49 s]
0.0.J: Trace Attempt 713	[30.20 s]
0.0.J: A trace with 713 cycles was found. [30.20 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1718:precondition1" was covered in 713 cycles in 30.37 s.
0.0.J: Trace Attempt  1	[30.31 s]
0.0.J: Trace Attempt  1	[30.42 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1271 <144> }
0.0.N: Trace Attempt  1	[0.81 s]
0.0.J: Trace Attempt  1	[30.53 s]
0.0.N: Trace Attempt  2	[0.85 s]
0.0.N: Trace Attempt  3	[0.85 s]
0.0.L: Trace Attempt  3	[29.79 s]
0.0.N: Trace Attempt  4	[0.90 s]
0.0.N: Trace Attempt  5	[0.93 s]
0.0.AM: Trace Attempt 12	[0.71 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_454"	[1.14 s].
0.0.N: Trace Attempt  7	[0.96 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_454"	[1.17 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_455"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_455"	[0.00 s].
0: ProofGrid usable level: 1295
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.J: Trace Attempt 715	[30.60 s]
0.0.J: A trace with 715 cycles was found. [30.60 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_863:precondition1" was covered in 715 cycles in 30.86 s.
0.0.J: Trace Attempt  1	[30.71 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.04 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_455" in 0.15 s.
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_519 <145> }
0.0.B: Trace Attempt 20	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_454"	[1.34 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_455"	[0.00 s].
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.J: Trace Attempt  1	[30.82 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.L: Trace Attempt  3	[30.09 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.J: Trace Attempt  1	[30.90 s]
0.0.J: Trace Attempt  1	[31.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_515 <146> }
0.0.AM: Trace Attempt  1	[0.41 s]
0.0.J: Trace Attempt  1	[31.13 s]
0.0.L: Trace Attempt  3	[30.40 s]
0.0.AM: Trace Attempt  2	[0.48 s]
0.0.AM: Trace Attempt  3	[0.48 s]
0.0.J: Trace Attempt  1	[31.24 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2177 <147> }
0.0.J: Trace Attempt 714	[31.35 s]
0.0.J: A trace with 714 cycles was found. [31.35 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_171" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_172" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_173" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_175" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_176" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_177" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_180" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_185" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_186" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_187" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_188" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_190" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_401" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_406" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_407" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_413" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_414" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_416" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_417" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_455" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_462" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_692" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_693" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_694" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_743" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_754" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_760" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_763" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_784" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_786" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_892" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_893" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_894" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_908" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_913" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_1004" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_1026" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_1076" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_1080" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_1117" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_1118" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_1119" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_1135" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_1238" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_1284" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_1351" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_1354" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_1489" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_1551" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_1569" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_1595" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_1698" in 31.62 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 714 cycles was found for the property "ack_counter.v_ack_counter._assert_1819" in 31.62 s.
0.0.J: Trace Attempt 715	[31.47 s]
0.0.AM: Trace Attempt  7	[0.53 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_455"	[0.92 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_461:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 41	[0.72 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_455"	[0.92 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_461:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_461:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.L: Trace Attempt  3	[30.72 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 16	[0.65 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_455"	[0.77 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_461:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  4	[0.10 s]
0.0.J: A trace with 715 cycles was found. [31.47 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 715 cycles was found for the property "ack_counter.v_ack_counter._assert_1718" in 31.83 s.
0.0.B: Trace Attempt  1	[0.04 s]
0.0.L: Trace Attempt  4	[30.82 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.J: Trace Attempt 717	[31.58 s]
0.0.J: A trace with 717 cycles was found. [31.59 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 717 cycles was found for the property "ack_counter.v_ack_counter._assert_863" in 32.12 s.
0.0.J: Trace Attempt 720	[31.69 s]
0.0.N: Trace Attempt  1	[0.21 s]
0.0.B: Trace Attempt  5	[0.15 s]
0: ProofGrid usable level: 1239
0.0.N: Trace Attempt  2	[0.25 s]
0.0.N: Trace Attempt  3	[0.25 s]
0.0.N: Trace Attempt  5	[0.28 s]
0.0.J: A trace with 720 cycles was found. [31.69 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1634:precondition1" was covered in 720 cycles in 32.28 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1640:precondition1" was covered in 720 cycles in 32.28 s.
0.0.J: Trace Attempt  1	[31.79 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1270 <149> }
0.0.AM: Trace Attempt  1	[0.41 s]
0.0.J: Trace Attempt  1	[31.89 s]
0.0.L: Trace Attempt  3	[31.16 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.U2: Trace Attempt 274	[31.97 s]
0.0.AM: Trace Attempt  5	[0.50 s]
0.0.Bm: Trace Attempt 543	[275.52 s]
0.0.L: Trace Attempt  4	[31.25 s]
0.0.J: Trace Attempt 721	[32.00 s]
0.0.J: A trace with 721 cycles was found. [32.00 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1697:precondition1" was covered in 721 cycles in 32.43 s.
0.0.J: Trace Attempt  1	[32.11 s]
0.0.J: Trace Attempt  1	[32.19 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2148:precondition1 (151) }
0.0.J: Trace Attempt  1	[32.27 s]
0.0.L: Trace Attempt  3	[31.57 s]
0.0.J: Trace Attempt 723	[32.34 s]
0.0.J: A trace with 723 cycles was found. [32.34 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1771:precondition1" was covered in 723 cycles in 32.68 s.
0.0.J: Trace Attempt  1	[32.43 s]
0.0.N: Trace Attempt 17	[0.89 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_461:precondition1"	[1.07 s].
0.0.AM: Trace Attempt 14	[0.87 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_461:precondition1"	[1.07 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_468"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_468" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_468"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.J: Trace Attempt  1	[32.54 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 20	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_461:precondition1"	[1.08 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_468"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2362 <152> }
0.0.B: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.J: Trace Attempt  1	[32.62 s]
0.0.L: Trace Attempt  3	[31.86 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.J: Trace Attempt  1	[32.72 s]
0: ProofGrid usable level: 1235
0.0.J: Trace Attempt  1	[32.80 s]
0.0.J: Trace Attempt  1	[32.85 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1269 <153> }
0.0.J: Trace Attempt  1	[32.94 s]
0.0.AM: Trace Attempt  1	[0.44 s]
0.0.L: Trace Attempt  3	[32.24 s]
0.0.J: Trace Attempt  1	[33.03 s]
0.0.AM: Trace Attempt  2	[0.55 s]
0.0.AM: Trace Attempt  3	[0.55 s]
0.0.J: Trace Attempt  1	[33.11 s]
0.0.L: Trace Attempt  4	[32.37 s]
0.0.J: Trace Attempt  1	[33.18 s]
0.0.Ht: Trace Attempt 549	[276.75 s]
0.0.J: Trace Attempt 732	[33.27 s]
0.0.J: A trace with 732 cycles was found. [33.27 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1040:precondition1" was covered in 732 cycles in 33.25 s.
0.0.J: Trace Attempt  1	[33.33 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2488 <155> }
0.0.J: Trace Attempt  1	[33.42 s]
0.0.N: Trace Attempt 16	[0.69 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_468"	[0.69 s].
0.0.L: Trace Attempt  3	[32.76 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_468:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_468:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  9	[0.65 s]
0.0.AM: Per property time limit expired (1.00 s) [1.03 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_468"	[0.69 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_468:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.J: Trace Attempt 733	[33.49 s]
0.0.J: A trace with 733 cycles was found. [33.49 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1114:precondition1" was covered in 733 cycles in 33.55 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1145:precondition1" was covered in 733 cycles in 33.55 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1146:precondition1" was covered in 733 cycles in 33.55 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1147:precondition1" was covered in 733 cycles in 33.55 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1148:precondition1" was covered in 733 cycles in 33.55 s.
0.0.J: Trace Attempt  1	[33.58 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  1	[0.08 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.L: Trace Attempt  4	[32.86 s]
0.0.B: Trace Attempt 19	[1.03 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_468"	[0.83 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_468:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.J: Trace Attempt  1	[33.66 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.B: Trace Attempt  4	[0.07 s]
0: ProofGrid usable level: 1229
0.0.B: Trace Attempt  5	[0.09 s]
0.0.J: Trace Attempt 734	[33.74 s]
0.0.J: A trace with 734 cycles was found. [33.74 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1078:precondition1" was covered in 734 cycles in 33.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1081:precondition1" was covered in 734 cycles in 33.78 s.
0.0.J: Trace Attempt  1	[33.82 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2171 <157> }
0.0.L: Trace Attempt  3	[33.13 s]
0.0.J: Trace Attempt  1	[33.91 s]
0.0.J: Trace Attempt  1	[33.99 s]
0.0.L: Trace Attempt  4	[33.24 s]
0.0.J: Trace Attempt  1	[34.06 s]
0.0.J: Trace Attempt  1	[34.12 s]
0.0.AM: Trace Attempt  1	[0.60 s]
0.0.AM: Trace Attempt  2	[0.66 s]
0.0.AM: Trace Attempt  3	[0.67 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2497 <159> }
0.0.J: Trace Attempt 738	[34.19 s]
0.0.J: A trace with 738 cycles was found. [34.19 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1312" in 34.20 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1312:precondition1" was covered in 738 cycles in 34.20 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1338" in 34.20 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1338:precondition1" was covered in 738 cycles in 34.20 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2051" in 34.20 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2051:precondition1" was covered in 738 cycles in 34.20 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2224" in 34.20 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2224:precondition1" was covered in 738 cycles in 34.20 s.
0.0.L: Trace Attempt  3	[33.54 s]
0.0.J: A trace with 738 cycles was found. [34.26 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1806" in 34.36 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1806:precondition1" was covered in 738 cycles in 34.36 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1907" in 34.36 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1907:precondition1" was covered in 738 cycles in 34.36 s.
0.0.L: Trace Attempt  4	[33.66 s]
0.0.J: A trace with 738 cycles was found. [34.40 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1814" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1814:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1821" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1821:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1838" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1838:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1844" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1844:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1873" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1873:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1874" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1874:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1878" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1878:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1879" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1879:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1880" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1880:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1890" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1890:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1899" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1899:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1906" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1906:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1921" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1921:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1932" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1932:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1970" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1970:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2001" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2001:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2030" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2030:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2031" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2031:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2049" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2049:precondition1" was covered in 738 cycles in 34.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2062" in 34.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2062:precondition1" was covered in 738 cycles in 34.53 s.
0.0.N: Trace Attempt 36	[0.99 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_468:precondition1"	[1.18 s].
0.0.AM: Trace Attempt  8	[0.71 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_468:precondition1"	[1.18 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_475"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_475"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_475" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.Ht: A trace with 549 cycles was found. [277.03 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 549 cycles was found for the property "ack_counter.v_ack_counter._assert_2501" in 277.63 s.
0.0.B: Trace Attempt 23	[0.89 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_468:precondition1"	[1.09 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_475"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.J: A trace with 738 cycles was found. [34.51 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1837" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1837:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1872" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1872:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1881" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1881:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1882" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1882:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1883" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1883:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1920" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1920:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1922" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1922:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1936" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1936:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1937" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1937:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1947" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1947:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1955" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1955:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1968" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1968:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1975" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1975:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1981" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1981:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1984" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1984:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2003" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2003:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2035" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2035:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2047" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2047:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2063" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2063:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2065" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2065:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2080" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2080:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2083" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2083:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2110" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2110:precondition1" was covered in 738 cycles in 34.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2221" in 34.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2221:precondition1" was covered in 738 cycles in 34.83 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2223 <161> }
0.0.B: Trace Attempt  5	[0.07 s]
0.0.J: A trace with 738 cycles was found. [34.60 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1843" in 35.01 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1843:precondition1" was covered in 738 cycles in 35.01 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1861" in 35.01 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1861:precondition1" was covered in 738 cycles in 35.01 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1891" in 35.01 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1891:precondition1" was covered in 738 cycles in 35.01 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1982" in 35.01 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1982:precondition1" was covered in 738 cycles in 35.01 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1983" in 35.01 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1983:precondition1" was covered in 738 cycles in 35.01 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1985" in 35.01 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1985:precondition1" was covered in 738 cycles in 35.01 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2048" in 35.01 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2048:precondition1" was covered in 738 cycles in 35.01 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2109" in 35.01 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2109:precondition1" was covered in 738 cycles in 35.01 s.
0.0.N: Trace Attempt  1	[0.17 s]
0.0.L: Trace Attempt  3	[33.96 s]
0: ProofGrid usable level: 1110
0.0.N: Trace Attempt  2	[0.21 s]
0.0.N: Trace Attempt  3	[0.22 s]
0.0.J: A trace with 738 cycles was found. [34.71 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1933" in 35.27 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1933:precondition1" was covered in 738 cycles in 35.27 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1971" in 35.27 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1971:precondition1" was covered in 738 cycles in 35.27 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1986" in 35.27 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1986:precondition1" was covered in 738 cycles in 35.27 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2022" in 35.27 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2022:precondition1" was covered in 738 cycles in 35.27 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2023" in 35.27 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2023:precondition1" was covered in 738 cycles in 35.27 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2061" in 35.27 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2061:precondition1" was covered in 738 cycles in 35.27 s.
0.0.N: Trace Attempt  4	[0.26 s]
0.0.L: Trace Attempt  4	[34.07 s]
0.0.N: Trace Attempt  5	[0.30 s]
0.0.J: A trace with 738 cycles was found. [34.86 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1934" in 35.51 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1934:precondition1" was covered in 738 cycles in 35.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1972" in 35.51 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1972:precondition1" was covered in 738 cycles in 35.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2021" in 35.51 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2021:precondition1" was covered in 738 cycles in 35.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2034" in 35.51 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2034:precondition1" was covered in 738 cycles in 35.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2036" in 35.51 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2036:precondition1" was covered in 738 cycles in 35.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2037" in 35.51 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2037:precondition1" was covered in 738 cycles in 35.51 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Bm: Trace Attempt 549	[277.01 s]
0.0.Bm: A trace with 549 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 549 cycles was found for the property "ack_counter.v_ack_counter._assert_305" in 278.77 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 549 cycles was found for the property "ack_counter.v_ack_counter._assert_469" in 278.77 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 549 cycles was found for the property "ack_counter.v_ack_counter._assert_546" in 278.77 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 549 cycles was found for the property "ack_counter.v_ack_counter._assert_1534" in 278.77 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 549 cycles was found for the property "ack_counter.v_ack_counter._assert_1567" in 278.77 s.
0.0.AM: Trace Attempt  1	[0.60 s]
0.0.AM: Trace Attempt  2	[0.71 s]
0.0.AM: Trace Attempt  3	[0.72 s]
0.0.J: A trace with 738 cycles was found. [34.95 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1973" in 35.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1973:precondition1" was covered in 738 cycles in 35.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1974" in 35.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1974:precondition1" was covered in 738 cycles in 35.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2004" in 35.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2004:precondition1" was covered in 738 cycles in 35.83 s.
0.0.J: A trace with 738 cycles was found. [35.06 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1976" in 36.00 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1976:precondition1" was covered in 738 cycles in 36.00 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1987" in 36.00 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1987:precondition1" was covered in 738 cycles in 36.00 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2020" in 36.00 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2020:precondition1" was covered in 738 cycles in 36.00 s.
0.0.Bm: Trace Attempt 550	[278.56 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2566:precondition1 (163) }
0.0.L: Trace Attempt  3	[34.38 s]
0.0.L: Trace Attempt  4	[34.48 s]
0.0.Mpcustom4: A proof was found: No trace exists. [268.79 s]
INFO (IPF057): 0.0.Mpcustom4: The property "ack_counter.v_ack_counter._assert_1213" was proven in 277.46 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 738 cycles was found. [35.29 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2093" in 36.24 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2093:precondition1" was covered in 738 cycles in 36.24 s.
0: ProofGrid usable level: 1071
0.0.N: Trace Attempt 12	[0.86 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_475"	[1.67 s].
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2291 <165> }
0.0.L: Trace Attempt  3	[34.80 s]
0.0.L: Trace Attempt  4	[34.89 s]
0.0.B: Trace Attempt 26	[1.03 s]
0.0.B: Per property time limit expired (1.00 s) [1.07 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_475"	[1.73 s].
0.0.AM: Trace Attempt 12	[0.99 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_475"	[1.81 s].
0.0.J: Trace Attempt  1	[35.39 s]
0.0.J: Trace Attempt 738	[35.50 s]
0.0.J: A trace with 738 cycles was found. [35.50 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1860" in 36.54 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1860:precondition1" was covered in 738 cycles in 36.54 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: A trace with 738 cycles was found. [35.59 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_1988" in 36.68 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1988:precondition1" was covered in 738 cycles in 36.68 s.
0.0.U2: Trace Attempt 520	[35.99 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_490"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_490" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2149:precondition1 (167) }
0.0.L: Trace Attempt  3	[35.17 s]
0.0.L: Trace Attempt  4	[35.25 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2511 <169> }
0.0.L: Trace Attempt  3	[35.49 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_490"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_490"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.AM: Trace Attempt  4	[0.17 s]
0.0.AM: Trace Attempt  5	[0.19 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 16	[0.42 s]
0.0.AM: A proof was found: No trace exists. [0.46 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_490" was proven in 0.00 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_490"	[0.00 s].
0.0.J: A trace with 738 cycles was found. [35.74 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2050" in 36.91 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2050:precondition1" was covered in 738 cycles in 36.91 s.
0.0.J: A trace with 738 cycles was found. [35.88 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2052" in 37.09 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2052:precondition1" was covered in 738 cycles in 37.09 s.
0.0.J: Trace Attempt  1	[36.27 s]
0.0.L: Trace Attempt  4	[35.56 s]
0.0.B: Trace Attempt 23	[0.53 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_490"	[0.39 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_498"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_498"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt 38	[0.56 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_490"	[0.39 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_498"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_498" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt  1	[0.07 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.B: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 738	[36.36 s]
0.0.J: A trace with 738 cycles was found. [36.36 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2032" in 37.33 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2032:precondition1" was covered in 738 cycles in 37.33 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2033" in 37.33 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2033:precondition1" was covered in 738 cycles in 37.33 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2081" in 37.33 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2081:precondition1" was covered in 738 cycles in 37.33 s.
0: ProofGrid usable level: 1056
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2506 <171> }
0.0.L: Trace Attempt  3	[35.87 s]
0.0.L: Trace Attempt  4	[35.97 s]
0.0.B: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  4	[0.17 s]
0.0.B: Trace Attempt  5	[0.18 s]
0.0.AM: Trace Attempt  1	[0.52 s]
0.0.J: A trace with 738 cycles was found. [36.51 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2038" in 37.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2038:precondition1" was covered in 738 cycles in 37.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2064" in 37.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2064:precondition1" was covered in 738 cycles in 37.53 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2066" in 37.53 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2066:precondition1" was covered in 738 cycles in 37.53 s.
0.0.J: Trace Attempt  1	[36.57 s]
0.0.J: Trace Attempt 738	[36.63 s]
0.0.J: A trace with 738 cycles was found. [36.63 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 738 cycles was found for the property "ack_counter.v_ack_counter._assert_2082" in 37.66 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2082:precondition1" was covered in 738 cycles in 37.66 s.
0.0.J: Trace Attempt  1	[36.91 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2504 <173> }
0.0.AM: Trace Attempt  2	[0.65 s]
0.0.AM: Trace Attempt  3	[0.65 s]
0.0.J: Trace Attempt  1	[37.00 s]
0.0.L: Trace Attempt  3	[36.29 s]
0.0.J: Trace Attempt  1	[37.07 s]
0.0.J: Trace Attempt  1	[37.17 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2691 <174> }
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.J: Trace Attempt 741	[37.23 s]
0.0.J: A trace with 741 cycles was found. [37.23 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1280:precondition1" was covered in 741 cycles in 37.93 s.
0.0.J: Trace Attempt  1	[37.30 s]
0.0.N: Trace Attempt 25	[0.82 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_498"	[0.83 s].
0.0.Ht: Trace Attempt 563	[280.78 s]
0.0.L: Trace Attempt  3	[36.61 s]
0.0.L: Trace Attempt  4	[36.64 s]
0.0.B: Trace Attempt 26	[0.99 s]
0.0.B: Per property time limit expired (1.00 s) [1.07 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_498"	[0.84 s].
0.0.AM: Trace Attempt  9	[0.74 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_498"	[0.84 s].
0.0.J: Trace Attempt  1	[37.35 s]
0.0.J: Trace Attempt  1	[37.43 s]
0.0.J: Trace Attempt  1	[37.48 s]
0.0.J: Trace Attempt  1	[37.51 s]
0.0.J: Trace Attempt  1	[37.54 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_498:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_498:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_498:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_498:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.J: Trace Attempt  1	[37.61 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2640 <176> }
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.J: Trace Attempt 747	[37.65 s]
0.0.J: A trace with 747 cycles was found. [37.65 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1332:precondition1" was covered in 747 cycles in 38.06 s.
0.0.J: Trace Attempt  1	[37.73 s]
0.0.L: Trace Attempt  3	[36.97 s]
0.0.J: Trace Attempt  1	[37.86 s]
0: ProofGrid usable level: 1046
0.0.J: Trace Attempt  1	[37.99 s]
0.0.J: Trace Attempt  1	[38.09 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2613 <177> }
0.0.L: Trace Attempt  3	[37.43 s]
0.0.J: Trace Attempt 750	[38.16 s]
0.0.J: A trace with 750 cycles was found. [38.16 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_214:precondition1" was covered in 750 cycles in 38.32 s.
0.0.J: Trace Attempt  1	[38.26 s]
0.0.J: Trace Attempt  1	[38.37 s]
0.0.AM: Trace Attempt  1	[0.94 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2507 <178> }
0.0.L: Trace Attempt  3	[37.77 s]
0.0.N: Trace Attempt 29	[0.93 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_498:precondition1"	[0.48 s].
0.0.J: Trace Attempt 751	[38.45 s]
0.0.J: A trace with 751 cycles was found. [38.45 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_884:precondition1" was covered in 751 cycles in 38.55 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_885:precondition1" was covered in 751 cycles in 38.55 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_886:precondition1" was covered in 751 cycles in 38.55 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_887:precondition1" was covered in 751 cycles in 38.55 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_890:precondition1" was covered in 751 cycles in 38.55 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1437:precondition1" was covered in 751 cycles in 38.55 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1440:precondition1" was covered in 751 cycles in 38.55 s.
0.0.J: Trace Attempt  1	[38.55 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_508"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_508" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  2	[1.06 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_498:precondition1"	[0.63 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_508"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.B: Trace Attempt 22	[1.02 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_498:precondition1"	[0.63 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_508"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.J: Trace Attempt  1	[38.65 s]
0.0.N: Trace Attempt  2	[0.09 s]
0.0.N: Trace Attempt  3	[0.09 s]
0.0.L: Trace Attempt  4	[37.90 s]
0.0.B: Trace Attempt  1	[0.05 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.AM: Trace Attempt  5	[0.15 s]
0.0.B: Trace Attempt  5	[0.17 s]
0.0.J: Trace Attempt 752	[38.73 s]
0.0.J: A trace with 752 cycles was found. [38.73 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_230:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_231:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_232:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_233:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_508:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_509:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_510:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_524:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_535:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_959:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_960:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_961:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_972:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_989:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1209:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1211:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1231:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1232:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1235:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1450:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1453:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1454:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1455:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1500:precondition1" was covered in 752 cycles in 38.78 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_560:precondition1" was covered in 752 cycles in 38.78 s.
0.0.J: Trace Attempt  1	[38.84 s]
0: ProofGrid usable level: 1014
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2615 <180> }
0.0.J: Trace Attempt  1	[38.95 s]
0.0.L: Trace Attempt  3	[38.22 s]
0.0.J: Trace Attempt 753	[39.05 s]
0.0.J: A trace with 753 cycles was found. [39.05 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_241:precondition1" was covered in 753 cycles in 39.16 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_242:precondition1" was covered in 753 cycles in 39.16 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_243:precondition1" was covered in 753 cycles in 39.16 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_244:precondition1" was covered in 753 cycles in 39.16 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_245:precondition1" was covered in 753 cycles in 39.16 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_559:precondition1" was covered in 753 cycles in 39.16 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_623:precondition1" was covered in 753 cycles in 39.16 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_624:precondition1" was covered in 753 cycles in 39.16 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_635:precondition1" was covered in 753 cycles in 39.16 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_640:precondition1" was covered in 753 cycles in 39.16 s.
0.0.J: Trace Attempt  1	[39.16 s]
0.0.Bm: Trace Attempt 569	[282.72 s]
0.0.J: Trace Attempt  1	[39.23 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2782:precondition1 (181) }
0.0.AM: Trace Attempt  1	[0.68 s]
0.0.L: Trace Attempt  3	[38.59 s]
0.0.AM: Trace Attempt  2	[0.81 s]
0.0.J: Trace Attempt 754	[39.34 s]
0.0.J: A trace with 754 cycles was found. [39.34 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_261:precondition1" was covered in 754 cycles in 39.48 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_262:precondition1" was covered in 754 cycles in 39.48 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_555:precondition1" was covered in 754 cycles in 39.48 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_642:precondition1" was covered in 754 cycles in 39.48 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_716:precondition1" was covered in 754 cycles in 39.48 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1303:precondition1" was covered in 754 cycles in 39.48 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1901:precondition1" was covered in 754 cycles in 39.48 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_643:precondition1" was covered in 754 cycles in 39.48 s.
0.0.J: Trace Attempt  1	[39.42 s]
0.0.AM: Trace Attempt  3	[0.81 s]
0.0.AM: Trace Attempt  5	[0.85 s]
0.0.J: Trace Attempt  1	[39.55 s]
0.0.N: Trace Attempt 49	[0.96 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_508"	[1.02 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_508"	[1.02 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_509"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_509"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_509" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2449:precondition1 (182) }
0.0.B: Trace Attempt 18	[0.89 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_508"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_509"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.J: Trace Attempt 755	[39.65 s]
0.0.J: A trace with 755 cycles was found. [39.65 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_264:precondition1" was covered in 755 cycles in 39.74 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_557:precondition1" was covered in 755 cycles in 39.74 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_647:precondition1" was covered in 755 cycles in 39.74 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_648:precondition1" was covered in 755 cycles in 39.74 s.
0.0.J: Trace Attempt  1	[39.71 s]
0.0.L: Trace Attempt  3	[38.96 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  1	[0.18 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.J: Trace Attempt  1	[39.80 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.24 s]
0.0.L: Trace Attempt  4	[39.07 s]
0: ProofGrid usable level: 998
0.0.J: Trace Attempt  1	[39.93 s]
0.0.J: Trace Attempt  1	[39.98 s]
0.0.U2: Trace Attempt 879	[40.06 s]
0.0.AM: Trace Attempt  1	[0.50 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2449 <184> }
0.0.AM: Trace Attempt  2	[0.59 s]
0.0.AM: Trace Attempt  3	[0.59 s]
0.0.J: Trace Attempt 756	[40.05 s]
0.0.J: A trace with 756 cycles was found. [40.05 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_556:precondition1" was covered in 756 cycles in 40.12 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_649:precondition1" was covered in 756 cycles in 40.12 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_650:precondition1" was covered in 756 cycles in 40.12 s.
0.0.J: Trace Attempt  1	[40.16 s]
0.0.L: Trace Attempt  3	[39.41 s]
0.0.J: Trace Attempt  1	[40.19 s]
0.0.J: Trace Attempt  1	[40.23 s]
0.0.J: Trace Attempt  1	[40.26 s]
0.0.J: Trace Attempt  1	[40.32 s]
0.0.J: Trace Attempt 760	[40.35 s]
0.0.J: A trace with 760 cycles was found. [40.35 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1603:precondition1" was covered in 760 cycles in 40.39 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1608:precondition1" was covered in 760 cycles in 40.39 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1616:precondition1" was covered in 760 cycles in 40.39 s.
0.0.J: Trace Attempt  1	[40.43 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2781 <185> }
0.0.Mpcustom4: Trace Attempt 13	[283.30 s]
0.0.J: Trace Attempt  1	[40.51 s]
0.0.L: Trace Attempt  3	[39.74 s]
0.0.AM: Trace Attempt 12	[0.90 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_509"	[0.88 s].
0.0.N: Trace Attempt 12	[0.44 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_509"	[0.88 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_510"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.J: Trace Attempt  1	[40.59 s]
0.0.L: Trace Attempt  4	[39.84 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_510"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_510" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.B: Trace Attempt 20	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_509"	[0.95 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_510"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.J: Trace Attempt 762	[40.65 s]
0.0.J: A trace with 762 cycles was found. [40.66 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1694:precondition1" was covered in 762 cycles in 40.76 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1761:precondition1" was covered in 762 cycles in 40.76 s.
0.0.J: Trace Attempt  1	[40.75 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  2	[0.18 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.16 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.N: Trace Attempt  3	[0.16 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.J: Trace Attempt  1	[40.84 s]
0: ProofGrid usable level: 991
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2487 <187> }
0.0.J: Trace Attempt  1	[40.94 s]
0.0.AM: Trace Attempt  1	[0.44 s]
0.0.L: Trace Attempt  3	[40.25 s]
0.0.J: Trace Attempt 764	[41.04 s]
0.0.J: A trace with 764 cycles was found. [41.04 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2132:precondition1" was covered in 764 cycles in 41.06 s.
0.0.J: Trace Attempt  1	[41.11 s]
0.0.AM: Trace Attempt  2	[0.53 s]
0.0.AM: Trace Attempt  3	[0.53 s]
0.0.J: Trace Attempt  1	[41.21 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2524:precondition1 (188) }
0.0.L: Trace Attempt  3	[40.58 s]
0.0.J: Trace Attempt 765	[41.30 s]
0.0.J: A trace with 765 cycles was found. [41.30 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1836:precondition1" was covered in 765 cycles in 41.34 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1969:precondition1" was covered in 765 cycles in 41.34 s.
0.0.J: Trace Attempt  1	[41.38 s]
0.0.J: Trace Attempt  1	[41.44 s]
0.0.L: Trace Attempt  4	[40.68 s]
0.0.AM: Trace Attempt 13	[0.92 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_510"	[0.87 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_521"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.J: Trace Attempt 766	[41.51 s]
0.0.J: A trace with 766 cycles was found. [41.51 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_330:precondition1" was covered in 766 cycles in 41.58 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_686:precondition1" was covered in 766 cycles in 41.58 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1121:precondition1" was covered in 766 cycles in 41.58 s.
0.0.J: Trace Attempt  1	[41.62 s]
0.0.N: Trace Attempt 38	[0.96 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_510"	[1.03 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_521"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_521" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.J: Trace Attempt  1	[41.66 s]
0.0.B: Trace Attempt 23	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_510"	[1.02 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_521"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.09 s]
0.0.N: Trace Attempt  2	[0.09 s]
0.0.N: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2544 <190> }
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.J: Trace Attempt 767	[41.74 s]
0.0.J: A trace with 767 cycles was found. [41.74 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2076:precondition1" was covered in 767 cycles in 41.76 s.
0.0.AM: Trace Attempt  2	[0.19 s]
0.0.AM: Trace Attempt  3	[0.20 s]
0.0.J: Trace Attempt  1	[41.80 s]
0.0.L: Trace Attempt  3	[41.05 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.AM: Trace Attempt  5	[0.26 s]
0.0.J: Trace Attempt  1	[41.88 s]
0.0.L: Trace Attempt  4	[41.12 s]
0: ProofGrid usable level: 984
0.0.J: Trace Attempt 768	[41.93 s]
0.0.J: A trace with 768 cycles was found. [41.93 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_856:precondition1" was covered in 768 cycles in 42.01 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_858:precondition1" was covered in 768 cycles in 42.01 s.
0.0.J: Trace Attempt  1	[42.02 s]
0.0.AM: Trace Attempt  1	[0.47 s]
0.0.J: Trace Attempt  1	[42.09 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2880 <192> }
0.0.AM: Trace Attempt  2	[0.56 s]
0.0.AM: Trace Attempt  3	[0.58 s]
0.0.AM: Trace Attempt  5	[0.59 s]
0.0.J: Trace Attempt  1	[42.20 s]
0.0.L: Trace Attempt  3	[41.44 s]
0.0.J: Trace Attempt 770	[42.31 s]
0.0.J: A trace with 770 cycles was found. [42.31 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_329:precondition1" was covered in 770 cycles in 42.40 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_994:precondition1" was covered in 770 cycles in 42.40 s.
0.0.J: Trace Attempt  1	[42.41 s]
0.0.J: Trace Attempt  1	[42.50 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2610 <193> }
0.0.L: Trace Attempt  3	[41.81 s]
0.0.AM: Trace Attempt  9	[0.71 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_521"	[1.01 s].
0.0.N: Trace Attempt 48	[0.94 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_521"	[0.87 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_524"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_524" in 0.00 s.
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_524"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.B: Trace Attempt 22	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_521"	[0.91 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_524"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.J: Trace Attempt 771	[42.60 s]
0.0.J: A trace with 771 cycles was found. [42.60 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_931:precondition1" was covered in 771 cycles in 42.64 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_934:precondition1" was covered in 771 cycles in 42.64 s.
0.0.J: Trace Attempt  1	[42.68 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.L: Trace Attempt  4	[41.91 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  4	[0.18 s]
0.0.J: Trace Attempt  1	[42.80 s]
0.0.N: Trace Attempt  1	[0.25 s]
0.0.J: Trace Attempt  1	[42.88 s]
0: ProofGrid usable level: 980
0.0.N: Trace Attempt  2	[0.32 s]
0.0.N: Trace Attempt  3	[0.32 s]
0.0.U2: Trace Attempt 1006	[41.62 s]
0.0.U2: A trace with 1006 cycles was found. [42.68 s]
INFO (IPF047): 0.0.U2: The cover property "ack_counter.v_ack_counter._assert_659:precondition1" was covered in 1000 cycles in 43.06 s.
INFO (IPF047): 0.0.U2: The cover property "ack_counter.v_ack_counter._assert_660:precondition1" was covered in 1000 cycles in 43.06 s.
INFO (IPF047): 0.0.U2: The cover property "ack_counter.v_ack_counter._assert_661:precondition1" was covered in 1000 cycles in 43.06 s.
INFO (IPF047): 0.0.U2: The cover property "ack_counter.v_ack_counter._assert_669:precondition1" was covered in 1000 cycles in 43.06 s.
INFO (IPF047): 0.0.U2: The cover property "ack_counter.v_ack_counter._assert_679:precondition1" was covered in 1000 cycles in 43.06 s.
INFO (IPF047): 0.0.U2: The cover property "ack_counter.v_ack_counter._assert_713:precondition1" was covered in 1000 cycles in 43.06 s.
0.0.N: Trace Attempt  4	[0.32 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2466:precondition1 (195) }
0.0.L: Trace Attempt  3	[42.20 s]
0.0.AM: Trace Attempt  1	[0.39 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.AM: Trace Attempt  4	[0.48 s]
0.0.J: Trace Attempt  1	[42.96 s]
0.0.J: Trace Attempt  1	[43.01 s]
0.0.U2: Restart 5, Seed 11d4913de
0.0.L: Trace Attempt  4	[42.31 s]
0.0.J: Trace Attempt  1	[43.14 s]
0.0.Bm: Trace Attempt 577	[286.89 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2466 <197> }
0.0.J: Trace Attempt 776	[43.26 s]
0.0.J: A trace with 776 cycles was found. [0.00 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_659:precondition1" was covered in 776 cycles in 43.35 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_660:precondition1" was covered in 776 cycles in 43.35 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_661:precondition1" was covered in 776 cycles in 43.35 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_669:precondition1" was covered in 776 cycles in 43.35 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_679:precondition1" was covered in 776 cycles in 43.35 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_713:precondition1" was covered in 776 cycles in 43.35 s.
0.0.J: Trace Attempt  1	[43.38 s]
0.0.L: Trace Attempt  3	[42.69 s]
0.0.J: Trace Attempt  1	[43.47 s]
0.0.U2: Trace Attempt  1	[43.54 s]
0.0.L: Trace Attempt  4	[42.78 s]
0.0.AM: Trace Attempt 11	[0.83 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_524"	[1.04 s].
0.0.N: Trace Attempt 15	[0.90 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_524"	[1.04 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_531"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_531"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_531" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.J: Trace Attempt 776	[43.58 s]
0.0.J: A trace with 776 cycles was found. [43.58 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_214" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_230" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_231" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_232" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_233" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_241" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_242" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_243" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_244" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_261" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_262" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_264" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_329" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_508" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_509" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_510" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_524" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_555" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_556" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_557" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_559" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_716" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_884" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_885" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_886" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_887" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_959" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_960" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_961" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_972" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_994" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1078" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1081" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1114" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1145" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1146" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1147" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1211" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1231" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1232" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1235" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1280" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1303" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1332" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1440" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1450" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1453" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1454" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1455" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1608" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1616" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1694" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1761" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1836" in 43.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 776 cycles was found for the property "ack_counter.v_ack_counter._assert_1969" in 43.67 s.
0.0.J: Trace Attempt 777	[43.69 s]
0.0.J: Trace Attempt  1	[43.69 s]
0.0.B: Trace Attempt 24	[0.99 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_524"	[1.23 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_531"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.09 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.J: Trace Attempt  1	[43.78 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 15	[0.15 s]
0.0.N: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_531" was proven in 0.25 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_531"	[0.25 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_531"	[0.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_536:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_562:precondition1"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_536:precondition1" in 0.00 s.
0.0.B: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_562:precondition1" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_531"	[0.33 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_536:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_562:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.U2: Trace Attempt  3	[43.84 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_536:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_562:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2607 <199> }
0.0.B: Trace Attempt  4	[0.07 s]
0.0.J: Trace Attempt  1	[43.88 s]
0.0.AM: Trace Attempt  1	[0.06 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.L: Trace Attempt  3	[43.14 s]
0: ProofGrid usable level: 918
0.0.J: Trace Attempt  1	[43.97 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.L: Trace Attempt  4	[43.24 s]
0.0.AM: Trace Attempt  3	[0.22 s]
0.0.AM: Trace Attempt  5	[0.22 s]
0.0.J: Trace Attempt  1	[44.07 s]
0.0.N: Trace Attempt  1	[0.24 s]
0.0.N: Trace Attempt  2	[0.29 s]
0.0.N: Trace Attempt  3	[0.29 s]
0.0.N: Trace Attempt  5	[0.32 s]
0.0.J: Trace Attempt  1	[44.17 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2157:precondition1 (201) }
0.0.L: Trace Attempt  3	[43.60 s]
0.0.J: Trace Attempt 720	[44.25 s]
0.0.J: A trace with 720 cycles was found. [44.25 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 720 cycles was found for the property "ack_counter.v_ack_counter._assert_1634" in 44.30 s.
0.0.J: Trace Attempt 721	[44.38 s]
0.0.L: Trace Attempt  4	[43.71 s]
0.0.AM: Trace Attempt  1	[0.67 s]
0.0.J: A trace with 721 cycles was found. [44.38 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 721 cycles was found for the property "ack_counter.v_ack_counter._assert_1697" in 44.54 s.
0.0.AM: Trace Attempt  2	[0.79 s]
0.0.AM: Trace Attempt  3	[0.79 s]
0.0.J: Trace Attempt 723	[44.50 s]
0.0.J: A trace with 723 cycles was found. [44.50 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 723 cycles was found for the property "ack_counter.v_ack_counter._assert_1771" in 44.73 s.
0.0.J: Trace Attempt 781	[44.63 s]
0.0.J: Trace Attempt  1	[44.63 s]
0.0.AM: Trace Attempt  5	[0.82 s]
0.0.J: Trace Attempt  1	[44.76 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2210 <203> }
0.0.N: Trace Attempt 14	[0.96 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_536:precondition1"	[1.07 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_562:precondition1"	[1.07 s].
0.0.AM: Trace Attempt  6	[0.86 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_536:precondition1"	[1.08 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_562:precondition1"	[1.08 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_551"	[0.00 s].
0.0.J: Trace Attempt  1	[44.85 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_551"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_551" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  3	[44.13 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt 21	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_536:precondition1"	[1.16 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_562:precondition1"	[1.16 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_551"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[44.92 s]
0: ProofGrid usable level: 915
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.L: Trace Attempt  4	[44.23 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.AM: Trace Attempt  5	[0.18 s]
0.0.J: Trace Attempt  1	[45.02 s]
0.0.J: Trace Attempt  1	[45.13 s]
0.0.J: Trace Attempt  1	[45.20 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2209 <205> }
0.0.J: Trace Attempt  1	[45.27 s]
0.0.L: Trace Attempt  3	[44.54 s]
0.0.J: Trace Attempt  1	[45.40 s]
0.0.N: Trace Attempt  1	[0.59 s]
0.0.N: Trace Attempt  2	[0.62 s]
0.0.N: Trace Attempt  3	[0.62 s]
0.0.N: Trace Attempt  5	[0.62 s]
0.0.J: Trace Attempt  1	[45.50 s]
0.0.J: Trace Attempt  1	[45.59 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2465 <206> }
0.0.AM: Trace Attempt  1	[0.81 s]
0.0.J: Trace Attempt  1	[45.72 s]
0.0.L: Trace Attempt  3	[44.99 s]
0.0.AM: Trace Attempt  2	[0.96 s]
0.0.AM: Trace Attempt  3	[0.96 s]
0.0.AM: Trace Attempt  5	[0.97 s]
0.0.J: Trace Attempt  1	[45.82 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_551"	[0.75 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_551:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_576:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  9	[0.69 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_551"	[0.78 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_551:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_576:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_551:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_576:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 20	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_551"	[0.80 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_551:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_576:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.J: Trace Attempt  1	[45.94 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.AM: Trace Attempt  5	[0.15 s]
0.0.J: Trace Attempt 721	[45.99 s]
0.0.J: A trace with 721 cycles was found. [45.99 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 721 cycles was found for the property "ack_counter.v_ack_counter._assert_2055" in 46.13 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 721 cycles was found for the property "ack_counter.v_ack_counter._assert_2086" in 46.13 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 721 cycles was found for the property "ack_counter.v_ack_counter._assert_2102" in 46.13 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2744 <207> }
0.0.J: Trace Attempt 765	[46.20 s]
0.0.J: Trace Attempt  1	[46.20 s]
0.0.L: Trace Attempt  3	[45.49 s]
0.0.J: Trace Attempt  1	[46.28 s]
0.0.J: Trace Attempt  1	[46.41 s]
0.0.J: Trace Attempt  1	[46.49 s]
0.0.AM: Trace Attempt  1	[0.63 s]
0.0.N: Trace Attempt  1	[0.62 s]
0.0.AM: Trace Attempt  2	[0.72 s]
0.0.AM: Trace Attempt  3	[0.72 s]
0.0.N: Trace Attempt  2	[0.70 s]
0.0.N: Trace Attempt  3	[0.70 s]
0.0.N: Trace Attempt  5	[0.71 s]
0.0.J: Trace Attempt  1	[46.60 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2673:precondition1 (208) }
0.0.AM: Trace Attempt  5	[0.78 s]
0.0.J: Trace Attempt  1	[46.69 s]
0.0.L: Trace Attempt  3	[45.91 s]
0.0.J: Trace Attempt  1	[46.75 s]
0.0.L: Trace Attempt  4	[46.01 s]
0.0.J: Trace Attempt  1	[46.86 s]
0.0.AM: Trace Attempt  7	[0.80 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_551:precondition1"	[1.02 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_576:precondition1"	[1.02 s].
0.0.J: Trace Attempt  1	[46.90 s]
0.0.N: Trace Attempt  9	[0.75 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_551:precondition1"	[1.02 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_576:precondition1"	[1.02 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_553"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_553" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_553"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 21	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_551:precondition1"	[1.02 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_576:precondition1"	[1.02 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_553"	[0.00 s].
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0: ProofGrid usable level: 912
0.0.J: Trace Attempt  1	[46.95 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  1	[0.05 s]
0.0.J: Trace Attempt  1	[46.98 s]
0.0.B: Trace Attempt  2	[0.09 s]
0.0.J: Trace Attempt  1	[47.03 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.Mpcustom4: Trace Attempt 14	[289.90 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2481:precondition1 (210) }
0.0.B: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  4	[0.15 s]
0.0.J: Trace Attempt  1	[47.09 s]
0.0.AM: Trace Attempt  5	[0.21 s]
0.0.N: Trace Attempt  1	[0.23 s]
0.0.J: Trace Attempt  1	[47.13 s]
0.0.L: Trace Attempt  3	[46.38 s]
0.0.B: Trace Attempt  5	[0.20 s]
0.0.J: Trace Attempt  1	[47.17 s]
0.0.N: Trace Attempt  2	[0.30 s]
0.0.N: Trace Attempt  3	[0.30 s]
0.0.J: Trace Attempt  1	[47.22 s]
0.0.J: Trace Attempt  1	[47.26 s]
0.0.N: Trace Attempt  5	[0.37 s]
0.0.J: Trace Attempt  1	[47.30 s]
0.0.J: Trace Attempt  1	[47.37 s]
0.0.J: Trace Attempt  1	[47.41 s]
0.0.Bm: Trace Attempt 591	[290.97 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2444:precondition1 (211) }
0.0.J: Trace Attempt  1	[47.48 s]
0.0.J: Trace Attempt  1	[47.52 s]
0.0.L: Trace Attempt  3	[46.77 s]
0.0.J: Trace Attempt  1	[47.56 s]
0.0.J: Trace Attempt  1	[47.63 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 23	[0.73 s]
0.0.AM: A proof was found: No trace exists. [0.77 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_553" was proven in 0.77 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_553"	[0.77 s].
0.0.N: Trace Attempt  8	[0.43 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_553"	[0.79 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_554"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_554"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.J: Trace Attempt  1	[47.73 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.04 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_554" in 0.03 s.
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 17	[0.77 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_553"	[0.82 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_554"	[0.00 s].
0.0.J: Trace Attempt  1	[47.77 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.J: Trace Attempt  1	[47.83 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.J: Trace Attempt  1	[47.86 s]
0.0.U2: Trace Attempt 257	[47.87 s]
0.0.B: Trace Attempt  2	[0.09 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2444 <212> }
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.J: Trace Attempt  1	[47.91 s]
0.0.N: Trace Attempt  2	[0.22 s]
0.0.N: Trace Attempt  3	[0.22 s]
0.0.L: Trace Attempt  3	[47.16 s]
0.0.J: Trace Attempt  1	[47.95 s]
0: ProofGrid usable level: 911
0.0.N: Trace Attempt  5	[0.28 s]
0.0.J: Trace Attempt 739	[48.00 s]
0.0.J: A trace with 739 cycles was found. [48.00 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 739 cycles was found for the property "ack_counter.v_ack_counter._assert_2156" in 48.00 s.
0.0.J: Trace Attempt 772	[48.05 s]
0.0.J: Trace Attempt  1	[48.05 s]
0.0.AM: Trace Attempt  1	[0.41 s]
0.0.J: Trace Attempt  1	[48.14 s]
0.0.AM: Trace Attempt  2	[0.50 s]
0.0.AM: Trace Attempt  3	[0.53 s]
0.0.J: Trace Attempt  1	[48.24 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2605 <213> }
0.0.J: Trace Attempt  1	[48.30 s]
0.0.J: Trace Attempt  1	[48.34 s]
0.0.L: Trace Attempt  3	[47.57 s]
0.0.J: Trace Attempt  1	[48.40 s]
0.0.L: Trace Attempt  4	[47.65 s]
0.0.J: Trace Attempt  1	[48.44 s]
0.0.J: Trace Attempt 761	[48.49 s]
0.0.J: A trace with 761 cycles was found. [48.49 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 761 cycles was found for the property "ack_counter.v_ack_counter._assert_1901" in 48.49 s.
0.0.J: Trace Attempt  1	[48.54 s]
0.0.J: Trace Attempt  1	[48.60 s]
0.0.J: Trace Attempt  1	[48.68 s]
0.0.N: Trace Attempt 14	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_554"	[1.02 s].
0.0.B: Trace Attempt 18	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_554"	[1.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_570"	[0.00 s].
0.0.AM: Trace Attempt 16	[0.98 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_554"	[1.04 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_570"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_570"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_570" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2512 <215> }
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  1	[0.04 s]
0.0.J: Trace Attempt  1	[48.79 s]
0.0.B: Trace Attempt  2	[0.08 s]
0.0.L: Trace Attempt  3	[48.05 s]
0.0.J: Trace Attempt  1	[48.85 s]
0.0.B: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  4	[0.14 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.J: Trace Attempt  1	[48.88 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.J: Trace Attempt  1	[48.92 s]
0.0.L: Trace Attempt  4	[48.15 s]
0.0.B: Trace Attempt  5	[0.20 s]
0.0.J: Trace Attempt  1	[48.95 s]
0.0.N: Trace Attempt  2	[0.24 s]
0: ProofGrid usable level: 909
0.0.N: Trace Attempt  3	[0.24 s]
0.0.J: Trace Attempt  1	[48.98 s]
0.0.J: Trace Attempt  1	[49.03 s]
0.0.J: Trace Attempt 751	[49.07 s]
0.0.J: A trace with 751 cycles was found. [49.07 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 751 cycles was found for the property "ack_counter.v_ack_counter._assert_229" in 49.07 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 751 cycles was found for the property "ack_counter.v_ack_counter._assert_235" in 49.07 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 751 cycles was found for the property "ack_counter.v_ack_counter._assert_238" in 49.07 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 751 cycles was found for the property "ack_counter.v_ack_counter._assert_246" in 49.07 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 751 cycles was found for the property "ack_counter.v_ack_counter._assert_259" in 49.07 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 751 cycles was found for the property "ack_counter.v_ack_counter._assert_272" in 49.07 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 751 cycles was found for the property "ack_counter.v_ack_counter._assert_307" in 49.07 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 751 cycles was found for the property "ack_counter.v_ack_counter._assert_2994" in 49.07 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 751 cycles was found for the property "ack_counter.v_ack_counter._assert_3001" in 49.07 s.
0.0.J: Trace Attempt 752	[49.14 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2595:precondition1 (217) }
0.0.L: Trace Attempt  3	[48.48 s]
0.0.J: A trace with 752 cycles was found. [49.14 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 752 cycles was found for the property "ack_counter.v_ack_counter._assert_236" in 49.24 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 752 cycles was found for the property "ack_counter.v_ack_counter._assert_239" in 49.24 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 752 cycles was found for the property "ack_counter.v_ack_counter._assert_247" in 49.24 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 752 cycles was found for the property "ack_counter.v_ack_counter._assert_260" in 49.24 s.
0.0.J: Trace Attempt  1	[49.25 s]
0.0.AM: Trace Attempt  1	[0.58 s]
0.0.J: Trace Attempt  1	[49.33 s]
0.0.J: Trace Attempt  1	[49.40 s]
0.0.L: Trace Attempt  4	[48.63 s]
0.0.AM: Trace Attempt  2	[0.69 s]
0.0.AM: Trace Attempt  3	[0.69 s]
0.0.J: Trace Attempt  1	[49.48 s]
0.0.J: Trace Attempt  1	[49.55 s]
0.0.J: Trace Attempt  1	[49.59 s]
0.0.J: Trace Attempt  1	[49.64 s]
0.0.J: Trace Attempt  1	[49.70 s]
0.0.N: Trace Attempt 16	[0.57 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_570"	[0.97 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_570:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_570:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2439:precondition1 (219) }
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  8	[0.76 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_570"	[0.99 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_570:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.J: Trace Attempt  1	[49.76 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.J: Trace Attempt  1	[49.81 s]
0.0.L: Trace Attempt  3	[49.06 s]
0.0.B: Trace Attempt 19	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_570"	[1.08 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_570:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.J: Trace Attempt  1	[49.91 s]
0.0.B: Trace Attempt  2	[0.09 s]
0.0.N: Trace Attempt  1	[0.22 s]
0: ProofGrid usable level: 896
0.0.B: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  2	[0.25 s]
0.0.N: Trace Attempt  3	[0.25 s]
0.0.B: Trace Attempt  4	[0.15 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.J: Trace Attempt  1	[50.00 s]
0.0.J: Trace Attempt  1	[50.05 s]
0.0.J: Trace Attempt  1	[50.13 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2439 <220> }
0.0.J: Trace Attempt  1	[50.20 s]
0.0.L: Trace Attempt  3	[49.46 s]
0.0.J: Trace Attempt  1	[50.27 s]
0.0.J: Trace Attempt  1	[50.34 s]
0.0.J: Trace Attempt  1	[50.44 s]
0.0.AM: Trace Attempt  1	[0.73 s]
0.0.J: Trace Attempt  1	[50.51 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2720:precondition1 (221) }
0.0.AM: Trace Attempt  2	[0.82 s]
0.0.AM: Trace Attempt  3	[0.82 s]
0.0.J: Trace Attempt  1	[50.61 s]
0.0.L: Trace Attempt  3	[49.87 s]
0.0.J: Trace Attempt  1	[50.74 s]
0.0.N: Trace Attempt 16	[0.62 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_570:precondition1"	[1.01 s].
0.0.AM: Trace Attempt  9	[0.92 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_570:precondition1"	[1.02 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_571"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_571"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_571" in 0.01 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.J: Trace Attempt  1	[50.83 s]
0.0.AM: Trace Attempt  1	[0.06 s]
0.0.B: Trace Attempt 18	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_570:precondition1"	[1.01 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_571"	[0.00 s].
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.08 s]
0.0.J: Trace Attempt  1	[50.91 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2326 <222> }
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.J: Trace Attempt  1	[51.02 s]
0.0.L: Trace Attempt  3	[50.27 s]
0.0.L: Trace Attempt  4	[50.38 s]
0.0.J: Trace Attempt 784	[51.12 s]
0.0.J: A trace with 784 cycles was found. [51.12 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2123:precondition1" was covered in 784 cycles in 51.21 s.
0.0.J: Trace Attempt  1	[51.25 s]
0.0.N: Trace Attempt  1	[0.49 s]
0.0.N: Trace Attempt  2	[0.56 s]
0.0.N: Trace Attempt  3	[0.56 s]
0.0.J: Trace Attempt  1	[51.35 s]
0.0.AM: Trace Attempt  1	[0.63 s]
0.0.J: Trace Attempt  1	[51.43 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2499 <224> }
0.0.Bm: Trace Attempt 604	[295.01 s]
0.0.AM: Trace Attempt  2	[0.74 s]
0.0.L: Trace Attempt  3	[50.74 s]
0.0.AM: Trace Attempt  3	[0.77 s]
0.0.J: Trace Attempt  1	[51.54 s]
0.0.J: Trace Attempt 787	[51.63 s]
0.0.J: A trace with 787 cycles was found. [51.63 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1319:precondition1" was covered in 787 cycles in 51.71 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1320:precondition1" was covered in 787 cycles in 51.71 s.
0.0.J: Trace Attempt  1	[51.75 s]
0.0.AM: Trace Attempt  7	[0.83 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_571"	[1.16 s].
0.0.N: Trace Attempt 13	[0.76 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_571"	[1.14 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_571:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_571:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_571:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.J: Trace Attempt  1	[51.84 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2720 <225> }
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt 19	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_571"	[1.09 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_571:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.L: Trace Attempt  3	[51.16 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.J: Trace Attempt  1	[51.96 s]
0.0.B: Trace Attempt  3	[0.05 s]
0: ProofGrid usable level: 894
0.0.B: Trace Attempt  4	[0.09 s]
0.0.L: Trace Attempt  4	[51.27 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.J: Trace Attempt 789	[52.07 s]
0.0.J: A trace with 789 cycles was found. [52.07 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1360:precondition1" was covered in 789 cycles in 52.14 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1361:precondition1" was covered in 789 cycles in 52.14 s.
0.0.J: Trace Attempt  1	[52.17 s]
0.0.J: Trace Attempt  1	[52.27 s]
0.0.U2: Trace Attempt 513	[52.28 s]
0.0.N: Trace Attempt  1	[0.52 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2155:precondition1 (227) }
0.0.N: Trace Attempt  2	[0.59 s]
0.0.N: Trace Attempt  3	[0.59 s]
0.0.J: Trace Attempt  1	[52.38 s]
0.0.L: Trace Attempt  3	[51.68 s]
0.0.L: Trace Attempt  4	[51.79 s]
0.0.J: Trace Attempt 791	[52.47 s]
0.0.J: A trace with 791 cycles was found. [52.47 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1343:precondition1" was covered in 791 cycles in 52.54 s.
0.0.J: Trace Attempt  1	[52.60 s]
0.0.AM: Trace Attempt  1	[0.86 s]
0.0.J: Trace Attempt  1	[52.70 s]
0.0.AM: Trace Attempt  2	[0.95 s]
0.0.AM: Trace Attempt  3	[0.95 s]
0.0.N: Trace Attempt 13	[0.81 s]
0.0.N: Per property time limit expired (1.00 s) [1.04 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_571:precondition1"	[0.91 s].
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_571:precondition1"	[0.91 s].
0.0.J: Trace Attempt  1	[52.82 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_572"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_572" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2612 <229> }
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_572"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 18	[0.89 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_571:precondition1"	[0.95 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_572"	[0.00 s].
0.0.N: Trace Attempt  1	[0.07 s]
0.0.L: Trace Attempt  3	[52.16 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.J: Trace Attempt  1	[52.93 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0: ProofGrid usable level: 892
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.J: Trace Attempt  1	[53.08 s]
0.0.Mpcustom4: Trace Attempt 15	[295.93 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2682:precondition1 (230) }
0.0.J: Trace Attempt 794	[53.23 s]
0.0.J: A trace with 794 cycles was found. [53.23 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 794 cycles was found for the property "ack_counter.v_ack_counter._assert_2107" in 53.36 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2107:precondition1" was covered in 794 cycles in 53.36 s.
0.0.L: Trace Attempt  3	[52.60 s]
0.0.L: Trace Attempt  4	[52.70 s]
0.0.J: A trace with 794 cycles was found. [53.35 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 794 cycles was found for the property "ack_counter.v_ack_counter._assert_2191" in 53.58 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2191:precondition1" was covered in 794 cycles in 53.58 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 794 cycles was found for the property "ack_counter.v_ack_counter._assert_2200" in 53.58 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2200:precondition1" was covered in 794 cycles in 53.58 s.
0.0.J: Trace Attempt 795	[53.53 s]
0.0.J: Trace Attempt  1	[53.53 s]
0.0.L: Trace Attempt  5	[52.76 s]
0.0.AM: Trace Attempt  1	[0.86 s]
0.0.J: Trace Attempt 777	[53.60 s]
0.0.J: A trace with 777 cycles was found. [53.60 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 777 cycles was found for the property "ack_counter.v_ack_counter._assert_659" in 53.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 777 cycles was found for the property "ack_counter.v_ack_counter._assert_660" in 53.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 777 cycles was found for the property "ack_counter.v_ack_counter._assert_661" in 53.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 777 cycles was found for the property "ack_counter.v_ack_counter._assert_669" in 53.83 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 777 cycles was found for the property "ack_counter.v_ack_counter._assert_713" in 53.83 s.
0.0.J: Trace Attempt 794	[53.71 s]
0.0.J: Trace Attempt  1	[53.71 s]
0.0.AM: Trace Attempt  2	[0.95 s]
0.0.AM: Trace Attempt  3	[0.95 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2928 <233> }
0.0.J: Trace Attempt  1	[53.81 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_572"	[1.23 s].
0.0.N: Trace Attempt 18	[0.74 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_572"	[1.24 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_572:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_597:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  3	[53.09 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_572:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_597:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_572:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_597:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.J: Trace Attempt  1	[53.91 s]
0.0.B: Trace Attempt 18	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_572"	[1.24 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_572:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_597:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.12 s]
0: ProofGrid usable level: 881
0.0.B: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.J: Trace Attempt  1	[54.01 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.B: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.J: Trace Attempt  1	[54.14 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2666:precondition1 (234) }
0.0.J: Trace Attempt  1	[54.21 s]
0.0.L: Trace Attempt  3	[53.47 s]
0.0.J: Trace Attempt  1	[54.31 s]
0.0.L: Trace Attempt  4	[53.58 s]
0.0.J: Trace Attempt  1	[54.44 s]
0.0.J: Trace Attempt  1	[54.51 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2705 <236> }
0.0.AM: Trace Attempt  1	[0.75 s]
0.0.J: Trace Attempt  1	[54.61 s]
0.0.J: Trace Attempt  1	[54.69 s]
0.0.L: Trace Attempt  3	[53.92 s]
0.0.AM: Trace Attempt  2	[0.88 s]
0.0.AM: Trace Attempt  3	[0.88 s]
0.0.L: Trace Attempt  4	[54.00 s]
0.0.J: Trace Attempt  1	[54.80 s]
0.0.AM: Trace Attempt  6	[0.91 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_572:precondition1"	[0.75 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_597:precondition1"	[0.75 s].
0.0.N: Trace Attempt 27	[0.96 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_572:precondition1"	[0.76 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_597:precondition1"	[0.76 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_574"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_574" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 18	[0.86 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_572:precondition1"	[0.75 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_597:precondition1"	[0.75 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_574"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_574"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.J: Trace Attempt  1	[54.90 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.J: Trace Attempt  1	[54.96 s]
0.0.B: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  4	[0.14 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2458 <238> }
0.0.J: Trace Attempt  1	[55.12 s]
0.0.L: Trace Attempt  3	[54.38 s]
0.0.J: Trace Attempt 799	[55.23 s]
0.0.J: A trace with 799 cycles was found. [55.23 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1045:precondition1" was covered in 799 cycles in 55.31 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1046:precondition1" was covered in 799 cycles in 55.31 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1048:precondition1" was covered in 799 cycles in 55.31 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1049:precondition1" was covered in 799 cycles in 55.31 s.
0.0.J: Trace Attempt  1	[55.34 s]
0.0.J: Trace Attempt  1	[55.43 s]
0.0.AM: Trace Attempt  1	[0.55 s]
0.0.N: Trace Attempt  1	[0.59 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2450 <239> }
0.0.N: Trace Attempt  2	[0.66 s]
0.0.AM: Trace Attempt  2	[0.64 s]
0.0.AM: Trace Attempt  3	[0.66 s]
0.0.L: Trace Attempt  3	[54.78 s]
0.0.N: Trace Attempt  3	[0.70 s]
0.0.Bm: Trace Attempt 617	[299.12 s]
0.0.L: Trace Attempt  4	[54.84 s]
0.0.N: Trace Attempt  5	[0.76 s]
0.0.J: Trace Attempt 800	[55.54 s]
0.0.J: A trace with 800 cycles was found. [55.54 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_782:precondition1" was covered in 800 cycles in 55.65 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1050:precondition1" was covered in 800 cycles in 55.65 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 800 cycles was found for the property "ack_counter.v_ack_counter._assert_1762" in 55.65 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1762:precondition1" was covered in 800 cycles in 55.65 s.
0.0.J: Trace Attempt  1	[55.66 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2323:precondition1 (241) }
0.0.J: Trace Attempt 726	[55.76 s]
0.0.J: A trace with 726 cycles was found. [55.76 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 726 cycles was found for the property "ack_counter.v_ack_counter._assert_2087" in 55.92 s.
0.0.J: Trace Attempt 800	[55.87 s]
0.0.J: Trace Attempt  1	[55.87 s]
0.0.N: Trace Attempt 14	[0.94 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_574"	[1.26 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_575"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_575" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  3	[55.14 s]
0.0.AM: Trace Attempt  8	[0.77 s]
0.0.AM: Per property time limit expired (1.00 s) [1.04 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_574"	[1.25 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_575"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.J: Trace Attempt  1	[55.96 s]
0.0.B: Trace Attempt 19	[1.01 s]
0: ProofGrid usable level: 872
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_574"	[1.28 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_575"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.L: Trace Attempt  4	[55.24 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.J: Trace Attempt  1	[56.05 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  5	[0.16 s]
0.0.L: Trace Attempt  5	[55.32 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.J: Trace Attempt  1	[56.15 s]
0.0.J: Trace Attempt  1	[56.25 s]
0.0.AM: Trace Attempt  1	[0.40 s]
0.0.J: Trace Attempt  1	[56.36 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2721 <244> }
0.0.AM: Trace Attempt  2	[0.50 s]
0.0.AM: Trace Attempt  3	[0.50 s]
0.0.J: Trace Attempt  1	[56.46 s]
0.0.L: Trace Attempt  3	[55.71 s]
0.0.J: Trace Attempt  1	[56.55 s]
0.0.L: Trace Attempt  4	[55.82 s]
0.0.L: Trace Attempt  5	[55.86 s]
0.0.J: Trace Attempt  1	[56.63 s]
0.0.J: Trace Attempt  1	[56.75 s]
0.0.U2: Trace Attempt 756	[56.83 s]
0.0.J: Trace Attempt  1	[56.85 s]
0.0.AM: Trace Attempt 18	[0.93 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_575"	[0.77 s].
0.0.J: Trace Attempt  1	[56.93 s]
0.0.N: Trace Attempt 24	[0.91 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_575"	[0.77 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_576"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_576"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_576" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt 20	[0.87 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_575"	[0.83 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_576"	[0.00 s].
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2245 <247> }
0.0.B: Trace Attempt  3	[0.07 s]
0.0.J: Trace Attempt  1	[57.03 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.J: Trace Attempt  1	[57.09 s]
0.0.AM: Trace Attempt  5	[0.17 s]
0.0.L: Trace Attempt  3	[56.36 s]
0.0.J: Trace Attempt  1	[57.21 s]
0.0.L: Trace Attempt  4	[56.45 s]
0.0.J: Trace Attempt  1	[57.28 s]
0.0.J: Trace Attempt  1	[57.41 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2309:precondition1 (249) }
0.0.J: Trace Attempt  1	[57.51 s]
0.0.L: Trace Attempt  3	[56.80 s]
0.0.AM: Trace Attempt  1	[0.64 s]
0.0.J: Trace Attempt  1	[57.59 s]
0.0.N: Trace Attempt  1	[0.62 s]
0.0.N: Trace Attempt  2	[0.66 s]
0.0.N: Trace Attempt  3	[0.66 s]
0.0.L: Trace Attempt  4	[56.86 s]
0.0.N: Trace Attempt  5	[0.69 s]
0.0.J: Trace Attempt  1	[57.68 s]
0.0.L: Trace Attempt  5	[56.93 s]
0.0.AM: Trace Attempt  2	[0.75 s]
0.0.AM: Trace Attempt  3	[0.75 s]
0.0.AM: Trace Attempt  5	[0.78 s]
0.0.J: Trace Attempt  1	[57.77 s]
0.0.J: Trace Attempt  1	[57.89 s]
0.0.AM: Trace Attempt  9	[0.88 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_576"	[0.96 s].
0.0.N: Trace Attempt  9	[0.74 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_576"	[0.98 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_578"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_578" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_578"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2592 <252> }
0.0.J: Trace Attempt  1	[58.00 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 13	[0.08 s]
0.0.N: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_578" was proven in 0.08 s.
0.0.L: Trace Attempt  3	[57.27 s]
0.0.B: Trace Attempt 22	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_576"	[1.11 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_580"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_580" in 0.00 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_578"	[0.13 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_580"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_578"	[0.14 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_580"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.J: Trace Attempt  1	[58.12 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.L: Trace Attempt  4	[57.37 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.J: Trace Attempt  1	[58.26 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.AM: Trace Attempt  5	[0.18 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.24 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2308:precondition1 (254) }
0.0.J: Trace Attempt  1	[58.37 s]
0.0.N: Trace Attempt  5	[0.33 s]
0.0.L: Trace Attempt  3	[57.65 s]
0.0.J: Trace Attempt  1	[58.47 s]
0.0.L: Trace Attempt  4	[57.73 s]
0.0.L: Trace Attempt  5	[57.78 s]
0.0.J: Trace Attempt  1	[58.57 s]
0.0.J: Trace Attempt  1	[58.66 s]
0.0.J: Trace Attempt  1	[58.75 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2473 <257> }
0.0.L: Trace Attempt  3	[58.07 s]
0.0.J: Trace Attempt  1	[58.84 s]
0.0.L: Trace Attempt  4	[58.15 s]
0.0.J: Trace Attempt  1	[58.94 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 30	[0.84 s]
0.0.AM: A proof was found: No trace exists. [0.88 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_580" was proven in 0.89 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_580"	[0.89 s].
0.0.L: Trace Attempt  5	[58.23 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_597"	[0.00 s].
0.0.N: Trace Attempt  8	[0.38 s]
0: ProofGrid usable level: 870
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_580"	[0.94 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_597"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_597" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.J: Trace Attempt  1	[59.04 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 24	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_580"	[1.03 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_597"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[59.11 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.Mpcustom4: Trace Attempt 16	[302.02 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.J: Trace Attempt  1	[59.23 s]
0.0.J: Trace Attempt  1	[59.35 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2929 <260> }
0.0.L: Trace Attempt  3	[58.65 s]
0.0.J: Trace Attempt  1	[59.45 s]
0.0.AM: Trace Attempt  1	[0.48 s]
0.0.L: Trace Attempt  4	[58.73 s]
0.0.AM: Trace Attempt  2	[0.53 s]
0.0.AM: Trace Attempt  3	[0.54 s]
0.0.L: Trace Attempt  5	[58.80 s]
0.0.J: Trace Attempt  1	[59.56 s]
0.0.Bm: Trace Attempt 626	[303.19 s]
0.0.J: Trace Attempt  1	[59.66 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2728 <263> }
0.0.J: Trace Attempt 801	[59.76 s]
0.0.J: A trace with 801 cycles was found. [59.76 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_334:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_335:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_336:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_337:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_726:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_727:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_733:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_736:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_738:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1130:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1131:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1164:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1185:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1187:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1370:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1384:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1386:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1387:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1389:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1502:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1623:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1639:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1642:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1643:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1644:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1737:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 801 cycles was found for the property "ack_counter.v_ack_counter._assert_2076" in 59.85 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 801 cycles was found for the property "ack_counter.v_ack_counter._assert_2123" in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_785:precondition1" was covered in 801 cycles in 59.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1738:precondition1" was covered in 801 cycles in 59.85 s.
0.0.J: Trace Attempt  1	[59.87 s]
0.0.L: Trace Attempt  3	[59.16 s]
0.0.J: Trace Attempt  1	[59.99 s]
0.0.L: Trace Attempt  4	[59.23 s]
0.0.AM: Trace Attempt  6	[0.55 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_597"	[1.12 s].
0.0.N: Trace Attempt 19	[0.56 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_597"	[1.09 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_601"	[0.00 s].
0: ProofGrid usable level: 842
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_601" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_601"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.L: Trace Attempt  5	[59.32 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt 19	[0.86 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_597"	[1.11 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_601"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.J: Trace Attempt 801	[60.07 s]
0.0.J: A trace with 801 cycles was found. [60.07 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 801 cycles was found for the property "ack_counter.v_ack_counter._assert_2164" in 60.23 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 801 cycles was found for the property "ack_counter.v_ack_counter._assert_2168" in 60.23 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 801 cycles was found for the property "ack_counter.v_ack_counter._assert_2172" in 60.23 s.
0.0.J: Trace Attempt 802	[60.20 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.J: A trace with 802 cycles was found. [60.20 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_347:precondition1" was covered in 802 cycles in 60.44 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_359:precondition1" was covered in 802 cycles in 60.44 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_783:precondition1" was covered in 802 cycles in 60.44 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1039:precondition1" was covered in 802 cycles in 60.44 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1333:precondition1" was covered in 802 cycles in 60.44 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1499:precondition1" was covered in 802 cycles in 60.44 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1501:precondition1" was covered in 802 cycles in 60.44 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1503:precondition1" was covered in 802 cycles in 60.44 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1504:precondition1" was covered in 802 cycles in 60.44 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1746:precondition1" was covered in 802 cycles in 60.44 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1760:precondition1" was covered in 802 cycles in 60.44 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2058:precondition1" was covered in 802 cycles in 60.44 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 802 cycles was found for the property "ack_counter.v_ack_counter._assert_2128" in 60.44 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 802 cycles was found for the property "ack_counter.v_ack_counter._assert_2132" in 60.44 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1747:precondition1" was covered in 802 cycles in 60.44 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2738 <266> }
0.0.J: A trace with 802 cycles was found. [60.32 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 802 cycles was found for the property "ack_counter.v_ack_counter._assert_2163" in 60.68 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 802 cycles was found for the property "ack_counter.v_ack_counter._assert_2169" in 60.68 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 802 cycles was found for the property "ack_counter.v_ack_counter._assert_2353" in 60.68 s.
0.0.J: Trace Attempt  1	[60.45 s]
0.0.L: Trace Attempt  3	[59.74 s]
0.0.AM: Trace Attempt  1	[0.48 s]
0.0.L: Trace Attempt  4	[59.79 s]
0.0.L: Trace Attempt  5	[59.84 s]
0.0.J: Trace Attempt 802	[60.54 s]
0.0.J: A trace with 802 cycles was found. [60.54 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 802 cycles was found for the property "ack_counter.v_ack_counter._assert_2346" in 60.97 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 802 cycles was found for the property "ack_counter.v_ack_counter._assert_2361" in 60.97 s.
0.0.J: Trace Attempt  1	[60.64 s]
0.0.AM: Trace Attempt  2	[0.60 s]
0.0.AM: Trace Attempt  3	[0.60 s]
0.0.J: Trace Attempt  1	[60.73 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2316:precondition1 (269) }
0.0.J: Trace Attempt 803	[60.87 s]
0.0.J: A trace with 803 cycles was found. [60.87 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_348:precondition1" was covered in 803 cycles in 61.16 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_349:precondition1" was covered in 803 cycles in 61.16 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_781:precondition1" was covered in 803 cycles in 61.16 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1756:precondition1" was covered in 803 cycles in 61.16 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1757:precondition1" was covered in 803 cycles in 61.16 s.
0.0.J: Trace Attempt  1	[60.97 s]
0.0.N: Trace Attempt  1	[0.95 s]
0: ProofGrid usable level: 816
0.0.L: Trace Attempt  3	[60.28 s]
0.0.AM: Trace Attempt  8	[0.68 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_601"	[1.18 s].
0.0.J: Trace Attempt  1	[61.06 s]
0.0.N: Trace Attempt  2	[1.01 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_601"	[1.22 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_613"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_613" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_613"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt 17	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_601"	[1.24 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_613"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.L: Trace Attempt  4	[60.41 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.L: Trace Attempt  5	[60.49 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.J: Trace Attempt 804	[61.16 s]
0.0.J: A trace with 804 cycles was found. [61.16 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_354:precondition1" was covered in 804 cycles in 61.57 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_386:precondition1" was covered in 804 cycles in 61.57 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_780:precondition1" was covered in 804 cycles in 61.57 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1765:precondition1" was covered in 804 cycles in 61.57 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 804 cycles was found for the property "ack_counter.v_ack_counter._assert_2918" in 61.57 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2918:precondition1" was covered in 804 cycles in 61.57 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 804 cycles was found for the property "ack_counter.v_ack_counter._assert_2920" in 61.57 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2920:precondition1" was covered in 804 cycles in 61.57 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 804 cycles was found for the property "ack_counter.v_ack_counter._assert_2922" in 61.57 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2922:precondition1" was covered in 804 cycles in 61.57 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 804 cycles was found for the property "ack_counter.v_ack_counter._assert_2950" in 61.57 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2950:precondition1" was covered in 804 cycles in 61.57 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 804 cycles was found for the property "ack_counter.v_ack_counter._assert_2960" in 61.57 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2960:precondition1" was covered in 804 cycles in 61.57 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1766:precondition1" was covered in 804 cycles in 61.57 s.
0.0.J: A trace with 804 cycles was found. [61.31 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2946:precondition1" was covered in 804 cycles in 61.79 s.
0.0.J: Trace Attempt  1	[61.41 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2739 <272> }
0.0.J: Trace Attempt 804	[61.50 s]
0.0.J: A trace with 804 cycles was found. [61.50 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 804 cycles was found for the property "ack_counter.v_ack_counter._assert_2946" in 62.08 s.
0.0.N: Trace Attempt  1	[0.59 s]
0.0.J: Trace Attempt  1	[61.67 s]
0.0.L: Trace Attempt  3	[60.93 s]
0.0.N: Trace Attempt  2	[0.63 s]
0.0.N: Trace Attempt  3	[0.66 s]
0.0.L: Trace Attempt  4	[61.02 s]
0.0.L: Trace Attempt  5	[61.08 s]
0.0.J: Trace Attempt 804	[61.77 s]
0.0.J: A trace with 804 cycles was found. [61.77 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2963:precondition1" was covered in 804 cycles in 62.33 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2964:precondition1" was covered in 804 cycles in 62.33 s.
0.0.J: Trace Attempt  1	[61.88 s]
0.0.J: Trace Attempt  1	[61.96 s]
0.0.AM: Trace Attempt  1	[0.92 s]
0.0.U2: Trace Attempt 1025	[62.04 s]
0: ProofGrid usable level: 798
0.0.N: Trace Attempt 13	[0.79 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_613"	[1.22 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_613:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_613:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  2	[1.06 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_613"	[1.22 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_613:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt 17	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_613"	[1.09 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_613:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.J: Trace Attempt 804	[62.06 s]
0.0.J: A trace with 804 cycles was found. [62.06 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2925:precondition1" was covered in 804 cycles in 62.58 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2948:precondition1" was covered in 804 cycles in 62.58 s.
0.0.J: Trace Attempt 805	[62.19 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2477 <275> }
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.J: A trace with 805 cycles was found. [62.19 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1094:precondition1" was covered in 805 cycles in 62.80 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1788:precondition1" was covered in 805 cycles in 62.80 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1789:precondition1" was covered in 805 cycles in 62.80 s.
0.0.J: Trace Attempt  1	[62.29 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.L: Trace Attempt  3	[61.56 s]
0.0.J: Trace Attempt  1	[62.45 s]
0.0.L: Trace Attempt  4	[61.68 s]
0.0.L: Trace Attempt  5	[61.75 s]
0.0.N: Trace Attempt  1	[0.53 s]
0.0.N: Trace Attempt  2	[0.56 s]
0.0.N: Trace Attempt  3	[0.56 s]
0.0.J: Trace Attempt 804	[62.55 s]
0.0.J: A trace with 804 cycles was found. [62.55 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 804 cycles was found for the property "ack_counter.v_ack_counter._assert_2963" in 63.13 s.
0.0.J: Trace Attempt 806	[62.68 s]
0.0.J: Trace Attempt  1	[62.68 s]
0.0.J: Trace Attempt 804	[62.78 s]
0.0.J: A trace with 804 cycles was found. [62.78 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 804 cycles was found for the property "ack_counter.v_ack_counter._assert_2925" in 63.31 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 804 cycles was found for the property "ack_counter.v_ack_counter._assert_2948" in 63.31 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 804 cycles was found for the property "ack_counter.v_ack_counter._assert_2964" in 63.31 s.
0.0.J: Trace Attempt 805	[62.92 s]
0.0.J: Trace Attempt  1	[62.92 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2737 <278> }
0.0.J: Trace Attempt  1	[62.99 s]
0.0.L: Trace Attempt  3	[62.24 s]
0: ProofGrid usable level: 790
0.0.N: Trace Attempt 13	[0.82 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_613:precondition1"	[0.93 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_614"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_614" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.99 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_613:precondition1"	[0.94 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_614"	[0.00 s].
0.0.J: Trace Attempt  1	[63.14 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 18	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_613:precondition1"	[0.94 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_614"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.J: Trace Attempt  1	[63.25 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.16 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.J: Trace Attempt  1	[63.37 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2674:precondition1 (279) }
0.0.L: Trace Attempt  3	[62.72 s]
0.0.J: Trace Attempt 808	[63.45 s]
0.0.J: A trace with 808 cycles was found. [63.45 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_372:precondition1" was covered in 808 cycles in 63.61 s.
0.0.J: Trace Attempt  1	[63.59 s]
0.0.L: Trace Attempt  4	[62.84 s]
0.0.J: Trace Attempt  1	[63.67 s]
0.0.L: Trace Attempt  5	[62.94 s]
0.0.Bm: Trace Attempt 642	[307.36 s]
0.0.J: Trace Attempt 809	[63.77 s]
0.0.J: A trace with 809 cycles was found. [63.77 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_374:precondition1" was covered in 809 cycles in 63.92 s.
0.0.J: Trace Attempt  1	[63.92 s]
0.0.AM: Trace Attempt  1	[0.84 s]
0.0.J: Trace Attempt  1	[64.02 s]
0.0.AM: Trace Attempt  2	[0.93 s]
0.0.AM: Trace Attempt  3	[0.93 s]
0: ProofGrid usable level: 788
0.0.N: Trace Attempt 23	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_614"	[0.71 s].
0.0.AM: Trace Attempt  8	[0.98 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_614"	[0.71 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_614:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_614:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_614:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2695 <283> }
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  1	[0.09 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.J: Trace Attempt 810	[64.12 s]
0.0.J: A trace with 810 cycles was found. [64.12 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_376:precondition1" was covered in 810 cycles in 64.24 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_377:precondition1" was covered in 810 cycles in 64.24 s.
0.0.B: Trace Attempt 20	[0.88 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_614"	[0.94 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_614:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.J: Trace Attempt  1	[64.29 s]
0.0.L: Trace Attempt  3	[63.53 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.J: Trace Attempt  1	[64.39 s]
0.0.B: Trace Attempt  3	[0.12 s]
0.0.L: Trace Attempt  4	[63.63 s]
0.0.B: Trace Attempt  4	[0.14 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.L: Trace Attempt  5	[63.71 s]
0.0.J: Trace Attempt  1	[64.51 s]
0.0.J: Trace Attempt  1	[64.64 s]
0.0.AM: Trace Attempt  1	[0.64 s]
0.0.J: Trace Attempt  1	[64.79 s]
0.0.AM: Trace Attempt  2	[0.73 s]
0.0.AM: Trace Attempt  3	[0.73 s]
0.0.J: Trace Attempt  1	[64.90 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2286:precondition1 (287) }
0: ProofGrid usable level: 786
0.0.J: Trace Attempt 815	[65.01 s]
0.0.J: A trace with 815 cycles was found. [65.01 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1166:precondition1" was covered in 815 cycles in 65.07 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1189:precondition1" was covered in 815 cycles in 65.07 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1204:precondition1" was covered in 815 cycles in 65.07 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1206:precondition1" was covered in 815 cycles in 65.07 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1208:precondition1" was covered in 815 cycles in 65.07 s.
0.0.J: Trace Attempt  1	[65.12 s]
0.0.AM: Trace Attempt  8	[0.76 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_614:precondition1"	[1.07 s].
0.0.N: Trace Attempt 25	[0.88 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_614:precondition1"	[1.07 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_622"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_622" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  3	[64.36 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_622"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt 19	[0.84 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_614:precondition1"	[0.90 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_622"	[0.00 s].
0.0.L: Trace Attempt  4	[64.46 s]
0.0.J: Trace Attempt  1	[65.24 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.B: Trace Attempt  1	[0.05 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.J: Trace Attempt  1	[65.31 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.L: Trace Attempt  5	[64.57 s]
0.0.B: Trace Attempt  4	[0.15 s]
0.0.B: Trace Attempt  5	[0.18 s]
0.0.J: Trace Attempt  1	[65.43 s]
0.0.J: Trace Attempt  1	[65.56 s]
0.0.J: Trace Attempt  1	[65.71 s]
0.0.J: Trace Attempt  1	[65.77 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2152:precondition1 (291) }
0.0.L: Trace Attempt  3	[65.19 s]
0.0.J: Trace Attempt 821	[65.87 s]
0.0.J: A trace with 821 cycles was found. [65.87 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_461:precondition1" was covered in 821 cycles in 66.00 s.
0.0.J: Trace Attempt  1	[66.02 s]
0.0.L: Trace Attempt  4	[65.28 s]
0.0.U2: Trace Attempt 1272	[66.07 s]
0.0.AM: Trace Attempt  1	[0.94 s]
0: ProofGrid usable level: 780
0.0.L: Trace Attempt  5	[65.36 s]
0.0.J: Trace Attempt  1	[66.16 s]
0.0.N: Trace Attempt 23	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_622"	[0.93 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_622:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_622:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  2	[1.07 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_622"	[0.87 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_622:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.B: Trace Attempt 22	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_622"	[0.88 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_622:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.J: Trace Attempt  1	[66.26 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.J: Trace Attempt  1	[66.33 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.J: Trace Attempt 824	[66.43 s]
0.0.J: A trace with 824 cycles was found. [66.43 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_847:precondition1" was covered in 824 cycles in 66.53 s.
0.0.J: Trace Attempt  1	[66.52 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2464 <294> }
0.0.J: Trace Attempt  1	[66.64 s]
0.0.L: Trace Attempt  3	[65.86 s]
0.0.L: Trace Attempt  4	[65.96 s]
0.0.J: Trace Attempt  1	[66.76 s]
0.0.L: Trace Attempt  5	[66.03 s]
0.0.J: Trace Attempt 826	[66.86 s]
0.0.J: A trace with 826 cycles was found. [66.86 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2974:precondition1" was covered in 826 cycles in 66.93 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2975:precondition1" was covered in 826 cycles in 66.93 s.
0.0.J: Trace Attempt  1	[66.95 s]
0.0.J: Trace Attempt  1	[67.05 s]
0: ProofGrid usable level: 778
0.0.N: Trace Attempt 23	[0.85 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_622:precondition1"	[0.97 s].
0.0.AM: Trace Attempt 18	[0.98 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_622:precondition1"	[0.97 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_623"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_623"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_623" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.J: Trace Attempt 827	[67.11 s]
0.0.J: A trace with 827 cycles was found. [67.11 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1945:precondition1" was covered in 827 cycles in 67.20 s.
0.0.J: Trace Attempt  1	[67.20 s]
0.0.B: Trace Attempt 20	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_622:precondition1"	[1.21 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_623"	[0.00 s].
0.0.J: Trace Attempt  1	[67.29 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.16 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2583:precondition1 (298) }
0.0.B: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  2	[0.18 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.AM: Trace Attempt  4	[0.19 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.J: Trace Attempt  1	[67.38 s]
0.0.AM: Trace Attempt  5	[0.22 s]
0.0.N: Trace Attempt  2	[0.22 s]
0.0.N: Trace Attempt  3	[0.23 s]
0.0.N: Trace Attempt  4	[0.23 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.L: Trace Attempt  3	[66.67 s]
0.0.L: Trace Attempt  4	[66.76 s]
0.0.J: Trace Attempt 829	[67.48 s]
0.0.J: A trace with 829 cycles was found. [67.48 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1820:precondition1" was covered in 829 cycles in 67.58 s.
0.0.J: Trace Attempt  1	[67.59 s]
0.0.L: Trace Attempt  5	[66.83 s]
0.0.J: Trace Attempt  1	[67.68 s]
0.0.J: Trace Attempt  1	[67.79 s]
0.0.AM: Trace Attempt  1	[0.66 s]
0.0.J: Trace Attempt  1	[67.88 s]
0.0.AM: Trace Attempt  2	[0.74 s]
0.0.AM: Trace Attempt  3	[0.75 s]
0.0.AM: Trace Attempt  4	[0.76 s]
0.0.J: Trace Attempt 832	[67.94 s]
0.0.J: A trace with 832 cycles was found. [67.94 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_901:precondition1" was covered in 832 cycles in 68.06 s.
0.0.J: Trace Attempt  1	[68.04 s]
0.0.Bm: Trace Attempt 656	[311.61 s]
0: ProofGrid usable level: 775
0.0.J: Trace Attempt  1	[68.11 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2186 <302> }
0.0.N: Trace Attempt 16	[0.95 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_623"	[1.08 s].
0.0.AM: Trace Attempt  7	[0.81 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_623"	[1.08 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_624"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_624" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_624"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.L: Trace Attempt  3	[67.47 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 18	[0.86 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_623"	[0.87 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_624"	[0.00 s].
0.0.J: Trace Attempt 833	[68.19 s]
0.0.J: A trace with 833 cycles was found. [68.19 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_899:precondition1" was covered in 833 cycles in 68.30 s.
0.0.J: Trace Attempt  1	[68.27 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.10 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.L: Trace Attempt  4	[67.59 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.J: Trace Attempt  1	[68.37 s]
0.0.N: Trace Attempt  1	[0.18 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.19 s]
0.0.AM: Trace Attempt  4	[0.19 s]
0.0.N: Trace Attempt  2	[0.26 s]
0.0.N: Trace Attempt  3	[0.26 s]
0.0.L: Trace Attempt  5	[67.69 s]
0.0.N: Trace Attempt  4	[0.27 s]
0.0.J: Trace Attempt 834	[68.49 s]
0.0.J: A trace with 834 cycles was found. [68.49 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_411:precondition1" was covered in 834 cycles in 68.59 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_412:precondition1" was covered in 834 cycles in 68.59 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_415:precondition1" was covered in 834 cycles in 68.59 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_865:precondition1" was covered in 834 cycles in 68.59 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_876:precondition1" was covered in 834 cycles in 68.59 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_900:precondition1" was covered in 834 cycles in 68.59 s.
0.0.J: Trace Attempt  1	[68.62 s]
0.0.J: Trace Attempt  1	[68.73 s]
0.0.AM: Trace Attempt  1	[0.61 s]
0.0.J: Trace Attempt 834	[68.82 s]
0.0.J: A trace with 834 cycles was found. [68.82 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 834 cycles was found for the property "ack_counter.v_ack_counter._assert_2195" in 68.96 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2195:precondition1" was covered in 834 cycles in 68.96 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 834 cycles was found for the property "ack_counter.v_ack_counter._assert_2198" in 68.96 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2198:precondition1" was covered in 834 cycles in 68.96 s.
0.0.J: Trace Attempt 835	[68.95 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2321:precondition1 (306) }
0.0.AM: Trace Attempt  2	[0.74 s]
0.0.AM: Trace Attempt  3	[0.75 s]
0.0.AM: Trace Attempt  4	[0.78 s]
0.0.L: Trace Attempt  3	[68.25 s]
0.0.J: A trace with 835 cycles was found. [68.95 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_422:precondition1" was covered in 835 cycles in 69.22 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_425:precondition1" was covered in 835 cycles in 69.22 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_426:precondition1" was covered in 835 cycles in 69.22 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_427:precondition1" was covered in 835 cycles in 69.22 s.
0.0.J: Trace Attempt  1	[69.05 s]
0.0.L: Trace Attempt  4	[68.35 s]
0: ProofGrid usable level: 760
0.0.J: Trace Attempt  1	[69.17 s]
0.0.L: Trace Attempt  5	[68.43 s]
0.0.AM: Trace Attempt  6	[0.81 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_624"	[1.18 s].
0.0.N: Trace Attempt 17	[0.92 s]
0.0.N: Per property time limit expired (1.00 s) [1.04 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_624"	[1.21 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_635"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_635" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_635"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt 19	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_624"	[1.25 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_635"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  4	[0.18 s]
0.0.AM: Trace Attempt  5	[0.18 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.J: Trace Attempt 836	[69.29 s]
0.0.J: A trace with 836 cycles was found. [69.29 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_431:precondition1" was covered in 836 cycles in 69.56 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_432:precondition1" was covered in 836 cycles in 69.56 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_888:precondition1" was covered in 836 cycles in 69.56 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_906:precondition1" was covered in 836 cycles in 69.56 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_951:precondition1" was covered in 836 cycles in 69.56 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_952:precondition1" was covered in 836 cycles in 69.56 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_954:precondition1" was covered in 836 cycles in 69.56 s.
0.0.J: Trace Attempt  1	[69.45 s]
0.0.J: Trace Attempt  1	[69.59 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2692 <310> }
0.0.L: Trace Attempt  3	[68.89 s]
0.0.L: Trace Attempt  4	[69.00 s]
0.0.J: Trace Attempt 837	[69.70 s]
0.0.J: A trace with 837 cycles was found. [69.70 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_437:precondition1" was covered in 837 cycles in 69.90 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_468:precondition1" was covered in 837 cycles in 69.90 s.
0.0.J: Trace Attempt  1	[69.80 s]
0.0.L: Trace Attempt  5	[69.07 s]
0.0.AM: Trace Attempt  1	[0.60 s]
0.0.J: Trace Attempt  1	[69.92 s]
0.0.AM: Trace Attempt  2	[0.70 s]
0.0.AM: Trace Attempt  3	[0.70 s]
0.0.AM: Trace Attempt  4	[0.73 s]
0.0.J: Trace Attempt 838	[70.03 s]
0.0.J: A trace with 838 cycles was found. [70.03 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1292:precondition1" was covered in 838 cycles in 70.20 s.
0: ProofGrid usable level: 750
0.0.J: Trace Attempt  1	[70.16 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2663 <313> }
0.0.J: Trace Attempt  1	[70.24 s]
0.0.N: Trace Attempt 43	[0.88 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_635"	[0.92 s].
0.0.AM: Trace Attempt  6	[0.77 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_635"	[0.92 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_642"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_642"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_642" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  3	[69.52 s]
0.0.B: Trace Attempt 19	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_635"	[0.85 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_642"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.L: Trace Attempt  4	[69.59 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.J: Trace Attempt 838	[70.33 s]
0.0.J: A trace with 838 cycles was found. [70.33 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_334" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_335" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_336" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_337" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_347" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_348" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_349" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_354" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_372" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_374" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_376" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_377" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_386" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_411" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_412" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_422" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_425" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_427" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_431" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_432" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_437" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_468" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_726" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_727" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_733" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_738" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_780" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_781" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_783" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_785" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_847" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_865" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_876" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_888" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_899" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_900" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_906" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_952" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_954" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1045" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1048" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1049" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1050" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1094" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1130" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1131" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1164" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1166" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1187" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1189" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1204" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1206" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1343" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1384" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1386" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1387" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1389" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1499" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1501" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1503" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1504" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1623" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1642" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1643" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1644" in 70.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 838 cycles was found for the property "ack_counter.v_ack_counter._assert_1820" in 70.51 s.
0.0.J: Trace Attempt 839	[70.42 s]
0.0.J: Trace Attempt  1	[70.42 s]
0.0.L: Trace Attempt  5	[69.65 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.J: Trace Attempt  1	[70.50 s]
0.0.J: Trace Attempt  1	[70.58 s]
0.0.AM: Trace Attempt  1	[0.38 s]
0.0.J: Trace Attempt  1	[70.65 s]
0.0.AM: Trace Attempt  2	[0.54 s]
0.0.AM: Trace Attempt  3	[0.55 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2322:precondition1 (317) }
0.0.J: Trace Attempt 841	[70.76 s]
0.0.J: A trace with 841 cycles was found. [70.76 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1637:precondition1" was covered in 841 cycles in 70.86 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1688:precondition1" was covered in 841 cycles in 70.86 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1689:precondition1" was covered in 841 cycles in 70.86 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1696:precondition1" was covered in 841 cycles in 70.86 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1812:precondition1" was covered in 841 cycles in 70.86 s.
0.0.J: Trace Attempt  1	[70.89 s]
0.0.L: Trace Attempt  3	[70.16 s]
0.0.J: Trace Attempt  1	[70.97 s]
0.0.L: Trace Attempt  4	[70.22 s]
0.0.L: Trace Attempt  5	[70.28 s]
0.0.J: Trace Attempt 842	[71.07 s]
0.0.J: A trace with 842 cycles was found. [71.07 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1641:precondition1" was covered in 842 cycles in 71.17 s.
0: ProofGrid usable level: 678
0.0.J: Trace Attempt  1	[71.18 s]
0.0.AM: Trace Attempt 11	[0.81 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_642"	[1.01 s].
0.0.J: Trace Attempt  1	[71.27 s]
0.0.N: Trace Attempt 59	[0.99 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_642"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_643"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_643" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_643"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt 21	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_642"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_643"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  5	[0.17 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.U2: Restart 6, Seed 112f4bbac
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.J: Trace Attempt 841	[71.35 s]
0.0.J: A trace with 841 cycles was found. [71.35 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 841 cycles was found for the property "ack_counter.v_ack_counter._assert_1637" in 71.56 s.
0.0.J: Trace Attempt 842	[71.53 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2408 <321> }
0.0.L: Trace Attempt  3	[70.85 s]
0.0.J: A trace with 842 cycles was found. [71.53 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 842 cycles was found for the property "ack_counter.v_ack_counter._assert_1641" in 71.75 s.
0.0.J: Trace Attempt  1	[71.64 s]
0.0.L: Trace Attempt  4	[70.92 s]
0.0.J: Trace Attempt  1	[71.72 s]
0.0.L: Trace Attempt  5	[71.00 s]
0.0.J: Trace Attempt  1	[71.80 s]
0.0.AM: Trace Attempt  1	[0.69 s]
0.0.J: Trace Attempt 844	[71.88 s]
0.0.J: A trace with 844 cycles was found. [71.88 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1340:precondition1" was covered in 844 cycles in 71.98 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 844 cycles was found for the property "ack_counter.v_ack_counter._assert_2959" in 71.98 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2959:precondition1" was covered in 844 cycles in 71.98 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2995:precondition1" was covered in 844 cycles in 71.98 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2996:precondition1" was covered in 844 cycles in 71.98 s.
0.0.J: Trace Attempt  1	[71.97 s]
0.0.U2: Trace Attempt  1	[72.01 s]
0.0.J: Trace Attempt  1	[72.07 s]
0.0.AM: Trace Attempt  2	[0.80 s]
0.0.AM: Trace Attempt  3	[0.80 s]
0.0.AM: Trace Attempt  5	[0.84 s]
0.0.J: Trace Attempt  1	[72.15 s]
0: ProofGrid usable level: 672
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2589:precondition1 (325) }
0.0.U2: Trace Attempt  3	[72.24 s]
0.0.J: Trace Attempt  1	[72.24 s]
0.0.L: Trace Attempt  3	[71.51 s]
0.0.AM: Trace Attempt  9	[0.95 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_643"	[0.88 s].
0.0.N: Trace Attempt 58	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_643"	[0.88 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_645"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_645"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_645" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.Bm: Trace Attempt 670	[315.87 s]
0.0.L: Trace Attempt  4	[71.56 s]
0.0.J: Trace Attempt  1	[72.35 s]
0.0.B: Trace Attempt 19	[0.86 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_643"	[0.93 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_645"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.L: Trace Attempt  5	[71.65 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.J: Trace Attempt  1	[72.44 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  5	[0.18 s]
0.0.N: Trace Attempt  1	[0.18 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.J: Trace Attempt  1	[72.53 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.N: Trace Attempt  2	[0.22 s]
0.0.N: Trace Attempt  3	[0.23 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 12	[0.23 s]
0.0.AM: A proof was found: No trace exists. [0.29 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_645" was proven in 0.29 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_645"	[0.29 s].
0.0.N: Trace Attempt  5	[0.28 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_645"	[0.32 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_647"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_647" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_647"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  8	[0.20 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_645"	[0.27 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_647"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.J: Trace Attempt 850	[72.62 s]
0.0.J: A trace with 850 cycles was found. [72.62 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1399:precondition1" was covered in 850 cycles in 72.77 s.
0.0.J: Trace Attempt  1	[72.71 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.J: Trace Attempt  1	[72.78 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.N: Trace Attempt  1	[0.18 s]
0.0.AM: Trace Attempt  2	[0.19 s]
0.0.AM: Trace Attempt  3	[0.19 s]
0.0.B: Trace Attempt  5	[0.18 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2185 <329> }
0.0.N: Trace Attempt  2	[0.22 s]
0.0.N: Trace Attempt  3	[0.22 s]
0.0.N: Trace Attempt  4	[0.23 s]
0.0.AM: Trace Attempt  4	[0.24 s]
0.0.L: Trace Attempt  3	[72.17 s]
0.0.J: Trace Attempt 851	[72.89 s]
0.0.J: A trace with 851 cycles was found. [72.89 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1356:precondition1" was covered in 851 cycles in 73.07 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1357:precondition1" was covered in 851 cycles in 73.07 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1397:precondition1" was covered in 851 cycles in 73.07 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1400:precondition1" was covered in 851 cycles in 73.07 s.
0.0.L: Trace Attempt  4	[72.22 s]
0.0.J: Trace Attempt  1	[73.02 s]
0.0.L: Trace Attempt  5	[72.31 s]
0: ProofGrid usable level: 666
0.0.J: Trace Attempt 849	[73.10 s]
0.0.J: A trace with 849 cycles was found. [73.10 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 849 cycles was found for the property "ack_counter.v_ack_counter._assert_1340" in 73.36 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 849 cycles was found for the property "ack_counter.v_ack_counter._assert_1689" in 73.36 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 849 cycles was found for the property "ack_counter.v_ack_counter._assert_1696" in 73.36 s.
0.0.J: Trace Attempt 851	[73.19 s]
0.0.J: A trace with 851 cycles was found. [73.19 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 851 cycles was found for the property "ack_counter.v_ack_counter._assert_1356" in 73.60 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 851 cycles was found for the property "ack_counter.v_ack_counter._assert_1357" in 73.60 s.
0.0.J: Trace Attempt  1	[73.28 s]
0.0.AM: Trace Attempt  1	[0.70 s]
0.0.J: Trace Attempt  1	[73.37 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2704 <333> }
0.0.AM: Trace Attempt  2	[0.85 s]
0.0.AM: Trace Attempt  3	[0.85 s]
0.0.L: Trace Attempt  3	[72.76 s]
0.0.AM: Trace Attempt  4	[0.89 s]
0.0.J: Trace Attempt 852	[73.45 s]
0.0.J: A trace with 852 cycles was found. [73.45 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1350:precondition1" was covered in 852 cycles in 73.84 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1375:precondition1" was covered in 852 cycles in 73.84 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1377:precondition1" was covered in 852 cycles in 73.84 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1381:precondition1" was covered in 852 cycles in 73.84 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1383:precondition1" was covered in 852 cycles in 73.84 s.
0.0.J: Trace Attempt  1	[73.55 s]
0.0.L: Trace Attempt  4	[72.83 s]
0.0.J: Trace Attempt  1	[73.63 s]
0.0.N: Trace Attempt 24	[0.79 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_647"	[1.38 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_648"	[0.00 s].
0.0.L: Trace Attempt  5	[72.89 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_648" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_647"	[1.39 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_648"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 19	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_647"	[1.38 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_648"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.AM: Trace Attempt  4	[0.17 s]
0.0.J: Trace Attempt 853	[73.75 s]
0.0.J: A trace with 853 cycles was found. [73.75 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1905:precondition1" was covered in 853 cycles in 74.15 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 853 cycles was found for the property "ack_counter.v_ack_counter._assert_2863" in 74.15 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2863:precondition1" was covered in 853 cycles in 74.15 s.
0.0.J: Trace Attempt  1	[73.84 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.N: Trace Attempt  1	[0.23 s]
0.0.N: Trace Attempt  2	[0.29 s]
0.0.N: Trace Attempt  3	[0.29 s]
0.0.N: Trace Attempt  4	[0.29 s]
0.0.J: Trace Attempt 853	[73.92 s]
0.0.J: A trace with 853 cycles was found. [73.92 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 853 cycles was found for the property "ack_counter.v_ack_counter._assert_2789" in 74.34 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2789:precondition1" was covered in 853 cycles in 74.34 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 853 cycles was found for the property "ack_counter.v_ack_counter._assert_2791" in 74.34 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2791:precondition1" was covered in 853 cycles in 74.34 s.
0.0.J: Trace Attempt  1	[73.99 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2399 <337> }
0.0.Mpcustom4: Trace Attempt 17	[317.01 s]
0.0.L: Trace Attempt  3	[73.42 s]
0: ProofGrid usable level: 649
0.0.J: Trace Attempt 853	[74.11 s]
0.0.J: A trace with 853 cycles was found. [74.11 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 853 cycles was found for the property "ack_counter.v_ack_counter._assert_2794" in 74.61 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2794:precondition1" was covered in 853 cycles in 74.61 s.
0.0.AM: Trace Attempt  1	[0.56 s]
0.0.L: Trace Attempt  4	[73.51 s]
0.0.J: A trace with 853 cycles was found. [74.21 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2816:precondition1" was covered in 853 cycles in 74.84 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2862:precondition1" was covered in 853 cycles in 74.84 s.
0.0.L: Trace Attempt  5	[73.56 s]
0.0.AM: Trace Attempt  2	[0.69 s]
0.0.AM: Trace Attempt  3	[0.70 s]
0.0.J: A trace with 853 cycles was found. [74.30 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2822:precondition1" was covered in 853 cycles in 75.01 s.
0.0.J: Trace Attempt  1	[74.38 s]
0.0.AM: Trace Attempt  4	[0.71 s]
0.0.J: Trace Attempt  1	[74.46 s]
0.0.J: Trace Attempt 854	[74.54 s]
0.0.J: A trace with 854 cycles was found. [74.54 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 854 cycles was found for the property "ack_counter.v_ack_counter._assert_2862" in 75.19 s.
0.0.J: Trace Attempt  1	[74.65 s]
0.0.AM: Trace Attempt 11	[0.96 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_648"	[1.32 s].
0.0.N: Trace Attempt 23	[0.85 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_648"	[1.35 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_649"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_649" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_649"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.B: Trace Attempt 20	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_648"	[1.32 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_649"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.J: Trace Attempt  1	[74.76 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2413:precondition1 (341) }
0.0.AM: Trace Attempt  5	[0.15 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.L: Trace Attempt  3	[74.12 s]
0.0.L: Trace Attempt  4	[74.22 s]
0.0.AM: Trace Attempt  1	[0.39 s]
0.0.J: Trace Attempt 855	[74.93 s]
0.0.J: A trace with 855 cycles was found. [74.93 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 855 cycles was found for the property "ack_counter.v_ack_counter._assert_2816" in 75.34 s.
0.0.J: Trace Attempt  1	[75.11 s]
0.0.L: Trace Attempt  5	[74.34 s]
0: ProofGrid usable level: 642
0.0.J: Trace Attempt  1	[75.21 s]
0.0.AM: Trace Attempt  2	[0.54 s]
0.0.AM: Trace Attempt  3	[0.54 s]
0.0.AM: Trace Attempt  5	[0.57 s]
0.0.J: Trace Attempt  1	[75.37 s]
0.0.J: Trace Attempt  1	[75.46 s]
0.0.J: Trace Attempt  1	[75.56 s]
0.0.N: Trace Attempt 45	[0.96 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_649"	[0.31 s].
0.0.AM: Trace Attempt 13	[0.94 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_649"	[0.35 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_650"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_650"	[0.00 s].
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2413 <345> }
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_650" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.L: Trace Attempt  3	[74.99 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.J: Trace Attempt 859	[75.67 s]
0.0.J: A trace with 859 cycles was found. [75.67 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 859 cycles was found for the property "ack_counter.v_ack_counter._assert_2822" in 75.79 s.
0.0.J: Trace Attempt  1	[75.85 s]
0.0.AM: Trace Attempt  5	[0.17 s]
0.0.L: Trace Attempt  4	[75.10 s]
0.0.B: Trace Attempt 22	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_649"	[0.62 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_650"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.L: Trace Attempt  5	[75.16 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.J: Trace Attempt  1	[75.97 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.J: Trace Attempt  1	[76.09 s]
0.0.J: Trace Attempt  1	[76.18 s]
0: ProofGrid usable level: 641
0.0.U2: Trace Attempt 250	[76.25 s]
0.0.AM: Trace Attempt  1	[0.57 s]
0.0.J: Trace Attempt  1	[76.29 s]
0.0.AM: Trace Attempt  2	[0.69 s]
0.0.AM: Trace Attempt  3	[0.69 s]
0.0.AM: Trace Attempt  5	[0.70 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2634:precondition1 (349) }
0.0.J: Trace Attempt 863	[76.40 s]
0.0.J: A trace with 863 cycles was found. [76.40 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1297:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2190" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2190:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2234" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2234:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2235" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2235:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2240" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2240:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2242" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2242:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2243" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2243:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2244" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2244:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2269" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2269:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2270" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2270:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2271" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2271:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2272" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2272:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2273" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2273:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2274" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2274:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2275" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2275:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2276" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2276:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2277" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2277:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2429" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2429:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2455" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2455:precondition1" was covered in 863 cycles in 76.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2733" in 76.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2733:precondition1" was covered in 863 cycles in 76.46 s.
0.0.L: Trace Attempt  3	[75.79 s]
0.0.Bm: Trace Attempt 685	[320.13 s]
0.0.L: Trace Attempt  4	[75.87 s]
0.0.J: A trace with 863 cycles was found. [76.53 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2422" in 76.67 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2422:precondition1" was covered in 863 cycles in 76.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2427" in 76.67 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2427:precondition1" was covered in 863 cycles in 76.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2483" in 76.67 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2483:precondition1" was covered in 863 cycles in 76.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2580" in 76.67 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2580:precondition1" was covered in 863 cycles in 76.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2598" in 76.67 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2598:precondition1" was covered in 863 cycles in 76.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2599" in 76.67 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2599:precondition1" was covered in 863 cycles in 76.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2616" in 76.67 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2616:precondition1" was covered in 863 cycles in 76.67 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2618" in 76.67 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2618:precondition1" was covered in 863 cycles in 76.67 s.
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_650"	[1.14 s].
0.0.N: Trace Attempt 49	[0.79 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_650"	[1.14 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_662:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_662:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_662:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 17	[0.74 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_650"	[0.87 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_662:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.L: Trace Attempt  5	[75.99 s]
0.0.J: A trace with 863 cycles was found. [76.65 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2468" in 76.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2468:precondition1" was covered in 863 cycles in 76.85 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2514" in 76.85 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2514:precondition1" was covered in 863 cycles in 76.85 s.
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  2	[0.19 s]
0.0.AM: Trace Attempt  3	[0.19 s]
0.0.AM: Trace Attempt  5	[0.20 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.J: A trace with 863 cycles was found. [76.78 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2489" in 77.05 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2489:precondition1" was covered in 863 cycles in 77.05 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2492" in 77.05 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2492:precondition1" was covered in 863 cycles in 77.05 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2641" in 77.05 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2641:precondition1" was covered in 863 cycles in 77.05 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2645" in 77.05 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2645:precondition1" was covered in 863 cycles in 77.05 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2648" in 77.05 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2648:precondition1" was covered in 863 cycles in 77.05 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2778" in 77.05 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2778:precondition1" was covered in 863 cycles in 77.05 s.
0.0.J: Trace Attempt  1	[76.93 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.24 s]
0.0.N: Trace Attempt  5	[0.25 s]
0.0.J: Trace Attempt 863	[77.02 s]
0.0.J: A trace with 863 cycles was found. [77.02 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2137:precondition1" was covered in 863 cycles in 77.23 s.
0.0.J: Trace Attempt  1	[77.19 s]
0: ProofGrid usable level: 569
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2628:precondition1 (353) }
0.0.L: Trace Attempt  3	[76.67 s]
0.0.J: Trace Attempt 863	[77.27 s]
0.0.J: A trace with 863 cycles was found. [77.34 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2137" in 77.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2777" in 77.46 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2777:precondition1" was covered in 863 cycles in 77.46 s.
0.0.J: Trace Attempt  1	[77.44 s]
0.0.AM: Trace Attempt  1	[0.77 s]
0.0.L: Trace Attempt  4	[76.75 s]
0.0.AM: Trace Attempt  2	[0.86 s]
0.0.AM: Trace Attempt  3	[0.88 s]
0.0.AM: Trace Attempt  5	[0.90 s]
0.0.L: Trace Attempt  5	[76.86 s]
0.0.J: Trace Attempt 863	[77.53 s]
0.0.J: A trace with 863 cycles was found. [77.53 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2490" in 77.64 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2490:precondition1" was covered in 863 cycles in 77.64 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2732" in 77.64 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2732:precondition1" was covered in 863 cycles in 77.64 s.
0.0.N: Trace Attempt 14	[0.95 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_662:precondition1"	[0.98 s].
0.0.AM: Trace Attempt  7	[0.94 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_662:precondition1"	[0.98 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_668"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_668"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_668" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.J: A trace with 863 cycles was found. [77.67 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2752" in 77.81 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2752:precondition1" was covered in 863 cycles in 77.81 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2773" in 77.81 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2773:precondition1" was covered in 863 cycles in 77.81 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2799" in 77.81 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2799:precondition1" was covered in 863 cycles in 77.81 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2801" in 77.81 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2801:precondition1" was covered in 863 cycles in 77.81 s.
0.0.B: Trace Attempt 20	[0.99 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_662:precondition1"	[1.13 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_668"	[0.00 s].
0.0.B: Trace Attempt  1	[0.05 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  5	[0.20 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.J: A trace with 863 cycles was found. [77.81 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2768:precondition1" was covered in 863 cycles in 77.96 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2796:precondition1" was covered in 863 cycles in 77.96 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2797:precondition1" was covered in 863 cycles in 77.96 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2798:precondition1" was covered in 863 cycles in 77.96 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2800:precondition1" was covered in 863 cycles in 77.96 s.
0.0.J: Trace Attempt  1	[77.98 s]
0.0.B: Trace Attempt  5	[0.17 s]
0.0.J: Trace Attempt  1	[78.06 s]
0.0.N: Trace Attempt  1	[0.36 s]
0.0.N: Trace Attempt  2	[0.42 s]
0.0.N: Trace Attempt  3	[0.42 s]
0.0.N: Trace Attempt  5	[0.45 s]
0: ProofGrid usable level: 549
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2241:precondition1 (357) }
0.0.J: Trace Attempt 836	[78.18 s]
0.0.J: A trace with 836 cycles was found. [78.18 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 836 cycles was found for the property "ack_counter.v_ack_counter._assert_623" in 78.28 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 836 cycles was found for the property "ack_counter.v_ack_counter._assert_635" in 78.28 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 836 cycles was found for the property "ack_counter.v_ack_counter._assert_642" in 78.28 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 836 cycles was found for the property "ack_counter.v_ack_counter._assert_648" in 78.28 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 836 cycles was found for the property "ack_counter.v_ack_counter._assert_649" in 78.28 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 836 cycles was found for the property "ack_counter.v_ack_counter._assert_858" in 78.28 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 836 cycles was found for the property "ack_counter.v_ack_counter._assert_931" in 78.28 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 836 cycles was found for the property "ack_counter.v_ack_counter._assert_1319" in 78.28 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 836 cycles was found for the property "ack_counter.v_ack_counter._assert_1360" in 78.28 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 836 cycles was found for the property "ack_counter.v_ack_counter._assert_1738" in 78.28 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 836 cycles was found for the property "ack_counter.v_ack_counter._assert_1747" in 78.28 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 836 cycles was found for the property "ack_counter.v_ack_counter._assert_1757" in 78.28 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 836 cycles was found for the property "ack_counter.v_ack_counter._assert_1765" in 78.28 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 836 cycles was found for the property "ack_counter.v_ack_counter._assert_1788" in 78.28 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 836 cycles was found for the property "ack_counter.v_ack_counter._assert_2974" in 78.28 s.
0.0.J: Trace Attempt 837	[78.32 s]
0.0.L: Trace Attempt  3	[77.56 s]
0.0.AM: Trace Attempt  1	[0.70 s]
0.0.J: A trace with 837 cycles was found. [78.32 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 837 cycles was found for the property "ack_counter.v_ack_counter._assert_624" in 78.42 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 837 cycles was found for the property "ack_counter.v_ack_counter._assert_643" in 78.42 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 837 cycles was found for the property "ack_counter.v_ack_counter._assert_647" in 78.42 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 837 cycles was found for the property "ack_counter.v_ack_counter._assert_650" in 78.42 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 837 cycles was found for the property "ack_counter.v_ack_counter._assert_1746" in 78.42 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 837 cycles was found for the property "ack_counter.v_ack_counter._assert_1756" in 78.42 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 837 cycles was found for the property "ack_counter.v_ack_counter._assert_1766" in 78.42 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 837 cycles was found for the property "ack_counter.v_ack_counter._assert_1789" in 78.42 s.
0.0.L: Trace Attempt  4	[77.67 s]
0.0.L: Trace Attempt  5	[77.76 s]
0.0.AM: Trace Attempt  2	[0.82 s]
0.0.J: Trace Attempt 863	[78.43 s]
0.0.J: A trace with 863 cycles was found. [78.43 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2233" in 78.55 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2233:precondition1" was covered in 863 cycles in 78.55 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2746" in 78.55 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2746:precondition1" was covered in 863 cycles in 78.55 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2762" in 78.55 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2762:precondition1" was covered in 863 cycles in 78.55 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2768" in 78.55 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2796" in 78.55 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2797" in 78.55 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2798" in 78.55 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 863 cycles was found for the property "ack_counter.v_ack_counter._assert_2800" in 78.55 s.
0.0.J: Trace Attempt 864	[78.57 s]
0.0.J: Trace Attempt  1	[78.57 s]
0.0.AM: Trace Attempt  3	[0.84 s]
0.0.AM: Trace Attempt  5	[0.85 s]
0.0.J: Trace Attempt  1	[78.67 s]
0.0.AM: Trace Attempt  8	[0.92 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_668"	[0.92 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_668:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.J: Trace Attempt  1	[78.77 s]
0.0.N: Trace Attempt 11	[0.52 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_668"	[0.95 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_668:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_668:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt 18	[0.86 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_668"	[0.83 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_668:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  5	[0.19 s]
0.0.J: Trace Attempt 865	[78.87 s]
0.0.J: A trace with 865 cycles was found. [78.87 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1054:precondition1" was covered in 865 cycles in 79.01 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1055:precondition1" was covered in 865 cycles in 79.01 s.
0.0.J: Trace Attempt  1	[79.02 s]
0.0.J: Trace Attempt  1	[79.12 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2241 <361> }
0.0.L: Trace Attempt  3	[78.44 s]
0: ProofGrid usable level: 513
0.0.J: Trace Attempt 866	[79.19 s]
0.0.J: A trace with 866 cycles was found. [79.19 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1057:precondition1" was covered in 866 cycles in 79.31 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 866 cycles was found for the property "ack_counter.v_ack_counter._assert_2428" in 79.31 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2428:precondition1" was covered in 866 cycles in 79.31 s.
0.0.L: Trace Attempt  4	[78.53 s]
0.0.J: A trace with 866 cycles was found. [79.30 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2579:precondition1" was covered in 866 cycles in 79.53 s.
0.0.J: Trace Attempt  1	[79.39 s]
0.0.L: Trace Attempt  5	[78.61 s]
0.0.AM: Trace Attempt  1	[0.61 s]
0.0.J: Trace Attempt  1	[79.46 s]
0.0.N: Trace Attempt  1	[0.71 s]
0.0.AM: Trace Attempt  2	[0.76 s]
0.0.AM: Trace Attempt  3	[0.76 s]
0.0.N: Trace Attempt  2	[0.76 s]
0.0.N: Trace Attempt  3	[0.76 s]
0.0.N: Trace Attempt  5	[0.76 s]
0.0.AM: Trace Attempt  5	[0.81 s]
0.0.J: Trace Attempt 865	[79.55 s]
0.0.J: A trace with 865 cycles was found. [79.55 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 865 cycles was found for the property "ack_counter.v_ack_counter._assert_2579" in 79.84 s.
0.0.J: Trace Attempt 867	[79.64 s]
0.0.J: A trace with 867 cycles was found. [79.64 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1038:precondition1" was covered in 867 cycles in 80.05 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1058:precondition1" was covered in 867 cycles in 80.05 s.
0.0.J: Trace Attempt  1	[79.76 s]
0.0.AM: Trace Attempt  8	[0.87 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_668:precondition1"	[1.44 s].
0.0.N: Trace Attempt 10	[0.84 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_668:precondition1"	[1.45 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_674"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_674" in 0.00 s.
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_674"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.J: Trace Attempt  1	[79.82 s]
0.0.B: Trace Attempt 18	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_668:precondition1"	[1.42 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_674"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.AM: Trace Attempt  2	[0.18 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.J: Trace Attempt 868	[79.92 s]
0.0.J: A trace with 868 cycles was found. [79.92 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_709:precondition1" was covered in 868 cycles in 80.27 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1047:precondition1" was covered in 868 cycles in 80.27 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1063:precondition1" was covered in 868 cycles in 80.27 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1115:precondition1" was covered in 868 cycles in 80.27 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1116:precondition1" was covered in 868 cycles in 80.27 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1128:precondition1" was covered in 868 cycles in 80.27 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1310:precondition1" was covered in 868 cycles in 80.27 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2131:precondition1" was covered in 868 cycles in 80.27 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2347:precondition1" was covered in 868 cycles in 80.27 s.
0.0.J: Trace Attempt  1	[80.01 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2624:precondition1 (365) }
0.0.L: Trace Attempt  3	[79.35 s]
0.0.J: Trace Attempt 868	[80.09 s]
0.0.J: A trace with 868 cycles was found. [80.09 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2742:precondition1" was covered in 868 cycles in 80.55 s.
0.0.J: Trace Attempt  1	[80.17 s]
0.0.L: Trace Attempt  4	[79.42 s]
0: ProofGrid usable level: 496
0.0.L: Trace Attempt  5	[79.52 s]
0.0.J: Trace Attempt 866	[80.24 s]
0.0.J: A trace with 866 cycles was found. [80.24 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 866 cycles was found for the property "ack_counter.v_ack_counter._assert_2742" in 80.74 s.
0.0.J: Trace Attempt 868	[80.33 s]
0.0.J: Trace Attempt  1	[80.33 s]
0.0.U2: Trace Attempt 484	[80.33 s]
0.0.J: Trace Attempt  1	[80.41 s]
0.0.J: Trace Attempt  1	[80.47 s]
0.0.J: Trace Attempt 869	[80.57 s]
0.0.J: A trace with 869 cycles was found. [80.57 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1110:precondition1" was covered in 869 cycles in 80.95 s.
0.0.J: Trace Attempt  1	[80.65 s]
0.0.Bm: Trace Attempt 698	[324.21 s]
0.0.J: Trace Attempt  1	[80.72 s]
0.0.N: Trace Attempt 25	[0.91 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_674"	[0.93 s].
0.0.AM: Trace Attempt  1	[1.03 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_674:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_674:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_674"	[0.93 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_674:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 19	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_674"	[0.93 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_674:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt 870	[80.80 s]
0.0.J: A trace with 870 cycles was found. [80.80 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2389:precondition1" was covered in 870 cycles in 81.20 s.
0.0.J: Trace Attempt  1	[80.89 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2398 <369> }
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.J: Trace Attempt  1	[80.98 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.L: Trace Attempt  3	[80.23 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.J: Trace Attempt  1	[81.05 s]
0.0.L: Trace Attempt  4	[80.31 s]
0.0.Mpcustom4: Trace Attempt 18	[323.95 s]
0.0.L: Trace Attempt  5	[80.42 s]
0.0.J: Trace Attempt 872	[81.10 s]
0.0.J: A trace with 872 cycles was found. [81.10 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1095:precondition1" was covered in 872 cycles in 81.46 s.
0.0.J: Trace Attempt  1	[81.20 s]
0: ProofGrid usable level: 492
0.0.J: Trace Attempt  1	[81.28 s]
0.0.J: Trace Attempt 873	[81.37 s]
0.0.J: A trace with 873 cycles was found. [81.37 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_498:precondition1" was covered in 873 cycles in 81.76 s.
0.0.J: Trace Attempt  1	[81.52 s]
0.0.J: Trace Attempt  1	[81.63 s]
0.0.AM: Trace Attempt  1	[0.82 s]
0.0.AM: Trace Attempt  2	[0.90 s]
0.0.AM: Trace Attempt  3	[0.90 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2703 <373> }
0.0.N: Trace Attempt 25	[0.95 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_674:precondition1"	[0.86 s].
0.0.AM: Trace Attempt  8	[0.96 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_674:precondition1"	[0.86 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_675"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_675"	[0.00 s].
0.0.J: Trace Attempt 874	[81.70 s]
0.0.J: A trace with 874 cycles was found. [81.70 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 874 cycles was found for the property "ack_counter.v_ack_counter._assert_2189" in 82.03 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2189:precondition1" was covered in 874 cycles in 82.03 s.
0.0.J: Trace Attempt  1	[81.85 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_675" in 0.19 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt 19	[0.87 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_674:precondition1"	[1.08 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_675"	[0.00 s].
0.0.L: Trace Attempt  3	[81.11 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.L: Trace Attempt  4	[81.17 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.L: Trace Attempt  5	[81.28 s]
0.0.J: Trace Attempt 873	[81.97 s]
0.0.J: A trace with 873 cycles was found. [81.97 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 873 cycles was found for the property "ack_counter.v_ack_counter._assert_2995" in 82.29 s.
0.0.J: Trace Attempt 874	[82.11 s]
0.0.J: A trace with 874 cycles was found. [82.11 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 874 cycles was found for the property "ack_counter.v_ack_counter._assert_498" in 82.50 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 874 cycles was found for the property "ack_counter.v_ack_counter._assert_1038" in 82.50 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 874 cycles was found for the property "ack_counter.v_ack_counter._assert_1047" in 82.50 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 874 cycles was found for the property "ack_counter.v_ack_counter._assert_1055" in 82.50 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 874 cycles was found for the property "ack_counter.v_ack_counter._assert_1057" in 82.50 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 874 cycles was found for the property "ack_counter.v_ack_counter._assert_1058" in 82.50 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 874 cycles was found for the property "ack_counter.v_ack_counter._assert_1063" in 82.50 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 874 cycles was found for the property "ack_counter.v_ack_counter._assert_1095" in 82.50 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 874 cycles was found for the property "ack_counter.v_ack_counter._assert_1110" in 82.50 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 874 cycles was found for the property "ack_counter.v_ack_counter._assert_1115" in 82.50 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 874 cycles was found for the property "ack_counter.v_ack_counter._assert_1297" in 82.50 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 874 cycles was found for the property "ack_counter.v_ack_counter._assert_1350" in 82.50 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 874 cycles was found for the property "ack_counter.v_ack_counter._assert_1375" in 82.50 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 874 cycles was found for the property "ack_counter.v_ack_counter._assert_1381" in 82.50 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 874 cycles was found for the property "ack_counter.v_ack_counter._assert_1383" in 82.50 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 874 cycles was found for the property "ack_counter.v_ack_counter._assert_1397" in 82.50 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 874 cycles was found for the property "ack_counter.v_ack_counter._assert_1400" in 82.50 s.
0.0.J: Trace Attempt  1	[82.24 s]
0: ProofGrid usable level: 471
0.0.J: Trace Attempt  1	[82.35 s]
0.0.N: Trace Attempt  1	[0.54 s]
0.0.N: Trace Attempt  2	[0.56 s]
0.0.N: Trace Attempt  3	[0.56 s]
0.0.AM: Trace Attempt  1	[0.66 s]
0.0.AM: Trace Attempt  2	[0.74 s]
0.0.AM: Trace Attempt  3	[0.75 s]
0.0.J: Trace Attempt 875	[82.47 s]
0.0.J: A trace with 875 cycles was found. [82.47 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 875 cycles was found for the property "ack_counter.v_ack_counter._assert_2734" in 82.79 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2734:precondition1" was covered in 875 cycles in 82.79 s.
0.0.J: Trace Attempt  1	[82.58 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2239:precondition1 (377) }
0.0.J: Trace Attempt  1	[82.69 s]
0.0.J: Trace Attempt  1	[82.77 s]
0.0.L: Trace Attempt  3	[82.03 s]
0.0.AM: Trace Attempt 14	[0.92 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_675"	[1.00 s].
0.0.L: Trace Attempt  4	[82.08 s]
0.0.N: Trace Attempt 15	[0.70 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_675"	[1.05 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_675:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_675:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_675:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.L: Trace Attempt  5	[82.18 s]
0.0.Ht: Trace Attempt 577	[326.39 s]
0.0.B: Trace Attempt 19	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_675"	[0.83 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_675:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.J: Trace Attempt 877	[82.95 s]
0.0.J: A trace with 877 cycles was found. [82.95 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_536:precondition1" was covered in 877 cycles in 83.18 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_562:precondition1" was covered in 877 cycles in 83.18 s.
0.0.J: Trace Attempt  1	[83.08 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.J: Trace Attempt  1	[83.22 s]
0: ProofGrid usable level: 468
0.0.N: Trace Attempt  1	[0.46 s]
0.0.N: Trace Attempt  2	[0.51 s]
0.0.N: Trace Attempt  3	[0.51 s]
0.0.J: Trace Attempt 878	[83.30 s]
0.0.J: A trace with 878 cycles was found. [83.30 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_551:precondition1" was covered in 878 cycles in 83.58 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1202:precondition1" was covered in 878 cycles in 83.58 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1241:precondition1" was covered in 878 cycles in 83.58 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1258:precondition1" was covered in 878 cycles in 83.58 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_576:precondition1" was covered in 878 cycles in 83.58 s.
0.0.J: Trace Attempt  1	[83.47 s]
0.0.AM: Trace Attempt  1	[0.59 s]
0.0.J: Trace Attempt  1	[83.58 s]
0.0.AM: Trace Attempt  2	[0.72 s]
0.0.AM: Trace Attempt  3	[0.72 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2239 <381> }
0.0.L: Trace Attempt  3	[83.01 s]
0.0.J: Trace Attempt 879	[83.70 s]
0.0.J: A trace with 879 cycles was found. [83.70 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_570:precondition1" was covered in 879 cycles in 83.81 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_571:precondition1" was covered in 879 cycles in 83.81 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_572:precondition1" was covered in 879 cycles in 83.81 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1203:precondition1" was covered in 879 cycles in 83.81 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_597:precondition1" was covered in 879 cycles in 83.81 s.
0.0.J: Trace Attempt  1	[83.85 s]
0.0.N: Trace Attempt 13	[0.64 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_675:precondition1"	[0.94 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_678"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_678" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  4	[83.11 s]
0.0.AM: Trace Attempt  7	[0.75 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_675:precondition1"	[0.95 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_678"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt 17	[0.87 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_675:precondition1"	[0.95 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_678"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.L: Trace Attempt  5	[83.16 s]
0.0.B: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.J: Trace Attempt  1	[84.00 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.B: Trace Attempt  4	[0.14 s]
0.0.B: Trace Attempt  5	[0.18 s]
0.0.J: Trace Attempt 880	[84.08 s]
0.0.J: A trace with 880 cycles was found. [84.08 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_613:precondition1" was covered in 880 cycles in 84.19 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1207:precondition1" was covered in 880 cycles in 84.19 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1581:precondition1" was covered in 880 cycles in 84.19 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1610:precondition1" was covered in 880 cycles in 84.19 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1611:precondition1" was covered in 880 cycles in 84.19 s.
0.0.J: Trace Attempt  1	[84.17 s]
0: ProofGrid usable level: 455
0.0.AM: Trace Attempt  1	[0.43 s]
0.0.J: Trace Attempt  1	[84.31 s]
0.0.U2: Trace Attempt 694	[84.36 s]
0.0.AM: Trace Attempt  2	[0.51 s]
0.0.AM: Trace Attempt  3	[0.51 s]
0.0.J: Trace Attempt 881	[84.41 s]
0.0.J: A trace with 881 cycles was found. [84.41 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_622:precondition1" was covered in 881 cycles in 84.56 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1582:precondition1" was covered in 881 cycles in 84.56 s.
0.0.J: Trace Attempt  1	[84.53 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2337 <385> }
0.0.J: Trace Attempt  1	[84.65 s]
0.0.L: Trace Attempt  3	[83.90 s]
0.0.L: Trace Attempt  4	[84.02 s]
0.0.N: Trace Attempt 21	[0.70 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_678"	[0.85 s].
0.0.L: Trace Attempt  5	[84.11 s]
0.0.AM: Trace Attempt 16	[0.86 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_678"	[0.89 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_678:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_678:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_678:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.J: Trace Attempt 882	[84.77 s]
0.0.J: A trace with 882 cycles was found. [84.77 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_614:precondition1" was covered in 882 cycles in 84.92 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1580:precondition1" was covered in 882 cycles in 84.92 s.
0.0.J: Trace Attempt  1	[84.93 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  4	[0.04 s]
0.0.AM: Trace Attempt  5	[0.05 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.B: Trace Attempt 18	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_678"	[1.10 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_678:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Bm: Trace Attempt 715	[328.51 s]
0.0.N: Trace Attempt  1	[0.09 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.J: Trace Attempt  1	[85.06 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.AM: Trace Attempt  2	[0.21 s]
0.0.AM: Trace Attempt  3	[0.21 s]
0.0.B: Trace Attempt  5	[0.17 s]
0.0.J: Trace Attempt  1	[85.19 s]
0.0.J: Trace Attempt  1	[85.25 s]
0: ProofGrid usable level: 451
0.0.J: Trace Attempt 885	[85.34 s]
0.0.J: A trace with 885 cycles was found. [85.34 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_842:precondition1" was covered in 885 cycles in 85.42 s.
0.0.J: Trace Attempt  1	[85.43 s]
0.0.J: Trace Attempt  1	[85.52 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2634 <389> }
0.0.J: Trace Attempt  1	[85.59 s]
0.0.J: Trace Attempt  1	[85.67 s]
0.0.J: Trace Attempt  1	[85.72 s]
0.0.L: Trace Attempt  3	[84.93 s]
0.0.L: Trace Attempt  4	[84.99 s]
0.0.AM: Trace Attempt  1	[0.89 s]
0.0.J: Trace Attempt  1	[85.81 s]
0.0.L: Trace Attempt  5	[85.06 s]
0.0.J: Trace Attempt  1	[85.88 s]
0.0.N: Trace Attempt 21	[0.73 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_678:precondition1"	[1.00 s].
0.0.AM: Trace Attempt  2	[1.02 s]
0.0.J: Trace Attempt  1	[85.93 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_681"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_681" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_678:precondition1"	[1.02 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_681"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.J: Trace Attempt  1	[85.99 s]
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt 18	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_678:precondition1"	[0.88 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_681"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.J: Trace Attempt  1	[86.05 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.J: Trace Attempt  1	[86.13 s]
0.0.AM: Trace Attempt  5	[0.23 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.J: Trace Attempt  1	[86.18 s]
0.0.J: Trace Attempt  1	[86.26 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 12	[0.36 s]
0.0.AM: A proof was found: No trace exists. [0.39 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_681" was proven in 0.38 s.
0: ProofGrid usable level: 449
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_681"	[0.38 s].
0.0.J: Trace Attempt  1	[86.32 s]
0.0.B: Trace Attempt  7	[0.23 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_681"	[0.31 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_689"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_689" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_689"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.J: Trace Attempt  1	[86.38 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2611:precondition1 (393) }
0.0.B: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt 34	[0.46 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_681"	[0.49 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_689"	[0.00 s].
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.J: Trace Attempt  1	[86.43 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.L: Trace Attempt  3	[85.73 s]
0.0.J: Trace Attempt  1	[86.52 s]
0.0.L: Trace Attempt  4	[85.81 s]
0.0.J: Trace Attempt  1	[86.59 s]
0.0.L: Trace Attempt  5	[85.86 s]
0.0.J: Trace Attempt  1	[86.64 s]
0.0.J: Trace Attempt  1	[86.70 s]
0.0.J: Trace Attempt  1	[86.77 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 17	[0.45 s]
0.0.AM: A proof was found: No trace exists. [0.52 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_689" was proven in 0.52 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_689"	[0.52 s].
0.0.J: Trace Attempt  1	[86.85 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_698"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 13	[0.49 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_689"	[0.60 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_698"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_698" in 0.00 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.J: Trace Attempt  1	[86.93 s]
0.0.N: Trace Attempt 34	[0.49 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_689"	[0.52 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_698"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.J: Trace Attempt  1	[86.99 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.B: Trace Attempt  4	[0.11 s]
0.0.AM: Trace Attempt  4	[0.16 s]
0.0.N: Trace Attempt 16	[0.10 s]
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_698" was proven in 0.09 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_698"	[0.09 s].
0.0.B: Trace Attempt  5	[0.14 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_698"	[0.20 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_699"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.J: Trace Attempt  1	[87.05 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_699"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_699" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_698"	[0.18 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_699"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.J: Trace Attempt  1	[87.13 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  4	[0.08 s]
0.0.J: Trace Attempt  1	[87.19 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2238:precondition1 (397) }
0.0.B: Trace Attempt  5	[0.16 s]
0.0.L: Trace Attempt  3	[86.50 s]
0.0.J: Trace Attempt  1	[87.29 s]
0: ProofGrid usable level: 447
0.0.L: Trace Attempt  4	[86.59 s]
0.0.J: Trace Attempt  1	[87.36 s]
0.0.L: Trace Attempt  5	[86.63 s]
0.0.N: Trace Attempt  1	[0.36 s]
0.0.J: Trace Attempt  1	[87.42 s]
0.0.N: Trace Attempt  2	[0.40 s]
0.0.N: Trace Attempt  3	[0.41 s]
0.0.N: Trace Attempt  4	[0.45 s]
0.0.J: Trace Attempt  1	[87.50 s]
0.0.J: Trace Attempt  1	[87.55 s]
0.0.N: Trace Attempt  5	[0.49 s]
0.0.J: Trace Attempt  1	[87.63 s]
0.0.J: Trace Attempt  1	[87.67 s]
0.0.AM: Trace Attempt  1	[0.71 s]
0.0.J: Trace Attempt  1	[87.78 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 20	[0.72 s]
0.0.N: A proof was found: No trace exists. [0.72 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_699" was proven in 0.72 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_699"	[0.72 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_700"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_700" in 0.01 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt 15	[0.64 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_699"	[0.73 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_700"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  2	[0.82 s]
0.0.J: Trace Attempt  1	[87.88 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_699"	[0.82 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_700"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  2	[0.08 s]
0.0.J: Trace Attempt  1	[87.92 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2238 <401> }
0.0.AM: Trace Attempt  1	[0.08 s]
0.0.B: Trace Attempt  4	[0.14 s]
0.0.L: Trace Attempt  3	[87.22 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.0.J: Trace Attempt  1	[88.01 s]
0.0.B: Trace Attempt  5	[0.20 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.L: Trace Attempt  4	[87.30 s]
0.0.J: Trace Attempt  1	[88.07 s]
0.0.AM: Trace Attempt  3	[0.20 s]
0.0.N: Trace Attempt  2	[0.30 s]
0.0.N: Trace Attempt  3	[0.30 s]
0.0.L: Trace Attempt  5	[87.37 s]
0.0.N: Trace Attempt  4	[0.34 s]
0.0.J: Trace Attempt  1	[88.16 s]
0.0.N: Trace Attempt  5	[0.36 s]
0.0.J: Trace Attempt  1	[88.23 s]
0.0.J: Trace Attempt  1	[88.30 s]
0: ProofGrid usable level: 446
0.0.J: Trace Attempt  1	[88.37 s]
0.0.Mpcustom4: Trace Attempt 19	[331.23 s]
0.0.U2: Trace Attempt 948	[88.43 s]
0.0.J: Trace Attempt  1	[88.45 s]
0.0.J: Trace Attempt  1	[88.50 s]
0.0.J: Trace Attempt  1	[88.59 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2609 <405> }
0.0.J: Trace Attempt  1	[88.63 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 26	[0.80 s]
0.0.N: A proof was found: No trace exists. [0.83 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_700" was proven in 0.84 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_700"	[0.84 s].
0.0.AM: Trace Attempt 16	[0.70 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_700"	[0.77 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_701"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_701"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_701" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 15	[0.75 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_700"	[0.87 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_701"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.L: Trace Attempt  3	[87.93 s]
0.0.J: Trace Attempt  1	[88.70 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 16	[0.08 s]
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_701" was proven in 0.09 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_701"	[0.09 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_702"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_702" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.L: Trace Attempt  4	[88.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_701"	[0.09 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_702"	[0.00 s].
0.0.N: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.J: Trace Attempt  1	[88.80 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_701"	[0.16 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_702"	[0.00 s].
0.0.B: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  4	[0.04 s]
0.0.AM: Trace Attempt  5	[0.04 s]
0.0.L: Trace Attempt  5	[88.09 s]
0.0.AM: Trace Attempt  1	[0.06 s]
0.0.J: Trace Attempt  1	[88.89 s]
0.0.B: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.J: Trace Attempt  1	[88.96 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.J: Trace Attempt  1	[89.01 s]
0.0.Bm: Trace Attempt 735	[332.60 s]
0.0.AM: Trace Attempt  5	[0.25 s]
0.0.J: Trace Attempt  1	[89.08 s]
0.0.J: Trace Attempt  1	[89.16 s]
0.0.J: Trace Attempt  1	[89.22 s]
0.0.J: Trace Attempt  1	[89.29 s]
0.0.N: Trace Attempt  1	[0.58 s]
0: ProofGrid usable level: 444
0.0.J: Trace Attempt  1	[89.38 s]
0.0.N: Trace Attempt  2	[0.66 s]
0.0.N: Trace Attempt  3	[0.66 s]
0.0.N: Trace Attempt  4	[0.69 s]
0.0.J: Trace Attempt  1	[89.46 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2627 <409> }
0.0.J: Trace Attempt  1	[89.50 s]
0.0.N: Trace Attempt  5	[0.73 s]
0.0.L: Trace Attempt  3	[88.76 s]
0.0.J: Trace Attempt  1	[89.55 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 22	[0.74 s]
0.0.AM: A proof was found: No trace exists. [0.78 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_702" was proven in 0.80 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_702"	[0.80 s].
0.0.N: Trace Attempt  7	[0.75 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_702"	[0.85 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_703"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_703" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  4	[88.84 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_703"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.J: Trace Attempt  1	[89.65 s]
0.0.B: Trace Attempt 16	[0.78 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_702"	[0.87 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_703"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.L: Trace Attempt  5	[88.90 s]
0.0.J: Trace Attempt  1	[89.68 s]
0.0.AM: Trace Attempt  1	[0.06 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.J: Trace Attempt  1	[89.79 s]
0.0.N: Trace Attempt  2	[0.18 s]
0.0.N: Trace Attempt  3	[0.18 s]
0.0.B: Trace Attempt  5	[0.17 s]
0.0.AM: Trace Attempt  2	[0.19 s]
0.0.AM: Trace Attempt  3	[0.19 s]
0.0.J: Trace Attempt  1	[89.86 s]
0.0.N: Trace Attempt  4	[0.27 s]
0.0.N: Trace Attempt  5	[0.27 s]
0.0.J: Trace Attempt  1	[89.92 s]
0.0.J: Trace Attempt  1	[89.97 s]
0.0.J: Trace Attempt  1	[90.04 s]
0.0.J: Trace Attempt  1	[90.12 s]
0.0.J: Trace Attempt  1	[90.27 s]
0.0.AM: Trace Attempt  1	[0.66 s]
0: ProofGrid usable level: 443
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2236:precondition1 (413) }
0.0.J: Trace Attempt  1	[90.37 s]
0.0.Ht: Trace Attempt 578	[333.80 s]
0.0.AM: Trace Attempt  2	[0.78 s]
0.0.L: Trace Attempt  3	[89.67 s]
0.0.AM: Trace Attempt  3	[0.82 s]
0.0.J: Trace Attempt  1	[90.48 s]
0.0.L: Trace Attempt  4	[89.79 s]
0.0.J: Trace Attempt  1	[90.61 s]
0.0.N: Trace Attempt 13	[0.85 s]
0.0.N: Per property time limit expired (1.00 s) [1.03 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_703"	[1.02 s].
0.0.AM: Trace Attempt  8	[0.92 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_703"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_704"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_704"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_704" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  5	[89.89 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.J: Trace Attempt  1	[90.71 s]
0.0.B: Trace Attempt 19	[0.99 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_703"	[1.11 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_704"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.J: Trace Attempt  1	[90.81 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  2	[0.20 s]
0.0.AM: Trace Attempt  3	[0.20 s]
0.0.B: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  4	[0.24 s]
0.0.N: Trace Attempt  5	[0.24 s]
0.0.J: Trace Attempt  1	[90.92 s]
0.0.B: Trace Attempt  4	[0.15 s]
0.0.B: Trace Attempt  5	[0.18 s]
0.0.J: Trace Attempt  1	[91.02 s]
0.0.J: Trace Attempt  1	[91.10 s]
0.0.J: Trace Attempt  1	[91.24 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2236 <417> }
0.0.J: Trace Attempt  1	[91.34 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 31	[0.66 s]
0.0.N: A proof was found: No trace exists. [0.70 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_704" was proven in 0.69 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_704"	[0.69 s].
0.0.AM: Trace Attempt 18	[0.70 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_704"	[0.69 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_729"	[0.00 s].
0: ProofGrid usable level: 442
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_729"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_729" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  3	[90.66 s]
0.0.B: Trace Attempt 14	[0.62 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_704"	[0.70 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_729"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.J: Trace Attempt  1	[91.48 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.L: Trace Attempt  4	[90.75 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  2	[0.21 s]
0.0.AM: Trace Attempt  3	[0.21 s]
0.0.J: Trace Attempt  1	[91.59 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.24 s]
0.0.L: Trace Attempt  5	[90.87 s]
0.0.N: Trace Attempt  5	[0.32 s]
0.0.J: Trace Attempt  1	[91.73 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 14	[0.40 s]
0.0.N: A proof was found: No trace exists. [0.43 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_729" was proven in 0.40 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_729"	[0.40 s].
0.0.J: Trace Attempt  1	[91.82 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_747"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_747" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 11	[0.33 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_729"	[0.37 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_747"	[0.00 s].
0.0.AM: Trace Attempt 10	[0.43 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_729"	[0.49 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_747"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  1	[0.05 s]
0.0.J: Trace Attempt  1	[91.92 s]
0.0.B: Trace Attempt  2	[0.09 s]
0.0.B: Trace Attempt  3	[0.13 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.B: Trace Attempt  4	[0.14 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.AM: Trace Attempt  5	[0.17 s]
0.0.J: Trace Attempt  1	[92.02 s]
0.0.J: Trace Attempt  1	[92.13 s]
0.0.N: Trace Attempt  1	[0.32 s]
0.0.AM: Trace Attempt  1	[0.30 s]
0.0.N: Trace Attempt  2	[0.36 s]
0.0.N: Trace Attempt  3	[0.36 s]
0.0.N: Trace Attempt  5	[0.39 s]
0.0.J: Trace Attempt  1	[92.25 s]
0.0.AM: Trace Attempt  2	[0.42 s]
0.0.AM: Trace Attempt  3	[0.43 s]
0.0.AM: Trace Attempt  5	[0.44 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2636 <421> }
0.0.J: Trace Attempt  1	[92.34 s]
0.0.L: Trace Attempt  3	[91.58 s]
0: ProofGrid usable level: 441
0.0.J: Trace Attempt  1	[92.42 s]
0.0.L: Trace Attempt  4	[91.67 s]
0.0.L: Trace Attempt  5	[91.73 s]
0.0.J: Trace Attempt  1	[92.54 s]
0.0.J: Trace Attempt  1	[92.64 s]
0.0.AM: Trace Attempt  1	[0.90 s]
0.0.J: Trace Attempt  1	[92.74 s]
0.0.U2: Trace Attempt 1133	[92.81 s]
0.0.N: Trace Attempt 20	[0.94 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_747"	[1.00 s].
0.0.J: Trace Attempt  1	[92.82 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_747:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_799:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_747:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_799:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 19	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_747"	[1.06 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_747:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_799:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  2	[1.03 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_747"	[1.06 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_747:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_799:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.J: Trace Attempt  1	[92.89 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.B: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.J: Trace Attempt  1	[92.98 s]
0.0.B: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  4	[0.15 s]
0.0.AM: Trace Attempt  5	[0.16 s]
0.0.J: Trace Attempt  1	[93.06 s]
0.0.B: Trace Attempt  5	[0.18 s]
0.0.Bm: Trace Attempt 758	[336.61 s]
0.0.J: Trace Attempt  1	[93.13 s]
0.0.N: Trace Attempt  1	[0.31 s]
0.0.N: Trace Attempt  2	[0.33 s]
0.0.N: Trace Attempt  3	[0.33 s]
0.0.N: Trace Attempt  5	[0.34 s]
0.0.AM: Trace Attempt  1	[0.36 s]
0.0.J: Trace Attempt  1	[93.23 s]
0.0.J: Trace Attempt  1	[93.33 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.AM: Trace Attempt  5	[0.48 s]
0.0.J: Trace Attempt  1	[93.43 s]
0.0.J: Trace Attempt  1	[93.56 s]
0.0.J: Trace Attempt  1	[93.70 s]
0.0.AM: Trace Attempt  1	[0.89 s]
0.0.J: Trace Attempt  1	[93.83 s]
0.0.AM: Trace Attempt  2	[0.99 s]
0.0.AM: Trace Attempt  3	[0.99 s]
0.0.N: Trace Attempt 20	[0.79 s]
0.0.N: Per property time limit expired (1.00 s) [1.03 s]
0.0.N: Per property time limit expired (1.00 s) [1.03 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_747:precondition1"	[1.03 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_799:precondition1"	[1.03 s].
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_747:precondition1"	[1.00 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_799:precondition1"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_752:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_752:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_752:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.J: Trace Attempt  1	[93.94 s]
0.0.B: Trace Attempt 17	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_747:precondition1"	[1.06 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_799:precondition1"	[1.06 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_752:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.J: Trace Attempt  1	[94.05 s]
0.0.AM: Trace Attempt  2	[0.18 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.AM: Trace Attempt  5	[0.19 s]
0.0.B: Trace Attempt  4	[0.14 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.J: Trace Attempt  1	[94.13 s]
0.0.N: Trace Attempt  1	[0.25 s]
0.0.N: Trace Attempt  2	[0.29 s]
0.0.N: Trace Attempt  3	[0.29 s]
0.0.N: Trace Attempt  5	[0.29 s]
0.0.J: Trace Attempt  1	[94.22 s]
0.0.Mpcustom4: Trace Attempt 20	[337.08 s]
0.0.J: Trace Attempt  1	[94.32 s]
0.0.AM: Trace Attempt  1	[0.44 s]
0.0.J: Trace Attempt  1	[94.42 s]
0.0.AM: Trace Attempt  2	[0.59 s]
0.0.AM: Trace Attempt  3	[0.59 s]
0.0.J: Trace Attempt  1	[94.50 s]
0.0.AM: Trace Attempt  5	[0.63 s]
0.0.Ht: Trace Attempt 579	[338.01 s]
0.0.J: Trace Attempt  1	[94.58 s]
0.0.J: Trace Attempt  1	[94.68 s]
0.0.J: Trace Attempt  1	[94.80 s]
0.0.AM: Trace Attempt  1	[1.01 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_752:precondition1"	[1.01 s].
0.0.J: Trace Attempt  1	[94.91 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_764"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt 13	[0.53 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_752:precondition1"	[1.02 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_764"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_764" in 0.02 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 13	[0.05 s]
0.0.N: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_764" was proven in 0.06 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_764"	[0.06 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_770"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_770" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 20	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_752:precondition1"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_770"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.J: Trace Attempt  1	[95.04 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_764"	[0.14 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_770"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.J: Trace Attempt  1	[95.15 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  2	[0.23 s]
0.0.N: Trace Attempt  3	[0.23 s]
0.0.J: Trace Attempt  1	[95.23 s]
0.0.AM: Trace Attempt  1	[0.25 s]
0.0.AM: Trace Attempt  2	[0.32 s]
0.0.AM: Trace Attempt  3	[0.32 s]
0.0.J: Trace Attempt  1	[95.38 s]
0: ProofGrid usable level: 440
0.0.J: Trace Attempt  1	[95.50 s]
0.0.J: Trace Attempt  1	[95.60 s]
0.0.J: Trace Attempt  1	[95.70 s]
0.0.AM: Trace Attempt  1	[0.76 s]
0.0.J: Trace Attempt  1	[95.81 s]
0.0.J: Trace Attempt  1	[95.91 s]
0.0.AM: Trace Attempt  2	[0.88 s]
0.0.AM: Trace Attempt  3	[0.88 s]
0.0.N: Trace Attempt 15	[0.88 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_770"	[1.02 s].
0.0.AM: Trace Attempt  6	[0.91 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_770"	[0.95 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_770:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_809:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.J: Trace Attempt  1	[96.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_770:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_809:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_770:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_809:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 19	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_770"	[1.03 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_770:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_809:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.J: Trace Attempt  1	[96.10 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.B: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  2	[0.19 s]
0.0.N: Trace Attempt  3	[0.19 s]
0.0.J: Trace Attempt  1	[96.21 s]
0.0.B: Trace Attempt  4	[0.18 s]
0.0.B: Trace Attempt  5	[0.19 s]
0.0.J: Trace Attempt  1	[96.35 s]
0.0.AM: Trace Attempt  1	[0.42 s]
0.0.J: Trace Attempt  1	[96.45 s]
0.0.AM: Trace Attempt  2	[0.51 s]
0.0.AM: Trace Attempt  3	[0.52 s]
0.0.J: Trace Attempt  1	[96.55 s]
0.0.L: Trace Attempt 40	[95.83 s]
0.0.J: Trace Attempt  1	[96.65 s]
0.0.J: Trace Attempt  1	[96.75 s]
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_240" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_357" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_440" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_521" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_554" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_796" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_803" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_828" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_843" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_917" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_920" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_921" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_923" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_937" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_939" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_941" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_943" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_963" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_981" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1102" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1153" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1168" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1169" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1172" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1175" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1196" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1225" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1245" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1259" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1427" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1457" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1463" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1519" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1588" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1651" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1652" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1662" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1672" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1675" was proven in 96.56 s.
0.0.Hp: A proof was found: No trace exists. [96.64 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1676" was proven in 96.56 s.
0.0.J: Trace Attempt  1	[96.85 s]
0.0.U2: Trace Attempt 1385	[96.86 s]
0.0.J: Trace Attempt  1	[96.97 s]
0.0.AM: Trace Attempt  1	[0.99 s]
0.0.N: Trace Attempt 15	[0.74 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_770:precondition1"	[1.02 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_809:precondition1"	[1.02 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_777"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_777" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.J: Trace Attempt  1	[97.06 s]
0.0.AM: Trace Attempt  2	[1.07 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_770:precondition1"	[1.07 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_809:precondition1"	[1.07 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_777"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 19	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_770:precondition1"	[1.12 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_809:precondition1"	[1.12 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_777"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.J: Trace Attempt  1	[97.18 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  2	[0.19 s]
0.0.N: Trace Attempt  3	[0.19 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.J: Trace Attempt  1	[97.28 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.Bm: Trace Attempt 776	[340.85 s]
0.0.AM: Trace Attempt  1	[0.28 s]
0.0.J: Trace Attempt  1	[97.38 s]
0: ProofGrid usable level: 400
0.0.AM: Trace Attempt  2	[0.35 s]
0.0.AM: Trace Attempt  3	[0.36 s]
0.0.J: Trace Attempt  1	[97.49 s]
0.0.J: Trace Attempt  1	[97.59 s]
0.0.J: Trace Attempt  1	[97.70 s]
0.0.J: Trace Attempt  1	[97.83 s]
0.0.AM: Trace Attempt  1	[0.78 s]
0.0.AM: Trace Attempt  2	[0.87 s]
0.0.AM: Trace Attempt  3	[0.87 s]
0.0.J: Trace Attempt  1	[97.95 s]
0.0.N: Trace Attempt 15	[0.84 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_777"	[0.99 s].
0.0.AM: Trace Attempt  6	[0.92 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_777"	[0.97 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_777:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_779:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.J: Trace Attempt  1	[98.05 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_777:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_779:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_777:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_779:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 17	[0.78 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_777"	[0.91 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_777:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_779:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.J: Trace Attempt  1	[98.15 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.B: Trace Attempt  5	[0.17 s]
0.0.N: Trace Attempt  2	[0.18 s]
0.0.N: Trace Attempt  3	[0.18 s]
0.0.J: Trace Attempt  1	[98.29 s]
0.0.J: Trace Attempt  1	[98.38 s]
0.0.J: Trace Attempt  1	[98.48 s]
0.0.AM: Trace Attempt  1	[0.46 s]
0.0.J: Trace Attempt  1	[98.59 s]
0.0.AM: Trace Attempt  2	[0.56 s]
0.0.AM: Trace Attempt  3	[0.59 s]
0.0.J: Trace Attempt  1	[98.67 s]
0.0.J: Trace Attempt  1	[98.75 s]
0.0.J: Trace Attempt  1	[98.82 s]
0.0.J: Trace Attempt  1	[98.90 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1215:precondition1 (472) }
0.0.J: Trace Attempt  1	[98.97 s]
0.0.L: Trace Attempt  3	[98.25 s]
0.0.J: Trace Attempt  1	[99.05 s]
0.0.AM: Trace Attempt 13	[0.96 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_777:precondition1"	[1.01 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_779:precondition1"	[1.01 s].
0.0.N: Trace Attempt 11	[0.28 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_777:precondition1"	[1.00 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_779:precondition1"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_778:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_778:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_778:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 22	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_777:precondition1"	[1.02 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_779:precondition1"	[1.02 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_778:precondition1"	[0.00 s].
0.0.N: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.J: Trace Attempt  1	[99.15 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.J: Trace Attempt  1	[99.21 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  5	[0.16 s]
0.0.J: Trace Attempt  1	[99.28 s]
0.0.N: Trace Attempt  1	[0.23 s]
0.0.N: Trace Attempt  2	[0.30 s]
0.0.N: Trace Attempt  3	[0.30 s]
0.0.N: Trace Attempt  5	[0.30 s]
0.0.J: Trace Attempt  1	[99.38 s]
0.0.AM: Trace Attempt  1	[0.35 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1071:precondition1 (473) }
0.0.J: Trace Attempt  1	[99.46 s]
0.0.L: Trace Attempt  3	[98.73 s]
0.0.J: Trace Attempt  1	[99.53 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.AM: Trace Attempt  5	[0.51 s]
0.0.J: Trace Attempt  1	[99.62 s]
0.0.J: Trace Attempt  1	[99.69 s]
0.0.J: Trace Attempt  1	[99.78 s]
0.0.J: Trace Attempt  1	[99.86 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1229:precondition1 (474) }
0.0.J: Trace Attempt  1	[99.94 s]
0.0.J: Trace Attempt  1	[100.00 s]
0.0.L: Trace Attempt  3	[99.25 s]
0.0.J: Trace Attempt  1	[100.05 s]
0.0.N: Trace Attempt 13	[0.57 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_778:precondition1"	[1.02 s].
0.0.AM: Trace Attempt 15	[1.01 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_778:precondition1"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_779"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_779" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_779"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.J: Trace Attempt  1	[100.13 s]
0.0.B: Trace Attempt 23	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_778:precondition1"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_779"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.J: Trace Attempt  1	[100.20 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.J: Trace Attempt  1	[100.27 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.N: Trace Attempt  2	[0.22 s]
0.0.N: Trace Attempt  3	[0.22 s]
0.0.Ht: Trace Attempt 602	[343.76 s]
0.0.J: Trace Attempt  1	[100.36 s]
0.0.AM: Trace Attempt  1	[0.30 s]
0.0.J: Trace Attempt  1	[100.44 s]
0.0.J: Trace Attempt  1	[100.51 s]
0.0.AM: Trace Attempt  2	[0.43 s]
0.0.AM: Trace Attempt  3	[0.43 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1174:precondition1 (475) }
0.0.L: Trace Attempt  3	[99.88 s]
0.0.J: Trace Attempt 888	[100.60 s]
0.0.J: A trace with 888 cycles was found. [100.60 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_662:precondition1" was covered in 888 cycles in 100.68 s.
0.0.J: Trace Attempt  1	[100.69 s]
0.0.L: Trace Attempt  4	[99.98 s]
0.0.J: Trace Attempt  1	[100.76 s]
0.0.U2: Trace Attempt 1684	[100.91 s]
0.0.J: Trace Attempt 889	[100.83 s]
0.0.J: A trace with 889 cycles was found. [100.83 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_668:precondition1" was covered in 889 cycles in 100.92 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_834:precondition1" was covered in 889 cycles in 100.92 s.
0.0.J: Trace Attempt  1	[100.93 s]
0.0.J: Trace Attempt  1	[101.01 s]
0.0.AM: Trace Attempt  1	[0.94 s]
0.0.N: Trace Attempt 11	[0.34 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_779"	[1.03 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_787:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_787:precondition1" in 0.00 s.
0.0.B: Trace Attempt 21	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_779"	[1.02 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_787:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  2	[1.08 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_779"	[1.08 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_787:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.J: Trace Attempt 890	[101.08 s]
0.0.J: A trace with 890 cycles was found. [101.08 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_674:precondition1" was covered in 890 cycles in 101.21 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_675:precondition1" was covered in 890 cycles in 101.21 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_678:precondition1" was covered in 890 cycles in 101.21 s.
0.0.J: Trace Attempt  1	[101.21 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  4	[0.14 s]
0.0.J: Trace Attempt  1	[101.28 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1155:precondition1 (477) }
0.0.B: Trace Attempt  5	[0.18 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.Bm: Trace Attempt 786	[344.89 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.25 s]
0.0.AM: Trace Attempt  5	[0.21 s]
0.0.N: Trace Attempt  5	[0.26 s]
0.0.L: Trace Attempt  3	[100.64 s]
0: ProofGrid usable level: 394
0.0.J: Trace Attempt 891	[101.36 s]
0.0.J: A trace with 891 cycles was found. [101.36 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 891 cycles was found for the property "ack_counter.v_ack_counter._assert_2819" in 101.52 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2819:precondition1" was covered in 891 cycles in 101.52 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 891 cycles was found for the property "ack_counter.v_ack_counter._assert_2849" in 101.52 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2849:precondition1" was covered in 891 cycles in 101.52 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 891 cycles was found for the property "ack_counter.v_ack_counter._assert_2856" in 101.52 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2856:precondition1" was covered in 891 cycles in 101.52 s.
0.0.AM: Trace Attempt  1	[0.40 s]
0.0.J: A trace with 891 cycles was found. [101.51 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2835:precondition1" was covered in 891 cycles in 101.74 s.
0.0.AM: Trace Attempt  2	[0.49 s]
0.0.J: A trace with 891 cycles was found. [101.61 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2838:precondition1" was covered in 891 cycles in 101.97 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2845:precondition1" was covered in 891 cycles in 101.97 s.
0.0.AM: Trace Attempt  3	[0.55 s]
0.0.AM: Trace Attempt  5	[0.56 s]
0.0.J: A trace with 891 cycles was found. [101.68 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2854:precondition1" was covered in 891 cycles in 102.12 s.
0.0.J: Trace Attempt  1	[101.78 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1101:precondition1 (478) }
0.0.J: Trace Attempt 891	[101.86 s]
0.0.J: A trace with 891 cycles was found. [101.86 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 891 cycles was found for the property "ack_counter.v_ack_counter._assert_2845" in 102.29 s.
0.0.J: Trace Attempt  1	[101.96 s]
0.0.L: Trace Attempt  3	[101.26 s]
0.0.J: Trace Attempt  1	[102.07 s]
0.0.L: Trace Attempt  4	[101.33 s]
0.0.N: Trace Attempt 15	[0.75 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_787:precondition1"	[1.35 s].
0.0.AM: Trace Attempt  1	[0.97 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_787:precondition1"	[1.32 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_794"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_794"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_794" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  5	[101.40 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 19	[1.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_787:precondition1"	[1.36 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_794"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.J: Trace Attempt 892	[102.19 s]
0.0.J: A trace with 892 cycles was found. [102.19 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 892 cycles was found for the property "ack_counter.v_ack_counter._assert_2835" in 102.47 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 892 cycles was found for the property "ack_counter.v_ack_counter._assert_2838" in 102.47 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 892 cycles was found for the property "ack_counter.v_ack_counter._assert_2854" in 102.47 s.
0.0.J: Trace Attempt  1	[102.34 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.0.N: Trace Attempt  2	[0.22 s]
0.0.N: Trace Attempt  3	[0.22 s]
0: ProofGrid usable level: 380
0.0.J: Trace Attempt  1	[102.45 s]
0.0.AM: Trace Attempt  1	[0.36 s]
0.0.J: Trace Attempt  1	[102.58 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.J: Trace Attempt  1	[102.68 s]
0.0.J: Trace Attempt  1	[102.78 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2630:precondition1 (482) }
0.0.L: Trace Attempt  3	[102.16 s]
0.0.J: Trace Attempt  1	[102.94 s]
0.0.J: Trace Attempt  1	[103.02 s]
0.0.L: Trace Attempt  4	[102.26 s]
0.0.L: Trace Attempt  5	[102.39 s]
0.0.AM: Trace Attempt 19	[0.97 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_794"	[0.66 s].
0.0.N: Trace Attempt 14	[0.70 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_794"	[0.66 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_794:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_794:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_794:precondition1" in 0.02 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.J: Trace Attempt 898	[103.10 s]
0.0.J: A trace with 898 cycles was found. [103.10 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1344:precondition1" was covered in 898 cycles in 103.21 s.
0.0.J: Trace Attempt  1	[103.22 s]
0.0.B: Trace Attempt 22	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_794"	[0.89 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_794:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.J: Trace Attempt  1	[103.33 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.N: Trace Attempt  1	[0.16 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.N: Trace Attempt  2	[0.22 s]
0.0.N: Trace Attempt  3	[0.22 s]
0: ProofGrid usable level: 379
0.0.J: Trace Attempt  1	[103.48 s]
0.0.J: Trace Attempt 900	[103.57 s]
0.0.J: A trace with 900 cycles was found. [103.57 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_778:precondition1" was covered in 900 cycles in 103.67 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1748:precondition1" was covered in 900 cycles in 103.67 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1868:precondition1" was covered in 900 cycles in 103.67 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2441:precondition1" was covered in 900 cycles in 103.67 s.
0.0.J: Trace Attempt  1	[103.66 s]
0.0.AM: Trace Attempt  1	[0.55 s]
0.0.J: Trace Attempt  1	[103.75 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2630 <486> }
0.0.AM: Trace Attempt  2	[0.65 s]
0.0.AM: Trace Attempt  3	[0.67 s]
0.0.L: Trace Attempt  3	[103.15 s]
0.0.J: Trace Attempt 900	[103.92 s]
0.0.J: A trace with 900 cycles was found. [103.92 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 900 cycles was found for the property "ack_counter.v_ack_counter._assert_2403" in 103.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2403:precondition1" was covered in 900 cycles in 103.99 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 900 cycles was found for the property "ack_counter.v_ack_counter._assert_2426" in 103.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2426:precondition1" was covered in 900 cycles in 103.99 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 900 cycles was found for the property "ack_counter.v_ack_counter._assert_2430" in 103.99 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2430:precondition1" was covered in 900 cycles in 103.99 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 900 cycles was found for the property "ack_counter.v_ack_counter._assert_2441" in 103.99 s.
0.0.L: Trace Attempt  4	[103.24 s]
0.0.Mpcustom4: Trace Attempt 21	[346.92 s]
0.0.AM: Trace Attempt  8	[0.71 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_794:precondition1"	[1.03 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_795"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.J: A trace with 900 cycles was found. [104.01 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 900 cycles was found for the property "ack_counter.v_ack_counter._assert_2440" in 104.25 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2440:precondition1" was covered in 900 cycles in 104.25 s.
0.0.J: Trace Attempt 901	[104.22 s]
0.0.N: Trace Attempt 21	[0.86 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_794:precondition1"	[1.27 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_795"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_795" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt 24	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_794:precondition1"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_795"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.J: A trace with 901 cycles was found. [104.22 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_787:precondition1" was covered in 901 cycles in 104.51 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1445:precondition1" was covered in 901 cycles in 104.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 901 cycles was found for the property "ack_counter.v_ack_counter._assert_2282" in 104.51 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2282:precondition1" was covered in 901 cycles in 104.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 901 cycles was found for the property "ack_counter.v_ack_counter._assert_2283" in 104.51 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2283:precondition1" was covered in 901 cycles in 104.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 901 cycles was found for the property "ack_counter.v_ack_counter._assert_2314" in 104.51 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2314:precondition1" was covered in 901 cycles in 104.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 901 cycles was found for the property "ack_counter.v_ack_counter._assert_2420" in 104.51 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2420:precondition1" was covered in 901 cycles in 104.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 901 cycles was found for the property "ack_counter.v_ack_counter._assert_2421" in 104.51 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2421:precondition1" was covered in 901 cycles in 104.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 901 cycles was found for the property "ack_counter.v_ack_counter._assert_2424" in 104.51 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2424:precondition1" was covered in 901 cycles in 104.51 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 901 cycles was found for the property "ack_counter.v_ack_counter._assert_2442" in 104.51 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2442:precondition1" was covered in 901 cycles in 104.51 s.
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0: ProofGrid usable level: 350
0.0.J: A trace with 901 cycles was found. [104.36 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2815:precondition1" was covered in 901 cycles in 104.74 s.
0.0.J: Trace Attempt  1	[104.50 s]
0.0.AM: Trace Attempt  1	[0.31 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1313:precondition1 (488) }
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.41 s]
0.0.L: Trace Attempt  3	[103.90 s]
0.0.L: Trace Attempt  4	[103.99 s]
0.0.J: Trace Attempt 901	[104.63 s]
0.0.J: A trace with 901 cycles was found. [104.63 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 901 cycles was found for the property "ack_counter.v_ack_counter._assert_2815" in 105.03 s.
0.0.J: Trace Attempt  1	[104.77 s]
0.0.L: Trace Attempt  5	[104.08 s]
0.0.Ht: Trace Attempt 623	[348.29 s]
0.0.N: Trace Attempt  1	[0.65 s]
0.0.J: Trace Attempt  1	[104.91 s]
0.0.N: Trace Attempt  2	[0.70 s]
0.0.N: Trace Attempt  3	[0.70 s]
0.0.U2: Trace Attempt 1983	[105.03 s]
0.0.J: Trace Attempt 902	[105.05 s]
0.0.J: A trace with 902 cycles was found. [105.05 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_747:precondition1" was covered in 902 cycles in 105.36 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_752:precondition1" was covered in 902 cycles in 105.36 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_777:precondition1" was covered in 902 cycles in 105.36 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1398:precondition1" was covered in 902 cycles in 105.36 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1444:precondition1" was covered in 902 cycles in 105.36 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1564:precondition1" was covered in 902 cycles in 105.36 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_799:precondition1" was covered in 902 cycles in 105.36 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_779:precondition1" was covered in 902 cycles in 105.36 s.
0.0.J: Trace Attempt  1	[105.18 s]
0.0.AM: Trace Attempt 16	[0.97 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_795"	[1.35 s].
0.0.N: Trace Attempt 14	[0.91 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_795"	[1.13 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_795:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_826:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_795:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_826:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_795:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_826:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt 25	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_795"	[1.13 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_795:precondition1"	[0.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_826:precondition1"	[0.00 s].
0.0.J: Trace Attempt  1	[105.34 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.Bm: Trace Attempt 801	[348.96 s]
0.0.B: Trace Attempt  4	[0.11 s]
0: ProofGrid usable level: 342
0.0.B: Trace Attempt  5	[0.15 s]
0.0.J: Trace Attempt 903	[105.45 s]
0.0.J: A trace with 903 cycles was found. [105.45 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_770:precondition1" was covered in 903 cycles in 105.62 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1372:precondition1" was covered in 903 cycles in 105.62 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1403:precondition1" was covered in 903 cycles in 105.62 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1439:precondition1" was covered in 903 cycles in 105.62 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1491:precondition1" was covered in 903 cycles in 105.62 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1492:precondition1" was covered in 903 cycles in 105.62 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_809:precondition1" was covered in 903 cycles in 105.62 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1401:precondition1" was covered in 903 cycles in 105.62 s.
0.0.J: Trace Attempt  1	[105.58 s]
0.0.N: Trace Attempt  1	[0.44 s]
0.0.N: Trace Attempt  2	[0.48 s]
0.0.N: Trace Attempt  3	[0.48 s]
0.0.AM: Trace Attempt  1	[0.47 s]
0.0.J: Trace Attempt  1	[105.72 s]
0.0.AM: Trace Attempt  2	[0.62 s]
0.0.AM: Trace Attempt  3	[0.62 s]
0.0.J: Trace Attempt 904	[105.87 s]
0.0.J: A trace with 904 cycles was found. [105.87 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_794:precondition1" was covered in 904 cycles in 105.98 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_795:precondition1" was covered in 904 cycles in 105.98 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1380:precondition1" was covered in 904 cycles in 105.98 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_2447" in 105.98 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2447:precondition1" was covered in 904 cycles in 105.98 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_2457" in 105.98 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2457:precondition1" was covered in 904 cycles in 105.98 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_826:precondition1" was covered in 904 cycles in 105.98 s.
0.0.J: Trace Attempt  1	[106.00 s]
0.0.AM: Trace Attempt  7	[0.67 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_795:precondition1"	[0.60 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_826:precondition1"	[0.60 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_797"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt 14	[0.65 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_795:precondition1"	[0.60 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_826:precondition1"	[0.60 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_797"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_797" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 16	[0.65 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_795:precondition1"	[0.62 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_826:precondition1"	[0.62 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_797"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.J: Trace Attempt  1	[106.12 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  5	[0.24 s]
0.0.N: Trace Attempt  1	[0.25 s]
0.0.N: Trace Attempt  2	[0.30 s]
0.0.N: Trace Attempt  3	[0.31 s]
0.0.AM: Trace Attempt  1	[0.32 s]
0.0.J: Trace Attempt 905	[106.24 s]
0.0.J: A trace with 905 cycles was found. [106.24 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_831:precondition1" was covered in 905 cycles in 106.33 s.
0.0.J: Trace Attempt  1	[106.36 s]
0.0.N: Trace Attempt  5	[0.37 s]
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.41 s]
0.0.J: Trace Attempt  1	[106.47 s]
0: ProofGrid usable level: 328
0.0.AM: Trace Attempt  4	[0.49 s]
0.0.J: Trace Attempt  1	[106.61 s]
0.0.J: Trace Attempt  1	[106.65 s]
0.0.J: Trace Attempt 880	[106.80 s]
0.0.J: A trace with 880 cycles was found. [106.80 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 880 cycles was found for the property "ack_counter.v_ack_counter._assert_551" in 106.95 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 880 cycles was found for the property "ack_counter.v_ack_counter._assert_570" in 106.95 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 880 cycles was found for the property "ack_counter.v_ack_counter._assert_571" in 106.95 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 880 cycles was found for the property "ack_counter.v_ack_counter._assert_572" in 106.95 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 880 cycles was found for the property "ack_counter.v_ack_counter._assert_576" in 106.95 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 880 cycles was found for the property "ack_counter.v_ack_counter._assert_597" in 106.95 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 880 cycles was found for the property "ack_counter.v_ack_counter._assert_1202" in 106.95 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 880 cycles was found for the property "ack_counter.v_ack_counter._assert_1203" in 106.95 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 880 cycles was found for the property "ack_counter.v_ack_counter._assert_1241" in 106.95 s.
0.0.J: Trace Attempt 881	[106.92 s]
0.0.AM: Trace Attempt 17	[0.96 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_797"	[0.94 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_799"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt 14	[0.95 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_797"	[0.97 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_799"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_799" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.J: A trace with 881 cycles was found. [106.92 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 881 cycles was found for the property "ack_counter.v_ack_counter._assert_613" in 107.16 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 881 cycles was found for the property "ack_counter.v_ack_counter._assert_1207" in 107.16 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 881 cycles was found for the property "ack_counter.v_ack_counter._assert_1581" in 107.16 s.
0.0.N: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt 22	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_797"	[1.16 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_799"	[0.00 s].
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.J: Trace Attempt 882	[107.06 s]
0.0.J: A trace with 882 cycles was found. [107.06 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 882 cycles was found for the property "ack_counter.v_ack_counter._assert_622" in 107.40 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 882 cycles was found for the property "ack_counter.v_ack_counter._assert_1582" in 107.40 s.
0.0.J: Trace Attempt 883	[107.18 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.AM: Trace Attempt  5	[0.18 s]
0.0.J: A trace with 883 cycles was found. [107.18 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 883 cycles was found for the property "ack_counter.v_ack_counter._assert_614" in 107.65 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 883 cycles was found for the property "ack_counter.v_ack_counter._assert_1580" in 107.65 s.
0.0.J: Trace Attempt  1	[107.31 s]
0.0.AM: Trace Attempt  1	[0.30 s]
0.0.J: Trace Attempt  1	[107.41 s]
0.0.AM: Trace Attempt  2	[0.45 s]
0: ProofGrid usable level: 312
0.0.AM: Trace Attempt  3	[0.48 s]
0.0.J: Trace Attempt  1	[107.52 s]
0.0.AM: Trace Attempt  5	[0.49 s]
0.0.J: Trace Attempt  1	[107.62 s]
0.0.N: Trace Attempt  1	[0.60 s]
0.0.N: Trace Attempt  2	[0.64 s]
0.0.N: Trace Attempt  3	[0.64 s]
0.0.N: Trace Attempt  5	[0.68 s]
0.0.J: Trace Attempt  1	[107.77 s]
0.0.J: Trace Attempt  1	[107.86 s]
0.0.J: Trace Attempt  1	[107.95 s]
0.0.AM: Trace Attempt  1	[1.01 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_799"	[0.88 s].
0.0.J: Trace Attempt  1	[108.05 s]
0.0.N: Trace Attempt  9	[0.73 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_799"	[0.89 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_806"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_806" in 0.00 s.
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_806"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.J: Trace Attempt  1	[108.13 s]
0.0.N: Trace Attempt  1	[0.09 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt 21	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_799"	[0.78 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_806"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.J: Trace Attempt  1	[108.21 s]
0.0.B: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.J: Trace Attempt  1	[108.29 s]
0.0.B: Trace Attempt  5	[0.18 s]
0.0.J: Trace Attempt  1	[108.36 s]
0.0.J: Trace Attempt  1	[108.46 s]
0.0.AM: Trace Attempt  1	[0.46 s]
0.0.N: Trace Attempt  1	[0.51 s]
0.0.J: Trace Attempt  1	[108.58 s]
0.0.N: Trace Attempt  2	[0.57 s]
0.0.N: Trace Attempt  3	[0.57 s]
0.0.AM: Trace Attempt  2	[0.56 s]
0.0.AM: Trace Attempt  3	[0.56 s]
0.0.N: Trace Attempt  5	[0.64 s]
0.0.J: Trace Attempt  1	[108.70 s]
0.0.J: Trace Attempt  1	[108.79 s]
0.0.L: Trace Attempt 37	[108.15 s]
0.0.Ht: Trace Attempt 641	[352.42 s]
0.0.J: Trace Attempt 910	[108.91 s]
0.0.J: A trace with 910 cycles was found. [108.91 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1149:precondition1" was covered in 910 cycles in 109.01 s.
0.0.J: Trace Attempt  1	[109.05 s]
0.0.N: Trace Attempt 13	[0.86 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_806"	[1.16 s].
0.0.AM: Trace Attempt 12	[0.88 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_806"	[1.17 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_807"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.U2: Trace Attempt 2102	[109.07 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_807"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_807" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Mpcustom4: Trace Attempt 22	[351.91 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt 20	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_806"	[1.12 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_807"	[0.00 s].
0.0.J: Trace Attempt  1	[109.17 s]
0.0.N: Trace Attempt  4	[0.08 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.14 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.J: Trace Attempt 911	[109.33 s]
0.0.J: A trace with 911 cycles was found. [109.33 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 911 cycles was found for the property "ack_counter.v_ack_counter._assert_2836" in 109.41 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2836:precondition1" was covered in 911 cycles in 109.41 s.
0.0.J: Trace Attempt  1	[109.42 s]
0: ProofGrid usable level: 309
0.0.J: Trace Attempt  1	[109.53 s]
0.0.Bm: Trace Attempt 818	[353.09 s]
0.0.J: Trace Attempt  1	[109.59 s]
0.0.N: Trace Attempt  1	[0.52 s]
0.0.N: Trace Attempt  2	[0.59 s]
0.0.N: Trace Attempt  3	[0.59 s]
0.0.N: Trace Attempt  5	[0.64 s]
0.0.J: Trace Attempt 913	[109.68 s]
0.0.J: A trace with 913 cycles was found. [109.68 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2820:precondition1" was covered in 913 cycles in 109.77 s.
0.0.J: Trace Attempt  1	[109.77 s]
0.0.AM: Trace Attempt  1	[0.74 s]
0.0.AM: Trace Attempt  2	[0.84 s]
0.0.AM: Trace Attempt  3	[0.85 s]
0.0.J: Trace Attempt 913	[109.85 s]
0.0.J: A trace with 913 cycles was found. [109.85 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 913 cycles was found for the property "ack_counter.v_ack_counter._assert_2820" in 109.98 s.
0.0.J: Trace Attempt  1	[109.94 s]
0.0.J: Trace Attempt  1	[110.05 s]
0.0.AM: Trace Attempt  7	[0.90 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_807"	[0.98 s].
0.0.N: Trace Attempt 20	[0.99 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_807"	[0.98 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_809"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_809" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_809"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 19	[0.89 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_807"	[0.95 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_809"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.J: Trace Attempt 914	[110.13 s]
0.0.J: A trace with 914 cycles was found. [110.13 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_854:precondition1" was covered in 914 cycles in 110.25 s.
0.0.J: Trace Attempt  1	[110.22 s]
0.0.B: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.B: Trace Attempt  4	[0.14 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.B: Trace Attempt  5	[0.17 s]
0.0.J: Trace Attempt 904	[110.27 s]
0.0.J: A trace with 904 cycles was found. [110.27 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_668" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_674" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_675" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_678" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_747" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_770" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_777" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_779" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_794" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_795" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_799" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_809" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_826" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_834" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_1344" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_1372" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_1380" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_1398" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_1401" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_1403" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_1439" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_1444" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_1492" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_1564" in 110.46 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 904 cycles was found for the property "ack_counter.v_ack_counter._assert_1611" in 110.46 s.
0.0.J: Trace Attempt 905	[110.36 s]
0.0.AM: Trace Attempt  6	[0.21 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_809"	[0.46 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_831"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  7	[0.21 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_809"	[0.44 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_831"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_831" in 0.00 s.
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  6	[0.25 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_809"	[0.49 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_831"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.J: A trace with 905 cycles was found. [110.36 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 905 cycles was found for the property "ack_counter.v_ack_counter._assert_831" in 110.70 s.
0.0.J: Trace Attempt  1	[110.47 s]
0.0.N: Trace Attempt  8	[0.05 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_831"	[0.19 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_832"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_832" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_831"	[0.22 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_832"	[0.00 s].
0: ProofGrid usable level: 280
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_831"	[0.22 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_832"	[0.00 s].
0.0.J: Trace Attempt  1	[110.54 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.J: Trace Attempt  1	[110.60 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.N: Trace Attempt  1	[0.22 s]
0.0.AM: Trace Attempt  2	[0.18 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.J: Trace Attempt  1	[110.73 s]
0.0.N: Trace Attempt  2	[0.25 s]
0.0.N: Trace Attempt  3	[0.25 s]
0.0.AM: Trace Attempt  4	[0.24 s]
0.0.N: Trace Attempt  5	[0.30 s]
0.0.AM: Trace Attempt  5	[0.26 s]
0.0.J: Trace Attempt  1	[110.83 s]
0.0.J: Trace Attempt  1	[110.97 s]
0.0.J: Trace Attempt  1	[111.05 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 20	[0.54 s]
0.0.AM: A proof was found: No trace exists. [0.57 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_832" was proven in 0.23 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_832"	[0.23 s].
0.0.N: Trace Attempt  7	[0.39 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_832"	[0.24 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_844"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_844" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_844"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.J: Trace Attempt  1	[111.16 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 16	[0.64 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_832"	[0.30 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_844"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.J: Trace Attempt 916	[111.28 s]
0.0.J: A trace with 916 cycles was found. [111.28 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_864:precondition1" was covered in 916 cycles in 111.43 s.
0.0.J: Trace Attempt  1	[111.42 s]
0: ProofGrid usable level: 278
0.0.J: Trace Attempt  1	[111.52 s]
0.0.N: Trace Attempt  1	[0.49 s]
0.0.N: Trace Attempt  2	[0.53 s]
0.0.N: Trace Attempt  3	[0.53 s]
0.0.N: Trace Attempt  5	[0.59 s]
0.0.J: Trace Attempt 917	[111.66 s]
0.0.J: A trace with 917 cycles was found. [111.66 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_873:precondition1" was covered in 917 cycles in 111.77 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 917 cycles was found for the property "ack_counter.v_ack_counter._assert_2851" in 111.77 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2851:precondition1" was covered in 917 cycles in 111.77 s.
0.0.J: Trace Attempt  1	[111.80 s]
0.0.AM: Trace Attempt  1	[0.68 s]
0.0.AM: Trace Attempt  2	[0.76 s]
0.0.AM: Trace Attempt  3	[0.76 s]
0.0.J: Trace Attempt  1	[111.92 s]
0.0.AM: Trace Attempt  8	[0.82 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_844"	[1.00 s].
0.0.N: Trace Attempt 21	[0.96 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_844"	[1.02 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_854"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_854" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_854"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.J: Trace Attempt 918	[112.02 s]
0.0.J: A trace with 918 cycles was found. [112.02 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_897:precondition1" was covered in 918 cycles in 112.17 s.
0.0.J: Trace Attempt  1	[112.17 s]
0.0.B: Trace Attempt 19	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_844"	[1.18 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_854"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.J: Trace Attempt  1	[112.27 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.25 s]
0.0.AM: Trace Attempt  1	[0.32 s]
0: ProofGrid usable level: 274
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.41 s]
0.0.J: Trace Attempt 919	[112.37 s]
0.0.J: A trace with 919 cycles was found. [112.37 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_910:precondition1" was covered in 919 cycles in 112.58 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_948:precondition1" was covered in 919 cycles in 112.58 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_950:precondition1" was covered in 919 cycles in 112.58 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_953:precondition1" was covered in 919 cycles in 112.58 s.
0.0.J: Trace Attempt  1	[112.56 s]
0.0.J: Trace Attempt  1	[112.67 s]
0.0.J: Trace Attempt 920	[112.78 s]
0.0.J: A trace with 920 cycles was found. [112.78 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_957:precondition1" was covered in 920 cycles in 112.90 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_965:precondition1" was covered in 920 cycles in 112.90 s.
0.0.J: Trace Attempt  1	[112.93 s]
0.0.L: Trace Attempt 71	[112.24 s]
0.0.J: Trace Attempt  1	[113.05 s]
0.0.N: Trace Attempt 21	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_854"	[0.99 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_873"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_873" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 19	[0.88 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_854"	[0.82 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_873"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt 20	[0.95 s]
0.0.AM: Per property time limit expired (1.00 s) [1.06 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_854"	[1.06 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_873"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.J: Trace Attempt 921	[113.18 s]
0.0.J: A trace with 921 cycles was found. [113.18 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_969:precondition1" was covered in 921 cycles in 113.26 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1612:precondition1" was covered in 921 cycles in 113.26 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1632:precondition1" was covered in 921 cycles in 113.26 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 921 cycles was found for the property "ack_counter.v_ack_counter._assert_2837" in 113.26 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2837:precondition1" was covered in 921 cycles in 113.26 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_984:precondition1" was covered in 921 cycles in 113.26 s.
0.0.AM: Trace Attempt  5	[0.11 s]
0.0.J: Trace Attempt  1	[113.33 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.J: Trace Attempt  1	[113.43 s]
0.0.AM: Trace Attempt  1	[0.24 s]
0.0.Ht: Trace Attempt 681	[356.89 s]
0: ProofGrid usable level: 263
0.0.AM: Trace Attempt  2	[0.34 s]
0.0.AM: Trace Attempt  3	[0.34 s]
0.0.AM: Trace Attempt  5	[0.38 s]
0.0.Bm: Trace Attempt 838	[357.15 s]
0.0.J: Trace Attempt 922	[113.53 s]
0.0.J: A trace with 922 cycles was found. [113.53 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1615:precondition1" was covered in 922 cycles in 113.63 s.
0.0.J: Trace Attempt  1	[113.67 s]
0.0.N: Trace Attempt  1	[0.58 s]
0.0.J: Trace Attempt  1	[113.78 s]
0.0.N: Trace Attempt  2	[0.64 s]
0.0.N: Trace Attempt  3	[0.64 s]
0.0.N: Trace Attempt  5	[0.65 s]
0.0.J: Trace Attempt 923	[113.89 s]
0.0.J: A trace with 923 cycles was found. [113.89 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1605:precondition1" was covered in 923 cycles in 114.04 s.
0.0.J: Trace Attempt  1	[114.02 s]
0.0.AM: Trace Attempt  1	[0.87 s]
0.0.J: Trace Attempt  1	[114.12 s]
0.0.N: Trace Attempt  9	[0.72 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_873"	[1.07 s].
0.0.AM: Trace Attempt  2	[0.98 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_873"	[1.03 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_897"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_897"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_897" in 0.00 s.
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 20	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_873"	[1.08 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_897"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.U2: Restart 7, Seed 14da7436d
0.0.N: Trace Attempt  1	[0.16 s]
0.0.J: Trace Attempt 924	[114.24 s]
0.0.J: A trace with 924 cycles was found. [114.24 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1613:precondition1" was covered in 924 cycles in 114.32 s.
0.0.J: Trace Attempt  1	[114.37 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.N: Trace Attempt  2	[0.22 s]
0.0.N: Trace Attempt  3	[0.22 s]
0.0.AM: Trace Attempt  1	[0.28 s]
0: ProofGrid usable level: 260
0.0.AM: Trace Attempt  2	[0.39 s]
0.0.AM: Trace Attempt  3	[0.39 s]
0.0.J: Trace Attempt 918	[114.50 s]
0.0.J: A trace with 918 cycles was found. [114.50 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 918 cycles was found for the property "ack_counter.v_ack_counter._assert_854" in 114.59 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 918 cycles was found for the property "ack_counter.v_ack_counter._assert_873" in 114.59 s.
0.0.J: Trace Attempt 919	[114.64 s]
0.0.J: A trace with 919 cycles was found. [114.64 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 919 cycles was found for the property "ack_counter.v_ack_counter._assert_897" in 114.78 s.
0.0.N: Trace Attempt 11	[0.28 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_897"	[0.75 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_905"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_905" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  6	[0.42 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_897"	[0.76 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_905"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 13	[0.47 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_897"	[0.73 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_905"	[0.00 s].
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.J: Trace Attempt 920	[114.74 s]
0.0.J: A trace with 920 cycles was found. [114.74 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 920 cycles was found for the property "ack_counter.v_ack_counter._assert_910" in 114.98 s.
0.0.U2: Trace Attempt  1	[114.89 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.J: Trace Attempt 921	[114.90 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  5	[0.18 s]
0.0.AM: Trace Attempt  5	[0.21 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1590:precondition1 (563) }
0.0.J: A trace with 921 cycles was found. [114.90 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 921 cycles was found for the property "ack_counter.v_ack_counter._assert_957" in 115.28 s.
0.0.J: Trace Attempt  1	[115.01 s]
0.0.N: Trace Attempt  1	[0.25 s]
0.0.L: Trace Attempt  3	[114.27 s]
0.0.N: Trace Attempt  2	[0.28 s]
0.0.N: Trace Attempt  3	[0.28 s]
0.0.J: Trace Attempt  1	[115.11 s]
0.0.N: Trace Attempt  5	[0.37 s]
0.0.L: Trace Attempt  4	[114.36 s]
0.0.U2: Trace Attempt  3	[115.14 s]
0.0.U2: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.U2: A counterexample (cex) with 4 cycles was found for the property "ack_counter.v_ack_counter._assert_2810" in 115.41 s.
0.0.L: Trace Attempt  5	[114.42 s]
0.0.J: Trace Attempt  1	[115.26 s]
0.0.J: Trace Attempt  1	[115.39 s]
0.0.J: Trace Attempt  1	[115.52 s]
0: ProofGrid usable level: 255
0.0.J: Trace Attempt  1	[115.62 s]
0.0.J: Trace Attempt  1	[115.73 s]
0.0.N: Trace Attempt  8	[0.43 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_905"	[0.80 s].
0.0.AM: Trace Attempt 30	[1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_905"	[0.79 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_919"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_919"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_919" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.J: Trace Attempt  1	[115.84 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_903:precondition1 (566) }
0.0.B: Trace Attempt 23	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_905"	[0.90 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_919"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.L: Trace Attempt  3	[115.21 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  5	[0.19 s]
0.0.N: Trace Attempt  1	[0.25 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.N: Trace Attempt  2	[0.29 s]
0.0.N: Trace Attempt  3	[0.29 s]
0.0.J: Trace Attempt 929	[115.95 s]
0.0.J: A trace with 929 cycles was found. [115.95 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 929 cycles was found for the property "ack_counter.v_ack_counter._assert_2491" in 116.15 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2491:precondition1" was covered in 929 cycles in 116.15 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 929 cycles was found for the property "ack_counter.v_ack_counter._assert_2735" in 116.15 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2735:precondition1" was covered in 929 cycles in 116.15 s.
0.0.J: Trace Attempt  1	[116.12 s]
0.0.N: Trace Attempt  5	[0.35 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.J: Trace Attempt  1	[116.23 s]
0.0.AM: Trace Attempt  8	[0.39 s]
0.0.AM: A proof was found: No trace exists. [0.48 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_919" was proven in 0.61 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_919"	[0.61 s].
0.0.N: Trace Attempt  8	[0.43 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_919"	[0.61 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_926"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_926"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_926" in 0.00 s.
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt 10	[0.36 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_919"	[0.50 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_926"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  1	[0.07 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.J: Trace Attempt 930	[116.36 s]
0.0.J: A trace with 930 cycles was found. [116.36 s]
INFO (IPF055): 0.0.J: A counterexample (cex) with 930 cycles was found for the property "ack_counter.v_ack_counter._assert_2736" in 116.48 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2736:precondition1" was covered in 930 cycles in 116.48 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 930 cycles was found for the property "ack_counter.v_ack_counter._assert_2821" in 116.48 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2821:precondition1" was covered in 930 cycles in 116.48 s.
0.0.J: Trace Attempt  1	[116.49 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1672:precondition1 (567) }
0: ProofGrid usable level: 246
0.0.L: Trace Attempt  3	[115.83 s]
0.0.J: Trace Attempt  1	[116.60 s]
0.0.L: Trace Attempt  4	[115.90 s]
0.0.J: Trace Attempt  1	[116.73 s]
0.0.L: Trace Attempt  5	[115.97 s]
0.0.AM: Trace Attempt  1	[0.52 s]
0.0.J: Trace Attempt  1	[116.85 s]
0.0.AM: Trace Attempt  2	[0.63 s]
0.0.AM: Trace Attempt  3	[0.64 s]
0.0.J: Trace Attempt 933	[116.97 s]
0.0.J: A trace with 933 cycles was found. [116.97 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1035:precondition1" was covered in 933 cycles in 117.11 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1036:precondition1" was covered in 933 cycles in 117.11 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1811:precondition1" was covered in 933 cycles in 117.11 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1869:precondition1" was covered in 933 cycles in 117.11 s.
0.0.J: Trace Attempt  1	[117.11 s]
0.0.J: Trace Attempt  1	[117.20 s]
0.0.AM: Trace Attempt  7	[0.68 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_926"	[0.94 s].
0.0.N: Trace Attempt 46	[0.90 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_926"	[0.94 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_928"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_928" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_928"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.B: Trace Attempt 20	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_926"	[0.98 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_928"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.J: Trace Attempt 934	[117.31 s]
0.0.J: A trace with 934 cycles was found. [117.31 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1051:precondition1" was covered in 934 cycles in 117.44 s.
0.0.J: Trace Attempt  1	[117.44 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.AM: Trace Attempt  2	[0.19 s]
0.0.AM: Trace Attempt  3	[0.19 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.21 s]
0.0.N: Trace Attempt  5	[0.21 s]
0.0.J: Trace Attempt  1	[117.56 s]
0: ProofGrid usable level: 241
0.0.AM: Trace Attempt  1	[0.49 s]
0.0.J: Trace Attempt 935	[117.69 s]
0.0.J: A trace with 935 cycles was found. [117.69 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1066:precondition1" was covered in 935 cycles in 117.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1109:precondition1" was covered in 935 cycles in 117.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1111:precondition1" was covered in 935 cycles in 117.83 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1543:precondition1" was covered in 935 cycles in 117.83 s.
0.0.J: Trace Attempt  1	[117.82 s]
0.0.AM: Trace Attempt  2	[0.58 s]
0.0.AM: Trace Attempt  3	[0.60 s]
0.0.J: Trace Attempt  1	[117.93 s]
0.0.Ht: Trace Attempt 694	[361.50 s]
0.0.Bm: Trace Attempt 860	[361.71 s]
0.0.J: Trace Attempt 936	[118.06 s]
0.0.J: A trace with 936 cycles was found. [118.06 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1122:precondition1" was covered in 936 cycles in 118.29 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1139:precondition1" was covered in 936 cycles in 118.29 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1142:precondition1" was covered in 936 cycles in 118.29 s.
0.0.J: Trace Attempt  1	[118.23 s]
0.0.N: Trace Attempt 20	[0.88 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_928"	[1.18 s].
0.0.AM: Trace Attempt  6	[0.68 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_928"	[1.17 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_942"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_942"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_942" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.J: Trace Attempt  1	[118.38 s]
0.0.B: Trace Attempt 19	[0.89 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_928"	[1.13 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_942"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 28	[0.13 s]
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_942" was proven in 0.03 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_942"	[0.03 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_948"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_948" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_942"	[0.02 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_948"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.19 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_942"	[0.03 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_948"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  1	[0.05 s]
0.0.B: Trace Attempt  2	[0.07 s]
0: ProofGrid usable level: 233
0.0.AM: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.B: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.B: Trace Attempt  4	[0.14 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.J: Trace Attempt 937	[118.55 s]
0.0.J: A trace with 937 cycles was found. [118.55 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1179:precondition1" was covered in 937 cycles in 118.71 s.
0.0.J: Trace Attempt  1	[118.69 s]
0.0.AM: Trace Attempt  2	[0.21 s]
0.0.AM: Trace Attempt  3	[0.21 s]
0.0.J: Trace Attempt  1	[118.82 s]
0.0.AM: Trace Attempt  1	[0.37 s]
0.0.J: Trace Attempt  1	[118.95 s]
0.0.AM: Trace Attempt  2	[0.46 s]
0.0.AM: Trace Attempt  3	[0.46 s]
0.0.U2: Trace Attempt 257	[119.18 s]
0.0.J: Trace Attempt 939	[119.06 s]
0.0.J: A trace with 939 cycles was found. [119.06 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1199:precondition1" was covered in 939 cycles in 119.17 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1205:precondition1" was covered in 939 cycles in 119.17 s.
0.0.J: Trace Attempt  1	[119.19 s]
0.0.J: Trace Attempt  1	[119.33 s]
0.0.Mpcustom4: Trace Attempt 23	[362.30 s]
0.0.N: Trace Attempt 15	[0.75 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_948"	[0.94 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_950"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_950" in 0.01 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_948"	[0.99 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_950"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.J: Trace Attempt 940	[119.42 s]
0.0.J: A trace with 940 cycles was found. [119.42 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1239:precondition1" was covered in 940 cycles in 119.55 s.
0.0.J: Trace Attempt  1	[119.56 s]
0.0.B: Trace Attempt 19	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_948"	[1.20 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_950"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.06 s]
0.0.B: Trace Attempt  1	[0.01 s]
0: ProofGrid usable level: 229
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.J: Trace Attempt  1	[119.69 s]
0.0.AM: Trace Attempt  5	[0.18 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.AM: Trace Attempt  1	[0.33 s]
0.0.J: Trace Attempt 941	[119.80 s]
0.0.J: A trace with 941 cycles was found. [119.80 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1255:precondition1" was covered in 941 cycles in 119.91 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1291:precondition1" was covered in 941 cycles in 119.91 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1749:precondition1" was covered in 941 cycles in 119.91 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2374:precondition1" was covered in 941 cycles in 119.91 s.
0.0.J: Trace Attempt  1	[119.93 s]
0.0.AM: Trace Attempt  2	[0.45 s]
0.0.AM: Trace Attempt  3	[0.45 s]
0.0.AM: Trace Attempt  5	[0.48 s]
0.0.N: Trace Attempt  1	[0.54 s]
0.0.J: Trace Attempt  1	[120.05 s]
0.0.N: Trace Attempt  2	[0.59 s]
0.0.N: Trace Attempt  3	[0.59 s]
0.0.N: Trace Attempt  5	[0.60 s]
0.0.J: Trace Attempt 942	[120.17 s]
0.0.J: A trace with 942 cycles was found. [120.17 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1281:precondition1" was covered in 942 cycles in 120.28 s.
0.0.J: Trace Attempt  1	[120.31 s]
0.0.J: Trace Attempt  1	[120.42 s]
0.0.N: Trace Attempt  8	[0.67 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_950"	[1.02 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_958"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_958" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt 12	[0.91 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_950"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_958"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 18	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_950"	[0.81 s].
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_958"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0: ProofGrid usable level: 224
0.0.N: Trace Attempt  1	[0.10 s]
0.0.B: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  4	[0.17 s]
0.0.J: Trace Attempt 943	[120.57 s]
0.0.J: A trace with 943 cycles was found. [120.57 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1288:precondition1" was covered in 943 cycles in 120.64 s.
0.0.J: Trace Attempt  1	[120.69 s]
0.0.B: Trace Attempt  4	[0.15 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.B: Trace Attempt  5	[0.18 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 15	[0.25 s]
0.0.N: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_958" was proven in 0.31 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_958"	[0.31 s].
0.0.B: Trace Attempt  6	[0.19 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_958"	[0.26 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_962"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_962"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_962" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  6	[0.22 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_958"	[0.30 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_962"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.L: Trace Attempt 45	[120.04 s]
0.0.J: Trace Attempt  1	[120.83 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.B: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  4	[0.14 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.AM: Trace Attempt  5	[0.24 s]
0.0.J: Trace Attempt 944	[120.96 s]
0.0.J: A trace with 944 cycles was found. [120.96 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1290:precondition1" was covered in 944 cycles in 121.02 s.
INFO (IPF055): 0.0.J: A counterexample (cex) with 944 cycles was found for the property "ack_counter.v_ack_counter._assert_2846" in 121.02 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_2846:precondition1" was covered in 944 cycles in 121.02 s.
0.0.J: Trace Attempt  1	[121.05 s]
0.0.J: Trace Attempt  1	[121.17 s]
0.0.J: Trace Attempt  1	[121.29 s]
0.0.J: Trace Attempt  1	[121.43 s]
0.0.J: Trace Attempt  1	[121.54 s]
0.0.N: Trace Attempt  1	[0.77 s]
0.0.N: Trace Attempt  2	[0.81 s]
0.0.N: Trace Attempt  3	[0.81 s]
0: ProofGrid usable level: 219
0.0.N: Trace Attempt  4	[0.84 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 22	[0.78 s]
0.0.AM: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_962" was proven in 0.82 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_962"	[0.85 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_965"	[0.00 s].
0.0.J: Trace Attempt  1	[121.67 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_965" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_962"	[0.85 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_965"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.J: Trace Attempt  1	[121.75 s]
0.0.B: Trace Attempt 19	[0.87 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_962"	[0.96 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_965"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.J: Trace Attempt  1	[121.86 s]
0.0.AM: Trace Attempt  3	[0.20 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.AM: Trace Attempt  1	[0.37 s]
0.0.J: Trace Attempt 951	[121.97 s]
0.0.J: A trace with 951 cycles was found. [121.97 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1393:precondition1" was covered in 951 cycles in 122.10 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1402:precondition1" was covered in 951 cycles in 122.10 s.
0.0.J: Trace Attempt  1	[122.09 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.48 s]
0.0.J: Trace Attempt  1	[122.17 s]
0.0.N: Trace Attempt  1	[0.52 s]
0.0.N: Trace Attempt  2	[0.56 s]
0.0.N: Trace Attempt  3	[0.56 s]
0.0.J: Trace Attempt 952	[122.28 s]
0.0.J: A trace with 952 cycles was found. [122.28 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1431:precondition1" was covered in 952 cycles in 122.37 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1438:precondition1" was covered in 952 cycles in 122.37 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1443:precondition1" was covered in 952 cycles in 122.37 s.
0.0.J: Trace Attempt  1	[122.40 s]
0.0.J: Trace Attempt  1	[122.48 s]
0.0.Bm: Trace Attempt 867	[366.13 s]
0: ProofGrid usable level: 214
0.0.N: Trace Attempt 14	[0.67 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_965"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_969"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_969" in 0.01 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt 17	[0.91 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_965"	[1.05 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_969"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 20	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_965"	[0.98 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_969"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt 953	[122.62 s]
0.0.J: A trace with 953 cycles was found. [122.62 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1471:precondition1" was covered in 953 cycles in 122.84 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1495:precondition1" was covered in 953 cycles in 122.84 s.
0.0.J: Trace Attempt  1	[122.81 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.B: Trace Attempt  3	[0.11 s]
0.0.AM: Trace Attempt  2	[0.19 s]
0.0.AM: Trace Attempt  3	[0.19 s]
0.0.J: Trace Attempt  1	[122.92 s]
0.0.B: Trace Attempt  4	[0.15 s]
0.0.N: Trace Attempt  2	[0.25 s]
0.0.N: Trace Attempt  3	[0.27 s]
0.0.B: Trace Attempt  5	[0.22 s]
0.0.AM: Trace Attempt  1	[0.42 s]
0.0.AM: Trace Attempt  2	[0.50 s]
0.0.AM: Trace Attempt  3	[0.50 s]
0.0.J: Trace Attempt 954	[123.08 s]
0.0.J: A trace with 954 cycles was found. [123.08 s]
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1527:precondition1" was covered in 954 cycles in 123.22 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1530:precondition1" was covered in 954 cycles in 123.22 s.
INFO (IPF047): 0.0.J: The cover property "ack_counter.v_ack_counter._assert_1531:precondition1" was covered in 954 cycles in 123.22 s.
0.0.J: Trace Attempt  1	[123.22 s]
0.0.U2: Trace Attempt 513	[123.31 s]
0.0.J: Trace Attempt  1	[123.37 s]
0.0.J: Trace Attempt  1	[123.46 s]
0.0.Ht: Trace Attempt 710	[366.90 s]
0.0.J: Trace Attempt  1	[123.51 s]
0: ProofGrid usable level: 211
0.0.J: Trace Attempt 736	[123.62 s]
0.0.J: Gave up at 0 [123.62 s]
0.0.J: Exited with Success (@ 367.40 s)
0.0.N: Trace Attempt 13	[0.74 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_969"	[1.00 s].
0.0.AM: Trace Attempt 13	[0.93 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_969"	[0.98 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_974"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_974"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_974" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 18	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_969"	[0.96 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_974"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 21	[0.16 s]
0.0.N: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_974" was proven in 0.16 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_974"	[0.16 s].
0.0.B: Trace Attempt  5	[0.14 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_979"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_979" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_974"	[0.13 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_979"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_974"	[0.21 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_979"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  1	[0.17 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.24 s]
0.0.N: Trace Attempt  4	[0.27 s]
0.0.N: Trace Attempt  5	[0.27 s]
0.0.AM: Trace Attempt  1	[0.38 s]
0.0.AM: Trace Attempt  2	[0.46 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0: ProofGrid usable level: 210
0.0.N: Trace Attempt 38	[0.69 s]
0.0.N: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_979" was proven in 0.74 s.
0.0.AM: Trace Attempt  7	[0.53 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_979"	[0.71 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_980"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_979"	[0.75 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_980"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_980" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 21	[0.73 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_979"	[0.79 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_980"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  1	[0.08 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.AM: Trace Attempt  2	[0.23 s]
0.0.L: Trace Attempt 70	[124.09 s]
0.0.AM: Trace Attempt  3	[0.23 s]
0.0.N: Trace Attempt  1	[0.25 s]
0.0.N: Trace Attempt  2	[0.28 s]
0.0.N: Trace Attempt  3	[0.29 s]
0.0.N: Trace Attempt  4	[0.33 s]
0.0.N: Trace Attempt  5	[0.34 s]
0.0.AM: Trace Attempt  1	[0.56 s]
0.0.AM: Trace Attempt  2	[0.67 s]
0.0.AM: Trace Attempt  3	[0.68 s]
0: ProofGrid usable level: 209
0.0.AM: Trace Attempt 13	[0.89 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_980"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_982"	[0.00 s].
0.0.N: Trace Attempt 18	[0.67 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_980"	[1.02 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_982"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_982" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 27	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_980"	[1.06 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_982"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  1	[0.24 s]
0.0.N: Trace Attempt  2	[0.29 s]
0.0.N: Trace Attempt  3	[0.29 s]
0.0.AM: Trace Attempt  1	[0.30 s]
0.0.N: Trace Attempt  4	[0.35 s]
0.0.N: Trace Attempt  5	[0.38 s]
0.0.AM: Trace Attempt  2	[0.43 s]
0.0.AM: Trace Attempt  3	[0.45 s]
0.0.AM: Trace Attempt  1	[0.88 s]
0.0.AM: Trace Attempt  2	[0.98 s]
0.0.AM: Trace Attempt  3	[0.99 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_982"	[1.01 s].
0.0.N: Trace Attempt 12	[0.91 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_982"	[0.99 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_983"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_983"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_983" in 0.01 s.
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt 22	[0.87 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_982"	[0.95 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_983"	[0.00 s].
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.B: Trace Attempt  1	[0.06 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.N: Trace Attempt  1	[0.16 s]
0.0.N: Trace Attempt  2	[0.19 s]
0.0.N: Trace Attempt  3	[0.19 s]
0.0.N: Trace Attempt  5	[0.20 s]
0.0.AM: Trace Attempt  1	[0.45 s]
0.0.AM: Trace Attempt  2	[0.52 s]
0.0.AM: Trace Attempt  3	[0.52 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 14	[0.53 s]
0.0.N: A proof was found: No trace exists. [0.54 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_983" was proven in 0.54 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_983"	[0.54 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_983"	[0.54 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_984"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_984"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_984" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 15	[0.47 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_983"	[0.53 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_984"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  1	[0.08 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.U2: Trace Attempt 848	[127.37 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.AM: Trace Attempt  1	[0.26 s]
0.0.Ht: Trace Attempt 720	[370.92 s]
0.0.AM: Trace Attempt  2	[0.35 s]
0.0.AM: Trace Attempt  3	[0.35 s]
0.0.Bm: Trace Attempt 874	[371.12 s]
0: ProofGrid usable level: 208
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_944:precondition1 (650) }
0.0.L: Trace Attempt  3	[127.20 s]
0.0.AM: Trace Attempt  1	[0.80 s]
0.0.L: Trace Attempt  4	[127.29 s]
0.0.AM: Trace Attempt  2	[0.88 s]
0.0.AM: Trace Attempt  3	[0.88 s]
0.0.N: Trace Attempt 25	[0.66 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_984"	[1.00 s].
0.0.AM: Trace Attempt  8	[0.93 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_984"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_990"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_990"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_990" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt 20	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_984"	[1.08 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_990"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  1	[0.37 s]
0.0.AM: Trace Attempt  2	[0.45 s]
0.0.AM: Trace Attempt  3	[0.46 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_920:precondition1 (652) }
0.0.L: Trace Attempt  3	[127.99 s]
0.0.AM: Trace Attempt  1	[0.98 s]
0.0.N: Trace Attempt 52	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_990"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1003"	[0.00 s].
0.0.AM: Trace Attempt  2	[1.03 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_1003" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_990"	[1.05 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1003"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 14	[0.07 s]
0.0.N: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_1003" was proven in 0.10 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1003"	[0.10 s].
0.0.B: Trace Attempt 21	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_990"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1012"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_1012" in 0.00 s.
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1012"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1003"	[0.09 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1012"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt  2	[0.08 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 20	[0.07 s]
0.0.N: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_1012" was proven in 0.07 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1012"	[0.07 s].
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1012"	[0.09 s].
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1012"	[0.08 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1018"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1018"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1018" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1018"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_939:precondition1 (653) }
0.0.B: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  5	[0.11 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.L: Trace Attempt  3	[128.81 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.B: Trace Attempt  5	[0.17 s]
0.0.N: Trace Attempt  2	[0.21 s]
0: ProofGrid usable level: 206
0.0.N: Trace Attempt  3	[0.21 s]
0.0.N: Trace Attempt  5	[0.24 s]
0.0.Mpcustom4: Trace Attempt 24	[372.58 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 28	[0.37 s]
0.0.AM: A proof was found: No trace exists. [0.39 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_1018" was proven in 0.39 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1018"	[0.39 s].
0.0.N: Trace Attempt  8	[0.30 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1018"	[0.39 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1035"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_1035" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1035"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.B: Trace Attempt 11	[0.37 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1018"	[0.43 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1035"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  1	[0.11 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.AM: Trace Attempt  5	[0.16 s]
0.0.AM: Trace Attempt  1	[0.36 s]
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.41 s]
0.0.AM: Trace Attempt  5	[0.42 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_974:precondition1 (654) }
0.0.N: Trace Attempt  1	[0.54 s]
0.0.N: Trace Attempt  2	[0.58 s]
0.0.N: Trace Attempt  3	[0.58 s]
0.0.N: Trace Attempt  5	[0.59 s]
0.0.L: Trace Attempt  3	[129.66 s]
0: ProofGrid usable level: 205
0.0.AM: Trace Attempt  1	[1.01 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1035"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1051"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 14	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1035"	[1.03 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1051"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_1051" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  1	[0.12 s]
0.0.B: Trace Attempt 20	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1035"	[1.10 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1051"	[0.00 s].
0.0.N: Trace Attempt  1	[0.14 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2140 <655> }
0.0.AM: Trace Attempt  1	[0.34 s]
0.0.AM: Trace Attempt  2	[0.39 s]
0.0.AM: Trace Attempt  3	[0.39 s]
0.0.L: Trace Attempt  3	[130.46 s]
0.0.L: Trace Attempt  4	[130.54 s]
0.0.L: Trace Attempt  5	[130.59 s]
0.0.U2: Trace Attempt 1089	[131.48 s]
0.0.Ht: Trace Attempt 725	[375.27 s]
0.0.AM: Trace Attempt 14	[0.91 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1051"	[1.01 s].
0.0.N: Trace Attempt 17	[0.80 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1051"	[0.99 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1066"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1066"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_1066" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 22	[0.86 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1051"	[0.92 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1066"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1578:precondition1 (660) }
0.0.AM: Trace Attempt  1	[0.20 s]
0.0.Bm: Trace Attempt 879	[375.66 s]
0.0.AM: Trace Attempt  2	[0.29 s]
0.0.AM: Trace Attempt  3	[0.30 s]
0.0.L: Trace Attempt  3	[131.39 s]
0.0.N: Trace Attempt  1	[0.44 s]
0.0.N: Trace Attempt  2	[0.47 s]
0.0.N: Trace Attempt  3	[0.48 s]
0.0.AM: Trace Attempt  1	[0.74 s]
0.0.AM: Trace Attempt  2	[0.81 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1287:precondition1 (661) }
0.0.AM: Trace Attempt  3	[0.83 s]
0.0.L: Trace Attempt  3	[132.01 s]
0.0.N: Trace Attempt 13	[0.59 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1066"	[0.99 s].
0.0.L: Trace Attempt  4	[132.10 s]
0.0.AM: Trace Attempt 15	[0.99 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1066"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1096"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1096" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1096"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt 22	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1066"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1096"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.L: Trace Attempt  5	[132.19 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 21	[0.12 s]
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_1096" was proven in 0.11 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1096"	[0.11 s].
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1101"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_1101" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1096"	[0.08 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1101"	[0.00 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1096"	[0.12 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1101"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 16	[0.06 s]
0.0.N: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_1101" was proven in 0.06 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1101"	[0.06 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1103"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1103" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1101"	[0.08 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1103"	[0.00 s].
0.0.N: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1101"	[0.13 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1103"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 31	[0.10 s]
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_1103" was proven in 0.11 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1103"	[0.11 s].
0.0.B: Trace Attempt  4	[0.10 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1109"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_1109" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1103"	[0.14 s].
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1109"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1103"	[0.11 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1109"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.AM: Trace Attempt  5	[0.12 s]
0.0.B: Trace Attempt  4	[0.14 s]
0.0.B: Trace Attempt  5	[0.17 s]
0.0.AM: Trace Attempt  1	[0.22 s]
0.0.AM: Trace Attempt  2	[0.32 s]
0.0.AM: Trace Attempt  3	[0.32 s]
0.0.AM: Trace Attempt  5	[0.33 s]
0.0.N: Trace Attempt  1	[0.41 s]
0: ProofGrid usable level: 202
0.0.N: Trace Attempt  2	[0.44 s]
0.0.N: Trace Attempt  3	[0.44 s]
0.0.N: Trace Attempt  5	[0.46 s]
0.0.N: Trace Attempt 15	[0.81 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1109"	[1.00 s].
0.0.AM: Trace Attempt 13	[0.96 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1109"	[0.99 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1122"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1122"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1122" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 22	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1109"	[1.02 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1122"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.N: Trace Attempt  1	[0.16 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.N: Trace Attempt  2	[0.21 s]
0.0.N: Trace Attempt  3	[0.21 s]
0.0.AM: Trace Attempt  1	[0.37 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.49 s]
0.0.N: Trace Attempt 15	[0.60 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1122"	[0.99 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1124"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_1124" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1122"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1124"	[0.00 s].
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 23	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1122"	[1.02 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1124"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.U2: Trace Attempt 1398	[135.48 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.24 s]
0.0.AM: Trace Attempt  5	[0.26 s]
0.0.N: Trace Attempt  5	[0.28 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 18	[0.49 s]
0.0.AM: A proof was found: No trace exists. [0.52 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_1124" was proven in 0.51 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1124"	[0.51 s].
0.0.N: Trace Attempt  7	[0.30 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1124"	[0.52 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1138"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_1138" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1138"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt 14	[0.42 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1124"	[0.51 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1138"	[0.00 s].
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_1138" was proven in 0.04 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1138"	[0.04 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1139"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_1139" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1138"	[0.04 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1139"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  1	[0.08 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1138"	[0.13 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1139"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_178" was proven in 135.72 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_182" was proven in 135.72 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_183" was proven in 135.72 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_184" was proven in 135.72 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_208" was proven in 135.72 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_248" was proven in 135.72 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_268" was proven in 135.72 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_361" was proven in 135.72 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_446" was proven in 135.72 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_475" was proven in 135.72 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_575" was proven in 135.72 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_807" was proven in 135.72 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_928" was proven in 135.72 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_982" was proven in 135.72 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1154" was proven in 135.72 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1157" was proven in 135.72 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1170" was proven in 135.72 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1171" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1178" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1260" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1296" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1404" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1418" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1451" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1473" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1474" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1475" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1478" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1506" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1512" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1517" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1518" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1520" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1526" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1573" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1578" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1626" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1647" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1680" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1681" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1685" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1745" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1758" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1822" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1832" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1833" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1839" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1885" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1914" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1923" was proven in 135.73 s.
0.0.Hp: A proof was found: No trace exists. [135.81 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1938" was proven in 135.73 s.
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.AM: Trace Attempt  1	[0.28 s]
0.0.AM: Trace Attempt  2	[0.37 s]
0.0.AM: Trace Attempt  3	[0.37 s]
0.0.Ht: Trace Attempt 749	[379.86 s]
0.0.N: Trace Attempt  1	[0.64 s]
0.0.N: Trace Attempt  2	[0.70 s]
0.0.N: Trace Attempt  3	[0.70 s]
0.0.AM: Trace Attempt  1	[0.76 s]
0: ProofGrid usable level: 149
0.0.AM: Trace Attempt  2	[0.85 s]
0.0.AM: Trace Attempt  3	[0.85 s]
0.0.N: Trace Attempt 14	[0.80 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1139"	[1.02 s].
0.0.AM: Trace Attempt  7	[0.88 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1139"	[0.94 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1142"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1142"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_1142" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 19	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1139"	[1.12 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1142"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  3	[0.16 s]
0.0.L: Trace Attempt 42	[136.27 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.AM: Trace Attempt  1	[0.29 s]
0.0.AM: Trace Attempt  2	[0.39 s]
0.0.AM: Trace Attempt  3	[0.39 s]
0.0.Bm: Trace Attempt 888	[381.06 s]
0.0.AM: Trace Attempt  1	[0.82 s]
0.0.AM: Trace Attempt  2	[0.92 s]
0.0.AM: Trace Attempt  3	[0.93 s]
0.0.N: Trace Attempt 18	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1142"	[0.98 s].
0.0.AM: Trace Attempt  6	[0.99 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1142"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1159"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1159"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1159" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.B: Trace Attempt 19	[0.88 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1142"	[1.02 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1159"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[0.19 s]
0.0.AM: Trace Attempt  3	[0.19 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.AM: Trace Attempt  5	[0.28 s]
0.0.N: Trace Attempt  1	[0.28 s]
0.0.N: Trace Attempt  2	[0.35 s]
0.0.N: Trace Attempt  3	[0.35 s]
0.0.N: Trace Attempt  5	[0.41 s]
0.0.AM: Trace Attempt  1	[0.47 s]
0.0.AM: Trace Attempt  2	[0.60 s]
0.0.AM: Trace Attempt  3	[0.60 s]
0.0.AM: Trace Attempt  4	[0.67 s]
0.0.AM: Trace Attempt 12	[0.98 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1159"	[0.99 s].
0.0.N: Trace Attempt 11	[0.95 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1159"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1160"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1160" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1160"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 19	[0.87 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1159"	[0.97 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1160"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.AM: Trace Attempt  1	[0.21 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.AM: Trace Attempt  2	[0.26 s]
0.0.AM: Trace Attempt  3	[0.26 s]
0.0.N: Trace Attempt  1	[0.26 s]
0.0.N: Trace Attempt  2	[0.31 s]
0.0.N: Trace Attempt  3	[0.31 s]
0.0.N: Trace Attempt  5	[0.40 s]
0.0.U2: Trace Attempt 1654	[139.50 s]
0.0.N: Validation of fixpoint was successful. Time = 0.01
0.0.N: Trace Attempt 30	[0.84 s]
0.0.N: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_1160" was proven in 0.90 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1160"	[0.91 s].
0.0.AM: Trace Attempt 17	[0.75 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1160"	[0.92 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1161"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1161"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1161" in 0.00 s.
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt 17	[0.82 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1160"	[0.93 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1161"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.AM: Trace Attempt  1	[0.23 s]
0.0.AM: Trace Attempt  2	[0.28 s]
0.0.AM: Trace Attempt  3	[0.29 s]
0.0.AM: Trace Attempt  4	[0.32 s]
0.0.N: Trace Attempt  1	[0.46 s]
0.0.N: Trace Attempt  2	[0.49 s]
0.0.N: Trace Attempt  3	[0.49 s]
0.0.N: Trace Attempt  5	[0.54 s]
0.0.Mpcustom4: Trace Attempt 25	[383.19 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 26	[0.88 s]
0.0.N: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_1161" was proven in 0.90 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1161"	[0.91 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1173"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1173" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt 19	[0.83 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1161"	[0.95 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1173"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 20	[0.80 s]
0: ProofGrid usable level: 147
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1161"	[0.89 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1173"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  1	[0.32 s]
0.0.L: Trace Attempt 81	[140.29 s]
0.0.N: Trace Attempt  2	[0.35 s]
0.0.N: Trace Attempt  3	[0.35 s]
0.0.N: Trace Attempt  4	[0.38 s]
0.0.AM: Trace Attempt  1	[0.37 s]
0.0.N: Trace Attempt  5	[0.41 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.N: Trace Attempt 15	[0.95 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1173"	[1.00 s].
0.0.AM: Trace Attempt 16	[0.76 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1173"	[0.99 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1176"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1176"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1176" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt 23	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1173"	[1.04 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1176"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  5	[0.18 s]
0.0.Ht: Trace Attempt 756	[385.44 s]
0.0.N: Trace Attempt  1	[0.48 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 17	[0.48 s]
0.0.AM: A proof was found: No trace exists. [0.52 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_1176" was proven in 0.52 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1176"	[0.52 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1177"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  2	[0.52 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1176"	[0.52 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1177"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1177" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt 14	[0.42 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1176"	[0.49 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1177"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.19 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.N: Trace Attempt  4	[0.23 s]
0.0.N: Trace Attempt  5	[0.24 s]
0: ProofGrid usable level: 146
0.0.Bm: Trace Attempt 897	[386.48 s]
0.0.AM: Trace Attempt  1	[0.68 s]
0.0.AM: Trace Attempt  2	[0.75 s]
0.0.AM: Trace Attempt  3	[0.77 s]
0.0.N: Trace Attempt 17	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1177"	[1.00 s].
0.0.AM: Trace Attempt  8	[0.82 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1177"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1179"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1179"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1179" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 22	[1.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1177"	[1.14 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1179"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.N: Trace Attempt  2	[0.18 s]
0.0.N: Trace Attempt  3	[0.18 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.U2: Trace Attempt 1903	[143.59 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.AM: Trace Attempt  1	[0.39 s]
0.0.AM: Trace Attempt  2	[0.48 s]
0.0.AM: Trace Attempt  3	[0.48 s]
0.0.AM: Trace Attempt 17	[0.99 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1179"	[1.02 s].
0.0.N: Trace Attempt 26	[0.89 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1179"	[0.99 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1199"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1199" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1199"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 19	[0.86 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1179"	[0.91 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1199"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.B: Trace Attempt  5	[0.17 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_828:precondition1 (754) }
0.0.AM: Trace Attempt  1	[0.45 s]
0.0.L: Trace Attempt  3	[144.06 s]
0.0.L: Trace Attempt  4	[144.12 s]
0.0.AM: Trace Attempt  2	[0.56 s]
0.0.AM: Trace Attempt  3	[0.56 s]
0.0.L: Trace Attempt  5	[144.21 s]
0.0.AM: Trace Attempt  1	[0.91 s]
0.0.AM: Trace Attempt  2	[0.95 s]
0.0.AM: Trace Attempt  3	[0.95 s]
0.0.AM: Trace Attempt  8	[1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1199"	[1.00 s].
0.0.N: Trace Attempt 21	[0.74 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1199"	[1.03 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1222"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1222"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1222" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt 26	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1199"	[1.07 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1222"	[0.00 s].
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Trace Attempt  5	[0.11 s]
0.0.N: Trace Attempt 21	[0.11 s]
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_1222" was proven in 0.11 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1222"	[0.11 s].
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1222"	[0.12 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1239"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1239"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_1239" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1222"	[0.07 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1239"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.AM: Trace Attempt  1	[0.12 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.AM: Trace Attempt  5	[0.18 s]
0: ProofGrid usable level: 145
0.0.AM: Trace Attempt  1	[0.40 s]
0.0.AM: Trace Attempt  2	[0.46 s]
0.0.AM: Trace Attempt  3	[0.46 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_816:precondition1 (757) }
0.0.AM: Trace Attempt  5	[0.47 s]
0.0.L: Trace Attempt  3	[145.22 s]
0.0.N: Trace Attempt  1	[0.60 s]
0.0.N: Trace Attempt  2	[0.65 s]
0.0.N: Trace Attempt  3	[0.65 s]
0.0.N: Trace Attempt  5	[0.65 s]
0.0.N: Trace Attempt 16	[0.99 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1239"	[1.01 s].
0.0.AM: Trace Attempt 22	[1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.03 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1239"	[1.04 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1244"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1244"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1244" in 0.00 s.
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt 24	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1239"	[1.09 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1244"	[0.00 s].
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_768:precondition1 (758) }
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  1	[0.04 s]
0.0.L: Trace Attempt  3	[145.88 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  5	[0.18 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.N: Trace Attempt  2	[0.25 s]
0.0.N: Trace Attempt  3	[0.25 s]
0.0.N: Trace Attempt  5	[0.32 s]
0.0.AM: Validation of fixpoint was successful. Time = 0.01
0.0.AM: Trace Attempt 21	[0.50 s]
0.0.AM: A proof was found: No trace exists. [0.54 s]
INFO (IPF057): 0.0.AM: The property "ack_counter.v_ack_counter._assert_1244" was proven in 0.53 s.
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1244"	[0.53 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1255"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 14	[0.43 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1244"	[0.47 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1255"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  8	[0.38 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1244"	[0.57 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1255"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_1255" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.Bm: Trace Attempt 904	[390.73 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.N: Trace Attempt  1	[0.16 s]
0.0.N: Trace Attempt  2	[0.19 s]
0.0.N: Trace Attempt  3	[0.19 s]
0.0.AM: Trace Attempt  1	[0.22 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_796:precondition1 (759) }
0.0.Ht: Trace Attempt 765	[390.74 s]
0.0.L: Trace Attempt  3	[146.58 s]
0.0.AM: Trace Attempt  2	[0.32 s]
0.0.AM: Trace Attempt  3	[0.33 s]
0.0.U2: Trace Attempt 2078	[147.60 s]
0.0.Mpcustom4: Trace Attempt 26	[390.60 s]
0.0.AM: Trace Attempt  1	[0.74 s]
0: ProofGrid usable level: 144
0.0.AM: Trace Attempt  2	[0.85 s]
0.0.AM: Trace Attempt  3	[0.85 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_793:precondition1 (760) }
0.0.L: Trace Attempt  3	[147.27 s]
0.0.AM: Trace Attempt  8	[0.94 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1255"	[1.03 s].
0.0.N: Trace Attempt 17	[0.82 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1255"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1261"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1261"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.03 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1261" in 0.03 s.
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt 22	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1255"	[1.11 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1261"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  5	[0.20 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  1	[0.44 s]
0.0.AM: Trace Attempt  2	[0.50 s]
0.0.AM: Trace Attempt  3	[0.51 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1522:precondition1 (761) }
0.0.L: Trace Attempt  3	[148.01 s]
0.0.N: Trace Attempt 27	[0.96 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1261"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1264"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1264" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt 24	[0.93 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1261"	[1.03 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1264"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt 19	[0.89 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1261"	[0.97 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1264"	[0.00 s].
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 22	[0.16 s]
0.0.N: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_1264" was proven in 0.16 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1264"	[0.16 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1281"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_1281" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  6	[0.11 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1264"	[0.13 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1281"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1264"	[0.18 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1281"	[0.00 s].
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1506:precondition1 (762) }
0.0.AM: Trace Attempt  2	[0.19 s]
0.0.AM: Trace Attempt  3	[0.19 s]
0.0.L: Trace Attempt  3	[148.72 s]
0.0.AM: Trace Attempt  1	[0.35 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0: ProofGrid usable level: 143
0.0.N: Trace Attempt  1	[0.72 s]
0.0.N: Trace Attempt  2	[0.76 s]
0.0.N: Trace Attempt  3	[0.76 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_844:precondition1 (763) }
0.0.N: Trace Attempt 14	[0.85 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1281"	[0.99 s].
0.0.L: Trace Attempt  3	[149.50 s]
0.0.AM: Trace Attempt 16	[0.89 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1281"	[0.96 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1287"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1287"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1287" in 0.00 s.
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 28	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1281"	[1.06 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1287"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.N: Trace Attempt  1	[0.25 s]
0.0.N: Trace Attempt  2	[0.28 s]
0.0.N: Trace Attempt  3	[0.28 s]
0.0.N: Trace Attempt  5	[0.34 s]
0.0.AM: Trace Attempt  1	[0.60 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.AM: Trace Attempt  2	[0.76 s]
0.0.AM: Trace Attempt  3	[0.76 s]
0.0.N: Trace Attempt 38	[0.71 s]
0.0.N: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_1287" was proven in 0.75 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1287"	[0.75 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1288"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1288" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1287"	[0.81 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1288"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt 19	[0.68 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1287"	[0.76 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1288"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2662 <764> }
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.L: Trace Attempt  3	[150.41 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.L: Trace Attempt  4	[150.47 s]
0.0.B: Trace Attempt  4	[0.14 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.L: Trace Attempt  5	[150.52 s]
0.0.B: Trace Attempt  5	[0.17 s]
0.0.AM: Trace Attempt  1	[0.38 s]
0.0.AM: Trace Attempt  2	[0.49 s]
0.0.AM: Trace Attempt  3	[0.49 s]
0.0.U2: Trace Attempt 2409	[151.61 s]
0: ProofGrid usable level: 142
0.0.N: Trace Attempt 22	[0.69 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1288"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1290"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1290" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt 12	[0.86 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1288"	[0.98 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1290"	[0.00 s].
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.07 s]
0.0.B: Trace Attempt 22	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1288"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1290"	[0.00 s].
0.0.Ht: Trace Attempt 768	[395.60 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  1	[0.21 s]
0.0.AM: Trace Attempt  2	[0.21 s]
0.0.AM: Trace Attempt  3	[0.21 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.27 s]
0.0.AM: Trace Attempt  1	[0.41 s]
0.0.AM: Trace Attempt  2	[0.51 s]
0.0.AM: Trace Attempt  3	[0.53 s]
0.0.Bm: Trace Attempt 913	[396.21 s]
0.0.AM: Trace Attempt 12	[0.86 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1290"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1313"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 13	[0.86 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1290"	[1.03 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1313"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1313" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.B: Trace Attempt 20	[0.88 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1290"	[1.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1313"	[0.00 s].
0.0.N: Trace Attempt  2	[0.09 s]
0.0.N: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 16	[0.16 s]
0.0.N: A proof was found: No trace exists. [0.17 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_1313" was proven in 0.16 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1313"	[0.16 s].
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1313"	[0.10 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1358"	[0.00 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1313"	[0.19 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1358"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1358"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1358" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 21	[0.21 s]
0.0.N: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.N: The property "ack_counter.v_ack_counter._assert_1358" was proven in 0.22 s.
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1358"	[0.22 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1393"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1393" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1358"	[0.28 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1393"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  7	[0.26 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1358"	[0.28 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1393"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.N: Trace Attempt  2	[0.19 s]
0.0.N: Trace Attempt  3	[0.19 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0: ProofGrid usable level: 140
0.0.AM: Trace Attempt  1	[0.35 s]
0.0.AM: Trace Attempt  2	[0.46 s]
0.0.AM: Trace Attempt  3	[0.48 s]
0.0.N: Trace Attempt 21	[0.77 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1393"	[1.00 s].
0.0.AM: Trace Attempt 12	[0.88 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1393"	[0.99 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1431"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1431"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_1431" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt 19	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1393"	[1.04 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1431"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.AM: Trace Attempt  5	[0.17 s]
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_181" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_219" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_263" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_265" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_267" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_269" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_289" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_306" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_326" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_366" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_375" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_441" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_443" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_447" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_454" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_574" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_601" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_703" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_797" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_806" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_844" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_905" was proven in 154.44 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_926" was proven in 154.45 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_980" was proven in 154.45 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_990" was proven in 154.45 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1159" was proven in 154.45 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1173" was proven in 154.45 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1177" was proven in 154.45 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1261" was proven in 154.45 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1456" was proven in 154.45 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1523" was proven in 154.45 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1528" was proven in 154.45 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1536" was proven in 154.45 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1572" was proven in 154.45 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1646" was proven in 154.45 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1665" was proven in 154.45 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1666" was proven in 154.45 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1670" was proven in 154.45 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1673" was proven in 154.45 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1753" was proven in 154.45 s.
0.0.Hp: A proof was found: No trace exists. [154.53 s]
INFO (IPF057): 0.0.Hp: The property "ack_counter.v_ack_counter._assert_1961" was proven in 154.45 s.
0.0.B: Trace Attempt  4	[0.14 s]
0.0.B: Trace Attempt  5	[0.17 s]
0.0.AM: Trace Attempt  1	[0.30 s]
0: ProofGrid usable level: 99
0.0.N: Trace Attempt  1	[0.35 s]
0.0.N: Trace Attempt  2	[0.41 s]
0.0.N: Trace Attempt  3	[0.41 s]
0.0.N: Trace Attempt  5	[0.42 s]
0.0.AM: Trace Attempt  2	[0.42 s]
0.0.AM: Trace Attempt  3	[0.43 s]
0.0.AM: Trace Attempt  5	[0.45 s]
0.0.L: Trace Attempt 48	[154.59 s]
0.0.Mpcustom4: Trace Attempt 27	[398.25 s]
0.0.N: Trace Attempt 17	[0.86 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1431"	[0.99 s].
0.0.AM: Trace Attempt 15	[0.97 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1431"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1443"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1443"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_1443" in 0.01 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt 21	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1431"	[1.02 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1443"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.AM: Trace Attempt  5	[0.15 s]
0.0.U2: Trace Attempt 2722	[155.70 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  1	[0.23 s]
0.0.AM: Trace Attempt  2	[0.34 s]
0.0.AM: Trace Attempt  3	[0.34 s]
0.0.AM: Trace Attempt  5	[0.35 s]
0.0.N: Trace Attempt  1	[0.38 s]
0.0.N: Trace Attempt  2	[0.41 s]
0.0.N: Trace Attempt  3	[0.41 s]
0.0.N: Trace Attempt  5	[0.41 s]
0.0.AM: Trace Attempt  1	[0.82 s]
0.0.AM: Trace Attempt  2	[0.91 s]
0.0.AM: Trace Attempt  3	[0.91 s]
0.0.AM: Trace Attempt  5	[0.93 s]
0.0.N: Trace Attempt 17	[0.87 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1443"	[1.01 s].
0.0.Ht: Trace Attempt 784	[399.99 s]
0.0.AM: Trace Attempt  8	[0.97 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1443"	[1.02 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1471"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1471"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_1471" in 0.01 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 24	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1443"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1471"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.16 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.B: Trace Attempt  5	[0.17 s]
0.0.AM: Trace Attempt  1	[0.37 s]
0.0.AM: Trace Attempt  2	[0.46 s]
0.0.AM: Trace Attempt  3	[0.46 s]
0.0.Bm: Trace Attempt 919	[399.12 s]
0.0.Bm: A trace with 919 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 919 cycles was found for the property "ack_counter.v_ack_counter._assert_910" in 400.41 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 919 cycles was found for the property "ack_counter.v_ack_counter._assert_948" in 400.41 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 919 cycles was found for the property "ack_counter.v_ack_counter._assert_950" in 400.41 s.
0.0.Bm: Trace Attempt 920	[400.87 s]
0.0.AM: Trace Attempt 14	[0.94 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1471"	[1.00 s].
0.0.N: Trace Attempt 17	[0.68 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1471"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1495"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1495"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_1495" in 0.01 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 23	[0.88 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1471"	[0.98 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1495"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.N: Trace Attempt  2	[0.19 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.AM: Trace Attempt  1	[0.30 s]
0: ProofGrid usable level: 97
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.41 s]
0.0.N: Trace Attempt 17	[0.77 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1495"	[1.01 s].
0.0.AM: Trace Attempt 20	[0.99 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1495"	[1.02 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1527"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1527"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_1527" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Bm: A trace with 920 cycles was found. [357.75 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 920 cycles was found for the property "ack_counter.v_ack_counter._assert_957" in 401.83 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 920 cycles was found for the property "ack_counter.v_ack_counter._assert_965" in 401.83 s.
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt 25	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1495"	[1.27 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1527"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0: ProofGrid usable level: 96
0.0.N: Trace Attempt  1	[0.46 s]
0.0.AM: Trace Attempt  1	[0.48 s]
0.0.N: Trace Attempt  2	[0.49 s]
0.0.N: Trace Attempt  3	[0.49 s]
0.0.AM: Trace Attempt  2	[0.61 s]
0.0.AM: Trace Attempt  3	[0.62 s]
0.0.L: Trace Attempt 75	[158.66 s]
0.0.N: Trace Attempt 12	[0.58 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1527"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1530"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1530" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt 12	[1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1527"	[1.04 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1530"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 27	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1527"	[0.83 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1530"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.U2: Trace Attempt 2995	[159.79 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.AM: Trace Attempt  1	[0.49 s]
0.0.AM: Trace Attempt  2	[0.61 s]
0.0.AM: Trace Attempt  3	[0.61 s]
0.0.Bm: Trace Attempt 921	[402.30 s]
0.0.Bm: A trace with 921 cycles was found. [403.73 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 921 cycles was found for the property "ack_counter.v_ack_counter._assert_969" in 403.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 921 cycles was found for the property "ack_counter.v_ack_counter._assert_984" in 403.75 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 921 cycles was found for the property "ack_counter.v_ack_counter._assert_1612" in 403.75 s.
0.0.Bm: Trace Attempt 922	[404.20 s]
0.0.AM: Trace Attempt 14	[0.98 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1530"	[1.20 s].
0.0.N: Trace Attempt 21	[0.62 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1530"	[1.23 s].
0.0.Ht: Trace Attempt 829	[404.05 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1531"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1531"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_1531" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt 26	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1530"	[1.11 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1531"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0: ProofGrid usable level: 93
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.N: Trace Attempt  1	[0.46 s]
0.0.AM: Trace Attempt  1	[0.49 s]
0.0.N: Trace Attempt  2	[0.49 s]
0.0.N: Trace Attempt  3	[0.49 s]
0.0.AM: Trace Attempt  2	[0.61 s]
0.0.AM: Trace Attempt  3	[0.61 s]
0.0.N: Trace Attempt 12	[0.57 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1531"	[0.91 s].
0.0.AM: Trace Attempt 12	[0.92 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1531"	[0.93 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1543"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1543"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1543" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 22	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1531"	[0.96 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1543"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.18 s]
0.0.N: Trace Attempt  3	[0.18 s]
0.0.AM: Trace Attempt  1	[0.23 s]
0.0.AM: Trace Attempt  2	[0.34 s]
0.0.AM: Trace Attempt  3	[0.34 s]
0.0.Bm: A trace with 922 cycles was found. [405.39 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 922 cycles was found for the property "ack_counter.v_ack_counter._assert_1615" in 405.53 s.
0.0.Mpcustom4: Trace Attempt 28	[404.98 s]
0.0.AM: Trace Attempt  1	[0.78 s]
0.0.AM: Trace Attempt  2	[0.85 s]
0.0.AM: Trace Attempt  3	[0.85 s]
0.0.AM: Trace Attempt  8	[0.91 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Trace Attempt 21	[0.70 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1543"	[1.00 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1543"	[1.02 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1546"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1546"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1546" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 24	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1543"	[1.04 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1546"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0: ProofGrid usable level: 92
0.0.B: Trace Attempt  4	[0.08 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.N: Trace Attempt  1	[0.23 s]
0.0.N: Trace Attempt  2	[0.27 s]
0.0.N: Trace Attempt  3	[0.27 s]
0.0.AM: Trace Attempt  1	[0.43 s]
0.0.AM: Trace Attempt  2	[0.52 s]
0.0.AM: Trace Attempt  3	[0.53 s]
0.0.AM: Trace Attempt 14	[0.84 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1546"	[1.01 s].
0.0.U2: Trace Attempt 3322	[163.80 s]
0.0.N: Trace Attempt 15	[0.76 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1546"	[1.02 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1546:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1546:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1546:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt 24	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1546"	[1.03 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1546:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.N: Trace Attempt  1	[0.18 s]
0.0.N: Trace Attempt  2	[0.22 s]
0.0.N: Trace Attempt  3	[0.22 s]
0.0.Bm: Trace Attempt 923	[405.98 s]
0.0.Bm: A trace with 923 cycles was found. [407.37 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 923 cycles was found for the property "ack_counter.v_ack_counter._assert_1605" in 407.19 s.
0.0.Bm: Trace Attempt 924	[407.64 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2780 <863> }
0.0.L: Trace Attempt  3	[163.34 s]
0.0.L: Trace Attempt  4	[163.39 s]
0.0.AM: Trace Attempt  1	[0.37 s]
0.0.L: Trace Attempt  5	[163.45 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.48 s]
0.0.AM: Trace Attempt  1	[0.88 s]
0.0.AM: Trace Attempt  2	[0.96 s]
0.0.AM: Trace Attempt  3	[0.96 s]
0.0.N: Trace Attempt 21	[0.96 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1546:precondition1"	[1.00 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1546:precondition1"	[1.02 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1571"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1571"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_1571" in 0.01 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt 24	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1546:precondition1"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1571"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0: ProofGrid usable level: 91
0.0.N: Trace Attempt  1	[0.14 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  1	[0.18 s]
0.0.Bm: A trace with 924 cycles was found. [408.46 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 924 cycles was found for the property "ack_counter.v_ack_counter._assert_1613" in 408.15 s.
0.0.B: Trace Attempt  4	[0.10 s]
0.0.N: Trace Attempt  2	[0.21 s]
0.0.N: Trace Attempt  3	[0.21 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.AM: Trace Attempt  2	[0.28 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2887:precondition1 (867) }
0.0.AM: Trace Attempt  3	[0.28 s]
0.0.L: Trace Attempt  3	[164.43 s]
0.0.L: Trace Attempt  4	[164.50 s]
0.0.L: Trace Attempt  5	[164.57 s]
0.0.AM: Trace Attempt  1	[0.77 s]
0.0.AM: Trace Attempt  2	[0.83 s]
0.0.AM: Trace Attempt  3	[0.84 s]
0.0.N: Trace Attempt 18	[0.90 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1571"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1571:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_1571:precondition1" in 0.01 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  9	[0.93 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1571"	[1.04 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1571:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt 20	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1571"	[0.98 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1571:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.B: Trace Attempt  2	[0.07 s]
0: ProofGrid usable level: 90
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.AM: Trace Attempt  1	[0.33 s]
0.0.Bm: Trace Attempt 933	[408.95 s]
0.0.Bm: A trace with 933 cycles was found. [409.58 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 933 cycles was found for the property "ack_counter.v_ack_counter._assert_1035" in 409.31 s.
0.0.Bm: Trace Attempt 934	[409.77 s]
0.0.AM: Trace Attempt  2	[0.46 s]
0.0.AM: Trace Attempt  3	[0.46 s]
0.0.AM: Trace Attempt  1	[0.96 s]
0.0.N: Trace Attempt 17	[0.64 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1571:precondition1"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1609:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_1609:precondition1" in 0.01 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 23	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1571:precondition1"	[1.01 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1609:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  2	[1.06 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1571:precondition1"	[1.06 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1609:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.05 s]
0: ProofGrid usable level: 89
0.0.B: Trace Attempt  4	[0.08 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  5	[0.11 s]
0.0.N: Trace Attempt  1	[0.22 s]
0.0.N: Trace Attempt  2	[0.26 s]
0.0.N: Trace Attempt  3	[0.26 s]
0.0.N: Trace Attempt  5	[0.28 s]
0.0.AM: Trace Attempt  1	[0.23 s]
0.0.AM: Trace Attempt  2	[0.33 s]
0.0.AM: Trace Attempt  3	[0.33 s]
0.0.AM: Trace Attempt  5	[0.34 s]
0.0.Mpcustom4: Trace Attempt 29	[410.33 s]
0.0.AM: Trace Attempt  1	[0.65 s]
0.0.Bm: A trace with 934 cycles was found. [410.87 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 934 cycles was found for the property "ack_counter.v_ack_counter._assert_1051" in 410.93 s.
0.0.AM: Trace Attempt  2	[0.72 s]
0.0.AM: Trace Attempt  3	[0.72 s]
0.0.AM: Trace Attempt  5	[0.74 s]
0.0.U2: Trace Attempt 3391	[167.83 s]
0.0.N: Trace Attempt 22	[0.90 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1609:precondition1"	[1.18 s].
0.0.AM: Trace Attempt 10	[0.80 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1609:precondition1"	[1.11 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1630"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1630"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_1630" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt 24	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1609:precondition1"	[1.12 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1630"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0: ProofGrid usable level: 88
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.AM: Trace Attempt  5	[0.12 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  1	[0.19 s]
0.0.AM: Trace Attempt  2	[0.30 s]
0.0.AM: Trace Attempt  3	[0.31 s]
0.0.AM: Trace Attempt  5	[0.33 s]
0.0.N: Trace Attempt  1	[0.38 s]
0.0.N: Trace Attempt  2	[0.43 s]
0.0.N: Trace Attempt  3	[0.43 s]
0.0.N: Trace Attempt  5	[0.43 s]
0.0.AM: Trace Attempt  1	[0.71 s]
0.0.AM: Trace Attempt  2	[0.84 s]
0.0.AM: Trace Attempt  3	[0.85 s]
0.0.AM: Trace Attempt  5	[0.85 s]
0.0.N: Trace Attempt 17	[0.88 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1630"	[0.84 s].
0.0.AM: Trace Attempt  7	[0.89 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1630"	[0.86 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1630:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1630:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "ack_counter.v_ack_counter._assert_1630:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.B: Trace Attempt 25	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1630"	[0.92 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1630:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.AM: Trace Attempt  5	[0.17 s]
0.0.AM: Trace Attempt  1	[0.38 s]
0.0.N: Trace Attempt  1	[0.42 s]
0.0.N: Trace Attempt  2	[0.44 s]
0.0.N: Trace Attempt  3	[0.44 s]
0.0.N: Trace Attempt  5	[0.44 s]
0.0.L: Trace Attempt 47	[168.58 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.AM: Trace Attempt  5	[0.50 s]
0.0.Bm: Trace Attempt 935	[411.37 s]
0.0.Bm: A trace with 935 cycles was found. [412.90 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 935 cycles was found for the property "ack_counter.v_ack_counter._assert_1066" in 412.95 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 935 cycles was found for the property "ack_counter.v_ack_counter._assert_1109" in 412.95 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 935 cycles was found for the property "ack_counter.v_ack_counter._assert_1543" in 412.95 s.
0.0.Bm: Trace Attempt 936	[413.40 s]
0.0.AM: Trace Attempt  1	[0.94 s]
0.0.N: Trace Attempt 17	[0.84 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1630:precondition1"	[1.15 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1659"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_1659" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  2	[1.05 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1630:precondition1"	[1.15 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1659"	[0.00 s].
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0: ProofGrid usable level: 85
0.0.N: Trace Attempt  1	[0.09 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt 27	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1630:precondition1"	[1.13 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1659"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  1	[0.35 s]
0.0.AM: Trace Attempt  2	[0.42 s]
0.0.AM: Trace Attempt  3	[0.42 s]
0.0.U2: Restart 8, Seed 15d4ca8bb
0.0.N: Trace Attempt 18	[0.61 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1659"	[0.89 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1659:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "ack_counter.v_ack_counter._assert_1659:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt 16	[0.93 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1659"	[0.93 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1659:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 20	[0.85 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1659"	[0.92 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1659:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.08 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.U2: Trace Attempt  1	[171.08 s]
0.0.Bm: A trace with 936 cycles was found. [414.44 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 936 cycles was found for the property "ack_counter.v_ack_counter._assert_1122" in 414.25 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 936 cycles was found for the property "ack_counter.v_ack_counter._assert_1139" in 414.25 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 936 cycles was found for the property "ack_counter.v_ack_counter._assert_1142" in 414.25 s.
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.U2: Trace Attempt  3	[171.22 s]
0.0.AM: Trace Attempt  1	[0.33 s]
0.0.AM: Trace Attempt  2	[0.43 s]
0.0.AM: Trace Attempt  3	[0.43 s]
0.0.AM: Trace Attempt  1	[0.93 s]
0.0.N: Trace Attempt 19	[0.82 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1659:precondition1"	[1.01 s].
0.0.AM: Trace Attempt  2	[1.01 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1710"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_1710" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0: ProofGrid usable level: 82
0.0.B: Trace Attempt 23	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1659:precondition1"	[1.01 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1710"	[0.00 s].
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1659:precondition1"	[1.07 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1710"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.Bm: Trace Attempt 937	[414.71 s]
0.0.Bm: A trace with 937 cycles was found. [415.47 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 937 cycles was found for the property "ack_counter.v_ack_counter._assert_1179" in 415.28 s.
0.0.Bm: Trace Attempt 938	[415.72 s]
0.0.Mpcustom4: Trace Attempt 30	[414.97 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  1	[0.42 s]
0.0.N: Trace Attempt  1	[0.55 s]
0.0.AM: Trace Attempt  2	[0.52 s]
0.0.AM: Trace Attempt  3	[0.53 s]
0.0.N: Trace Attempt  2	[0.59 s]
0.0.N: Trace Attempt  3	[0.59 s]
0.0.N: Trace Attempt 13	[0.70 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1710"	[0.99 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1710:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_1710:precondition1" in 0.00 s.
0.0.AM: Trace Attempt 13	[0.82 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1710"	[0.96 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1710:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0: ProofGrid usable level: 81
0.0.B: Trace Attempt 23	[0.93 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1710"	[1.04 s].
0.0.N: Trace Attempt  1	[0.07 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1710:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  1	[0.38 s]
0.0.L: Trace Attempt 81	[172.67 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.N: Trace Attempt  1	[0.59 s]
0.0.Bm: Trace Attempt 939	[415.88 s]
0.0.Bm: A trace with 939 cycles was found. [416.90 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 939 cycles was found for the property "ack_counter.v_ack_counter._assert_1199" in 416.70 s.
0.0.Bm: Trace Attempt 940	[417.16 s]
0.0.N: Trace Attempt  2	[0.63 s]
0.0.N: Trace Attempt  3	[0.63 s]
0.0.N: Trace Attempt 22	[0.83 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1710:precondition1"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1714"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1714" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt 20	[1.00 s]
0: ProofGrid usable level: 80
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1710:precondition1"	[1.02 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1714"	[0.00 s].
0.0.B: Trace Attempt 20	[0.89 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1710:precondition1"	[0.99 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1714"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  1	[0.07 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  2	[0.18 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.AM: Trace Attempt  1	[0.44 s]
0.0.AM: Trace Attempt  2	[0.53 s]
0.0.AM: Trace Attempt  3	[0.53 s]
0.0.N: Trace Attempt 24	[0.80 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1714"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1714:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_1714:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt 18	[0.88 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1714"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1714:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt 26	[0.99 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1714"	[1.03 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1714:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  2	[0.16 s]
0.0.N: Trace Attempt  3	[0.16 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.U2: Trace Attempt 305	[175.25 s]
0.0.Bm: A trace with 940 cycles was found. [418.65 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 940 cycles was found for the property "ack_counter.v_ack_counter._assert_1239" in 418.53 s.
0.0.AM: Trace Attempt  1	[0.35 s]
0.0.AM: Trace Attempt  2	[0.42 s]
0.0.AM: Trace Attempt  3	[0.42 s]
0.0.N: Trace Attempt 15	[0.58 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1714:precondition1"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1830:precondition1"	[0.00 s].
0: ProofGrid usable level: 79
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_1830:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt 18	[0.98 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1714:precondition1"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1830:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 23	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1714:precondition1"	[1.06 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1830:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.AM: Trace Attempt  5	[0.17 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.N: Trace Attempt  2	[0.21 s]
0.0.N: Trace Attempt  3	[0.21 s]
0.0.N: Trace Attempt  5	[0.24 s]
0.0.AM: Trace Attempt  1	[0.40 s]
0.0.AM: Trace Attempt  2	[0.50 s]
0.0.AM: Trace Attempt  3	[0.51 s]
0.0.AM: Trace Attempt  5	[0.51 s]
0.0.Bm: Trace Attempt 941	[418.97 s]
0.0.Bm: A trace with 941 cycles was found. [420.04 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 941 cycles was found for the property "ack_counter.v_ack_counter._assert_1255" in 419.79 s.
0.0.Bm: Trace Attempt 942	[420.25 s]
0: ProofGrid usable level: 78
0.0.AM: Trace Attempt  1	[1.01 s]
0.0.N: Trace Attempt 13	[0.83 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1830:precondition1"	[1.01 s].
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1830:precondition1"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1931:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_1931:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1931:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.B: Trace Attempt 27	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1830:precondition1"	[1.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1931:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.AM: Trace Attempt  5	[0.17 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.0.N: Trace Attempt  2	[0.21 s]
0.0.N: Trace Attempt  3	[0.22 s]
0.0.N: Trace Attempt  5	[0.23 s]
0.0.AM: Trace Attempt  1	[0.36 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.49 s]
0.0.AM: Trace Attempt  5	[0.50 s]
0.0.Mpcustom4: Trace Attempt 31	[420.45 s]
0.0.N: Trace Attempt 15	[0.81 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1931:precondition1"	[0.99 s].
0.0.AM: Trace Attempt  1	[1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1931:precondition1"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1966:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1966:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_1966:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 21	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1931:precondition1"	[1.01 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1966:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.AM: Trace Attempt  5	[0.17 s]
0.0.B: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  1	[0.18 s]
0.0.Bm: A trace with 942 cycles was found. [421.59 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 942 cycles was found for the property "ack_counter.v_ack_counter._assert_1281" in 421.42 s.
0.0.B: Trace Attempt  4	[0.15 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.N: Trace Attempt  2	[0.21 s]
0.0.N: Trace Attempt  3	[0.21 s]
0.0.N: Trace Attempt  5	[0.23 s]
0.0.AM: Trace Attempt  1	[0.32 s]
0.0.AM: Trace Attempt  2	[0.43 s]
0.0.AM: Trace Attempt  3	[0.43 s]
0.0.AM: Trace Attempt  5	[0.44 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2908:precondition1 (971) }
0.0.L: Trace Attempt  3	[177.87 s]
0.0.AM: Trace Attempt  1	[0.71 s]
0.0.AM: Trace Attempt  2	[0.79 s]
0.0.AM: Trace Attempt  3	[0.80 s]
0.0.AM: Trace Attempt  5	[0.82 s]
0: ProofGrid usable level: 77
0.0.AM: Trace Attempt  8	[0.85 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1966:precondition1"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2204"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 15	[0.34 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1966:precondition1"	[1.02 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2204"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2204" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt 21	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1966:precondition1"	[1.02 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2204"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  2	[0.08 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.17 s]
0.0.U2: Trace Attempt 653	[179.36 s]
0.0.N: Trace Attempt  1	[0.25 s]
0.0.N: Trace Attempt  2	[0.27 s]
0.0.N: Trace Attempt  3	[0.27 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_2887 <972> }
0.0.AM: Trace Attempt  1	[0.42 s]
0.0.L: Trace Attempt  3	[178.82 s]
0.0.AM: Trace Attempt  2	[0.50 s]
0.0.AM: Trace Attempt  3	[0.51 s]
0.0.L: Trace Attempt  4	[178.92 s]
0.0.L: Trace Attempt  5	[178.99 s]
0.0.Bm: Trace Attempt 943	[421.86 s]
0.0.Bm: A trace with 943 cycles was found. [423.23 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 943 cycles was found for the property "ack_counter.v_ack_counter._assert_1288" in 423.18 s.
0: ProofGrid usable level: 76
0.0.Bm: Trace Attempt 944	[423.62 s]
0.0.AM: Trace Attempt 17	[0.91 s]
0.0.AM: Per property time limit expired (1.00 s) [1.05 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2204"	[1.14 s].
0.0.N: Trace Attempt 20	[0.38 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2204"	[1.14 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2204:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2204:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2204:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 21	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2204"	[1.09 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2204:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.AM: Trace Attempt  1	[0.47 s]
0.0.N: Trace Attempt  1	[0.51 s]
0.0.N: Trace Attempt  2	[0.54 s]
0.0.N: Trace Attempt  3	[0.56 s]
0.0.AM: Trace Attempt  2	[0.58 s]
0.0.AM: Trace Attempt  3	[0.59 s]
0.0.AM: Trace Attempt 15	[0.94 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2204:precondition1"	[0.95 s].
0.0.N: Trace Attempt 13	[0.66 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2204:precondition1"	[0.95 s].
0.0.Bm: A trace with 944 cycles was found. [424.56 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 944 cycles was found for the property "ack_counter.v_ack_counter._assert_1290" in 424.37 s.
0.0.B: Trace Attempt 26	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2204:precondition1"	[1.18 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2205"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.03 s]
INFO (IPF008): 0.0.B: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2205" in 0.00 s.
0.0.B: Trace Attempt  1	[0.04 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2205"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2205"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.AM: Trace Attempt  1	[0.47 s]
0.0.N: Trace Attempt  1	[0.48 s]
0.0.N: Trace Attempt  2	[0.52 s]
0.0.N: Trace Attempt  3	[0.52 s]
0.0.Ht: Trace Attempt 831	[425.22 s]
0.0.AM: Trace Attempt  2	[0.63 s]
0.0.AM: Trace Attempt  3	[0.63 s]
0: ProofGrid usable level: 75
0.0.AM: Trace Attempt 10	[0.90 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2205"	[0.80 s].
0.0.N: Trace Attempt 13	[0.64 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2205"	[0.80 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2205:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2205:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2205:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 22	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2205"	[0.87 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2205:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.AM: Trace Attempt  1	[0.51 s]
0.0.N: Trace Attempt  1	[0.57 s]
0.0.AM: Trace Attempt  2	[0.61 s]
0.0.AM: Trace Attempt  3	[0.62 s]
0.0.N: Trace Attempt  2	[0.63 s]
0.0.N: Trace Attempt  3	[0.63 s]
0.0.Mpcustom4: Trace Attempt 32	[425.83 s]
0.0.N: Trace Attempt 13	[0.78 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2205:precondition1"	[0.99 s].
0.0.AM: Trace Attempt 12	[0.93 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2205:precondition1"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2246"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2246"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2246" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 20	[0.89 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2205:precondition1"	[1.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2246"	[0.00 s].
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.Bm: Trace Attempt 951	[425.46 s]
0.0.Bm: A trace with 951 cycles was found. [426.78 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 951 cycles was found for the property "ack_counter.v_ack_counter._assert_1393" in 426.69 s.
0.0.Bm: Trace Attempt 952	[427.12 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.U2: Trace Attempt 1015	[183.46 s]
0.0.AM: Trace Attempt  1	[0.38 s]
0.0.N: Trace Attempt  1	[0.37 s]
0.0.N: Trace Attempt  2	[0.41 s]
0.0.N: Trace Attempt  3	[0.42 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.L: Trace Attempt 47	[183.06 s]
0: ProofGrid usable level: 74
0.0.AM: Trace Attempt  1	[0.93 s]
0.0.AM: Trace Attempt  2	[1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2246"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2246:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt 20	[0.59 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2246"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2246:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2246:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt 20	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2246"	[1.07 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2246:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.Bm: A trace with 952 cycles was found. [427.91 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 952 cycles was found for the property "ack_counter.v_ack_counter._assert_1431" in 428.20 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 952 cycles was found for the property "ack_counter.v_ack_counter._assert_1443" in 428.20 s.
0: ProofGrid usable level: 72
0.0.B: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.AM: Trace Attempt  1	[0.33 s]
0.0.AM: Trace Attempt  2	[0.42 s]
0.0.AM: Trace Attempt  3	[0.42 s]
0.0.AM: Trace Attempt  1	[0.76 s]
0.0.AM: Trace Attempt  2	[0.80 s]
0.0.AM: Trace Attempt  3	[0.80 s]
0.0.N: Trace Attempt  1	[0.38 s]
0.0.N: Trace Attempt  2	[0.41 s]
0.0.N: Trace Attempt  3	[0.42 s]
0.0.AM: Trace Attempt  7	[0.86 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2246:precondition1"	[0.99 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2247"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt 22	[0.56 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2246:precondition1"	[1.02 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2247"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2247" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt 22	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2246:precondition1"	[1.01 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2247"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  1	[0.43 s]
0.0.N: Trace Attempt  1	[0.46 s]
0.0.N: Trace Attempt  2	[0.49 s]
0.0.N: Trace Attempt  3	[0.49 s]
0.0.AM: Trace Attempt  2	[0.55 s]
0.0.AM: Trace Attempt  3	[0.56 s]
0.0.AM: Trace Attempt 15	[0.95 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2247"	[1.00 s].
0.0.N: Trace Attempt 17	[0.93 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2247"	[0.97 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2247:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2247:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2247:precondition1" in 0.02 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 22	[0.82 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2247"	[0.97 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2247:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.Ht: Trace Attempt 834	[429.89 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.Bm: Trace Attempt 953	[428.62 s]
0.0.Bm: A trace with 953 cycles was found. [429.83 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 953 cycles was found for the property "ack_counter.v_ack_counter._assert_1471" in 429.64 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 953 cycles was found for the property "ack_counter.v_ack_counter._assert_1495" in 429.64 s.
0.0.Bm: Trace Attempt 954	[430.09 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.AM: Trace Attempt  1	[0.44 s]
0.0.AM: Trace Attempt  2	[0.53 s]
0.0.AM: Trace Attempt  3	[0.55 s]
0.0.N: Trace Attempt  1	[0.64 s]
0.0.N: Trace Attempt  2	[0.68 s]
0.0.N: Trace Attempt  3	[0.69 s]
0: ProofGrid usable level: 70
0.0.AM: Trace Attempt  1	[0.94 s]
0.0.AM: Trace Attempt  2	[0.98 s]
0.0.AM: Trace Attempt  3	[0.98 s]
0.0.N: Trace Attempt 15	[0.84 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2247:precondition1"	[1.00 s].
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2247:precondition1"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2248"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2248" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2248"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt 18	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2247:precondition1"	[0.98 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2248"	[0.00 s].
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.08 s]
0.0.AM: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.AM: Trace Attempt  1	[0.22 s]
0.0.U2: Trace Attempt 1284	[187.56 s]
0.0.AM: Trace Attempt  2	[0.27 s]
0.0.AM: Trace Attempt  3	[0.27 s]
0.0.N: Trace Attempt  1	[0.49 s]
0.0.Bm: A trace with 954 cycles was found. [431.21 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 954 cycles was found for the property "ack_counter.v_ack_counter._assert_1527" in 430.95 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 954 cycles was found for the property "ack_counter.v_ack_counter._assert_1530" in 430.95 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 954 cycles was found for the property "ack_counter.v_ack_counter._assert_1531" in 430.95 s.
0.0.AM: Trace Attempt  1	[0.56 s]
0.0.N: Trace Attempt  2	[0.55 s]
0.0.N: Trace Attempt  3	[0.55 s]
0.0.AM: Trace Attempt  2	[0.65 s]
0.0.AM: Trace Attempt  3	[0.65 s]
0.0.L: Trace Attempt 82	[187.19 s]
0: ProofGrid usable level: 67
0.0.N: Trace Attempt 17	[0.99 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Trace Attempt  7	[0.69 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2248"	[1.00 s].
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2248"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2248:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2248:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.02 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2248:precondition1" in 0.02 s.
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 21	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2248"	[1.04 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2248:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.AM: Trace Attempt  1	[0.37 s]
0.0.N: Trace Attempt  1	[0.41 s]
0.0.AM: Trace Attempt  2	[0.44 s]
0.0.AM: Trace Attempt  3	[0.44 s]
0.0.N: Trace Attempt  2	[0.46 s]
0.0.N: Trace Attempt  3	[0.46 s]
0.0.Bm: Trace Attempt 955	[431.43 s]
0.0.Bm: A trace with 955 cycles was found. [432.46 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1546:precondition1" was covered in 955 cycles in 432.14 s.
0: ProofGrid usable level: 66
0.0.AM: Trace Attempt  1	[0.97 s]
0.0.N: Trace Attempt 22	[0.70 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2248:precondition1"	[1.03 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2249"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2249" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 23	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2248:precondition1"	[1.02 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2249"	[0.00 s].
0.0.AM: Trace Attempt  2	[1.09 s]
0.0.N: Trace Attempt  1	[0.08 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2248:precondition1"	[1.09 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2249"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  1	[0.08 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  2	[0.20 s]
0.0.AM: Trace Attempt  3	[0.20 s]
0.0.N: Trace Attempt  1	[0.58 s]
0.0.N: Trace Attempt  2	[0.62 s]
0.0.N: Trace Attempt  3	[0.62 s]
0.0.AM: Trace Attempt  1	[0.59 s]
0.0.AM: Trace Attempt  2	[0.69 s]
0.0.AM: Trace Attempt  3	[0.69 s]
0.0.Bm: A trace with 955 cycles was found. [433.62 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 955 cycles was found for the property "ack_counter.v_ack_counter._assert_1546" in 433.36 s.
0.0.Bm: Trace Attempt 956	[433.82 s]
0.0.N: Trace Attempt 13	[0.74 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2249"	[1.09 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2249:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2249:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt 11	[0.89 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2249"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2249:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt 23	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2249"	[1.08 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2249:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  1	[0.48 s]
0.0.N: Trace Attempt  1	[0.53 s]
0.0.AM: Trace Attempt  2	[0.54 s]
0.0.AM: Trace Attempt  3	[0.55 s]
0.0.N: Trace Attempt  2	[0.57 s]
0.0.N: Trace Attempt  3	[0.57 s]
0: ProofGrid usable level: 65
0.0.N: Trace Attempt 13	[0.66 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2249:precondition1"	[0.96 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2250"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2250" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[1.04 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2249:precondition1"	[0.99 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2250"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt 19	[0.84 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2249:precondition1"	[0.99 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2250"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.U2: Trace Attempt 1655	[191.62 s]
0.0.Bm: Trace Attempt 957	[433.99 s]
0.0.Bm: A trace with 957 cycles was found. [435.15 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 957 cycles was found for the property "ack_counter.v_ack_counter._assert_1571" in 434.91 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1571:precondition1" was covered in 957 cycles in 434.91 s.
0.0.Bm: Trace Attempt 958	[435.35 s]
0.0.AM: Trace Attempt  1	[0.37 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_680:precondition1 (1079) }
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.48 s]
0.0.N: Trace Attempt  1	[0.49 s]
0.0.N: Trace Attempt  2	[0.53 s]
0.0.N: Trace Attempt  3	[0.53 s]
0.0.L: Trace Attempt  3	[191.20 s]
0.0.L: Trace Attempt  4	[191.30 s]
0.0.L: Trace Attempt  5	[191.35 s]
0: ProofGrid usable level: 63
0.0.N: Trace Attempt 20	[0.75 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2250"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2250:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2250:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt 19	[0.97 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2250"	[0.99 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2250:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt 20	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2250"	[0.99 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2250:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Ht: Trace Attempt 837	[436.12 s]
0.0.AM: Trace Attempt  1	[0.36 s]
0.0.AM: Trace Attempt  2	[0.42 s]
0.0.AM: Trace Attempt  3	[0.42 s]
0.0.N: Trace Attempt  1	[0.57 s]
0.0.N: Trace Attempt  2	[0.60 s]
0.0.N: Trace Attempt  3	[0.60 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_698:precondition1 (1084) }
0.0.L: Trace Attempt  3	[192.54 s]
0.0.L: Trace Attempt  4	[192.62 s]
0.0.N: Trace Attempt 13	[0.71 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2250:precondition1"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2376:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "ack_counter.v_ack_counter._assert_2376:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[1.03 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2250:precondition1"	[1.05 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2376:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.L: Trace Attempt  5	[192.71 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt 22	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2250:precondition1"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2376:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.09 s]
0.0.N: Trace Attempt  2	[0.09 s]
0.0.N: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.AM: Trace Attempt  5	[0.12 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.AM: Trace Attempt  1	[0.20 s]
0.0.Bm: Trace Attempt 961	[435.62 s]
0.0.Bm: A trace with 961 cycles was found. [436.95 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1609:precondition1" was covered in 961 cycles in 437.06 s.
0.0.Bm: Trace Attempt 962	[437.52 s]
0.0.AM: Trace Attempt  2	[0.28 s]
0.0.AM: Trace Attempt  3	[0.28 s]
0.0.AM: Trace Attempt  5	[0.30 s]
0.0.AM: Trace Attempt  1	[0.47 s]
0.0.AM: Trace Attempt  2	[0.57 s]
0.0.AM: Trace Attempt  3	[0.57 s]
0.0.AM: Trace Attempt  5	[0.61 s]
0: ProofGrid usable level: 62
0.0.N: Trace Attempt 49	[0.91 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2376:precondition1"	[1.01 s].
0.0.AM: Trace Attempt  7	[0.64 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2376:precondition1"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2460"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2460"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2460" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt 25	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2376:precondition1"	[1.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2460"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.AM: Trace Attempt  1	[0.37 s]
0.0.AM: Trace Attempt  2	[0.46 s]
0.0.AM: Trace Attempt  3	[0.46 s]
0.0.N: Trace Attempt  1	[0.52 s]
0.0.N: Trace Attempt  2	[0.58 s]
0.0.N: Trace Attempt  3	[0.58 s]
0.0.Bm: A trace with 962 cycles was found. [438.60 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1630:precondition1" was covered in 962 cycles in 438.37 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1966:precondition1" was covered in 962 cycles in 438.37 s.
0: ProofGrid usable level: 60
0.0.AM: Trace Attempt  1	[0.91 s]
0.0.N: Trace Attempt 13	[0.71 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2460"	[0.99 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2460:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2460:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  2	[1.04 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2460"	[1.03 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2460:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt 25	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2460"	[1.03 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2460:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.U2: Trace Attempt 2018	[195.67 s]
0.0.AM: Trace Attempt  1	[0.39 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.48 s]
0.0.N: Trace Attempt  1	[0.54 s]
0.0.N: Trace Attempt  2	[0.59 s]
0.0.N: Trace Attempt  3	[0.59 s]
0.0.Bm: A trace with 962 cycles was found. [439.79 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 962 cycles was found for the property "ack_counter.v_ack_counter._assert_1630" in 439.54 s.
0.0.AM: Trace Attempt  1	[0.96 s]
0.0.N: Trace Attempt 13	[0.73 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2460:precondition1"	[1.13 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2469"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2469" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  2	[1.07 s]
0.0.B: Trace Attempt 26	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2460:precondition1"	[1.07 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2469"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2460:precondition1"	[1.16 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2469"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.13 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.AM: Trace Attempt  1	[0.21 s]
0.0.AM: Trace Attempt  2	[0.29 s]
0.0.AM: Trace Attempt  3	[0.29 s]
0.0.Mpcustom4: Trace Attempt  5	[440.00 s]
0.0.AM: Trace Attempt  1	[0.69 s]
0: ProofGrid usable level: 59
0.0.AM: Trace Attempt  2	[0.77 s]
0.0.AM: Trace Attempt  3	[0.77 s]
0.0.N: Trace Attempt 40	[0.77 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2469"	[0.91 s].
0.0.L: Trace Attempt 48	[196.77 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2469:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2469:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  7	[0.80 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2469"	[0.88 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2469:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 23	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2469"	[0.99 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2469:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.Bm: Trace Attempt 963	[439.99 s]
0.0.Bm: A trace with 963 cycles was found. [440.95 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 963 cycles was found for the property "ack_counter.v_ack_counter._assert_1659" in 440.95 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1659:precondition1" was covered in 963 cycles in 440.95 s.
0.0.Bm: Trace Attempt 964	[441.42 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  1	[0.21 s]
0.0.AM: Trace Attempt  2	[0.28 s]
0.0.AM: Trace Attempt  3	[0.29 s]
0.0.N: Trace Attempt  1	[0.25 s]
0.0.N: Trace Attempt  2	[0.27 s]
0.0.N: Trace Attempt  3	[0.27 s]
0.0.AM: Trace Attempt  1	[0.74 s]
0: ProofGrid usable level: 57
0.0.AM: Trace Attempt  2	[0.84 s]
0.0.AM: Trace Attempt  3	[0.85 s]
0.0.AM: Trace Attempt  7	[0.91 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2469:precondition1"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2474"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt 20	[0.52 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2469:precondition1"	[1.05 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2474"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2474" in 0.01 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt 24	[0.90 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2469:precondition1"	[1.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2474"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.N: Trace Attempt  1	[0.16 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.AM: Trace Attempt  1	[0.21 s]
0.0.AM: Trace Attempt  2	[0.34 s]
0.0.AM: Trace Attempt  3	[0.35 s]
0.0.Bm: A trace with 964 cycles was found. [442.36 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1710:precondition1" was covered in 964 cycles in 442.14 s.
0.0.AM: Trace Attempt  1	[0.77 s]
0: ProofGrid usable level: 56
0.0.AM: Trace Attempt  2	[0.90 s]
0.0.AM: Trace Attempt  3	[0.90 s]
0.0.AM: Trace Attempt  7	[0.93 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2474"	[0.99 s].
0.0.N: Trace Attempt 46	[0.77 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2474"	[0.99 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2474:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2474:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2474:precondition1" in 0.00 s.
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt 22	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2474"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2474:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.U2: Trace Attempt 2220	[199.75 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  1	[0.31 s]
0.0.AM: Trace Attempt  2	[0.44 s]
0.0.AM: Trace Attempt  3	[0.44 s]
0.0.Bm: A trace with 964 cycles was found. [443.60 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 964 cycles was found for the property "ack_counter.v_ack_counter._assert_1710" in 443.36 s.
0.0.AM: Trace Attempt  1	[0.74 s]
0: ProofGrid usable level: 55
0.0.AM: Trace Attempt  2	[0.81 s]
0.0.AM: Trace Attempt  3	[0.81 s]
0.0.AM: Trace Attempt 13	[0.99 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2474:precondition1"	[1.04 s].
0.0.N: Trace Attempt 50	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2474:precondition1"	[1.04 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2475"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2475"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2475" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt 22	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2474:precondition1"	[1.06 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2475"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  2	[0.18 s]
0.0.AM: Trace Attempt  3	[0.18 s]
0.0.B: Trace Attempt  4	[0.14 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.N: Trace Attempt  1	[0.36 s]
0.0.N: Trace Attempt  2	[0.39 s]
0.0.N: Trace Attempt  3	[0.39 s]
0.0.AM: Trace Attempt  1	[0.44 s]
0.0.AM: Trace Attempt  2	[0.54 s]
0.0.AM: Trace Attempt  3	[0.55 s]
0.0.Mpcustom4: Trace Attempt 33	[444.24 s]
0.0.L: Trace Attempt 81	[200.79 s]
0.0.AM: Trace Attempt 14	[0.88 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2475"	[1.00 s].
0.0.N: Trace Attempt 20	[0.64 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2475"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2475:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2475:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2475:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt 18	[0.88 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2475"	[0.99 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2475:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.Bm: Trace Attempt 965	[443.82 s]
0.0.Bm: A trace with 965 cycles was found. [445.21 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1714:precondition1" was covered in 965 cycles in 445.06 s.
0.0.AM: Trace Attempt  1	[0.36 s]
0.0.AM: Trace Attempt  2	[0.43 s]
0.0.AM: Trace Attempt  3	[0.45 s]
0.0.N: Trace Attempt  1	[0.51 s]
0.0.N: Trace Attempt  2	[0.56 s]
0.0.N: Trace Attempt  3	[0.56 s]
0: ProofGrid usable level: 54
0.0.AM: Trace Attempt 15	[0.93 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2475:precondition1"	[1.01 s].
0.0.N: Trace Attempt 20	[0.78 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2475:precondition1"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2476"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2476" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2476"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt 21	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2475:precondition1"	[1.07 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2476"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  1	[0.32 s]
0.0.N: Trace Attempt  1	[0.40 s]
0.0.N: Trace Attempt  2	[0.42 s]
0.0.N: Trace Attempt  3	[0.43 s]
0.0.AM: Trace Attempt  2	[0.43 s]
0.0.AM: Trace Attempt  3	[0.43 s]
0.0.Bm: A trace with 965 cycles was found. [446.69 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 965 cycles was found for the property "ack_counter.v_ack_counter._assert_1714" in 446.51 s.
0: ProofGrid usable level: 53
0.0.Bm: Trace Attempt 966	[446.97 s]
0.0.N: Trace Attempt 21	[0.64 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2476"	[1.00 s].
0.0.AM: Trace Attempt 19	[1.01 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2476"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2476:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2476:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2476:precondition1" in 0.01 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt 22	[0.89 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2476"	[1.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2476:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.14 s]
0.0.B: Trace Attempt  5	[0.18 s]
0.0.Ht: Trace Attempt 956	[447.51 s]
0.0.AM: Trace Attempt  1	[0.41 s]
0.0.N: Trace Attempt  1	[0.49 s]
0.0.AM: Trace Attempt  2	[0.51 s]
0.0.AM: Trace Attempt  3	[0.51 s]
0.0.N: Trace Attempt  2	[0.52 s]
0.0.N: Trace Attempt  3	[0.52 s]
0.0.N: Trace Attempt 20	[0.74 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2476:precondition1"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2478"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2478" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt 16	[0.92 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2476:precondition1"	[1.02 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2478"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 21	[0.87 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2476:precondition1"	[0.97 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2478"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.Bm: Trace Attempt 972	[447.43 s]
0.0.Bm: A trace with 972 cycles was found. [448.24 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2205:precondition1" was covered in 972 cycles in 448.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2246:precondition1" was covered in 972 cycles in 448.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2247:precondition1" was covered in 972 cycles in 448.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2248:precondition1" was covered in 972 cycles in 448.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2249:precondition1" was covered in 972 cycles in 448.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2250:precondition1" was covered in 972 cycles in 448.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2469:precondition1" was covered in 972 cycles in 448.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2475:precondition1" was covered in 972 cycles in 448.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2493:precondition1" was covered in 972 cycles in 448.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2617:precondition1" was covered in 972 cycles in 448.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2619:precondition1" was covered in 972 cycles in 448.02 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2635:precondition1" was covered in 972 cycles in 448.02 s.
0.0.N: Trace Attempt  1	[0.38 s]
0.0.AM: Trace Attempt  1	[0.39 s]
0.0.N: Trace Attempt  2	[0.44 s]
0.0.N: Trace Attempt  3	[0.44 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.U2: Trace Attempt 2545	[205.23 s]
0: ProofGrid usable level: 41
0.0.AM: Trace Attempt  1	[0.92 s]
0.0.N: Trace Attempt 17	[0.91 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2478"	[1.01 s].
0.0.AM: Trace Attempt  2	[1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2478"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2478:precondition1"	[0.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2478:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2478:precondition1" in 0.01 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.L: Trace Attempt 107	[205.01 s]
0.0.B: Trace Attempt 24	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2478"	[1.03 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2478:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  1	[0.37 s]
0.0.N: Trace Attempt  1	[0.41 s]
0.0.Bm: A trace with 972 cycles was found. [449.51 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2460:precondition1" was covered in 972 cycles in 449.27 s.
0.0.AM: Trace Attempt  2	[0.46 s]
0.0.AM: Trace Attempt  3	[0.46 s]
0.0.N: Trace Attempt  2	[0.46 s]
0.0.N: Trace Attempt  3	[0.46 s]
0: ProofGrid usable level: 40
0.0.Mpcustom4: Trace Attempt 35	[449.54 s]
0.0.N: Trace Attempt 13	[0.54 s]
0.0.N: Per property time limit expired (1.00 s) [1.04 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2478:precondition1"	[1.04 s].
0.0.AM: Trace Attempt 15	[0.91 s]
0.0.AM: Per property time limit expired (1.00 s) [1.04 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2478:precondition1"	[1.04 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2479"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2479" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2479"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt 23	[0.97 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2478:precondition1"	[1.11 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2479"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.Bm: A trace with 972 cycles was found. [450.52 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2476:precondition1" was covered in 972 cycles in 450.25 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2478:precondition1" was covered in 972 cycles in 450.25 s.
0.0.AM: Trace Attempt  1	[0.40 s]
0.0.AM: Trace Attempt  2	[0.47 s]
0.0.AM: Trace Attempt  3	[0.48 s]
0.0.N: Trace Attempt  1	[0.55 s]
0.0.N: Trace Attempt  2	[0.59 s]
0.0.N: Trace Attempt  3	[0.59 s]
0: ProofGrid usable level: 38
0.0.AM: Trace Attempt  1	[0.93 s]
0.0.AM: Trace Attempt  2	[0.99 s]
0.0.AM: Trace Attempt  3	[1.00 s]
0.0.AM: Per property time limit expired (1.00 s) [1.02 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2479"	[1.00 s].
0.0.N: Trace Attempt 13	[0.73 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2479"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2479:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2479:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2479:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.06 s]
0.0.N: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt 19	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2479"	[1.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2479:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.08 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.Ht: Trace Attempt 968	[451.54 s]
0.0.AM: Trace Attempt  1	[0.38 s]
0.0.AM: Trace Attempt  2	[0.46 s]
0.0.AM: Trace Attempt  3	[0.47 s]
0.0.N: Trace Attempt  1	[0.60 s]
0.0.N: Trace Attempt  2	[0.64 s]
0.0.N: Trace Attempt  3	[0.64 s]
0.0.Bm: A trace with 972 cycles was found. [451.77 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2632:precondition1" was covered in 972 cycles in 451.52 s.
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_701:precondition1 (1197) }
0.0.L: Trace Attempt  3	[207.72 s]
0: ProofGrid usable level: 37
0.0.L: Trace Attempt  4	[207.79 s]
0.0.L: Trace Attempt  5	[207.86 s]
0.0.AM: Trace Attempt 15	[0.90 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2479:precondition1"	[1.01 s].
0.0.N: Trace Attempt 13	[0.75 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2479:precondition1"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2493"	[0.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2493"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2493" in 0.01 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt 18	[0.84 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2479:precondition1"	[0.94 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2493"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  1	[0.36 s]
0.0.AM: Trace Attempt  2	[0.45 s]
0.0.N: Trace Attempt  1	[0.46 s]
0.0.AM: Trace Attempt  3	[0.45 s]
0.0.U2: Trace Attempt 2915	[209.28 s]
0.0.N: Trace Attempt  2	[0.51 s]
0.0.N: Trace Attempt  3	[0.51 s]
0.0.AM: Trace Attempt  1	[0.91 s]
0.0.Bm: A trace with 972 cycles was found. [453.08 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2638:precondition1" was covered in 972 cycles in 452.87 s.
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2639:precondition1" was covered in 972 cycles in 452.87 s.
0.0.AM: Trace Attempt  2	[0.99 s]
0.0.AM: Trace Attempt  3	[0.99 s]
0.0.N: Trace Attempt 20	[0.70 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2493"	[1.15 s].
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2493"	[1.14 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2617"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2617" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2617"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 22	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2493"	[1.09 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2617"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.B: Trace Attempt  5	[0.17 s]
0.0.AM: Trace Attempt  1	[0.42 s]
0.0.N: Trace Attempt  1	[0.44 s]
0.0.N: Trace Attempt  2	[0.48 s]
0.0.N: Trace Attempt  3	[0.48 s]
0.0.AM: Trace Attempt  2	[0.52 s]
0.0.AM: Trace Attempt  3	[0.52 s]
0: ProofGrid usable level: 35
0.0.N: Trace Attempt 20	[0.75 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2617"	[0.90 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2619"	[0.00 s].
0.0.AM: Trace Attempt 15	[0.93 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2617"	[0.93 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2619"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2619" in 0.02 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 20	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2617"	[0.94 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2619"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.Bm: A trace with 972 cycles was found. [454.55 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2204:precondition1" was covered in 972 cycles in 454.35 s.
0.0.AM: Trace Attempt  1	[0.40 s]
0.0.AM: Trace Attempt  2	[0.49 s]
0.0.AM: Trace Attempt  3	[0.49 s]
0.0.N: Trace Attempt  1	[0.52 s]
0.0.N: Trace Attempt  2	[0.58 s]
0.0.N: Trace Attempt  3	[0.58 s]
0: ProofGrid usable level: 34
0.0.Mpcustom4: Trace Attempt 39	[454.67 s]
0.0.N: Trace Attempt 20	[0.84 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2619"	[1.02 s].
0.0.AM: Trace Attempt 15	[0.95 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2619"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2632"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2632"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2632" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt 24	[1.00 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2619"	[1.08 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2632"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Ht: Trace Attempt 971	[455.62 s]
0.0.AM: Trace Attempt  1	[0.41 s]
0.0.AM: Trace Attempt  2	[0.48 s]
0.0.AM: Trace Attempt  3	[0.49 s]
0.0.N: Trace Attempt  1	[0.53 s]
0.0.N: Trace Attempt  2	[0.59 s]
0.0.N: Trace Attempt  3	[0.59 s]
0.0.Bm: A trace with 972 cycles was found. [455.86 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_1830:precondition1" was covered in 972 cycles in 455.62 s.
0: ProofGrid usable level: 33
0.0.L: Trace Attempt 48	[211.87 s]
0.0.AM: Trace Attempt  1	[0.99 s]
0.0.N: Trace Attempt 13	[0.75 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2632"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2635"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2635" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  2	[1.08 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2632"	[1.08 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2635"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt 22	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2632"	[1.06 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2635"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  2	[0.11 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.U2: Trace Attempt 3325	[213.34 s]
0.0.AM: Trace Attempt  1	[0.38 s]
0.0.AM: Trace Attempt  2	[0.45 s]
0.0.AM: Trace Attempt  3	[0.45 s]
0.0.N: Trace Attempt  1	[0.53 s]
0.0.N: Trace Attempt  2	[0.58 s]
0.0.N: Trace Attempt  3	[0.59 s]
0.0.AM: Trace Attempt  1	[0.89 s]
0.0.AM: Trace Attempt  2	[0.95 s]
0.0.N: Trace Attempt 20	[0.84 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2635"	[1.02 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2638"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2638" in 0.01 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2635"	[0.98 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2638"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  4	[0.04 s]
0.0.AM: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.Bm: A trace with 972 cycles was found. [457.31 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2204" in 457.07 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2246" in 457.07 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2247" in 457.07 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2248" in 457.07 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2249" in 457.07 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2250" in 457.07 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2469" in 457.07 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2475" in 457.07 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2493" in 457.07 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2617" in 457.07 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2619" in 457.07 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2632" in 457.07 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2635" in 457.07 s.
0.0.B: Trace Attempt 20	[0.88 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2635"	[1.12 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2638"	[0.00 s].
0.0.B: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.N: Trace Attempt  1	[0.52 s]
0.0.AM: Trace Attempt  1	[0.52 s]
0.0.N: Trace Attempt  2	[0.58 s]
0.0.N: Trace Attempt  3	[0.59 s]
0.0.AM: Trace Attempt  2	[0.62 s]
0.0.AM: Trace Attempt  3	[0.65 s]
0: ProofGrid usable level: 20
0.0.N: Trace Attempt 20	[0.83 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2638"	[1.01 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2639"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "ack_counter.v_ack_counter._assert_2639" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt 11	[0.95 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2638"	[1.03 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2639"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 22	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2638"	[0.90 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2639"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  3	[0.16 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.16 s]
0.0.Bm: A trace with 972 cycles was found. [458.68 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2205" in 458.97 s.
0: ProofGrid usable level: 19
0.0.AM: Trace Attempt  1	[0.51 s]
0.0.AM: Trace Attempt  2	[0.58 s]
0.0.AM: Trace Attempt  3	[0.58 s]
0.0.N: Trace Attempt  1	[0.51 s]
0.0.N: Trace Attempt  2	[0.57 s]
0.0.N: Trace Attempt  3	[0.57 s]
0.0.N: Trace Attempt 20	[0.75 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2639"	[1.10 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2740"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2740" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[1.03 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2639"	[1.08 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2740"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt 24	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2639"	[1.01 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2740"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  2	[0.16 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.AM: Trace Attempt  1	[0.54 s]
0.0.N: Trace Attempt  1	[0.62 s]
0.0.AM: Trace Attempt  2	[0.64 s]
0.0.N: Trace Attempt  2	[0.66 s]
0.0.N: Trace Attempt  3	[0.66 s]
0.0.L: Trace Attempt 81	[215.90 s]
0.0.AM: Trace Attempt  3	[0.68 s]
0.0.AM: Trace Attempt 11	[0.93 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2740"	[0.94 s].
0.0.N: Trace Attempt 13	[0.75 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2740"	[0.95 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2740:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2740:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2740:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 22	[0.96 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2740"	[1.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2740:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.Bm: A trace with 972 cycles was found. [460.54 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2460" in 460.96 s.
0: ProofGrid usable level: 18
0.0.AM: Trace Attempt  1	[0.40 s]
0.0.AM: Trace Attempt  2	[0.48 s]
0.0.AM: Trace Attempt  3	[0.48 s]
0.0.U2: Trace Attempt 3724	[217.40 s]
0.0.N: Trace Attempt  1	[0.41 s]
0.0.N: Trace Attempt  2	[0.44 s]
0.0.N: Trace Attempt  3	[0.44 s]
0.0.AM: Trace Attempt  1	[0.94 s]
0.0.AM: Trace Attempt  2	[1.01 s]
0.0.AM: Per property time limit expired (1.00 s) [1.01 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2740:precondition1"	[1.03 s].
0.0.N: Trace Attempt 17	[0.99 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2740:precondition1"	[1.06 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2741"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2741" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2741"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt 25	[0.95 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2740:precondition1"	[1.05 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2741"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  1	[0.22 s]
0.0.AM: Trace Attempt  2	[0.31 s]
0.0.AM: Trace Attempt  3	[0.31 s]
0.0.AM: Trace Attempt  1	[0.61 s]
0.0.AM: Trace Attempt  2	[0.70 s]
0.0.AM: Trace Attempt  3	[0.70 s]
0.0.N: Trace Attempt 60	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2741"	[0.97 s].
0.0.AM: Trace Attempt  7	[0.73 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2741"	[1.01 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2741:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2741:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2741:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt 25	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2741"	[1.00 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2741:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  3	[0.11 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.Ht: Trace Attempt 972	[456.99 s]
0.0.Ht: A trace with 972 cycles was found. [461.82 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2476" in 462.48 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2478" in 462.48 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2479" in 462.48 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2479:precondition1" was covered in 972 cycles in 462.48 s.
0.0.AM: Trace Attempt  1	[0.22 s]
0.0.AM: Trace Attempt  2	[0.29 s]
0.0.AM: Trace Attempt  3	[0.29 s]
0.0.AM: Trace Attempt  1	[0.60 s]
0.0.AM: Trace Attempt  2	[0.70 s]
0.0.AM: Trace Attempt  3	[0.70 s]
0: ProofGrid usable level: 14
0.0.AM: Trace Attempt 13	[0.92 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2741:precondition1"	[1.00 s].
0.0.N: Trace Attempt 59	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2741:precondition1"	[1.00 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2743"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2743"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2743" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.B: Trace Attempt 25	[0.98 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2741:precondition1"	[1.06 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2743"	[0.00 s].
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  5	[0.11 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.AM: Trace Attempt  1	[0.24 s]
0.0.AM: Trace Attempt  2	[0.34 s]
0.0.N: Trace Attempt  1	[0.35 s]
0.0.AM: Trace Attempt  3	[0.35 s]
0.0.AM: Trace Attempt  5	[0.36 s]
0.0.N: Trace Attempt  2	[0.39 s]
0.0.N: Trace Attempt  3	[0.39 s]
0.0.N: Trace Attempt  5	[0.40 s]
0.0.L: Trace Attempt 114	[219.96 s]
0.0.AM: Trace Attempt  1	[0.70 s]
0.0.AM: Trace Attempt  2	[0.74 s]
0.0.AM: Trace Attempt  3	[0.75 s]
0.0.AM: Trace Attempt  5	[0.76 s]
0.0.Ht: A trace with 972 cycles was found. [463.44 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2638" in 463.97 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 972 cycles was found for the property "ack_counter.v_ack_counter._assert_2639" in 463.97 s.
0.0.Ht: Trace Attempt 973	[464.45 s]
0.0.N: Trace Attempt 15	[0.89 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2743"	[1.09 s].
0.0.AM: Trace Attempt  9	[0.79 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2743"	[1.09 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2743:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2743:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2743:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Bm: Trace Attempt 973	[464.83 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  5	[0.08 s]
0.0.AM: Trace Attempt  1	[0.13 s]
0.0.AM: Trace Attempt  2	[0.17 s]
0.0.AM: Trace Attempt  3	[0.17 s]
0.0.AM: Trace Attempt  5	[0.18 s]
0.0.B: Trace Attempt 31	[0.91 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2743"	[1.19 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2743:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.AM: Trace Attempt  1	[0.44 s]
0.0.N: Trace Attempt  1	[0.47 s]
0.0.N: Trace Attempt  2	[0.50 s]
0.0.N: Trace Attempt  3	[0.51 s]
0.0.AM: Trace Attempt  2	[0.52 s]
0.0.AM: Trace Attempt  3	[0.52 s]
0.0.N: Trace Attempt  5	[0.52 s]
0.0.AM: Trace Attempt  5	[0.55 s]
0: ProofGrid usable level: 12
0.0.AM: Trace Attempt 13	[0.97 s]
0.0.AM: Per property time limit expired (1.00 s) [1.00 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2743:precondition1"	[0.92 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2745"	[0.00 s].
0.0.N: Trace Attempt 15	[0.96 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2743:precondition1"	[0.93 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2745"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2745" in 0.00 s.
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt 24	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2743:precondition1"	[0.83 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2745"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.AM: Trace Attempt  2	[0.15 s]
0.0.AM: Trace Attempt  3	[0.15 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt 974	[464.45 s]
0.0.Ht: A trace with 974 cycles was found. [464.54 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2376:precondition1" was covered in 974 cycles in 465.21 s.
0.0.N: Trace Attempt  2	[0.18 s]
0.0.N: Trace Attempt  3	[0.18 s]
0.0.AM: Trace Attempt  1	[0.34 s]
0.0.AM: Trace Attempt  2	[0.43 s]
0.0.AM: Trace Attempt  3	[0.43 s]
0.0.Bm: Trace Attempt 974	[464.96 s]
0.0.Bm: A trace with 974 cycles was found. [466.17 s]
INFO (IPF047): 0.0.Bm: The cover property "ack_counter.v_ack_counter._assert_2474:precondition1" was covered in 974 cycles in 465.99 s.
0: ProofGrid usable level: 10
0.0.AM: Trace Attempt  1	[0.96 s]
0.0.N: Trace Attempt 14	[0.24 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2745"	[1.00 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2745:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "ack_counter.v_ack_counter._assert_2745:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Mpcustom4: Trace Attempt 37	[465.96 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1656:precondition1 (1315) }
0.0.N: Trace Attempt  5	[0.01 s]
0.0.L: Trace Attempt  3	[222.39 s]
0.0.AM: Trace Attempt  2	[1.07 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2745"	[1.07 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2745:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.L: Trace Attempt  4	[222.43 s]
0.0.B: Trace Attempt 25	[0.92 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2745"	[1.03 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2745:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.Ht: A trace with 974 cycles was found. [466.06 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 974 cycles was found for the property "ack_counter.v_ack_counter._assert_2474" in 466.40 s.
0.0.Ht: Trace Attempt 975	[466.93 s]
0.0.AM: Trace Attempt  1	[0.34 s]
0.0.AM: Trace Attempt  2	[0.41 s]
0.0.AM: Trace Attempt  3	[0.42 s]
0.0.L: Using states from traces to { ack_counter.v_ack_counter._assert_1662:precondition1 (1317) }
0.0.L: Trace Attempt  3	[223.16 s]
0: ProofGrid usable level: 9
0.0.AM: Trace Attempt  1	[0.84 s]
0.0.L: Trace Attempt  4	[223.26 s]
0.0.AM: Trace Attempt  2	[0.88 s]
0.0.AM: Trace Attempt  3	[0.89 s]
0.0.L: Trace Attempt  5	[223.33 s]
0.0.N: Trace Attempt 14	[0.31 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2745:precondition1"	[1.01 s].
0.0.AM: Trace Attempt 10	[0.93 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2745:precondition1"	[0.97 s].
0.0.AM: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_1931:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_1931:precondition1"	[0.00 s].
0.0.N: Trace Attempt 14	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  5	[0.07 s]
0.0.Bm: Trace Attempt 975	[467.82 s]
0.0.B: Trace Attempt 21	[0.94 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2745:precondition1"	[1.12 s].
0.0.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_1931:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.AM: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  2	[0.20 s]
0.0.AM: Trace Attempt  3	[0.20 s]
0.0.AM: Trace Attempt  5	[0.21 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.N: Trace Attempt  2	[0.22 s]
0.0.N: Trace Attempt  3	[0.23 s]
0.0.N: Trace Attempt  5	[0.23 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.Ht: Trace Attempt 983	[467.01 s]
0.0.Ht: A trace with 983 cycles was found. [467.06 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_1931:precondition1" was covered in 983 cycles in 467.87 s.
0: ProofGrid usable level: 8
0.0.Ht: Trace Attempt 984	[468.36 s]
0.0.AM: Trace Attempt  1	[0.49 s]
0.0.AM: Trace Attempt  2	[0.52 s]
0.0.AM: Trace Attempt  3	[0.52 s]
0.0.AM: Trace Attempt  5	[0.53 s]
0.0.AM: Trace Attempt  8	[0.56 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_1931:precondition1"	[0.93 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2740"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  9	[0.29 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_1931:precondition1"	[0.93 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2740"	[0.00 s].
0.0.N: Trace Attempt 28	[0.01 s]
0.0.B: Trace Attempt 17	[0.66 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_1931:precondition1"	[0.75 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2740"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  2	[0.10 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.AM: Trace Attempt  1	[0.42 s]
0.0.N: Trace Attempt  1	[0.42 s]
0.0.N: Trace Attempt  2	[0.45 s]
0.0.N: Trace Attempt  3	[0.45 s]
0.0.AM: Trace Attempt  2	[0.51 s]
0.0.AM: Trace Attempt  3	[0.52 s]
0.0.AM: Trace Attempt  1	[0.97 s]
0.0.Ht: Trace Attempt 988	[468.37 s]
0.0.Ht: A trace with 988 cycles was found. [468.43 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 988 cycles was found for the property "ack_counter.v_ack_counter._assert_2740" in 469.05 s.
0.0.AM: Trace Attempt  2	[1.06 s]
0.0.AM: Trace Attempt  3	[1.07 s]
0.0.AM: Trace Attempt  7	[1.10 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2740"	[1.30 s].
0.0.AM: Starting proof for property "ack_counter.v_ack_counter._assert_2740:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.U2: Trace Attempt 4088	[220.87 s]
0.0.U2: A trace with 4096 cycles was found. [224.84 s]
INFO (IPF055): 0.0.U2: A counterexample (cex) with 3094 cycles was found for the property "ack_counter.v_ack_counter._assert_2741" in 226.71 s.
INFO (IPF047): 0.0.U2: The cover property "ack_counter.v_ack_counter._assert_2741:precondition1" was covered in 3094 cycles in 226.71 s.
0.0.U2: Trace Attempt 4097	[226.22 s]
0.0.N: Trace Attempt 17	[1.06 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2740"	[1.79 s].
0.0.N: Starting proof for property "ack_counter.v_ack_counter._assert_2740:precondition1"	[0.00 s].
0.0.N: Trace Attempt 28	[0.03 s]
0.0.B: Trace Attempt 23	[1.09 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2740"	[1.79 s].
0.0.B: Starting proof for property "ack_counter.v_ack_counter._assert_2740:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.AM: Trace Attempt  5	[0.03 s]
0.0.AM: Trace Attempt  1	[0.03 s]
0.0.AM: Trace Attempt  2	[0.09 s]
0.0.AM: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  1	[0.32 s]
0.0.AM: Trace Attempt  2	[0.45 s]
0.0.AM: Trace Attempt  3	[0.46 s]
0.0.N: Trace Attempt  1	[0.60 s]
0.0.N: Trace Attempt  2	[0.67 s]
0.0.N: Trace Attempt  3	[0.67 s]
0: ProofGrid usable level: 5
0.0.AM: Trace Attempt  1	[1.11 s]
0.0.AM: Trace Attempt  2	[1.27 s]
0.0.AM: Trace Attempt  3	[1.27 s]
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.AM: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.U2: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [471.55 s]
0.0.Ht: A trace with 988 cycles was found. [469.89 s]
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2740:precondition1" was covered in 988 cycles in 470.81 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 988 cycles was found for the property "ack_counter.v_ack_counter._assert_2741" in 470.81 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2741:precondition1" was covered in 988 cycles in 470.81 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 988 cycles was found for the property "ack_counter.v_ack_counter._assert_2743" in 470.81 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2743:precondition1" was covered in 988 cycles in 470.81 s.
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 988 cycles was found for the property "ack_counter.v_ack_counter._assert_2745" in 470.81 s.
INFO (IPF047): 0.0.Ht: The cover property "ack_counter.v_ack_counter._assert_2745:precondition1" was covered in 988 cycles in 470.81 s.
0.0.Ht: All properties determined. [471.20 s]
0.0.AM: Trace Attempt  7	[1.34 s]
0.0.AM: Stopped processing property "ack_counter.v_ack_counter._assert_2740:precondition1"	[1.64 s].
0.0.AM: Interrupted. [1.73 s]
0.0.N: Trace Attempt 17	[1.56 s]
0.0.N: Stopped processing property "ack_counter.v_ack_counter._assert_2740:precondition1"	[1.15 s].
0.0.N: Interrupted. [1.74 s]
0.0.AM: Exited with Success (@ 471.68 s)
0: ProofGrid usable level: 0
0.0.N: Exited with Success (@ 471.68 s)
0.0.Ht: Exited with Success (@ 471.68 s)
0.0.B: Trace Attempt 32	[1.57 s]
0.0.B: Stopped processing property "ack_counter.v_ack_counter._assert_2740:precondition1"	[1.15 s].
0.0.B: Interrupted. [1.71 s]
0.0.B: Exited with Success (@ 471.72 s)
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [227.79 s]
0.0.U2: Trace Attempt 4187	[227.71 s]
0.0.U2: Interrupted. [228.07 s]
0.0.Hp: Exited with Success (@ 471.88 s)
0.0.L: Trace Attempt 43	[227.03 s]
0.0.L: Interrupted. [227.34 s]
0.0.U2: Exited with Success (@ 471.88 s)
0.0.L: Exited with Success (@ 471.88 s)
0.0.Mpcustom4: Trace Attempt 48	[469.93 s]
0.0.Mpcustom4: Interrupted. [471.12 s]
0.0.Mpcustom4: Exited with Success (@ 472.07 s)
0.0.Bm: Trace Attempt 988	[469.79 s]
0.0.Bm: Interrupted. [472.23 s]
0.0.Bm: Exited with Success (@ 472.47 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.77 %)
--------------------------------------------------------------
     engines started                               :    12
     engine jobs started                           :    12
     jobs where 1 minute load exceeded core count  :    12
     jobs where 5 minute load exceeded core count  :    11

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17      471.53        0.00       99.96 %
     Hp        0.94      470.51        0.00       99.80 %
     Ht        0.33      471.22        0.00       99.93 %
     Bm        0.24      471.33        0.00       99.95 %
    Mpcustom4        0.91      470.45        0.00       99.81 %
     Oh        0.90       61.65        0.00       98.56 %
      L        1.65      468.76        0.00       99.65 %
      B        0.83      470.42        0.00       99.82 %
     AM        0.78      470.41        0.00       99.84 %
      J        1.01      123.60        0.00       99.19 %
      U        0.92        0.03        0.00        3.66 %
     U2        0.83      227.80        0.00       99.64 %
    all        0.79      348.14        0.00       99.77 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               9.52     4177.72        0.00

    Data read    : 1.09 GiB
    Data written : 71.62 MiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6052
                 assertions                   : 3026
                  - proven                    : 887 (29.3126%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2139 (70.6874%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3026
                  - unreachable               : 61 (2.01586%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 2965 (97.9841%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2024.03 FCS 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: pal-achieve-06.uic.edu
    User Name: vpulav2
    Printed on: Monday, May13, 2024 01:00:42 PM CDT
    Working Directory: /data/vpulav2/Work/Jasper/ack_counter


==============================================================
RESULTS
==============================================================

-----------------------------------------------------------------------------------------------------------------
       Name                                                     |    Result    |  Engine  |  Bound  |  Time    
-----------------------------------------------------------------------------------------------------------------

---[ <embedded> ]------------------------------------------------------------------------------------------------
[1]   ack_counter.v_ack_counter._assert_1                            cex             N             2    0.019 s      
[2]   ack_counter.v_ack_counter._assert_1:precondition1              covered         N             2    0.019 s      
[3]   ack_counter.v_ack_counter._assert_2                            cex             N             2    0.036 s      
[4]   ack_counter.v_ack_counter._assert_2:precondition1              covered         PRE           2    0.000 s      
[5]   ack_counter.v_ack_counter._assert_3                            cex             PRE           1    0.000 s      
[6]   ack_counter.v_ack_counter._assert_3:precondition1              covered         PRE           1    0.000 s      
[7]   ack_counter.v_ack_counter._assert_4                            cex             N             2    0.019 s      
[8]   ack_counter.v_ack_counter._assert_4:precondition1              covered         PRE           2    0.000 s      
[9]   ack_counter.v_ack_counter._assert_5                            proven          PRE    Infinite    0.000 s      
[10]  ack_counter.v_ack_counter._assert_5:precondition1              unreachable     PRE    Infinite    0.000 s      
[11]  ack_counter.v_ack_counter._assert_6                            proven          PRE    Infinite    0.000 s      
[12]  ack_counter.v_ack_counter._assert_6:precondition1              unreachable     PRE    Infinite    0.000 s      
[13]  ack_counter.v_ack_counter._assert_7                            cex             N             1    0.019 s      
[14]  ack_counter.v_ack_counter._assert_7:precondition1              covered         N             1    0.019 s      
[15]  ack_counter.v_ack_counter._assert_8                            cex             N             2    0.019 s      
[16]  ack_counter.v_ack_counter._assert_8:precondition1              covered         N             2    0.019 s      
[17]  ack_counter.v_ack_counter._assert_9                            cex             PRE           1    0.000 s      
[18]  ack_counter.v_ack_counter._assert_9:precondition1              covered         PRE           1    0.000 s      
[19]  ack_counter.v_ack_counter._assert_10                           cex             N             2    0.019 s      
[20]  ack_counter.v_ack_counter._assert_10:precondition1             covered         PRE           2    0.000 s      
[21]  ack_counter.v_ack_counter._assert_11                           cex             PRE           1    0.000 s      
[22]  ack_counter.v_ack_counter._assert_11:precondition1             covered         PRE           1    0.000 s      
[23]  ack_counter.v_ack_counter._assert_12                           cex             N             2    0.036 s      
[24]  ack_counter.v_ack_counter._assert_12:precondition1             covered         N             2    0.019 s      
[25]  ack_counter.v_ack_counter._assert_13                           cex             N             1    0.036 s      
[26]  ack_counter.v_ack_counter._assert_13:precondition1             covered         N             1    0.019 s      
[27]  ack_counter.v_ack_counter._assert_14                           proven          N      Infinite    0.011 s      
[28]  ack_counter.v_ack_counter._assert_14:precondition1             covered         N             2    0.019 s      
[29]  ack_counter.v_ack_counter._assert_15                           cex             N             2    0.036 s      
[30]  ack_counter.v_ack_counter._assert_15:precondition1             covered         PRE           2    0.000 s      
[31]  ack_counter.v_ack_counter._assert_16                           cex             N             2    0.019 s      
[32]  ack_counter.v_ack_counter._assert_16:precondition1             covered         PRE           2    0.000 s      
[33]  ack_counter.v_ack_counter._assert_17                           proven          PRE    Infinite    0.000 s      
[34]  ack_counter.v_ack_counter._assert_17:precondition1             covered         PRE           2    0.000 s      
[35]  ack_counter.v_ack_counter._assert_18                           cex             N             2    0.019 s      
[36]  ack_counter.v_ack_counter._assert_18:precondition1             covered         PRE           2    0.000 s      
[37]  ack_counter.v_ack_counter._assert_19                           cex             N             3    0.013 s      
[38]  ack_counter.v_ack_counter._assert_19:precondition1             covered         N             3    0.013 s      
[39]  ack_counter.v_ack_counter._assert_20                           cex             N             2    0.019 s      
[40]  ack_counter.v_ack_counter._assert_20:precondition1             covered         PRE           2    0.000 s      
[41]  ack_counter.v_ack_counter._assert_21                           cex             N         2 - 3    0.013 s      
[42]  ack_counter.v_ack_counter._assert_21:precondition1             covered         PRE           3    0.000 s      
[43]  ack_counter.v_ack_counter._assert_22                           cex             PRE           2    0.000 s      
[44]  ack_counter.v_ack_counter._assert_22:precondition1             covered         PRE           2    0.000 s      
[45]  ack_counter.v_ack_counter._assert_23                           cex             N             3    0.012 s      
[46]  ack_counter.v_ack_counter._assert_23:precondition1             covered         PRE           3    0.000 s      
[47]  ack_counter.v_ack_counter._assert_24                           cex             N             3    0.012 s      
[48]  ack_counter.v_ack_counter._assert_24:precondition1             covered         PRE           3    0.000 s      
[49]  ack_counter.v_ack_counter._assert_25                           cex             N             3    0.012 s      
[50]  ack_counter.v_ack_counter._assert_25:precondition1             covered         N             3    0.013 s      
[51]  ack_counter.v_ack_counter._assert_26                           cex             N         2 - 3    0.013 s      
[52]  ack_counter.v_ack_counter._assert_26:precondition1             covered         PRE           3    0.000 s      
[53]  ack_counter.v_ack_counter._assert_27                           cex             N             3    0.012 s      
[54]  ack_counter.v_ack_counter._assert_27:precondition1             covered         PRE           3    0.000 s      
[55]  ack_counter.v_ack_counter._assert_28                           proven          PRE    Infinite    0.000 s      
[56]  ack_counter.v_ack_counter._assert_28:precondition1             unreachable     PRE    Infinite    0.000 s      
[57]  ack_counter.v_ack_counter._assert_29                           proven          PRE    Infinite    0.000 s      
[58]  ack_counter.v_ack_counter._assert_29:precondition1             unreachable     PRE    Infinite    0.000 s      
[59]  ack_counter.v_ack_counter._assert_30                           cex             N         2 - 3    0.013 s      
[60]  ack_counter.v_ack_counter._assert_30:precondition1             covered         PRE           3    0.000 s      
[61]  ack_counter.v_ack_counter._assert_31                           cex             N             1    0.036 s      
[62]  ack_counter.v_ack_counter._assert_31:precondition1             covered         N             1    0.019 s      
[63]  ack_counter.v_ack_counter._assert_32                           cex             N             1    0.019 s      
[64]  ack_counter.v_ack_counter._assert_32:precondition1             covered         N             1    0.019 s      
[65]  ack_counter.v_ack_counter._assert_33                           cex             N             4    0.013 s      
[66]  ack_counter.v_ack_counter._assert_33:precondition1             covered         PRE           4    0.000 s      
[67]  ack_counter.v_ack_counter._assert_34                           cex             N         2 - 3    0.013 s      
[68]  ack_counter.v_ack_counter._assert_34:precondition1             covered         PRE           3    0.000 s      
[69]  ack_counter.v_ack_counter._assert_35                           cex             N             4    0.012 s      
[70]  ack_counter.v_ack_counter._assert_35:precondition1             covered         PRE           4    0.000 s      
[71]  ack_counter.v_ack_counter._assert_36                           cex             N         2 - 4    0.013 s      
[72]  ack_counter.v_ack_counter._assert_36:precondition1             covered         N             4    0.013 s      
[73]  ack_counter.v_ack_counter._assert_37                           proven          PRE    Infinite    0.000 s      
[74]  ack_counter.v_ack_counter._assert_37:precondition1             unreachable     PRE    Infinite    0.000 s      
[75]  ack_counter.v_ack_counter._assert_38                           cex             N         3 - 4    0.012 s      
[76]  ack_counter.v_ack_counter._assert_38:precondition1             covered         PRE           4    0.000 s      
[77]  ack_counter.v_ack_counter._assert_39                           cex             N             3    0.012 s      
[78]  ack_counter.v_ack_counter._assert_39:precondition1             covered         PRE           3    0.000 s      
[79]  ack_counter.v_ack_counter._assert_40                           cex             N         2 - 4    0.013 s      
[80]  ack_counter.v_ack_counter._assert_40:precondition1             covered         PRE           4    0.000 s      
[81]  ack_counter.v_ack_counter._assert_41                           cex             N             3    0.012 s      
[82]  ack_counter.v_ack_counter._assert_41:precondition1             covered         PRE           3    0.000 s      
[83]  ack_counter.v_ack_counter._assert_42                           cex             N         3 - 4    0.012 s      
[84]  ack_counter.v_ack_counter._assert_42:precondition1             covered         N             4    0.013 s      
[85]  ack_counter.v_ack_counter._assert_43                           cex             N         2 - 3    0.013 s      
[86]  ack_counter.v_ack_counter._assert_43:precondition1             covered         PRE           3    0.000 s      
[87]  ack_counter.v_ack_counter._assert_44                           cex             N         2 - 4    0.013 s      
[88]  ack_counter.v_ack_counter._assert_44:precondition1             covered         PRE           4    0.000 s      
[89]  ack_counter.v_ack_counter._assert_45                           cex             N         3 - 4    0.012 s      
[90]  ack_counter.v_ack_counter._assert_45:precondition1             covered         PRE           4    0.000 s      
[91]  ack_counter.v_ack_counter._assert_46                           proven          PRE    Infinite    0.000 s      
[92]  ack_counter.v_ack_counter._assert_46:precondition1             unreachable     PRE    Infinite    0.000 s      
[93]  ack_counter.v_ack_counter._assert_47                           cex             N             5    0.012 s      
[94]  ack_counter.v_ack_counter._assert_47:precondition1             covered         PRE           5    0.000 s      
[95]  ack_counter.v_ack_counter._assert_48                           cex             N         3 - 4    0.012 s      
[96]  ack_counter.v_ack_counter._assert_48:precondition1             covered         PRE           4    0.000 s      
[97]  ack_counter.v_ack_counter._assert_49                           cex             N             4    0.013 s      
[98]  ack_counter.v_ack_counter._assert_49:precondition1             covered         PRE           4    0.000 s      
[99]  ack_counter.v_ack_counter._assert_50                           cex             N         2 - 5    0.012 s      
[100] ack_counter.v_ack_counter._assert_50:precondition1             covered         PRE           5    0.000 s      
[101] ack_counter.v_ack_counter._assert_51                           proven          PRE    Infinite    0.000 s      
[102] ack_counter.v_ack_counter._assert_51:precondition1             unreachable     PRE    Infinite    0.000 s      
[103] ack_counter.v_ack_counter._assert_52                           proven          PRE    Infinite    0.000 s      
[104] ack_counter.v_ack_counter._assert_52:precondition1             unreachable     PRE    Infinite    0.000 s      
[105] ack_counter.v_ack_counter._assert_53                           cex             N         3 - 5    0.012 s      
[106] ack_counter.v_ack_counter._assert_53:precondition1             covered         PRE           5    0.000 s      
[107] ack_counter.v_ack_counter._assert_54                           cex             N         2 - 4    0.013 s      
[108] ack_counter.v_ack_counter._assert_54:precondition1             covered         PRE           4    0.000 s      
[109] ack_counter.v_ack_counter._assert_55                           cex             N         2 - 5    0.012 s      
[110] ack_counter.v_ack_counter._assert_55:precondition1             covered         N             5    0.012 s      
[111] ack_counter.v_ack_counter._assert_56                           cex             N         2 - 5    0.012 s      
[112] ack_counter.v_ack_counter._assert_56:precondition1             covered         PRE           5    0.000 s      
[113] ack_counter.v_ack_counter._assert_57                           cex             N         3 - 4    0.012 s      
[114] ack_counter.v_ack_counter._assert_57:precondition1             covered         PRE           4    0.000 s      
[115] ack_counter.v_ack_counter._assert_58                           cex             N         2 - 5    0.012 s      
[116] ack_counter.v_ack_counter._assert_58:precondition1             covered         PRE           5    0.000 s      
[117] ack_counter.v_ack_counter._assert_59                           cex             N         3 - 5    0.012 s      
[118] ack_counter.v_ack_counter._assert_59:precondition1             covered         N             5    0.012 s      
[119] ack_counter.v_ack_counter._assert_60                           cex             N         3 - 5    0.012 s      
[120] ack_counter.v_ack_counter._assert_60:precondition1             covered         PRE           5    0.000 s      
[121] ack_counter.v_ack_counter._assert_61                           cex             N             6    0.020 s      
[122] ack_counter.v_ack_counter._assert_61:precondition1             covered         PRE           6    0.000 s      
[123] ack_counter.v_ack_counter._assert_62                           cex             N         2 - 6    0.020 s      
[124] ack_counter.v_ack_counter._assert_62:precondition1             covered         PRE           6    0.000 s      
[125] ack_counter.v_ack_counter._assert_63                           cex             N         3 - 5    0.012 s      
[126] ack_counter.v_ack_counter._assert_63:precondition1             covered         PRE           5    0.000 s      
[127] ack_counter.v_ack_counter._assert_64                           cex             N         3 - 5    0.012 s      
[128] ack_counter.v_ack_counter._assert_64:precondition1             covered         PRE           5    0.000 s      
[129] ack_counter.v_ack_counter._assert_65                           cex             N         2 - 5    0.012 s      
[130] ack_counter.v_ack_counter._assert_65:precondition1             covered         PRE           5    0.000 s      
[131] ack_counter.v_ack_counter._assert_66                           cex             N         2 - 5    0.012 s      
[132] ack_counter.v_ack_counter._assert_66:precondition1             covered         PRE           5    0.000 s      
[133] ack_counter.v_ack_counter._assert_67                           proven          N      Infinite    0.001 s      
[134] ack_counter.v_ack_counter._assert_67:precondition1             covered         N             4    0.026 s      
[135] ack_counter.v_ack_counter._assert_68                           cex             B             4    0.016 s      
[136] ack_counter.v_ack_counter._assert_68:precondition1             covered         N             4    0.026 s      
[137] ack_counter.v_ack_counter._assert_69                           cex             B            13    0.023 s      
[138] ack_counter.v_ack_counter._assert_69:precondition1             covered         B        4 - 13    0.023 s      
[139] ack_counter.v_ack_counter._assert_70                           proven          AM     Infinite    0.001 s      
[140] ack_counter.v_ack_counter._assert_70:precondition1             covered         B        4 - 13    0.023 s      
[141] ack_counter.v_ack_counter._assert_71                           cex             Bm          502    249.753 s    
[142] ack_counter.v_ack_counter._assert_71:precondition1             covered         J      498 - 502   1.692 s      
[143] ack_counter.v_ack_counter._assert_72                           cex             Bm          502    249.753 s    
[144] ack_counter.v_ack_counter._assert_72:precondition1             covered         J      498 - 502   1.692 s      
[145] ack_counter.v_ack_counter._assert_73                           cex             Bm          502    249.753 s    
[146] ack_counter.v_ack_counter._assert_73:precondition1             covered         J      498 - 502   1.692 s      
[147] ack_counter.v_ack_counter._assert_74                           cex             Bm          502    249.753 s    
[148] ack_counter.v_ack_counter._assert_74:precondition1             covered         J      498 - 502   1.692 s      
[149] ack_counter.v_ack_counter._assert_75                           cex             Bm          503    252.045 s    
[150] ack_counter.v_ack_counter._assert_75:precondition1             covered         J      499 - 503   1.988 s      
[151] ack_counter.v_ack_counter._assert_76                           cex             Bm          504    254.794 s    
[152] ack_counter.v_ack_counter._assert_76:precondition1             covered         J      500 - 504   2.179 s      
[153] ack_counter.v_ack_counter._assert_77                           cex             Ht          505    257.299 s    
[154] ack_counter.v_ack_counter._assert_77:precondition1             covered         J      500 - 505   2.278 s      
[155] ack_counter.v_ack_counter._assert_78                           cex             Bm          505    257.528 s    
[156] ack_counter.v_ack_counter._assert_78:precondition1             covered         J      500 - 505   2.278 s      
[157] ack_counter.v_ack_counter._assert_79                           cex             Bm          506    260.014 s    
[158] ack_counter.v_ack_counter._assert_79:precondition1             covered         J      501 - 506   2.534 s      
[159] ack_counter.v_ack_counter._assert_80                           proven          Hp     Infinite    0.774 s      
[160] ack_counter.v_ack_counter._assert_80:precondition1             covered         J      500 - 506   2.534 s      
[161] ack_counter.v_ack_counter._assert_81                           cex             N             1    0.036 s      
[162] ack_counter.v_ack_counter._assert_81:precondition1             covered         N             1    0.019 s      
[163] ack_counter.v_ack_counter._assert_82                           cex             N             1    0.019 s      
[164] ack_counter.v_ack_counter._assert_82:precondition1             covered         N             1    0.019 s      
[165] ack_counter.v_ack_counter._assert_83                           cex             N             2    0.019 s      
[166] ack_counter.v_ack_counter._assert_83:precondition1             covered         N             2    0.019 s      
[167] ack_counter.v_ack_counter._assert_84                           cex             N             2    0.036 s      
[168] ack_counter.v_ack_counter._assert_84:precondition1             covered         N             2    0.019 s      
[169] ack_counter.v_ack_counter._assert_85                           cex             N             3    0.012 s      
[170] ack_counter.v_ack_counter._assert_85:precondition1             covered         N             3    0.013 s      
[171] ack_counter.v_ack_counter._assert_86                           cex             N         2 - 3    0.013 s      
[172] ack_counter.v_ack_counter._assert_86:precondition1             covered         N             3    0.013 s      
[173] ack_counter.v_ack_counter._assert_87                           cex             N         3 - 4    0.012 s      
[174] ack_counter.v_ack_counter._assert_87:precondition1             covered         N             4    0.013 s      
[175] ack_counter.v_ack_counter._assert_88                           cex             N         2 - 4    0.013 s      
[176] ack_counter.v_ack_counter._assert_88:precondition1             covered         N             4    0.013 s      
[177] ack_counter.v_ack_counter._assert_89                           cex             N         3 - 5    0.012 s      
[178] ack_counter.v_ack_counter._assert_89:precondition1             covered         N             5    0.012 s      
[179] ack_counter.v_ack_counter._assert_90                           cex             N         2 - 5    0.012 s      
[180] ack_counter.v_ack_counter._assert_90:precondition1             covered         N             5    0.012 s      
[181] ack_counter.v_ack_counter._assert_91                           cex             N             2    0.019 s      
[182] ack_counter.v_ack_counter._assert_91:precondition1             covered         PRE           2    0.000 s      
[183] ack_counter.v_ack_counter._assert_92                           cex             N         2 - 3    0.013 s      
[184] ack_counter.v_ack_counter._assert_92:precondition1             covered         PRE           3    0.000 s      
[185] ack_counter.v_ack_counter._assert_93                           cex             N             2    0.036 s      
[186] ack_counter.v_ack_counter._assert_93:precondition1             covered         PRE           2    0.000 s      
[187] ack_counter.v_ack_counter._assert_94                           cex             N         2 - 4    0.012 s      
[188] ack_counter.v_ack_counter._assert_94:precondition1             covered         PRE           4    0.000 s      
[189] ack_counter.v_ack_counter._assert_95                           cex             N             3    0.012 s      
[190] ack_counter.v_ack_counter._assert_95:precondition1             covered         PRE           3    0.000 s      
[191] ack_counter.v_ack_counter._assert_96                           cex             N         3 - 4    0.012 s      
[192] ack_counter.v_ack_counter._assert_96:precondition1             covered         PRE           4    0.000 s      
[193] ack_counter.v_ack_counter._assert_97                           cex             N         2 - 5    0.012 s      
[194] ack_counter.v_ack_counter._assert_97:precondition1             covered         PRE           5    0.000 s      
[195] ack_counter.v_ack_counter._assert_98                           cex             N         3 - 5    0.012 s      
[196] ack_counter.v_ack_counter._assert_98:precondition1             covered         PRE           5    0.000 s      
[197] ack_counter.v_ack_counter._assert_99                           cex             N             1    0.036 s      
[198] ack_counter.v_ack_counter._assert_99:precondition1             covered         N             1    0.019 s      
[199] ack_counter.v_ack_counter._assert_100                          cex             N             1    0.019 s      
[200] ack_counter.v_ack_counter._assert_100:precondition1            covered         N             1    0.019 s      
[201] ack_counter.v_ack_counter._assert_101                          proven          Hp     Infinite    0.774 s      
[202] ack_counter.v_ack_counter._assert_101:precondition1            covered         PRE           1    0.000 s      
[203] ack_counter.v_ack_counter._assert_102                          cex             PRE           1    0.000 s      
[204] ack_counter.v_ack_counter._assert_102:precondition1            covered         PRE           1    0.000 s      
[205] ack_counter.v_ack_counter._assert_103                          proven          Oh     Infinite    1.840 s      
[206] ack_counter.v_ack_counter._assert_103:precondition1            covered         PRE           2    0.000 s      
[207] ack_counter.v_ack_counter._assert_104                          cex             N             2    0.019 s      
[208] ack_counter.v_ack_counter._assert_104:precondition1            covered         PRE           2    0.000 s      
[209] ack_counter.v_ack_counter._assert_105                          cex             N             3    0.012 s      
[210] ack_counter.v_ack_counter._assert_105:precondition1            covered         PRE           3    0.000 s      
[211] ack_counter.v_ack_counter._assert_106                          cex             N         2 - 3    0.013 s      
[212] ack_counter.v_ack_counter._assert_106:precondition1            covered         PRE           3    0.000 s      
[213] ack_counter.v_ack_counter._assert_107                          cex             N         3 - 5    0.012 s      
[214] ack_counter.v_ack_counter._assert_107:precondition1            covered         PRE           5    0.000 s      
[215] ack_counter.v_ack_counter._assert_108                          cex             N         2 - 5    0.012 s      
[216] ack_counter.v_ack_counter._assert_108:precondition1            covered         PRE           5    0.000 s      
[217] ack_counter.v_ack_counter._assert_109                          cex             N         3 - 4    0.012 s      
[218] ack_counter.v_ack_counter._assert_109:precondition1            covered         PRE           4    0.000 s      
[219] ack_counter.v_ack_counter._assert_110                          cex             N         2 - 4    0.013 s      
[220] ack_counter.v_ack_counter._assert_110:precondition1            covered         PRE           4    0.000 s      
[221] ack_counter.v_ack_counter._assert_111                          proven          Mpcustom4  Infinite  2.902 s    
[222] ack_counter.v_ack_counter._assert_111:precondition1            covered         N             2    0.019 s      
[223] ack_counter.v_ack_counter._assert_112                          cex             N             2    0.019 s      
[224] ack_counter.v_ack_counter._assert_112:precondition1            covered         N             2    0.019 s      
[225] ack_counter.v_ack_counter._assert_113                          cex             N         2 - 5    0.012 s      
[226] ack_counter.v_ack_counter._assert_113:precondition1            covered         PRE           5    0.000 s      
[227] ack_counter.v_ack_counter._assert_114                          cex             N         2 - 3    0.013 s      
[228] ack_counter.v_ack_counter._assert_114:precondition1            covered         PRE           3    0.000 s      
[229] ack_counter.v_ack_counter._assert_115                          cex             N             2    0.036 s      
[230] ack_counter.v_ack_counter._assert_115:precondition1            covered         PRE           2    0.000 s      
[231] ack_counter.v_ack_counter._assert_116                          cex             N             2    0.019 s      
[232] ack_counter.v_ack_counter._assert_116:precondition1            covered         PRE           2    0.000 s      
[233] ack_counter.v_ack_counter._assert_117                          cex             N         2 - 4    0.013 s      
[234] ack_counter.v_ack_counter._assert_117:precondition1            covered         PRE           4    0.000 s      
[235] ack_counter.v_ack_counter._assert_118                          cex             N         3 - 4    0.012 s      
[236] ack_counter.v_ack_counter._assert_118:precondition1            covered         PRE           4    0.000 s      
[237] ack_counter.v_ack_counter._assert_119                          cex             N             3    0.012 s      
[238] ack_counter.v_ack_counter._assert_119:precondition1            covered         PRE           3    0.000 s      
[239] ack_counter.v_ack_counter._assert_120                          cex             N         3 - 5    0.012 s      
[240] ack_counter.v_ack_counter._assert_120:precondition1            covered         PRE           5    0.000 s      
[241] ack_counter.v_ack_counter._assert_121                          cex             Bm          503    252.045 s    
[242] ack_counter.v_ack_counter._assert_121:precondition1            covered         J      499 - 503   1.988 s      
[243] ack_counter.v_ack_counter._assert_122                          cex             Bm          503    252.045 s    
[244] ack_counter.v_ack_counter._assert_122:precondition1            covered         J      499 - 503   1.988 s      
[245] ack_counter.v_ack_counter._assert_123                          cex             Bm          503    253.113 s    
[246] ack_counter.v_ack_counter._assert_123:precondition1            covered         J      498 - 503   1.988 s      
[247] ack_counter.v_ack_counter._assert_124                          proven          Mpcustom4  Infinite  2.905 s    
[248] ack_counter.v_ack_counter._assert_124:precondition1            covered         J      498 - 503   1.988 s      
[249] ack_counter.v_ack_counter._assert_125                          cex             Bm          504    254.794 s    
[250] ack_counter.v_ack_counter._assert_125:precondition1            covered         J      500 - 504   2.179 s      
[251] ack_counter.v_ack_counter._assert_126                          cex             Bm          504    254.794 s    
[252] ack_counter.v_ack_counter._assert_126:precondition1            covered         J      500 - 504   2.179 s      
[253] ack_counter.v_ack_counter._assert_127                          cex             Bm          505    258.139 s    
[254] ack_counter.v_ack_counter._assert_127:precondition1            covered         J      500 - 505   2.278 s      
[255] ack_counter.v_ack_counter._assert_128                          cex             Bm          505    257.528 s    
[256] ack_counter.v_ack_counter._assert_128:precondition1            covered         J      500 - 505   2.278 s      
[257] ack_counter.v_ack_counter._assert_129                          cex             Bm          506    260.014 s    
[258] ack_counter.v_ack_counter._assert_129:precondition1            covered         J      501 - 506   2.534 s      
[259] ack_counter.v_ack_counter._assert_130                          cex             Ht          506    261.402 s    
[260] ack_counter.v_ack_counter._assert_130:precondition1            covered         J      501 - 506   2.534 s      
[261] ack_counter.v_ack_counter._assert_131                          cex             N             3    0.012 s      
[262] ack_counter.v_ack_counter._assert_131:precondition1            covered         PRE           3    0.000 s      
[263] ack_counter.v_ack_counter._assert_132                          cex             N         3 - 4    0.012 s      
[264] ack_counter.v_ack_counter._assert_132:precondition1            covered         PRE           4    0.000 s      
[265] ack_counter.v_ack_counter._assert_133                          cex             N         2 - 4    0.012 s      
[266] ack_counter.v_ack_counter._assert_133:precondition1            covered         PRE           4    0.000 s      
[267] ack_counter.v_ack_counter._assert_134                          cex             N             2    0.036 s      
[268] ack_counter.v_ack_counter._assert_134:precondition1            covered         PRE           2    0.000 s      
[269] ack_counter.v_ack_counter._assert_135                          cex             N             2    0.036 s      
[270] ack_counter.v_ack_counter._assert_135:precondition1            covered         PRE           2    0.000 s      
[271] ack_counter.v_ack_counter._assert_136                          cex             N         2 - 3    0.013 s      
[272] ack_counter.v_ack_counter._assert_136:precondition1            covered         PRE           3    0.000 s      
[273] ack_counter.v_ack_counter._assert_137                          cex             Ht            1    0.031 s      
[274] ack_counter.v_ack_counter._assert_137:precondition1            covered         Ht            1    0.031 s      
[275] ack_counter.v_ack_counter._assert_138                          cex             Ht            1    0.031 s      
[276] ack_counter.v_ack_counter._assert_138:precondition1            covered         Ht            1    0.031 s      
[277] ack_counter.v_ack_counter._assert_139                          cex             N         2 - 5    0.020 s      
[278] ack_counter.v_ack_counter._assert_139:precondition1            covered         PRE           5    0.000 s      
[279] ack_counter.v_ack_counter._assert_140                          cex             N         3 - 5    0.020 s      
[280] ack_counter.v_ack_counter._assert_140:precondition1            covered         PRE           5    0.000 s      
[281] ack_counter.v_ack_counter._assert_141                          proven          Mpcustom4  Infinite  2.907 s    
[282] ack_counter.v_ack_counter._assert_141:precondition1            covered         J      500 - 506   2.534 s      
[283] ack_counter.v_ack_counter._assert_142                          cex             Ht          506    262.154 s    
[284] ack_counter.v_ack_counter._assert_142:precondition1            covered         J      500 - 506   2.534 s      
[285] ack_counter.v_ack_counter._assert_143                          proven          Mpcustom4  Infinite  2.909 s    
[286] ack_counter.v_ack_counter._assert_143:precondition1            covered         J      500 - 507   2.619 s      
[287] ack_counter.v_ack_counter._assert_144                          cex             J      507 - 512   19.334 s     
[288] ack_counter.v_ack_counter._assert_144:precondition1            covered         J      500 - 507   2.619 s      
[289] ack_counter.v_ack_counter._assert_145                          proven          Mpcustom4  Infinite  2.911 s    
[290] ack_counter.v_ack_counter._assert_145:precondition1            covered         N         2 - 4    0.026 s      
[291] ack_counter.v_ack_counter._assert_146                          cex             B         3 - 4    0.016 s      
[292] ack_counter.v_ack_counter._assert_146:precondition1            covered         N         2 - 4    0.026 s      
[293] ack_counter.v_ack_counter._assert_147                          cex             Ht            1    0.031 s      
[294] ack_counter.v_ack_counter._assert_147:precondition1            covered         PRE           1    0.000 s      
[295] ack_counter.v_ack_counter._assert_148                          cex             PRE           1    0.000 s      
[296] ack_counter.v_ack_counter._assert_148:precondition1            covered         PRE           1    0.000 s      
[297] ack_counter.v_ack_counter._assert_149                          cex             Ht            2    1.246 s      
[298] ack_counter.v_ack_counter._assert_149:precondition1            covered         PRE           2    0.000 s      
[299] ack_counter.v_ack_counter._assert_150                          cex             N             2    0.013 s      
[300] ack_counter.v_ack_counter._assert_150:precondition1            covered         PRE           2    0.000 s      
[301] ack_counter.v_ack_counter._assert_151                          cex             N             3    0.012 s      
[302] ack_counter.v_ack_counter._assert_151:precondition1            covered         PRE           3    0.000 s      
[303] ack_counter.v_ack_counter._assert_152                          cex             N         2 - 3    0.013 s      
[304] ack_counter.v_ack_counter._assert_152:precondition1            covered         PRE           3    0.000 s      
[305] ack_counter.v_ack_counter._assert_153                          cex             N         3 - 4    0.012 s      
[306] ack_counter.v_ack_counter._assert_153:precondition1            covered         PRE           4    0.000 s      
[307] ack_counter.v_ack_counter._assert_154                          cex             N         2 - 5    0.020 s      
[308] ack_counter.v_ack_counter._assert_154:precondition1            covered         PRE           5    0.000 s      
[309] ack_counter.v_ack_counter._assert_155                          cex             N         2 - 4    0.013 s      
[310] ack_counter.v_ack_counter._assert_155:precondition1            covered         PRE           4    0.000 s      
[311] ack_counter.v_ack_counter._assert_156                          cex             N         3 - 5    0.020 s      
[312] ack_counter.v_ack_counter._assert_156:precondition1            covered         PRE           5    0.000 s      
[313] ack_counter.v_ack_counter._assert_157                          cex             Ht            3    2.336 s      
[314] ack_counter.v_ack_counter._assert_157:precondition1            covered         L             3    0.411 s      
[315] ack_counter.v_ack_counter._assert_158                          cex             Ht            2    1.269 s      
[316] ack_counter.v_ack_counter._assert_158:precondition1            covered         Ht            2    1.246 s      
[317] ack_counter.v_ack_counter._assert_159                          cex             Ht            2    1.286 s      
[318] ack_counter.v_ack_counter._assert_159:precondition1            covered         Ht            2    1.246 s      
[319] ack_counter.v_ack_counter._assert_160                          cex             B             3    0.023 s      
[320] ack_counter.v_ack_counter._assert_160:precondition1            covered         L             3    0.411 s      
[321] ack_counter.v_ack_counter._assert_161                          cex             B             4    0.023 s      
[322] ack_counter.v_ack_counter._assert_161:precondition1            covered         L             4    0.436 s      
[323] ack_counter.v_ack_counter._assert_162                          cex             Ht            4    3.361 s      
[324] ack_counter.v_ack_counter._assert_162:precondition1            covered         L             4    0.436 s      
[325] ack_counter.v_ack_counter._assert_163                          cex             Ht            5    5.372 s      
[326] ack_counter.v_ack_counter._assert_163:precondition1            covered         B             5    0.023 s      
[327] ack_counter.v_ack_counter._assert_164                          cex             Ht            5    5.395 s      
[328] ack_counter.v_ack_counter._assert_164:precondition1            covered         B             5    0.023 s      
[329] ack_counter.v_ack_counter._assert_165                          proven          Mpcustom4  Infinite  2.923 s    
[330] ack_counter.v_ack_counter._assert_165:precondition1            covered         B        4 - 13    0.023 s      
[331] ack_counter.v_ack_counter._assert_166                          cex             B        4 - 13    0.023 s      
[332] ack_counter.v_ack_counter._assert_166:precondition1            covered         B        4 - 13    0.023 s      
[333] ack_counter.v_ack_counter._assert_167                          cex             Ht            1    0.031 s      
[334] ack_counter.v_ack_counter._assert_167:precondition1            covered         Ht            1    0.031 s      
[335] ack_counter.v_ack_counter._assert_168                          cex             Ht            1    0.031 s      
[336] ack_counter.v_ack_counter._assert_168:precondition1            covered         Ht            1    0.031 s      
[337] ack_counter.v_ack_counter._assert_169                          cex             Ht            1    0.031 s      
[338] ack_counter.v_ack_counter._assert_169:precondition1            covered         Ht            1    0.031 s      
[339] ack_counter.v_ack_counter._assert_170                          cex             Ht            1    0.031 s      
[340] ack_counter.v_ack_counter._assert_170:precondition1            covered         Ht            1    0.031 s      
[341] ack_counter.v_ack_counter._assert_171                          cex             J      544 - 714   31.617 s     
[342] ack_counter.v_ack_counter._assert_171:precondition1            covered         J      505 - 666   12.176 s     
[343] ack_counter.v_ack_counter._assert_172                          cex             J      544 - 714   31.617 s     
[344] ack_counter.v_ack_counter._assert_172:precondition1            covered         J      505 - 666   12.176 s     
[345] ack_counter.v_ack_counter._assert_173                          cex             J      544 - 714   31.617 s     
[346] ack_counter.v_ack_counter._assert_173:precondition1            covered         J      505 - 666   12.176 s     
[347] ack_counter.v_ack_counter._assert_174                          cex             J      507 - 666   17.455 s     
[348] ack_counter.v_ack_counter._assert_174:precondition1            covered         J      505 - 666   12.176 s     
[349] ack_counter.v_ack_counter._assert_175                          cex             J      544 - 714   31.617 s     
[350] ack_counter.v_ack_counter._assert_175:precondition1            covered         J      505 - 668   12.501 s     
[351] ack_counter.v_ack_counter._assert_176                          cex             J      544 - 714   31.617 s     
[352] ack_counter.v_ack_counter._assert_176:precondition1            covered         J      505 - 669   12.768 s     
[353] ack_counter.v_ack_counter._assert_177                          cex             J      544 - 714   31.617 s     
[354] ack_counter.v_ack_counter._assert_177:precondition1            covered         J      505 - 670   12.885 s     
[355] ack_counter.v_ack_counter._assert_178                          proven          Hp     Infinite    135.722 s    
[356] ack_counter.v_ack_counter._assert_178:precondition1            covered         PRE           4    0.000 s      
[357] ack_counter.v_ack_counter._assert_179                          proven          Hp     Infinite    0.774 s      
[358] ack_counter.v_ack_counter._assert_179:precondition1            covered         Ht          335    135.568 s    
[359] ack_counter.v_ack_counter._assert_180                          cex             J      544 - 714   31.617 s     
[360] ack_counter.v_ack_counter._assert_180:precondition1            covered         J      505 - 672   13.093 s     
[361] ack_counter.v_ack_counter._assert_181                          proven          Hp     Infinite    154.441 s    
[362] ack_counter.v_ack_counter._assert_181:precondition1            covered         PRE           5    0.000 s      
[363] ack_counter.v_ack_counter._assert_182                          proven          Hp     Infinite    135.722 s    
[364] ack_counter.v_ack_counter._assert_182:precondition1            covered         PRE           5    0.000 s      
[365] ack_counter.v_ack_counter._assert_183                          proven          Hp     Infinite    135.723 s    
[366] ack_counter.v_ack_counter._assert_183:precondition1            covered         PRE           4    0.000 s      
[367] ack_counter.v_ack_counter._assert_184                          proven          Hp     Infinite    135.723 s    
[368] ack_counter.v_ack_counter._assert_184:precondition1            covered         PRE           4    0.000 s      
[369] ack_counter.v_ack_counter._assert_185                          cex             J      544 - 714   31.617 s     
[370] ack_counter.v_ack_counter._assert_185:precondition1            covered         J      505 - 685   14.056 s     
[371] ack_counter.v_ack_counter._assert_186                          cex             J      544 - 714   31.617 s     
[372] ack_counter.v_ack_counter._assert_186:precondition1            covered         J      506 - 686   14.226 s     
[373] ack_counter.v_ack_counter._assert_187                          cex             J      544 - 714   31.617 s     
[374] ack_counter.v_ack_counter._assert_187:precondition1            covered         J      506 - 687   14.574 s     
[375] ack_counter.v_ack_counter._assert_188                          cex             J      544 - 714   31.617 s     
[376] ack_counter.v_ack_counter._assert_188:precondition1            covered         J      506 - 687   14.574 s     
[377] ack_counter.v_ack_counter._assert_189                          proven          Hp     Infinite    0.776 s      
[378] ack_counter.v_ack_counter._assert_189:precondition1            covered         N             1    0.019 s      
[379] ack_counter.v_ack_counter._assert_190                          cex             J      544 - 714   31.617 s     
[380] ack_counter.v_ack_counter._assert_190:precondition1            covered         J      505 - 671   12.990 s     
[381] ack_counter.v_ack_counter._assert_191                          cex             Ht            1    0.031 s      
[382] ack_counter.v_ack_counter._assert_191:precondition1            covered         Ht            1    0.031 s      
[383] ack_counter.v_ack_counter._assert_192                          cex             Ht            1    0.031 s      
[384] ack_counter.v_ack_counter._assert_192:precondition1            covered         Ht            1    0.031 s      
[385] ack_counter.v_ack_counter._assert_193                          cex             Ht            1    0.031 s      
[386] ack_counter.v_ack_counter._assert_193:precondition1            covered         Ht            1    0.031 s      
[387] ack_counter.v_ack_counter._assert_194                          cex             Ht            1    0.031 s      
[388] ack_counter.v_ack_counter._assert_194:precondition1            covered         Ht            1    0.031 s      
[389] ack_counter.v_ack_counter._assert_195                          cex             Ht            1    0.031 s      
[390] ack_counter.v_ack_counter._assert_195:precondition1            covered         Ht            1    0.031 s      
[391] ack_counter.v_ack_counter._assert_196                          cex             Ht            1    0.031 s      
[392] ack_counter.v_ack_counter._assert_196:precondition1            covered         Ht            1    0.031 s      
[393] ack_counter.v_ack_counter._assert_197                          cex             B         3 - 4    0.023 s      
[394] ack_counter.v_ack_counter._assert_197:precondition1            covered         L             3    0.411 s      
[395] ack_counter.v_ack_counter._assert_198                          cex             Ht            2    1.246 s      
[396] ack_counter.v_ack_counter._assert_198:precondition1            covered         Ht            2    1.246 s      
[397] ack_counter.v_ack_counter._assert_199                          cex             B         4 - 5    0.023 s      
[398] ack_counter.v_ack_counter._assert_199:precondition1            covered         L             4    0.436 s      
[399] ack_counter.v_ack_counter._assert_200                          cex             Ht            3    2.407 s      
[400] ack_counter.v_ack_counter._assert_200:precondition1            covered         L             3    0.411 s      
[401] ack_counter.v_ack_counter._assert_201                          cex             Ht            4    3.395 s      
[402] ack_counter.v_ack_counter._assert_201:precondition1            covered         L             4    0.436 s      
[403] ack_counter.v_ack_counter._assert_202                          cex             Ht            2    1.286 s      
[404] ack_counter.v_ack_counter._assert_202:precondition1            covered         Ht            2    1.246 s      
[405] ack_counter.v_ack_counter._assert_203                          cex             Ht            5    5.395 s      
[406] ack_counter.v_ack_counter._assert_203:precondition1            covered         B             5    0.023 s      
[407] ack_counter.v_ack_counter._assert_204                          cex             Ht            5    5.395 s      
[408] ack_counter.v_ack_counter._assert_204:precondition1            covered         B             5    0.023 s      
[409] ack_counter.v_ack_counter._assert_205                          proven          AM     Infinite    0.551 s      
[410] ack_counter.v_ack_counter._assert_205:precondition1            covered         PRE           4    0.000 s      
[411] ack_counter.v_ack_counter._assert_206                          proven          PRE    Infinite    0.000 s      
[412] ack_counter.v_ack_counter._assert_206:precondition1            covered         N             1    0.019 s      
[413] ack_counter.v_ack_counter._assert_207                          proven          AM     Infinite    0.492 s      
[414] ack_counter.v_ack_counter._assert_207:precondition1            covered         PRE           5    0.000 s      
[415] ack_counter.v_ack_counter._assert_208                          proven          Hp     Infinite    135.723 s    
[416] ack_counter.v_ack_counter._assert_208:precondition1            covered         PRE           4    0.000 s      
[417] ack_counter.v_ack_counter._assert_209                          proven          PRE    Infinite    0.000 s      
[418] ack_counter.v_ack_counter._assert_209:precondition1            covered         N             1    0.019 s      
[419] ack_counter.v_ack_counter._assert_210                          proven          AM     Infinite    0.011 s      
[420] ack_counter.v_ack_counter._assert_210:precondition1            covered         PRE           3    0.000 s      
[421] ack_counter.v_ack_counter._assert_211                          proven          Mpcustom4  Infinite  3.234 s    
[422] ack_counter.v_ack_counter._assert_211:precondition1            covered         PRE           2    0.000 s      
[423] ack_counter.v_ack_counter._assert_212                          cex             Bm          502    249.753 s    
[424] ack_counter.v_ack_counter._assert_212:precondition1            covered         J      498 - 502   1.692 s      
[425] ack_counter.v_ack_counter._assert_213                          proven          Hp     Infinite    0.777 s      
[426] ack_counter.v_ack_counter._assert_213:precondition1            covered         Ht            1    0.031 s      
[427] ack_counter.v_ack_counter._assert_214                          cex             J      578 - 776   43.667 s     
[428] ack_counter.v_ack_counter._assert_214:precondition1            covered         J      569 - 750   38.325 s     
[429] ack_counter.v_ack_counter._assert_215                          cex             Bm          502    249.753 s    
[430] ack_counter.v_ack_counter._assert_215:precondition1            covered         J      498 - 502   1.692 s      
[431] ack_counter.v_ack_counter._assert_216                          cex             Ht          252    76.923 s     
[432] ack_counter.v_ack_counter._assert_216:precondition1            covered         Bm          252    76.939 s     
[433] ack_counter.v_ack_counter._assert_217                          cex             Ht          252    76.923 s     
[434] ack_counter.v_ack_counter._assert_217:precondition1            covered         Bm          252    76.939 s     
[435] ack_counter.v_ack_counter._assert_218                          cex             Ht          252    76.923 s     
[436] ack_counter.v_ack_counter._assert_218:precondition1            covered         Bm          252    76.939 s     
[437] ack_counter.v_ack_counter._assert_219                          proven          Hp     Infinite    154.441 s    
[438] ack_counter.v_ack_counter._assert_219:precondition1            covered         PRE           5    0.000 s      
[439] ack_counter.v_ack_counter._assert_220                          proven          Hp     Infinite    0.777 s      
[440] ack_counter.v_ack_counter._assert_220:precondition1            covered         J      498 - 502   1.692 s      
[441] ack_counter.v_ack_counter._assert_221                          cex             Bm          502    249.753 s    
[442] ack_counter.v_ack_counter._assert_221:precondition1            covered         J      498 - 502   1.692 s      
[443] ack_counter.v_ack_counter._assert_222                          proven          Hp     Infinite    0.777 s      
[444] ack_counter.v_ack_counter._assert_222:precondition1            covered         PRE           1    0.000 s      
[445] ack_counter.v_ack_counter._assert_223                          cex             Bm          504    254.794 s    
[446] ack_counter.v_ack_counter._assert_223:precondition1            covered         J      500 - 504   2.179 s      
[447] ack_counter.v_ack_counter._assert_224                          cex             Bm          502    249.753 s    
[448] ack_counter.v_ack_counter._assert_224:precondition1            covered         J      498 - 502   1.692 s      
[449] ack_counter.v_ack_counter._assert_225                          cex             Bm          503    252.045 s    
[450] ack_counter.v_ack_counter._assert_225:precondition1            covered         J      499 - 503   1.988 s      
[451] ack_counter.v_ack_counter._assert_226                          cex             Bm          502    249.753 s    
[452] ack_counter.v_ack_counter._assert_226:precondition1            covered         J      498 - 502   1.692 s      
[453] ack_counter.v_ack_counter._assert_227                          cex             Bm          502    249.753 s    
[454] ack_counter.v_ack_counter._assert_227:precondition1            covered         J      498 - 502   1.692 s      
[455] ack_counter.v_ack_counter._assert_228                          proven          Oh     Infinite    1.841 s      
[456] ack_counter.v_ack_counter._assert_228:precondition1            covered         J      505 - 666   12.176 s     
[457] ack_counter.v_ack_counter._assert_229                          cex             J      596 - 751   49.073 s     
[458] ack_counter.v_ack_counter._assert_229:precondition1            covered         J      505 - 666   12.176 s     
[459] ack_counter.v_ack_counter._assert_230                          cex             J      578 - 776   43.667 s     
[460] ack_counter.v_ack_counter._assert_230:precondition1            covered         J      570 - 752   38.783 s     
[461] ack_counter.v_ack_counter._assert_231                          cex             J      578 - 776   43.667 s     
[462] ack_counter.v_ack_counter._assert_231:precondition1            covered         J      570 - 752   38.783 s     
[463] ack_counter.v_ack_counter._assert_232                          cex             J      578 - 776   43.667 s     
[464] ack_counter.v_ack_counter._assert_232:precondition1            covered         J      570 - 752   38.783 s     
[465] ack_counter.v_ack_counter._assert_233                          cex             J      578 - 776   43.667 s     
[466] ack_counter.v_ack_counter._assert_233:precondition1            covered         J      570 - 752   38.783 s     
[467] ack_counter.v_ack_counter._assert_234                          proven          Mpcustom4  Infinite  3.746 s    
[468] ack_counter.v_ack_counter._assert_234:precondition1            covered         PRE           2    0.000 s      
[469] ack_counter.v_ack_counter._assert_235                          cex             J      597 - 751   49.073 s     
[470] ack_counter.v_ack_counter._assert_235:precondition1            covered         J      505 - 667   12.344 s     
[471] ack_counter.v_ack_counter._assert_236                          cex             J      597 - 752   49.238 s     
[472] ack_counter.v_ack_counter._assert_236:precondition1            covered         J      505 - 667   12.344 s     
[473] ack_counter.v_ack_counter._assert_237                          proven          PRE    Infinite    0.000 s      
[474] ack_counter.v_ack_counter._assert_237:precondition1            covered         Bm          252    76.939 s     
[475] ack_counter.v_ack_counter._assert_238                          cex             J      597 - 751   49.073 s     
[476] ack_counter.v_ack_counter._assert_238:precondition1            covered         J      505 - 668   12.501 s     
[477] ack_counter.v_ack_counter._assert_239                          cex             J      597 - 752   49.238 s     
[478] ack_counter.v_ack_counter._assert_239:precondition1            covered         J      505 - 668   12.501 s     
[479] ack_counter.v_ack_counter._assert_240                          proven          Hp     Infinite    96.556 s     
[480] ack_counter.v_ack_counter._assert_240:precondition1            covered         PRE           3    0.000 s      
[481] ack_counter.v_ack_counter._assert_241                          cex             J      579 - 776   43.667 s     
[482] ack_counter.v_ack_counter._assert_241:precondition1            covered         J      572 - 753   39.162 s     
[483] ack_counter.v_ack_counter._assert_242                          cex             J      579 - 776   43.667 s     
[484] ack_counter.v_ack_counter._assert_242:precondition1            covered         J      572 - 753   39.162 s     
[485] ack_counter.v_ack_counter._assert_243                          cex             J      579 - 776   43.667 s     
[486] ack_counter.v_ack_counter._assert_243:precondition1            covered         J      572 - 753   39.162 s     
[487] ack_counter.v_ack_counter._assert_244                          cex             J      578 - 776   43.667 s     
[488] ack_counter.v_ack_counter._assert_244:precondition1            covered         J      572 - 753   39.162 s     
[489] ack_counter.v_ack_counter._assert_245                          proven          Hp     Infinite    0.778 s      
[490] ack_counter.v_ack_counter._assert_245:precondition1            covered         J      572 - 753   39.162 s     
[491] ack_counter.v_ack_counter._assert_246                          cex             J      597 - 751   49.073 s     
[492] ack_counter.v_ack_counter._assert_246:precondition1            covered         J      505 - 669   12.768 s     
[493] ack_counter.v_ack_counter._assert_247                          cex             J      597 - 752   49.238 s     
[494] ack_counter.v_ack_counter._assert_247:precondition1            covered         J      505 - 669   12.768 s     
[495] ack_counter.v_ack_counter._assert_248                          proven          Hp     Infinite    135.723 s    
[496] ack_counter.v_ack_counter._assert_248:precondition1            covered         PRE           4    0.000 s      
[497] ack_counter.v_ack_counter._assert_249                          cex             Ht          335    135.568 s    
[498] ack_counter.v_ack_counter._assert_249:precondition1            covered         Bm          335    135.512 s    
[499] ack_counter.v_ack_counter._assert_250                          cex             Bm          335    136.319 s    
[500] ack_counter.v_ack_counter._assert_250:precondition1            covered         Bm          335    135.512 s    
[501] ack_counter.v_ack_counter._assert_251                          cex             Ht          334    133.834 s    
[502] ack_counter.v_ack_counter._assert_251:precondition1            covered         Bm          334    133.822 s    
[503] ack_counter.v_ack_counter._assert_252                          cex             Ht          334    134.473 s    
[504] ack_counter.v_ack_counter._assert_252:precondition1            covered         Bm          334    133.822 s    
[505] ack_counter.v_ack_counter._assert_253                          cex             Ht          333    131.690 s    
[506] ack_counter.v_ack_counter._assert_253:precondition1            covered         Ht          333    131.690 s    
[507] ack_counter.v_ack_counter._assert_254                          proven          Mpcustom4  Infinite  3.746 s    
[508] ack_counter.v_ack_counter._assert_254:precondition1            covered         Bm          332    117.976 s    
[509] ack_counter.v_ack_counter._assert_255                          cex             Ht          336    137.749 s    
[510] ack_counter.v_ack_counter._assert_255:precondition1            covered         Bm          336    137.372 s    
[511] ack_counter.v_ack_counter._assert_256                          cex             Ht          332    118.537 s    
[512] ack_counter.v_ack_counter._assert_256:precondition1            covered         Bm          332    117.976 s    
[513] ack_counter.v_ack_counter._assert_257                          cex             Ht          336    138.271 s    
[514] ack_counter.v_ack_counter._assert_257:precondition1            covered         Bm          336    137.372 s    
[515] ack_counter.v_ack_counter._assert_258                          cex             Ht          333    132.370 s    
[516] ack_counter.v_ack_counter._assert_258:precondition1            covered         Ht          333    131.690 s    
[517] ack_counter.v_ack_counter._assert_259                          cex             J      597 - 751   49.073 s     
[518] ack_counter.v_ack_counter._assert_259:precondition1            covered         J      505 - 670   12.885 s     
[519] ack_counter.v_ack_counter._assert_260                          cex             J      597 - 752   49.238 s     
[520] ack_counter.v_ack_counter._assert_260:precondition1            covered         J      505 - 670   12.885 s     
[521] ack_counter.v_ack_counter._assert_261                          cex             J      579 - 776   43.667 s     
[522] ack_counter.v_ack_counter._assert_261:precondition1            covered         J      574 - 754   39.484 s     
[523] ack_counter.v_ack_counter._assert_262                          cex             J      578 - 776   43.667 s     
[524] ack_counter.v_ack_counter._assert_262:precondition1            covered         J      574 - 754   39.484 s     
[525] ack_counter.v_ack_counter._assert_263                          proven          Hp     Infinite    154.442 s    
[526] ack_counter.v_ack_counter._assert_263:precondition1            covered         PRE           5    0.000 s      
[527] ack_counter.v_ack_counter._assert_264                          cex             J      579 - 776   43.667 s     
[528] ack_counter.v_ack_counter._assert_264:precondition1            covered         J      576 - 755   39.736 s     
[529] ack_counter.v_ack_counter._assert_265                          proven          Hp     Infinite    154.442 s    
[530] ack_counter.v_ack_counter._assert_265:precondition1            covered         Bm          251    76.467 s     
[531] ack_counter.v_ack_counter._assert_266                          cex             Bm          504    254.794 s    
[532] ack_counter.v_ack_counter._assert_266:precondition1            covered         J      500 - 504   2.179 s      
[533] ack_counter.v_ack_counter._assert_267                          proven          Hp     Infinite    154.442 s    
[534] ack_counter.v_ack_counter._assert_267:precondition1            covered         B         6 - 7    0.023 s      
[535] ack_counter.v_ack_counter._assert_268                          proven          Hp     Infinite    135.723 s    
[536] ack_counter.v_ack_counter._assert_268:precondition1            covered         Bm          249    74.729 s     
[537] ack_counter.v_ack_counter._assert_269                          proven          Hp     Infinite    154.443 s    
[538] ack_counter.v_ack_counter._assert_269:precondition1            covered         Bm          250    75.386 s     
[539] ack_counter.v_ack_counter._assert_270                          proven          AM     Infinite    0.465 s      
[540] ack_counter.v_ack_counter._assert_270:precondition1            covered         PRE           5    0.000 s      
[541] ack_counter.v_ack_counter._assert_271                          proven          AM     Infinite    0.036 s      
[542] ack_counter.v_ack_counter._assert_271:precondition1            covered         PRE           4    0.000 s      
[543] ack_counter.v_ack_counter._assert_272                          cex             J      596 - 751   49.073 s     
[544] ack_counter.v_ack_counter._assert_272:precondition1            covered         J      505 - 668   12.501 s     
[545] ack_counter.v_ack_counter._assert_273                          proven          Mpcustom4  Infinite  4.091 s    
[546] ack_counter.v_ack_counter._assert_273:precondition1            covered         J      505 - 668   12.501 s     
[547] ack_counter.v_ack_counter._assert_274                          cex             Bm          258    87.238 s     
[548] ack_counter.v_ack_counter._assert_274:precondition1            covered         Bm          258    86.899 s     
[549] ack_counter.v_ack_counter._assert_275                          cex             N         2 - 3    0.013 s      
[550] ack_counter.v_ack_counter._assert_275:precondition1            covered         PRE           3    0.000 s      
[551] ack_counter.v_ack_counter._assert_276                          cex             N         3 - 4    0.012 s      
[552] ack_counter.v_ack_counter._assert_276:precondition1            covered         PRE           4    0.000 s      
[553] ack_counter.v_ack_counter._assert_277                          cex             N         2 - 4    0.013 s      
[554] ack_counter.v_ack_counter._assert_277:precondition1            covered         PRE           4    0.000 s      
[555] ack_counter.v_ack_counter._assert_278                          cex             N             3    0.012 s      
[556] ack_counter.v_ack_counter._assert_278:precondition1            covered         PRE           3    0.000 s      
[557] ack_counter.v_ack_counter._assert_279                          cex             N         3 - 5    0.012 s      
[558] ack_counter.v_ack_counter._assert_279:precondition1            covered         PRE           5    0.000 s      
[559] ack_counter.v_ack_counter._assert_280                          cex             N             2    0.019 s      
[560] ack_counter.v_ack_counter._assert_280:precondition1            covered         PRE           2    0.000 s      
[561] ack_counter.v_ack_counter._assert_281                          cex             N         2 - 5    0.012 s      
[562] ack_counter.v_ack_counter._assert_281:precondition1            covered         PRE           5    0.000 s      
[563] ack_counter.v_ack_counter._assert_282                          cex             N             2    0.036 s      
[564] ack_counter.v_ack_counter._assert_282:precondition1            covered         PRE           2    0.000 s      
[565] ack_counter.v_ack_counter._assert_283                          proven          Mpcustom4  Infinite  4.091 s    
[566] ack_counter.v_ack_counter._assert_283:precondition1            covered         Bm          336    137.767 s    
[567] ack_counter.v_ack_counter._assert_284                          cex             N             2    0.019 s      
[568] ack_counter.v_ack_counter._assert_284:precondition1            covered         N             2    0.019 s      
[569] ack_counter.v_ack_counter._assert_285                          proven          Mpcustom4  Infinite  4.091 s    
[570] ack_counter.v_ack_counter._assert_285:precondition1            covered         N             2    0.019 s      
[571] ack_counter.v_ack_counter._assert_286                          cex             Bm          336    138.735 s    
[572] ack_counter.v_ack_counter._assert_286:precondition1            covered         Bm          336    137.767 s    
[573] ack_counter.v_ack_counter._assert_287                          cex             B         3 - 4    0.016 s      
[574] ack_counter.v_ack_counter._assert_287:precondition1            covered         N         2 - 4    0.026 s      
[575] ack_counter.v_ack_counter._assert_288                          proven          Mpcustom4  Infinite  4.091 s    
[576] ack_counter.v_ack_counter._assert_288:precondition1            covered         N         2 - 4    0.026 s      
[577] ack_counter.v_ack_counter._assert_289                          proven          Hp     Infinite    154.443 s    
[578] ack_counter.v_ack_counter._assert_289:precondition1            covered         PRE           5    0.000 s      
[579] ack_counter.v_ack_counter._assert_290                          cex             N             1    0.019 s      
[580] ack_counter.v_ack_counter._assert_290:precondition1            covered         N             1    0.019 s      
[581] ack_counter.v_ack_counter._assert_291                          cex             Ht            1    0.053 s      
[582] ack_counter.v_ack_counter._assert_291:precondition1            covered         N             1    0.019 s      
[583] ack_counter.v_ack_counter._assert_292                          cex             N             2    0.036 s      
[584] ack_counter.v_ack_counter._assert_292:precondition1            covered         N             2    0.036 s      
[585] ack_counter.v_ack_counter._assert_293                          cex             N             2    0.036 s      
[586] ack_counter.v_ack_counter._assert_293:precondition1            covered         N             2    0.036 s      
[587] ack_counter.v_ack_counter._assert_294                          proven          Hp     Infinite    0.778 s      
[588] ack_counter.v_ack_counter._assert_294:precondition1            covered         J      500 - 506   2.534 s      
[589] ack_counter.v_ack_counter._assert_295                          cex             N         2 - 3    0.013 s      
[590] ack_counter.v_ack_counter._assert_295:precondition1            covered         N             3    0.013 s      
[591] ack_counter.v_ack_counter._assert_296                          cex             N             3    0.012 s      
[592] ack_counter.v_ack_counter._assert_296:precondition1            covered         N             3    0.013 s      
[593] ack_counter.v_ack_counter._assert_297                          cex             N             1    0.036 s      
[594] ack_counter.v_ack_counter._assert_297:precondition1            covered         N             1    0.036 s      
[595] ack_counter.v_ack_counter._assert_298                          cex             B        4 - 13    0.023 s      
[596] ack_counter.v_ack_counter._assert_298:precondition1            covered         B        4 - 13    0.023 s      
[597] ack_counter.v_ack_counter._assert_299                          proven          Mpcustom4  Infinite  4.092 s    
[598] ack_counter.v_ack_counter._assert_299:precondition1            covered         B        4 - 13    0.023 s      
[599] ack_counter.v_ack_counter._assert_300                          cex             N             1    0.036 s      
[600] ack_counter.v_ack_counter._assert_300:precondition1            covered         N             1    0.036 s      
[601] ack_counter.v_ack_counter._assert_301                          cex             N         3 - 4    0.012 s      
[602] ack_counter.v_ack_counter._assert_301:precondition1            covered         N             4    0.013 s      
[603] ack_counter.v_ack_counter._assert_302                          cex             N         2 - 4    0.013 s      
[604] ack_counter.v_ack_counter._assert_302:precondition1            covered         N             4    0.013 s      
[605] ack_counter.v_ack_counter._assert_303                          cex             N         3 - 5    0.012 s      
[606] ack_counter.v_ack_counter._assert_303:precondition1            covered         N             5    0.012 s      
[607] ack_counter.v_ack_counter._assert_304                          cex             N         2 - 5    0.012 s      
[608] ack_counter.v_ack_counter._assert_304:precondition1            covered         N             5    0.012 s      
[609] ack_counter.v_ack_counter._assert_305                          cex             J      507 - 549   17.090 s     
[610] ack_counter.v_ack_counter._assert_305:precondition1            covered         J      501 - 532   4.136 s      
[611] ack_counter.v_ack_counter._assert_306                          proven          Hp     Infinite    154.443 s    
[612] ack_counter.v_ack_counter._assert_306:precondition1            covered         B         6 - 7    0.023 s      
[613] ack_counter.v_ack_counter._assert_307                          cex             J      596 - 751   49.073 s     
[614] ack_counter.v_ack_counter._assert_307:precondition1            covered         J      505 - 678   13.559 s     
[615] ack_counter.v_ack_counter._assert_308                          proven          Mpcustom4  Infinite  4.092 s    
[616] ack_counter.v_ack_counter._assert_308:precondition1            covered         J      505 - 678   13.559 s     
[617] ack_counter.v_ack_counter._assert_309                          cex             Bm          345    145.481 s    
[618] ack_counter.v_ack_counter._assert_309:precondition1            covered         Bm          345    145.481 s    
[619] ack_counter.v_ack_counter._assert_310                          proven          Mpcustom4  Infinite  5.144 s    
[620] ack_counter.v_ack_counter._assert_310:precondition1            covered         Bm          345    145.481 s    
[621] ack_counter.v_ack_counter._assert_311                          proven          Hp     Infinite    0.778 s      
[622] ack_counter.v_ack_counter._assert_311:precondition1            covered         Ht            1    0.103 s      
[623] ack_counter.v_ack_counter._assert_312                          cex             Ht            1    0.053 s      
[624] ack_counter.v_ack_counter._assert_312:precondition1            covered         N             1    0.019 s      
[625] ack_counter.v_ack_counter._assert_313                          cex             Ht            3    2.336 s      
[626] ack_counter.v_ack_counter._assert_313:precondition1            covered         L             3    0.170 s      
[627] ack_counter.v_ack_counter._assert_314                          cex             Ht            5    5.427 s      
[628] ack_counter.v_ack_counter._assert_314:precondition1            covered         L             5    0.411 s      
[629] ack_counter.v_ack_counter._assert_315                          cex             N             2    0.019 s      
[630] ack_counter.v_ack_counter._assert_315:precondition1            covered         N             2    0.019 s      
[631] ack_counter.v_ack_counter._assert_316                          cex             Ht            5    5.427 s      
[632] ack_counter.v_ack_counter._assert_316:precondition1            covered         L             5    0.411 s      
[633] ack_counter.v_ack_counter._assert_317                          cex             Ht            2    1.308 s      
[634] ack_counter.v_ack_counter._assert_317:precondition1            covered         N             2    0.019 s      
[635] ack_counter.v_ack_counter._assert_318                          cex             Ht            4    3.361 s      
[636] ack_counter.v_ack_counter._assert_318:precondition1            covered         L             4    0.192 s      
[637] ack_counter.v_ack_counter._assert_319                          cex             N             1    0.019 s      
[638] ack_counter.v_ack_counter._assert_319:precondition1            covered         N             1    0.019 s      
[639] ack_counter.v_ack_counter._assert_320                          cex             Ht            4    3.454 s      
[640] ack_counter.v_ack_counter._assert_320:precondition1            covered         L             4    0.192 s      
[641] ack_counter.v_ack_counter._assert_321                          cex             Ht            3    2.359 s      
[642] ack_counter.v_ack_counter._assert_321:precondition1            covered         L             3    0.170 s      
[643] ack_counter.v_ack_counter._assert_322                          cex             Bm          274    94.587 s     
[644] ack_counter.v_ack_counter._assert_322:precondition1            covered         Bm          274    94.587 s     
[645] ack_counter.v_ack_counter._assert_323                          cex             Bm          504    254.794 s    
[646] ack_counter.v_ack_counter._assert_323:precondition1            covered         J      500 - 504   2.179 s      
[647] ack_counter.v_ack_counter._assert_324                          cex             Ht            1    0.120 s      
[648] ack_counter.v_ack_counter._assert_324:precondition1            covered         N             1    0.019 s      
[649] ack_counter.v_ack_counter._assert_325                          cex             N             1    0.019 s      
[650] ack_counter.v_ack_counter._assert_325:precondition1            covered         N             1    0.019 s      
[651] ack_counter.v_ack_counter._assert_326                          proven          Hp     Infinite    154.443 s    
[652] ack_counter.v_ack_counter._assert_326:precondition1            covered         B         6 - 7    0.023 s      
[653] ack_counter.v_ack_counter._assert_327                          cex             N             1    0.036 s      
[654] ack_counter.v_ack_counter._assert_327:precondition1            covered         N             1    0.036 s      
[655] ack_counter.v_ack_counter._assert_328                          cex             N             1    0.036 s      
[656] ack_counter.v_ack_counter._assert_328:precondition1            covered         N             1    0.036 s      
[657] ack_counter.v_ack_counter._assert_329                          cex             J      579 - 776   43.667 s     
[658] ack_counter.v_ack_counter._assert_329:precondition1            covered         J      577 - 770   42.403 s     
[659] ack_counter.v_ack_counter._assert_330                          proven          Hp     Infinite    0.778 s      
[660] ack_counter.v_ack_counter._assert_330:precondition1            covered         J      576 - 766   41.576 s     
[661] ack_counter.v_ack_counter._assert_331                          cex             N             1    0.036 s      
[662] ack_counter.v_ack_counter._assert_331:precondition1            covered         N             1    0.036 s      
[663] ack_counter.v_ack_counter._assert_332                          cex             N             1    0.036 s      
[664] ack_counter.v_ack_counter._assert_332:precondition1            covered         N             1    0.036 s      
[665] ack_counter.v_ack_counter._assert_333                          cex             J      507 - 663   17.090 s     
[666] ack_counter.v_ack_counter._assert_333:precondition1            covered         J      504 - 615   9.025 s      
[667] ack_counter.v_ack_counter._assert_334                          cex             J      664 - 838   70.513 s     
[668] ack_counter.v_ack_counter._assert_334:precondition1            covered         J      627 - 801   59.847 s     
[669] ack_counter.v_ack_counter._assert_335                          cex             J      664 - 838   70.513 s     
[670] ack_counter.v_ack_counter._assert_335:precondition1            covered         J      627 - 801   59.847 s     
[671] ack_counter.v_ack_counter._assert_336                          cex             J      664 - 838   70.513 s     
[672] ack_counter.v_ack_counter._assert_336:precondition1            covered         J      627 - 801   59.847 s     
[673] ack_counter.v_ack_counter._assert_337                          cex             J      664 - 838   70.513 s     
[674] ack_counter.v_ack_counter._assert_337:precondition1            covered         J      627 - 801   59.847 s     
[675] ack_counter.v_ack_counter._assert_338                          cex             Bm          399    173.079 s    
[676] ack_counter.v_ack_counter._assert_338:precondition1            covered         Bm          399    173.079 s    
[677] ack_counter.v_ack_counter._assert_339                          cex             Bm          399    172.603 s    
[678] ack_counter.v_ack_counter._assert_339:precondition1            covered         Bm          399    172.603 s    
[679] ack_counter.v_ack_counter._assert_340                          cex             J      507 - 663   17.090 s     
[680] ack_counter.v_ack_counter._assert_340:precondition1            covered         J      504 - 600   7.936 s      
[681] ack_counter.v_ack_counter._assert_341                          cex             Bm          399    172.603 s    
[682] ack_counter.v_ack_counter._assert_341:precondition1            covered         Bm          399    172.603 s    
[683] ack_counter.v_ack_counter._assert_342                          cex             Ht          403    181.237 s    
[684] ack_counter.v_ack_counter._assert_342:precondition1            covered         Ht          403    181.237 s    
[685] ack_counter.v_ack_counter._assert_343                          cex             Ht          402    178.602 s    
[686] ack_counter.v_ack_counter._assert_343:precondition1            covered         Ht          402    178.602 s    
[687] ack_counter.v_ack_counter._assert_344                          cex             J      507 - 663   17.090 s     
[688] ack_counter.v_ack_counter._assert_344:precondition1            covered         J      504 - 602   8.189 s      
[689] ack_counter.v_ack_counter._assert_345                          cex             J      507 - 663   17.090 s     
[690] ack_counter.v_ack_counter._assert_345:precondition1            covered         J      504 - 604   8.415 s      
[691] ack_counter.v_ack_counter._assert_346                          cex             J      507 - 663   17.090 s     
[692] ack_counter.v_ack_counter._assert_346:precondition1            covered         J      504 - 603   8.293 s      
[693] ack_counter.v_ack_counter._assert_347                          cex             J      665 - 838   70.513 s     
[694] ack_counter.v_ack_counter._assert_347:precondition1            covered         J      629 - 802   60.444 s     
[695] ack_counter.v_ack_counter._assert_348                          cex             J      665 - 838   70.513 s     
[696] ack_counter.v_ack_counter._assert_348:precondition1            covered         J      631 - 803   61.157 s     
[697] ack_counter.v_ack_counter._assert_349                          cex             J      665 - 838   70.513 s     
[698] ack_counter.v_ack_counter._assert_349:precondition1            covered         J      631 - 803   61.157 s     
[699] ack_counter.v_ack_counter._assert_350                          cex             Ht          200    57.273 s     
[700] ack_counter.v_ack_counter._assert_350:precondition1            covered         Ht          200    57.273 s     
[701] ack_counter.v_ack_counter._assert_351                          cex             Ht          200    57.673 s     
[702] ack_counter.v_ack_counter._assert_351:precondition1            covered         Bm          200    57.475 s     
[703] ack_counter.v_ack_counter._assert_352                          cex             Ht          200    57.673 s     
[704] ack_counter.v_ack_counter._assert_352:precondition1            covered         Bm          200    57.475 s     
[705] ack_counter.v_ack_counter._assert_353                          cex             Ht          200    57.673 s     
[706] ack_counter.v_ack_counter._assert_353:precondition1            covered         Ht          200    57.273 s     
[707] ack_counter.v_ack_counter._assert_354                          cex             J      665 - 838   70.513 s     
[708] ack_counter.v_ack_counter._assert_354:precondition1            covered         J      634 - 804   61.568 s     
[709] ack_counter.v_ack_counter._assert_355                          proven          Mpcustom4  Infinite  5.145 s    
[710] ack_counter.v_ack_counter._assert_355:precondition1            covered         PRE           2    0.000 s      
[711] ack_counter.v_ack_counter._assert_356                          proven          AM     Infinite    0.433 s      
[712] ack_counter.v_ack_counter._assert_356:precondition1            covered         PRE           5    0.000 s      
[713] ack_counter.v_ack_counter._assert_357                          proven          Hp     Infinite    96.556 s     
[714] ack_counter.v_ack_counter._assert_357:precondition1            covered         PRE           3    0.000 s      
[715] ack_counter.v_ack_counter._assert_358                          proven          Hp     Infinite    0.779 s      
[716] ack_counter.v_ack_counter._assert_358:precondition1            covered         Bm          201    61.137 s     
[717] ack_counter.v_ack_counter._assert_359                          proven          Hp     Infinite    0.779 s      
[718] ack_counter.v_ack_counter._assert_359:precondition1            covered         J      629 - 802   60.444 s     
[719] ack_counter.v_ack_counter._assert_360                          proven          Hp     Infinite    0.779 s      
[720] ack_counter.v_ack_counter._assert_360:precondition1            covered         Ht            1    0.031 s      
[721] ack_counter.v_ack_counter._assert_361                          proven          Hp     Infinite    135.723 s    
[722] ack_counter.v_ack_counter._assert_361:precondition1            covered         PRE           4    0.000 s      
[723] ack_counter.v_ack_counter._assert_362                          cex             J      507 - 663   17.090 s     
[724] ack_counter.v_ack_counter._assert_362:precondition1            covered         J      504 - 605   8.521 s      
[725] ack_counter.v_ack_counter._assert_363                          proven          Hp     Infinite    0.779 s      
[726] ack_counter.v_ack_counter._assert_363:precondition1            covered         Ht            1    0.031 s      
[727] ack_counter.v_ack_counter._assert_364                          proven          N      Infinite    0.035 s      
[728] ack_counter.v_ack_counter._assert_364:precondition1            covered         Bm          196    55.972 s     
[729] ack_counter.v_ack_counter._assert_365                          proven          N      Infinite    0.148 s      
[730] ack_counter.v_ack_counter._assert_365:precondition1            covered         Bm          197    56.426 s     
[731] ack_counter.v_ack_counter._assert_366                          proven          Hp     Infinite    154.443 s    
[732] ack_counter.v_ack_counter._assert_366:precondition1            covered         PRE           5    0.000 s      
[733] ack_counter.v_ack_counter._assert_367                          cex             J      507 - 663   17.090 s     
[734] ack_counter.v_ack_counter._assert_367:precondition1            covered         J      504 - 615   9.025 s      
[735] ack_counter.v_ack_counter._assert_368                          cex             J      507 - 663   17.090 s     
[736] ack_counter.v_ack_counter._assert_368:precondition1            covered         J      504 - 615   9.025 s      
[737] ack_counter.v_ack_counter._assert_369                          cex             J      506 - 663   17.090 s     
[738] ack_counter.v_ack_counter._assert_369:precondition1            covered         J      504 - 613   8.749 s      
[739] ack_counter.v_ack_counter._assert_370                          cex             J      507 - 663   17.090 s     
[740] ack_counter.v_ack_counter._assert_370:precondition1            covered         J      504 - 614   8.852 s      
[741] ack_counter.v_ack_counter._assert_371                          proven          Hp     Infinite    0.779 s      
[742] ack_counter.v_ack_counter._assert_371:precondition1            covered         Bm          400    174.596 s    
[743] ack_counter.v_ack_counter._assert_372                          cex             J      664 - 838   70.513 s     
[744] ack_counter.v_ack_counter._assert_372:precondition1            covered         J      641 - 808   63.606 s     
[745] ack_counter.v_ack_counter._assert_373                          cex             J      507 - 663   17.090 s     
[746] ack_counter.v_ack_counter._assert_373:precondition1            covered         J      504 - 627   9.900 s      
[747] ack_counter.v_ack_counter._assert_374                          cex             J      665 - 838   70.513 s     
[748] ack_counter.v_ack_counter._assert_374:precondition1            covered         J      643 - 809   63.922 s     
[749] ack_counter.v_ack_counter._assert_375                          proven          Hp     Infinite    154.443 s    
[750] ack_counter.v_ack_counter._assert_375:precondition1            covered         PRE           5    0.000 s      
[751] ack_counter.v_ack_counter._assert_376                          cex             J      664 - 838   70.513 s     
[752] ack_counter.v_ack_counter._assert_376:precondition1            covered         J      643 - 810   64.239 s     
[753] ack_counter.v_ack_counter._assert_377                          cex             J      665 - 838   70.513 s     
[754] ack_counter.v_ack_counter._assert_377:precondition1            covered         J      644 - 810   64.239 s     
[755] ack_counter.v_ack_counter._assert_378                          proven          AM     Infinite    0.408 s      
[756] ack_counter.v_ack_counter._assert_378:precondition1            covered         PRE           5    0.000 s      
[757] ack_counter.v_ack_counter._assert_379                          proven          AM     Infinite    0.002 s      
[758] ack_counter.v_ack_counter._assert_379:precondition1            covered         PRE           4    0.000 s      
[759] ack_counter.v_ack_counter._assert_380                          proven          AM     Infinite    0.691 s      
[760] ack_counter.v_ack_counter._assert_380:precondition1            covered         PRE           5    0.000 s      
[761] ack_counter.v_ack_counter._assert_381                          cex             Ht          202    62.067 s     
[762] ack_counter.v_ack_counter._assert_381:precondition1            covered         Bm          202    62.405 s     
[763] ack_counter.v_ack_counter._assert_382                          cex             Bm          203    63.195 s     
[764] ack_counter.v_ack_counter._assert_382:precondition1            covered         Bm          203    63.150 s     
[765] ack_counter.v_ack_counter._assert_383                          proven          PRE    Infinite    0.000 s      
[766] ack_counter.v_ack_counter._assert_383:precondition1            covered         N             1    0.036 s      
[767] ack_counter.v_ack_counter._assert_384                          proven          Hp     Infinite    0.780 s      
[768] ack_counter.v_ack_counter._assert_384:precondition1            covered         Ht            1    0.135 s      
[769] ack_counter.v_ack_counter._assert_385                          proven          PRE    Infinite    0.000 s      
[770] ack_counter.v_ack_counter._assert_385:precondition1            covered         N             1    0.019 s      
[771] ack_counter.v_ack_counter._assert_386                          cex             J      664 - 838   70.513 s     
[772] ack_counter.v_ack_counter._assert_386:precondition1            covered         J      633 - 804   61.568 s     
[773] ack_counter.v_ack_counter._assert_387                          proven          Hp     Infinite    0.780 s      
[774] ack_counter.v_ack_counter._assert_387:precondition1            covered         N             1    0.036 s      
[775] ack_counter.v_ack_counter._assert_388                          cex             Ht          332    118.974 s    
[776] ack_counter.v_ack_counter._assert_388:precondition1            covered         Bm          332    117.976 s    
[777] ack_counter.v_ack_counter._assert_389                          proven          AM     Infinite    0.681 s      
[778] ack_counter.v_ack_counter._assert_389:precondition1            covered         PRE           3    0.000 s      
[779] ack_counter.v_ack_counter._assert_390                          cex             Ht          332    118.974 s    
[780] ack_counter.v_ack_counter._assert_390:precondition1            covered         Bm          332    117.976 s    
[781] ack_counter.v_ack_counter._assert_391                          cex             Ht          332    119.446 s    
[782] ack_counter.v_ack_counter._assert_391:precondition1            covered         Bm          332    117.976 s    
[783] ack_counter.v_ack_counter._assert_392                          cex             Ht          332    119.446 s    
[784] ack_counter.v_ack_counter._assert_392:precondition1            covered         Bm          332    117.976 s    
[785] ack_counter.v_ack_counter._assert_393                          cex             Ht          332    119.446 s    
[786] ack_counter.v_ack_counter._assert_393:precondition1            covered         Bm          332    117.976 s    
[787] ack_counter.v_ack_counter._assert_394                          cex             Ht          332    119.446 s    
[788] ack_counter.v_ack_counter._assert_394:precondition1            covered         Bm          332    117.976 s    
[789] ack_counter.v_ack_counter._assert_395                          cex             Ht          332    119.446 s    
[790] ack_counter.v_ack_counter._assert_395:precondition1            covered         Bm          332    117.976 s    
[791] ack_counter.v_ack_counter._assert_396                          proven          N      Infinite    0.002 s      
[792] ack_counter.v_ack_counter._assert_396:precondition1            covered         Bm          172    42.695 s     
[793] ack_counter.v_ack_counter._assert_397                          cex             J      507 - 666   17.455 s     
[794] ack_counter.v_ack_counter._assert_397:precondition1            covered         J      505 - 666   12.176 s     
[795] ack_counter.v_ack_counter._assert_398                          proven          Hp     Infinite    0.780 s      
[796] ack_counter.v_ack_counter._assert_398:precondition1            covered         N             1    0.019 s      
[797] ack_counter.v_ack_counter._assert_399                          proven          Mpcustom4  Infinite  6.949 s    
[798] ack_counter.v_ack_counter._assert_399:precondition1            covered         PRE           2    0.000 s      
[799] ack_counter.v_ack_counter._assert_400                          cex             Ht          332    119.446 s    
[800] ack_counter.v_ack_counter._assert_400:precondition1            covered         Bm          332    117.976 s    
[801] ack_counter.v_ack_counter._assert_401                          cex             J      544 - 714   31.617 s     
[802] ack_counter.v_ack_counter._assert_401:precondition1            covered         J      505 - 666   12.176 s     
[803] ack_counter.v_ack_counter._assert_402                          proven          Hp     Infinite    0.780 s      
[804] ack_counter.v_ack_counter._assert_402:precondition1            covered         Ht            1    0.103 s      
[805] ack_counter.v_ack_counter._assert_403                          proven          Mpcustom4  Infinite  6.949 s    
[806] ack_counter.v_ack_counter._assert_403:precondition1            covered         Ht          168    40.545 s     
[807] ack_counter.v_ack_counter._assert_404                          proven          Hp     Infinite    0.780 s      
[808] ack_counter.v_ack_counter._assert_404:precondition1            covered         J      505 - 666   12.176 s     
[809] ack_counter.v_ack_counter._assert_405                          cex             Ht          332    119.446 s    
[810] ack_counter.v_ack_counter._assert_405:precondition1            covered         Bm          332    117.976 s    
[811] ack_counter.v_ack_counter._assert_406                          cex             J      544 - 714   31.617 s     
[812] ack_counter.v_ack_counter._assert_406:precondition1            covered         J      505 - 666   12.176 s     
[813] ack_counter.v_ack_counter._assert_407                          cex             J      544 - 714   31.617 s     
[814] ack_counter.v_ack_counter._assert_407:precondition1            covered         J      505 - 666   12.176 s     
[815] ack_counter.v_ack_counter._assert_408                          proven          PRE    Infinite    0.000 s      
[816] ack_counter.v_ack_counter._assert_408:precondition1            covered         Bm          333    132.583 s    
[817] ack_counter.v_ack_counter._assert_409                          proven          AM     Infinite    0.268 s      
[818] ack_counter.v_ack_counter._assert_409:precondition1            covered         PRE           3    0.000 s      
[819] ack_counter.v_ack_counter._assert_410                          cex             Ht          332    119.446 s    
[820] ack_counter.v_ack_counter._assert_410:precondition1            covered         Ht          332    117.992 s    
[821] ack_counter.v_ack_counter._assert_411                          cex             J      664 - 838   70.513 s     
[822] ack_counter.v_ack_counter._assert_411:precondition1            covered         J      658 - 834   68.589 s     
[823] ack_counter.v_ack_counter._assert_412                          cex             J      664 - 838   70.513 s     
[824] ack_counter.v_ack_counter._assert_412:precondition1            covered         J      658 - 834   68.589 s     
[825] ack_counter.v_ack_counter._assert_413                          cex             J      544 - 714   31.617 s     
[826] ack_counter.v_ack_counter._assert_413:precondition1            covered         J      505 - 668   12.501 s     
[827] ack_counter.v_ack_counter._assert_414                          cex             J      544 - 714   31.617 s     
[828] ack_counter.v_ack_counter._assert_414:precondition1            covered         J      505 - 666   12.176 s     
[829] ack_counter.v_ack_counter._assert_415                          proven          Hp     Infinite    0.781 s      
[830] ack_counter.v_ack_counter._assert_415:precondition1            covered         J      658 - 834   68.589 s     
[831] ack_counter.v_ack_counter._assert_416                          cex             J      544 - 714   31.617 s     
[832] ack_counter.v_ack_counter._assert_416:precondition1            covered         J      505 - 666   12.176 s     
[833] ack_counter.v_ack_counter._assert_417                          cex             J      544 - 714   31.617 s     
[834] ack_counter.v_ack_counter._assert_417:precondition1            covered         J      505 - 667   12.344 s     
[835] ack_counter.v_ack_counter._assert_418                          proven          Hp     Infinite    0.781 s      
[836] ack_counter.v_ack_counter._assert_418:precondition1            covered         J      505 - 666   12.176 s     
[837] ack_counter.v_ack_counter._assert_419                          proven          Mpcustom4  Infinite  6.949 s    
[838] ack_counter.v_ack_counter._assert_419:precondition1            covered         Bm          166    39.806 s     
[839] ack_counter.v_ack_counter._assert_420                          proven          Hp     Infinite    0.781 s      
[840] ack_counter.v_ack_counter._assert_420:precondition1            covered         Bm          165    39.501 s     
[841] ack_counter.v_ack_counter._assert_421                          proven          Mpcustom4  Infinite  6.950 s    
[842] ack_counter.v_ack_counter._assert_421:precondition1            covered         Bm          334    133.822 s    
[843] ack_counter.v_ack_counter._assert_422                          cex             J      665 - 838   70.513 s     
[844] ack_counter.v_ack_counter._assert_422:precondition1            covered         J      660 - 835   69.222 s     
[845] ack_counter.v_ack_counter._assert_423                          proven          Hp     Infinite    0.781 s      
[846] ack_counter.v_ack_counter._assert_423:precondition1            covered         Bm          332    117.976 s    
[847] ack_counter.v_ack_counter._assert_424                          proven          Hp     Infinite    0.781 s      
[848] ack_counter.v_ack_counter._assert_424:precondition1            covered         J      498 - 499   1.192 s      
[849] ack_counter.v_ack_counter._assert_425                          cex             J      664 - 838   70.513 s     
[850] ack_counter.v_ack_counter._assert_425:precondition1            covered         J      659 - 835   69.222 s     
[851] ack_counter.v_ack_counter._assert_426                          proven          Hp     Infinite    0.781 s      
[852] ack_counter.v_ack_counter._assert_426:precondition1            covered         J      659 - 835   69.222 s     
[853] ack_counter.v_ack_counter._assert_427                          cex             J      665 - 838   70.513 s     
[854] ack_counter.v_ack_counter._assert_427:precondition1            covered         J      660 - 835   69.222 s     
[855] ack_counter.v_ack_counter._assert_428                          proven          AM     Infinite    0.158 s      
[856] ack_counter.v_ack_counter._assert_428:precondition1            covered         PRE           3    0.000 s      
[857] ack_counter.v_ack_counter._assert_429                          proven          N      Infinite    0.005 s      
[858] ack_counter.v_ack_counter._assert_429:precondition1            covered         Bm          170    41.561 s     
[859] ack_counter.v_ack_counter._assert_430                          proven          Hp     Infinite    0.782 s      
[860] ack_counter.v_ack_counter._assert_430:precondition1            covered         PRE           1    0.000 s      
[861] ack_counter.v_ack_counter._assert_431                          cex             J      665 - 838   70.513 s     
[862] ack_counter.v_ack_counter._assert_431:precondition1            covered         J      661 - 836   69.560 s     
[863] ack_counter.v_ack_counter._assert_432                          cex             J      665 - 838   70.513 s     
[864] ack_counter.v_ack_counter._assert_432:precondition1            covered         J      661 - 836   69.560 s     
[865] ack_counter.v_ack_counter._assert_433                          proven          Mpcustom4  Infinite  6.950 s    
[866] ack_counter.v_ack_counter._assert_433:precondition1            covered         PRE           2    0.000 s      
[867] ack_counter.v_ack_counter._assert_434                          proven          PRE    Infinite    0.000 s      
[868] ack_counter.v_ack_counter._assert_434:precondition1            covered         Bm          167    40.169 s     
[869] ack_counter.v_ack_counter._assert_435                          proven          AM     Infinite    0.641 s      
[870] ack_counter.v_ack_counter._assert_435:precondition1            covered         PRE           4    0.000 s      
[871] ack_counter.v_ack_counter._assert_436                          proven          AM     Infinite    0.115 s      
[872] ack_counter.v_ack_counter._assert_436:precondition1            covered         PRE           3    0.000 s      
[873] ack_counter.v_ack_counter._assert_437                          cex             J      665 - 838   70.513 s     
[874] ack_counter.v_ack_counter._assert_437:precondition1            covered         J      662 - 837   69.904 s     
[875] ack_counter.v_ack_counter._assert_438                          proven          Hp     Infinite    0.782 s      
[876] ack_counter.v_ack_counter._assert_438:precondition1            covered         Ht          335    135.568 s    
[877] ack_counter.v_ack_counter._assert_439                          cex             Bm          502    249.753 s    
[878] ack_counter.v_ack_counter._assert_439:precondition1            covered         J      498 - 502   1.692 s      
[879] ack_counter.v_ack_counter._assert_440                          proven          Hp     Infinite    96.556 s     
[880] ack_counter.v_ack_counter._assert_440:precondition1            covered         Bm          337    139.794 s    
[881] ack_counter.v_ack_counter._assert_441                          proven          Hp     Infinite    154.443 s    
[882] ack_counter.v_ack_counter._assert_441:precondition1            covered         Bm          167    40.169 s     
[883] ack_counter.v_ack_counter._assert_442                          proven          N      Infinite    0.573 s      
[884] ack_counter.v_ack_counter._assert_442:precondition1            covered         Ht          168    40.545 s     
[885] ack_counter.v_ack_counter._assert_443                          proven          Hp     Infinite    154.444 s    
[886] ack_counter.v_ack_counter._assert_443:precondition1            covered         PRE           5    0.000 s      
[887] ack_counter.v_ack_counter._assert_444                          cex             Bm          502    249.753 s    
[888] ack_counter.v_ack_counter._assert_444:precondition1            covered         J      498 - 502   1.692 s      
[889] ack_counter.v_ack_counter._assert_445                          proven          Hp     Infinite    0.782 s      
[890] ack_counter.v_ack_counter._assert_445:precondition1            covered         J      498 - 502   1.692 s      
[891] ack_counter.v_ack_counter._assert_446                          proven          Hp     Infinite    135.724 s    
[892] ack_counter.v_ack_counter._assert_446:precondition1            covered         Bm          169    41.231 s     
[893] ack_counter.v_ack_counter._assert_447                          proven          Hp     Infinite    154.444 s    
[894] ack_counter.v_ack_counter._assert_447:precondition1            covered         Bm          169    41.231 s     
[895] ack_counter.v_ack_counter._assert_448                          cex             Bm          502    249.753 s    
[896] ack_counter.v_ack_counter._assert_448:precondition1            covered         J      498 - 502   1.692 s      
[897] ack_counter.v_ack_counter._assert_449                          proven          Hp     Infinite    0.782 s      
[898] ack_counter.v_ack_counter._assert_449:precondition1            covered         PRE           1    0.000 s      
[899] ack_counter.v_ack_counter._assert_450                          proven          Mpcustom4  Infinite  6.951 s    
[900] ack_counter.v_ack_counter._assert_450:precondition1            covered         PRE           2    0.000 s      
[901] ack_counter.v_ack_counter._assert_451                          cex             Bm          502    249.753 s    
[902] ack_counter.v_ack_counter._assert_451:precondition1            covered         J      498 - 502   1.692 s      
[903] ack_counter.v_ack_counter._assert_452                          cex             Ht            1    0.053 s      
[904] ack_counter.v_ack_counter._assert_452:precondition1            covered         N             1    0.019 s      
[905] ack_counter.v_ack_counter._assert_453                          cex             N             1    0.019 s      
[906] ack_counter.v_ack_counter._assert_453:precondition1            covered         N             1    0.019 s      
[907] ack_counter.v_ack_counter._assert_454                          proven          Hp     Infinite    154.444 s    
[908] ack_counter.v_ack_counter._assert_454:precondition1            covered         PRE           5    0.000 s      
[909] ack_counter.v_ack_counter._assert_455                          cex             J      544 - 714   31.617 s     
[910] ack_counter.v_ack_counter._assert_455:precondition1            covered         J      505 - 671   12.990 s     
[911] ack_counter.v_ack_counter._assert_456                          proven          Hp     Infinite    0.782 s      
[912] ack_counter.v_ack_counter._assert_456:precondition1            covered         N             1    0.019 s      
[913] ack_counter.v_ack_counter._assert_457                          proven          Hp     Infinite    0.783 s      
[914] ack_counter.v_ack_counter._assert_457:precondition1            covered         Ht            1    0.152 s      
[915] ack_counter.v_ack_counter._assert_458                          cex             Ht            1    0.053 s      
[916] ack_counter.v_ack_counter._assert_458:precondition1            covered         N             1    0.019 s      
[917] ack_counter.v_ack_counter._assert_459                          cex             N             1    0.019 s      
[918] ack_counter.v_ack_counter._assert_459:precondition1            covered         N             1    0.019 s      
[919] ack_counter.v_ack_counter._assert_460                          proven          Hp     Infinite    0.783 s      
[920] ack_counter.v_ack_counter._assert_460:precondition1            covered         Ht            1    0.103 s      
[921] ack_counter.v_ack_counter._assert_461                          proven          Hp     Infinite    0.783 s      
[922] ack_counter.v_ack_counter._assert_461:precondition1            covered         J      649 - 821   65.999 s     
[923] ack_counter.v_ack_counter._assert_462                          cex             J      544 - 714   31.617 s     
[924] ack_counter.v_ack_counter._assert_462:precondition1            covered         J      506 - 688   14.719 s     
[925] ack_counter.v_ack_counter._assert_463                          proven          PRE    Infinite    0.000 s      
[926] ack_counter.v_ack_counter._assert_463:precondition1            covered         N             1    0.019 s      
[927] ack_counter.v_ack_counter._assert_464                          proven          Hp     Infinite    0.783 s      
[928] ack_counter.v_ack_counter._assert_464:precondition1            covered         J      505 - 654   11.614 s     
[929] ack_counter.v_ack_counter._assert_465                          proven          Hp     Infinite    0.783 s      
[930] ack_counter.v_ack_counter._assert_465:precondition1            covered         Ht            1    0.103 s      
[931] ack_counter.v_ack_counter._assert_466                          proven          Hp     Infinite    0.784 s      
[932] ack_counter.v_ack_counter._assert_466:precondition1            covered         Bm            1    0.304 s      
[933] ack_counter.v_ack_counter._assert_467                          proven          Hp     Infinite    0.784 s      
[934] ack_counter.v_ack_counter._assert_467:precondition1            covered         J      501 - 517   3.467 s      
[935] ack_counter.v_ack_counter._assert_468                          cex             J      664 - 838   70.513 s     
[936] ack_counter.v_ack_counter._assert_468:precondition1            covered         J      662 - 837   69.904 s     
[937] ack_counter.v_ack_counter._assert_469                          cex             J      507 - 549   17.090 s     
[938] ack_counter.v_ack_counter._assert_469:precondition1            covered         J      501 - 532   4.136 s      
[939] ack_counter.v_ack_counter._assert_470                          proven          Hp     Infinite    0.784 s      
[940] ack_counter.v_ack_counter._assert_470:precondition1            covered         N             1    0.019 s      
[941] ack_counter.v_ack_counter._assert_471                          proven          Hp     Infinite    0.784 s      
[942] ack_counter.v_ack_counter._assert_471:precondition1            covered         Bm            1    0.304 s      
[943] ack_counter.v_ack_counter._assert_472                          cex             Ht            1    0.031 s      
[944] ack_counter.v_ack_counter._assert_472:precondition1            covered         Ht            1    0.031 s      
[945] ack_counter.v_ack_counter._assert_473                          cex             Ht            1    0.031 s      
[946] ack_counter.v_ack_counter._assert_473:precondition1            covered         Ht            1    0.031 s      
[947] ack_counter.v_ack_counter._assert_474                          proven          Hp     Infinite    0.784 s      
[948] ack_counter.v_ack_counter._assert_474:precondition1            covered         Bm            1    0.304 s      
[949] ack_counter.v_ack_counter._assert_475                          proven          Hp     Infinite    135.724 s    
[950] ack_counter.v_ack_counter._assert_475:precondition1            covered         Bm          183    44.957 s     
[951] ack_counter.v_ack_counter._assert_476                          proven          Hp     Infinite    0.784 s      
[952] ack_counter.v_ack_counter._assert_476:precondition1            covered         J      500 - 506   2.534 s      
[953] ack_counter.v_ack_counter._assert_477                          proven          Hp     Infinite    0.785 s      
[954] ack_counter.v_ack_counter._assert_477:precondition1            covered         Ht            1    0.053 s      
[955] ack_counter.v_ack_counter._assert_478                          cex             Bm          261    88.195 s     
[956] ack_counter.v_ack_counter._assert_478:precondition1            covered         Bm          261    88.195 s     
[957] ack_counter.v_ack_counter._assert_479                          proven          Mpcustom4  Infinite  6.951 s    
[958] ack_counter.v_ack_counter._assert_479:precondition1            covered         Bm          261    88.195 s     
[959] ack_counter.v_ack_counter._assert_480                          proven          Hp     Infinite    0.785 s      
[960] ack_counter.v_ack_counter._assert_480:precondition1            covered         Ht            1    0.152 s      
[961] ack_counter.v_ack_counter._assert_481                          proven          Hp     Infinite    0.785 s      
[962] ack_counter.v_ack_counter._assert_481:precondition1            covered         Ht            1    0.053 s      
[963] ack_counter.v_ack_counter._assert_482                          cex             Bm          254    81.635 s     
[964] ack_counter.v_ack_counter._assert_482:precondition1            covered         Bm          254    81.635 s     
[965] ack_counter.v_ack_counter._assert_483                          cex             Bm          503    252.045 s    
[966] ack_counter.v_ack_counter._assert_483:precondition1            covered         J      499 - 503   1.988 s      
[967] ack_counter.v_ack_counter._assert_484                          cex             Bm          255    83.021 s     
[968] ack_counter.v_ack_counter._assert_484:precondition1            covered         Bm          255    83.021 s     
[969] ack_counter.v_ack_counter._assert_485                          proven          Mpcustom4  Infinite  6.958 s    
[970] ack_counter.v_ack_counter._assert_485:precondition1            covered         J      500 - 507   2.619 s      
[971] ack_counter.v_ack_counter._assert_486                          cex             N             1    0.036 s      
[972] ack_counter.v_ack_counter._assert_486:precondition1            covered         N             1    0.036 s      
[973] ack_counter.v_ack_counter._assert_487                          cex             N             1    0.036 s      
[974] ack_counter.v_ack_counter._assert_487:precondition1            covered         N             1    0.036 s      
[975] ack_counter.v_ack_counter._assert_488                          cex             J      507 - 512   19.334 s     
[976] ack_counter.v_ack_counter._assert_488:precondition1            covered         J      500 - 507   2.619 s      
[977] ack_counter.v_ack_counter._assert_489                          cex             Bm          503    252.045 s    
[978] ack_counter.v_ack_counter._assert_489:precondition1            covered         J      499 - 503   1.988 s      
[979] ack_counter.v_ack_counter._assert_490                          proven          AM     Infinite    0.001 s      
[980] ack_counter.v_ack_counter._assert_490:precondition1            covered         PRE           4    0.000 s      
[981] ack_counter.v_ack_counter._assert_491                          proven          Hp     Infinite    0.785 s      
[982] ack_counter.v_ack_counter._assert_491:precondition1            covered         Ht            1    0.120 s      
[983] ack_counter.v_ack_counter._assert_492                          proven          PRE    Infinite    0.000 s      
[984] ack_counter.v_ack_counter._assert_492:precondition1            covered         N             1    0.036 s      
[985] ack_counter.v_ack_counter._assert_493                          cex             Bm          252    77.273 s     
[986] ack_counter.v_ack_counter._assert_493:precondition1            covered         Bm          252    76.939 s     
[987] ack_counter.v_ack_counter._assert_494                          proven          Hp     Infinite    0.786 s      
[988] ack_counter.v_ack_counter._assert_494:precondition1            covered         N             1    0.036 s      
[989] ack_counter.v_ack_counter._assert_495                          cex             Bm          503    252.045 s    
[990] ack_counter.v_ack_counter._assert_495:precondition1            covered         J      499 - 503   1.988 s      
[991] ack_counter.v_ack_counter._assert_496                          cex             B         3 - 4    0.016 s      
[992] ack_counter.v_ack_counter._assert_496:precondition1            covered         N         2 - 4    0.026 s      
[993] ack_counter.v_ack_counter._assert_497                          proven          Mpcustom4  Infinite  6.959 s    
[994] ack_counter.v_ack_counter._assert_497:precondition1            covered         N         2 - 4    0.026 s      
[995] ack_counter.v_ack_counter._assert_498                          cex             J      703 - 874   82.496 s     
[996] ack_counter.v_ack_counter._assert_498:precondition1            covered         J      701 - 873   81.757 s     
[997] ack_counter.v_ack_counter._assert_499                          cex             Ht            3    2.479 s      
[998] ack_counter.v_ack_counter._assert_499:precondition1            covered         L             3    0.170 s      
[999] ack_counter.v_ack_counter._assert_500                          cex             Ht            4    3.613 s      
[1000] ack_counter.v_ack_counter._assert_500:precondition1           covered         L             4    0.192 s      
[1001] ack_counter.v_ack_counter._assert_501                         cex             Ht            5    5.427 s      
[1002] ack_counter.v_ack_counter._assert_501:precondition1           covered         L             5    0.411 s      
[1003] ack_counter.v_ack_counter._assert_502                         cex             N             2    0.019 s      
[1004] ack_counter.v_ack_counter._assert_502:precondition1           covered         N             2    0.019 s      
[1005] ack_counter.v_ack_counter._assert_503                         cex             Ht            5    5.427 s      
[1006] ack_counter.v_ack_counter._assert_503:precondition1           covered         L             5    0.411 s      
[1007] ack_counter.v_ack_counter._assert_504                         cex             Ht            3    2.479 s      
[1008] ack_counter.v_ack_counter._assert_504:precondition1           covered         L             3    0.170 s      
[1009] ack_counter.v_ack_counter._assert_505                         cex             Ht            2    1.308 s      
[1010] ack_counter.v_ack_counter._assert_505:precondition1           covered         N             2    0.019 s      
[1011] ack_counter.v_ack_counter._assert_506                         cex             Ht            4    3.613 s      
[1012] ack_counter.v_ack_counter._assert_506:precondition1           covered         L             4    0.192 s      
[1013] ack_counter.v_ack_counter._assert_507                         cex             Bm          503    252.045 s    
[1014] ack_counter.v_ack_counter._assert_507:precondition1           covered         J      499 - 503   1.988 s      
[1015] ack_counter.v_ack_counter._assert_508                         cex             J      578 - 776   43.667 s     
[1016] ack_counter.v_ack_counter._assert_508:precondition1           covered         J      570 - 752   38.783 s     
[1017] ack_counter.v_ack_counter._assert_509                         cex             J      578 - 776   43.667 s     
[1018] ack_counter.v_ack_counter._assert_509:precondition1           covered         J      570 - 752   38.783 s     
[1019] ack_counter.v_ack_counter._assert_510                         cex             J      578 - 776   43.667 s     
[1020] ack_counter.v_ack_counter._assert_510:precondition1           covered         J      570 - 752   38.783 s     
[1021] ack_counter.v_ack_counter._assert_511                         proven          PRE    Infinite    0.000 s      
[1022] ack_counter.v_ack_counter._assert_511:precondition1           covered         N             1    0.019 s      
[1023] ack_counter.v_ack_counter._assert_512                         cex             Ht            3    2.407 s      
[1024] ack_counter.v_ack_counter._assert_512:precondition1           covered         B             3    0.023 s      
[1025] ack_counter.v_ack_counter._assert_513                         cex             Ht            5    5.372 s      
[1026] ack_counter.v_ack_counter._assert_513:precondition1           covered         B             5    0.023 s      
[1027] ack_counter.v_ack_counter._assert_514                         cex             Ht            2    1.246 s      
[1028] ack_counter.v_ack_counter._assert_514:precondition1           covered         Ht            2    1.246 s      
[1029] ack_counter.v_ack_counter._assert_515                         cex             Ht            4    3.643 s      
[1030] ack_counter.v_ack_counter._assert_515:precondition1           covered         B             4    0.023 s      
[1031] ack_counter.v_ack_counter._assert_516                         cex             Ht            5    5.372 s      
[1032] ack_counter.v_ack_counter._assert_516:precondition1           covered         B             5    0.023 s      
[1033] ack_counter.v_ack_counter._assert_517                         cex             Ht            2    1.286 s      
[1034] ack_counter.v_ack_counter._assert_517:precondition1           covered         Ht            2    1.246 s      
[1035] ack_counter.v_ack_counter._assert_518                         cex             B         4 - 6    0.023 s      
[1036] ack_counter.v_ack_counter._assert_518:precondition1           covered         B             4    0.023 s      
[1037] ack_counter.v_ack_counter._assert_519                         cex             B         3 - 5    0.023 s      
[1038] ack_counter.v_ack_counter._assert_519:precondition1           covered         B             3    0.023 s      
[1039] ack_counter.v_ack_counter._assert_520                         proven          Mpcustom4  Infinite  6.959 s    
[1040] ack_counter.v_ack_counter._assert_520:precondition1           covered         Bm          374    158.309 s    
[1041] ack_counter.v_ack_counter._assert_521                         proven          Hp     Infinite    96.557 s     
[1042] ack_counter.v_ack_counter._assert_521:precondition1           covered         Bm          374    158.309 s    
[1043] ack_counter.v_ack_counter._assert_522                         proven          Hp     Infinite    0.786 s      
[1044] ack_counter.v_ack_counter._assert_522:precondition1           covered         Bm          252    76.939 s     
[1045] ack_counter.v_ack_counter._assert_523                         proven          Hp     Infinite    0.786 s      
[1046] ack_counter.v_ack_counter._assert_523:precondition1           covered         PRE           1    0.000 s      
[1047] ack_counter.v_ack_counter._assert_524                         cex             J      578 - 776   43.667 s     
[1048] ack_counter.v_ack_counter._assert_524:precondition1           covered         J      570 - 752   38.783 s     
[1049] ack_counter.v_ack_counter._assert_525                         cex             Ht          252    76.923 s     
[1050] ack_counter.v_ack_counter._assert_525:precondition1           covered         Bm          252    76.939 s     
[1051] ack_counter.v_ack_counter._assert_526                         cex             Ht          252    76.923 s     
[1052] ack_counter.v_ack_counter._assert_526:precondition1           covered         Bm          252    76.939 s     
[1053] ack_counter.v_ack_counter._assert_527                         cex             Ht          252    76.923 s     
[1054] ack_counter.v_ack_counter._assert_527:precondition1           covered         Bm          252    76.939 s     
[1055] ack_counter.v_ack_counter._assert_528                         cex             J      507 - 663   17.090 s     
[1056] ack_counter.v_ack_counter._assert_528:precondition1           covered         J      504 - 629   10.349 s     
[1057] ack_counter.v_ack_counter._assert_529                         cex             J      507 - 663   17.090 s     
[1058] ack_counter.v_ack_counter._assert_529:precondition1           covered         J      504 - 627   9.900 s      
[1059] ack_counter.v_ack_counter._assert_530                         cex             J      507 - 663   17.090 s     
[1060] ack_counter.v_ack_counter._assert_530:precondition1           covered         J      504 - 628   10.208 s     
[1061] ack_counter.v_ack_counter._assert_531                         proven          N      Infinite    0.249 s      
[1062] ack_counter.v_ack_counter._assert_531:precondition1           covered         Bm          247    74.042 s     
[1063] ack_counter.v_ack_counter._assert_532                         cex             Bm          502    249.753 s    
[1064] ack_counter.v_ack_counter._assert_532:precondition1           covered         J      498 - 502   1.692 s      
[1065] ack_counter.v_ack_counter._assert_533                         proven          Hp     Infinite    0.786 s      
[1066] ack_counter.v_ack_counter._assert_533:precondition1           covered         Ht            1    0.103 s      
[1067] ack_counter.v_ack_counter._assert_534                         proven          Hp     Infinite    0.786 s      
[1068] ack_counter.v_ack_counter._assert_534:precondition1           covered         J      498 - 503   1.988 s      
[1069] ack_counter.v_ack_counter._assert_535                         proven          Hp     Infinite    0.787 s      
[1070] ack_counter.v_ack_counter._assert_535:precondition1           covered         J      570 - 752   38.783 s     
[1071] ack_counter.v_ack_counter._assert_536                         proven          Hp     Infinite    0.787 s      
[1072] ack_counter.v_ack_counter._assert_536:precondition1           covered         J      707 - 877   83.177 s     
[1073] ack_counter.v_ack_counter._assert_537                         proven          Mpcustom4  Infinite  6.959 s    
[1074] ack_counter.v_ack_counter._assert_537:precondition1           covered         Ht          127    28.038 s     
[1075] ack_counter.v_ack_counter._assert_538                         proven          Mpcustom4  Infinite  199.163 s  
[1076] ack_counter.v_ack_counter._assert_538:precondition1           covered         PRE           3    0.000 s      
[1077] ack_counter.v_ack_counter._assert_539                         proven          PRE    Infinite    0.000 s      
[1078] ack_counter.v_ack_counter._assert_539:precondition1           covered         Bm          127    28.265 s     
[1079] ack_counter.v_ack_counter._assert_540                         cex             Bm          378    160.341 s    
[1080] ack_counter.v_ack_counter._assert_540:precondition1           covered         Bm          378    159.895 s    
[1081] ack_counter.v_ack_counter._assert_541                         proven          Mpcustom4  Infinite  6.959 s    
[1082] ack_counter.v_ack_counter._assert_541:precondition1           covered         PRE           2    0.000 s      
[1083] ack_counter.v_ack_counter._assert_542                         cex             Bm          378    160.341 s    
[1084] ack_counter.v_ack_counter._assert_542:precondition1           covered         Bm          378    159.895 s    
[1085] ack_counter.v_ack_counter._assert_543                         proven          Hp     Infinite    0.787 s      
[1086] ack_counter.v_ack_counter._assert_543:precondition1           covered         Bm          378    159.895 s    
[1087] ack_counter.v_ack_counter._assert_544                         proven          Mpcustom4  Infinite  199.164 s  
[1088] ack_counter.v_ack_counter._assert_544:precondition1           covered         PRE           4    0.000 s      
[1089] ack_counter.v_ack_counter._assert_545                         cex             Bm          378    160.341 s    
[1090] ack_counter.v_ack_counter._assert_545:precondition1           covered         Bm          378    159.895 s    
[1091] ack_counter.v_ack_counter._assert_546                         cex             J      507 - 549   17.638 s     
[1092] ack_counter.v_ack_counter._assert_546:precondition1           covered         J      501 - 535   4.329 s      
[1093] ack_counter.v_ack_counter._assert_547                         cex             J      506 - 663   17.090 s     
[1094] ack_counter.v_ack_counter._assert_547:precondition1           covered         J      504 - 624   9.685 s      
[1095] ack_counter.v_ack_counter._assert_548                         cex             J      506 - 663   17.090 s     
[1096] ack_counter.v_ack_counter._assert_548:precondition1           covered         J      504 - 627   9.900 s      
[1097] ack_counter.v_ack_counter._assert_549                         proven          Hp     Infinite    0.787 s      
[1098] ack_counter.v_ack_counter._assert_549:precondition1           covered         Ht          126    27.488 s     
[1099] ack_counter.v_ack_counter._assert_550                         cex             Bm          502    249.753 s    
[1100] ack_counter.v_ack_counter._assert_550:precondition1           covered         J      498 - 502   1.692 s      
[1101] ack_counter.v_ack_counter._assert_551                         cex             J      807 - 880   106.947 s    
[1102] ack_counter.v_ack_counter._assert_551:precondition1           covered         J      709 - 878   83.577 s     
[1103] ack_counter.v_ack_counter._assert_552                         proven          Hp     Infinite    0.787 s      
[1104] ack_counter.v_ack_counter._assert_552:precondition1           covered         J      504 - 628   10.208 s     
[1105] ack_counter.v_ack_counter._assert_553                         proven          AM     Infinite    0.771 s      
[1106] ack_counter.v_ack_counter._assert_553:precondition1           covered         PRE           5    0.000 s      
[1107] ack_counter.v_ack_counter._assert_554                         proven          Hp     Infinite    96.557 s     
[1108] ack_counter.v_ack_counter._assert_554:precondition1           covered         Ht          128    28.535 s     
[1109] ack_counter.v_ack_counter._assert_555                         cex             J      579 - 776   43.667 s     
[1110] ack_counter.v_ack_counter._assert_555:precondition1           covered         J      574 - 754   39.484 s     
[1111] ack_counter.v_ack_counter._assert_556                         cex             J      579 - 776   43.667 s     
[1112] ack_counter.v_ack_counter._assert_556:precondition1           covered         J      576 - 756   40.123 s     
[1113] ack_counter.v_ack_counter._assert_557                         cex             J      579 - 776   43.667 s     
[1114] ack_counter.v_ack_counter._assert_557:precondition1           covered         J      576 - 755   39.736 s     
[1115] ack_counter.v_ack_counter._assert_558                         proven          Hp     Infinite    0.787 s      
[1116] ack_counter.v_ack_counter._assert_558:precondition1           covered         J      498 - 502   1.692 s      
[1117] ack_counter.v_ack_counter._assert_559                         cex             J      578 - 776   43.667 s     
[1118] ack_counter.v_ack_counter._assert_559:precondition1           covered         J      572 - 753   39.162 s     
[1119] ack_counter.v_ack_counter._assert_560                         proven          Hp     Infinite    0.788 s      
[1120] ack_counter.v_ack_counter._assert_560:precondition1           covered         J      570 - 752   38.783 s     
[1121] ack_counter.v_ack_counter._assert_561                         proven          Hp     Infinite    0.788 s      
[1122] ack_counter.v_ack_counter._assert_561:precondition1           covered         J      503 - 627   9.900 s      
[1123] ack_counter.v_ack_counter._assert_562                         proven          Hp     Infinite    0.788 s      
[1124] ack_counter.v_ack_counter._assert_562:precondition1           covered         J      707 - 877   83.177 s     
[1125] ack_counter.v_ack_counter._assert_563                         proven          PRE    Infinite    0.000 s      
[1126] ack_counter.v_ack_counter._assert_563:precondition1           covered         Bm          377    159.234 s    
[1127] ack_counter.v_ack_counter._assert_564                         cex             Bm          497    239.428 s    
[1128] ack_counter.v_ack_counter._assert_564:precondition1           covered         Bm          497    239.428 s    
[1129] ack_counter.v_ack_counter._assert_565                         proven          Mpcustom4  Infinite  6.960 s    
[1130] ack_counter.v_ack_counter._assert_565:precondition1           covered         Bm          249    74.729 s     
[1131] ack_counter.v_ack_counter._assert_566                         proven          Hp     Infinite    0.788 s      
[1132] ack_counter.v_ack_counter._assert_566:precondition1           covered         PRE           1    0.000 s      
[1133] ack_counter.v_ack_counter._assert_567                         cex             Bm          502    249.753 s    
[1134] ack_counter.v_ack_counter._assert_567:precondition1           covered         J      498 - 502   1.692 s      
[1135] ack_counter.v_ack_counter._assert_568                         proven          Hp     Infinite    0.788 s      
[1136] ack_counter.v_ack_counter._assert_568:precondition1           covered         Bm          252    76.939 s     
[1137] ack_counter.v_ack_counter._assert_569                         cex             Bm          502    249.753 s    
[1138] ack_counter.v_ack_counter._assert_569:precondition1           covered         J      498 - 502   1.692 s      
[1139] ack_counter.v_ack_counter._assert_570                         cex             J      807 - 880   106.947 s    
[1140] ack_counter.v_ack_counter._assert_570:precondition1           covered         J      711 - 879   83.812 s     
[1141] ack_counter.v_ack_counter._assert_571                         cex             J      807 - 880   106.947 s    
[1142] ack_counter.v_ack_counter._assert_571:precondition1           covered         J      711 - 879   83.812 s     
[1143] ack_counter.v_ack_counter._assert_572                         cex             J      808 - 880   106.947 s    
[1144] ack_counter.v_ack_counter._assert_572:precondition1           covered         J      711 - 879   83.812 s     
[1145] ack_counter.v_ack_counter._assert_573                         cex             Bm          504    254.794 s    
[1146] ack_counter.v_ack_counter._assert_573:precondition1           covered         J      500 - 504   2.179 s      
[1147] ack_counter.v_ack_counter._assert_574                         proven          Hp     Infinite    154.444 s    
[1148] ack_counter.v_ack_counter._assert_574:precondition1           covered         Ht          129    28.956 s     
[1149] ack_counter.v_ack_counter._assert_575                         proven          Hp     Infinite    135.724 s    
[1150] ack_counter.v_ack_counter._assert_575:precondition1           covered         Ht          129    28.956 s     
[1151] ack_counter.v_ack_counter._assert_576                         cex             J      807 - 880   106.947 s    
[1152] ack_counter.v_ack_counter._assert_576:precondition1           covered         J      709 - 878   83.577 s     
[1153] ack_counter.v_ack_counter._assert_577                         cex             Bm          497    238.831 s    
[1154] ack_counter.v_ack_counter._assert_577:precondition1           covered         Bm          497    238.831 s    
[1155] ack_counter.v_ack_counter._assert_578                         proven          N      Infinite    0.076 s      
[1156] ack_counter.v_ack_counter._assert_578:precondition1           covered         Bm          123    27.022 s     
[1157] ack_counter.v_ack_counter._assert_579                         proven          Mpcustom4  Infinite  7.205 s    
[1158] ack_counter.v_ack_counter._assert_579:precondition1           covered         Ht          125    27.400 s     
[1159] ack_counter.v_ack_counter._assert_580                         proven          AM     Infinite    0.892 s      
[1160] ack_counter.v_ack_counter._assert_580:precondition1           covered         B         6 - 7    0.023 s      
[1161] ack_counter.v_ack_counter._assert_581                         cex             Ht          253    80.770 s     
[1162] ack_counter.v_ack_counter._assert_581:precondition1           covered         Bm          253    80.750 s     
[1163] ack_counter.v_ack_counter._assert_582                         cex             Bm          256    85.347 s     
[1164] ack_counter.v_ack_counter._assert_582:precondition1           covered         Bm          256    84.037 s     
[1165] ack_counter.v_ack_counter._assert_583                         cex             N             1    0.036 s      
[1166] ack_counter.v_ack_counter._assert_583:precondition1           covered         N             1    0.036 s      
[1167] ack_counter.v_ack_counter._assert_584                         cex             N             1    0.036 s      
[1168] ack_counter.v_ack_counter._assert_584:precondition1           covered         N             1    0.036 s      
[1169] ack_counter.v_ack_counter._assert_585                         cex             Bm          255    83.384 s     
[1170] ack_counter.v_ack_counter._assert_585:precondition1           covered         Bm          255    83.021 s     
[1171] ack_counter.v_ack_counter._assert_586                         cex             Bm          256    84.370 s     
[1172] ack_counter.v_ack_counter._assert_586:precondition1           covered         Bm          256    84.037 s     
[1173] ack_counter.v_ack_counter._assert_587                         cex             Bm          254    81.945 s     
[1174] ack_counter.v_ack_counter._assert_587:precondition1           covered         Bm          254    81.635 s     
[1175] ack_counter.v_ack_counter._assert_588                         cex             Bm          253    80.585 s     
[1176] ack_counter.v_ack_counter._assert_588:precondition1           covered         Bm          253    80.585 s     
[1177] ack_counter.v_ack_counter._assert_589                         cex             Bm          255    83.384 s     
[1178] ack_counter.v_ack_counter._assert_589:precondition1           covered         Bm          255    83.021 s     
[1179] ack_counter.v_ack_counter._assert_590                         cex             N             2    0.036 s      
[1180] ack_counter.v_ack_counter._assert_590:precondition1           covered         N             2    0.036 s      
[1181] ack_counter.v_ack_counter._assert_591                         cex             Bm          254    82.482 s     
[1182] ack_counter.v_ack_counter._assert_591:precondition1           covered         Bm          254    81.635 s     
[1183] ack_counter.v_ack_counter._assert_592                         cex             N             2    0.019 s      
[1184] ack_counter.v_ack_counter._assert_592:precondition1           covered         N             2    0.019 s      
[1185] ack_counter.v_ack_counter._assert_593                         cex             N             2    0.036 s      
[1186] ack_counter.v_ack_counter._assert_593:precondition1           covered         N             2    0.036 s      
[1187] ack_counter.v_ack_counter._assert_594                         cex             Bm          253    80.959 s     
[1188] ack_counter.v_ack_counter._assert_594:precondition1           covered         Bm          253    80.585 s     
[1189] ack_counter.v_ack_counter._assert_595                         proven          Mpcustom4  Infinite  7.205 s    
[1190] ack_counter.v_ack_counter._assert_595:precondition1           covered         N             2    0.019 s      
[1191] ack_counter.v_ack_counter._assert_596                         proven          Mpcustom4  Infinite  7.206 s    
[1192] ack_counter.v_ack_counter._assert_596:precondition1           covered         Bm          253    80.750 s     
[1193] ack_counter.v_ack_counter._assert_597                         cex             J      808 - 880   106.947 s    
[1194] ack_counter.v_ack_counter._assert_597:precondition1           covered         J      711 - 879   83.812 s     
[1195] ack_counter.v_ack_counter._assert_598                         cex             Bm          497    237.232 s    
[1196] ack_counter.v_ack_counter._assert_598:precondition1           covered         Bm          497    237.232 s    
[1197] ack_counter.v_ack_counter._assert_599                         proven          Mpcustom4  Infinite  7.206 s    
[1198] ack_counter.v_ack_counter._assert_599:precondition1           covered         PRE           2    0.000 s      
[1199] ack_counter.v_ack_counter._assert_600                         cex             Bm          274    94.587 s     
[1200] ack_counter.v_ack_counter._assert_600:precondition1           covered         Bm          274    94.587 s     
[1201] ack_counter.v_ack_counter._assert_601                         proven          Hp     Infinite    154.444 s    
[1202] ack_counter.v_ack_counter._assert_601:precondition1           covered         Ht          131    29.764 s     
[1203] ack_counter.v_ack_counter._assert_602                         proven          Hp     Infinite    0.789 s      
[1204] ack_counter.v_ack_counter._assert_602:precondition1           covered         N             1    0.019 s      
[1205] ack_counter.v_ack_counter._assert_603                         cex             N         2 - 5    0.012 s      
[1206] ack_counter.v_ack_counter._assert_603:precondition1           covered         PRE           5    0.000 s      
[1207] ack_counter.v_ack_counter._assert_604                         cex             N         3 - 5    0.012 s      
[1208] ack_counter.v_ack_counter._assert_604:precondition1           covered         PRE           5    0.000 s      
[1209] ack_counter.v_ack_counter._assert_605                         cex             N             3    0.012 s      
[1210] ack_counter.v_ack_counter._assert_605:precondition1           covered         PRE           3    0.000 s      
[1211] ack_counter.v_ack_counter._assert_606                         cex             N             2    0.019 s      
[1212] ack_counter.v_ack_counter._assert_606:precondition1           covered         PRE           2    0.000 s      
[1213] ack_counter.v_ack_counter._assert_607                         cex             N         2 - 3    0.013 s      
[1214] ack_counter.v_ack_counter._assert_607:precondition1           covered         PRE           3    0.000 s      
[1215] ack_counter.v_ack_counter._assert_608                         cex             N         3 - 4    0.012 s      
[1216] ack_counter.v_ack_counter._assert_608:precondition1           covered         PRE           4    0.000 s      
[1217] ack_counter.v_ack_counter._assert_609                         cex             N         2 - 4    0.013 s      
[1218] ack_counter.v_ack_counter._assert_609:precondition1           covered         PRE           4    0.000 s      
[1219] ack_counter.v_ack_counter._assert_610                         cex             N             2    0.036 s      
[1220] ack_counter.v_ack_counter._assert_610:precondition1           covered         PRE           2    0.000 s      
[1221] ack_counter.v_ack_counter._assert_611                         cex             N             3    0.012 s      
[1222] ack_counter.v_ack_counter._assert_611:precondition1           covered         N             3    0.013 s      
[1223] ack_counter.v_ack_counter._assert_612                         cex             N         2 - 3    0.013 s      
[1224] ack_counter.v_ack_counter._assert_612:precondition1           covered         N             3    0.013 s      
[1225] ack_counter.v_ack_counter._assert_613                         cex             J      809 - 881   107.162 s    
[1226] ack_counter.v_ack_counter._assert_613:precondition1           covered         J      713 - 880   84.193 s     
[1227] ack_counter.v_ack_counter._assert_614                         cex             J      809 - 883   107.651 s    
[1228] ack_counter.v_ack_counter._assert_614:precondition1           covered         J      715 - 882   84.924 s     
[1229] ack_counter.v_ack_counter._assert_615                         cex             N         2 - 4    0.013 s      
[1230] ack_counter.v_ack_counter._assert_615:precondition1           covered         N             4    0.013 s      
[1231] ack_counter.v_ack_counter._assert_616                         cex             N         2 - 5    0.012 s      
[1232] ack_counter.v_ack_counter._assert_616:precondition1           covered         N             5    0.012 s      
[1233] ack_counter.v_ack_counter._assert_617                         cex             N         3 - 4    0.012 s      
[1234] ack_counter.v_ack_counter._assert_617:precondition1           covered         N             4    0.013 s      
[1235] ack_counter.v_ack_counter._assert_618                         cex             N         3 - 5    0.012 s      
[1236] ack_counter.v_ack_counter._assert_618:precondition1           covered         N             5    0.012 s      
[1237] ack_counter.v_ack_counter._assert_619                         proven          Hp     Infinite    0.789 s      
[1238] ack_counter.v_ack_counter._assert_619:precondition1           covered         J      501 - 543   4.493 s      
[1239] ack_counter.v_ack_counter._assert_620                         cex             Ht          332    120.026 s    
[1240] ack_counter.v_ack_counter._assert_620:precondition1           covered         Bm          332    118.605 s    
[1241] ack_counter.v_ack_counter._assert_621                         proven          Hp     Infinite    0.789 s      
[1242] ack_counter.v_ack_counter._assert_621:precondition1           covered         Ht            1    0.103 s      
[1243] ack_counter.v_ack_counter._assert_622                         cex             J      809 - 882   107.405 s    
[1244] ack_counter.v_ack_counter._assert_622:precondition1           covered         J      714 - 881   84.559 s     
[1245] ack_counter.v_ack_counter._assert_623                         cex             J      690 - 836   78.282 s     
[1246] ack_counter.v_ack_counter._assert_623:precondition1           covered         J      572 - 753   39.162 s     
[1247] ack_counter.v_ack_counter._assert_624                         cex             J      691 - 837   78.420 s     
[1248] ack_counter.v_ack_counter._assert_624:precondition1           covered         J      572 - 753   39.162 s     
[1249] ack_counter.v_ack_counter._assert_625                         cex             Bm          382    162.192 s    
[1250] ack_counter.v_ack_counter._assert_625:precondition1           covered         Bm          382    161.733 s    
[1251] ack_counter.v_ack_counter._assert_626                         proven          PRE    Infinite    0.000 s      
[1252] ack_counter.v_ack_counter._assert_626:precondition1           covered         N             1    0.036 s      
[1253] ack_counter.v_ack_counter._assert_627                         proven          PRE    Infinite    0.000 s      
[1254] ack_counter.v_ack_counter._assert_627:precondition1           covered         N             1    0.019 s      
[1255] ack_counter.v_ack_counter._assert_628                         cex             Bm          505    257.528 s    
[1256] ack_counter.v_ack_counter._assert_628:precondition1           covered         J      500 - 505   2.278 s      
[1257] ack_counter.v_ack_counter._assert_629                         cex             Ht          506    261.402 s    
[1258] ack_counter.v_ack_counter._assert_629:precondition1           covered         J      501 - 506   2.534 s      
[1259] ack_counter.v_ack_counter._assert_630                         cex             J      507 - 512   19.334 s     
[1260] ack_counter.v_ack_counter._assert_630:precondition1           covered         J      501 - 507   2.619 s      
[1261] ack_counter.v_ack_counter._assert_631                         cex             Bm          504    255.761 s    
[1262] ack_counter.v_ack_counter._assert_631:precondition1           covered         J      499 - 504   2.179 s      
[1263] ack_counter.v_ack_counter._assert_632                         cex             J      507 - 513   19.543 s     
[1264] ack_counter.v_ack_counter._assert_632:precondition1           covered         J      501 - 507   2.619 s      
[1265] ack_counter.v_ack_counter._assert_633                         cex             Bm          506    260.832 s    
[1266] ack_counter.v_ack_counter._assert_633:precondition1           covered         J      501 - 506   2.534 s      
[1267] ack_counter.v_ack_counter._assert_634                         cex             Bm          505    258.139 s    
[1268] ack_counter.v_ack_counter._assert_634:precondition1           covered         J      500 - 505   2.278 s      
[1269] ack_counter.v_ack_counter._assert_635                         cex             J      690 - 836   78.282 s     
[1270] ack_counter.v_ack_counter._assert_635:precondition1           covered         J      572 - 753   39.162 s     
[1271] ack_counter.v_ack_counter._assert_636                         proven          Mpcustom4  Infinite  7.206 s    
[1272] ack_counter.v_ack_counter._assert_636:precondition1           covered         J      499 - 504   2.179 s      
[1273] ack_counter.v_ack_counter._assert_637                         proven          Mpcustom4  Infinite  7.210 s    
[1274] ack_counter.v_ack_counter._assert_637:precondition1           covered         Bm          244    72.005 s     
[1275] ack_counter.v_ack_counter._assert_638                         cex             Ht          244    72.248 s     
[1276] ack_counter.v_ack_counter._assert_638:precondition1           covered         Bm          244    72.005 s     
[1277] ack_counter.v_ack_counter._assert_639                         cex             Bm          504    255.761 s    
[1278] ack_counter.v_ack_counter._assert_639:precondition1           covered         J      500 - 504   2.179 s      
[1279] ack_counter.v_ack_counter._assert_640                         proven          Oh     Infinite    6.875 s      
[1280] ack_counter.v_ack_counter._assert_640:precondition1           covered         J      572 - 753   39.162 s     
[1281] ack_counter.v_ack_counter._assert_641                         cex             Bm          504    256.293 s    
[1282] ack_counter.v_ack_counter._assert_641:precondition1           covered         J      500 - 504   2.179 s      
[1283] ack_counter.v_ack_counter._assert_642                         cex             J      691 - 836   78.282 s     
[1284] ack_counter.v_ack_counter._assert_642:precondition1           covered         J      574 - 754   39.484 s     
[1285] ack_counter.v_ack_counter._assert_643                         cex             J      691 - 837   78.420 s     
[1286] ack_counter.v_ack_counter._assert_643:precondition1           covered         J      574 - 754   39.484 s     
[1287] ack_counter.v_ack_counter._assert_644                         proven          Hp     Infinite    0.789 s      
[1288] ack_counter.v_ack_counter._assert_644:precondition1           covered         J      503 - 623   9.555 s      
[1289] ack_counter.v_ack_counter._assert_645                         proven          AM     Infinite    0.290 s      
[1290] ack_counter.v_ack_counter._assert_645:precondition1           covered         PRE           3    0.000 s      
[1291] ack_counter.v_ack_counter._assert_646                         proven          Hp     Infinite    0.789 s      
[1292] ack_counter.v_ack_counter._assert_646:precondition1           covered         N             1    0.019 s      
[1293] ack_counter.v_ack_counter._assert_647                         cex             J      691 - 837   78.420 s     
[1294] ack_counter.v_ack_counter._assert_647:precondition1           covered         J      576 - 755   39.736 s     
[1295] ack_counter.v_ack_counter._assert_648                         cex             J      691 - 836   78.282 s     
[1296] ack_counter.v_ack_counter._assert_648:precondition1           covered         J      576 - 755   39.736 s     
[1297] ack_counter.v_ack_counter._assert_649                         cex             J      691 - 836   78.282 s     
[1298] ack_counter.v_ack_counter._assert_649:precondition1           covered         J      576 - 756   40.123 s     
[1299] ack_counter.v_ack_counter._assert_650                         cex             J      691 - 837   78.420 s     
[1300] ack_counter.v_ack_counter._assert_650:precondition1           covered         J      576 - 756   40.123 s     
[1301] ack_counter.v_ack_counter._assert_651                         proven          Hp     Infinite    0.790 s      
[1302] ack_counter.v_ack_counter._assert_651:precondition1           covered         Ht            1    0.476 s      
[1303] ack_counter.v_ack_counter._assert_652                         proven          Hp     Infinite    0.790 s      
[1304] ack_counter.v_ack_counter._assert_652:precondition1           covered         Bm            1    0.304 s      
[1305] ack_counter.v_ack_counter._assert_653                         proven          Hp     Infinite    0.790 s      
[1306] ack_counter.v_ack_counter._assert_653:precondition1           covered         Ht            1    0.120 s      
[1307] ack_counter.v_ack_counter._assert_654                         proven          Hp     Infinite    0.790 s      
[1308] ack_counter.v_ack_counter._assert_654:precondition1           covered         Ht            1    0.053 s      
[1309] ack_counter.v_ack_counter._assert_655                         proven          Hp     Infinite    0.790 s      
[1310] ack_counter.v_ack_counter._assert_655:precondition1           covered         Ht            1    0.120 s      
[1311] ack_counter.v_ack_counter._assert_656                         cex             Bm          443    206.289 s    
[1312] ack_counter.v_ack_counter._assert_656:precondition1           covered         Bm          443    206.289 s    
[1313] ack_counter.v_ack_counter._assert_657                         cex             Bm          442    205.654 s    
[1314] ack_counter.v_ack_counter._assert_657:precondition1           covered         Bm          442    205.654 s    
[1315] ack_counter.v_ack_counter._assert_658                         proven          Hp     Infinite    0.791 s      
[1316] ack_counter.v_ack_counter._assert_658:precondition1           covered         J      502 - 552   4.910 s      
[1317] ack_counter.v_ack_counter._assert_659                         cex             J      611 - 777   53.828 s     
[1318] ack_counter.v_ack_counter._assert_659:precondition1           covered         U2     577 - 776   43.064 s     
[1319] ack_counter.v_ack_counter._assert_660                         cex             J      611 - 777   53.828 s     
[1320] ack_counter.v_ack_counter._assert_660:precondition1           covered         U2     577 - 776   43.064 s     
[1321] ack_counter.v_ack_counter._assert_661                         cex             J      611 - 777   53.828 s     
[1322] ack_counter.v_ack_counter._assert_661:precondition1           covered         U2     577 - 776   43.064 s     
[1323] ack_counter.v_ack_counter._assert_662                         proven          Hp     Infinite    0.791 s      
[1324] ack_counter.v_ack_counter._assert_662:precondition1           covered         J      785 - 888   100.676 s    
[1325] ack_counter.v_ack_counter._assert_663                         proven          Hp     Infinite    0.791 s      
[1326] ack_counter.v_ack_counter._assert_663:precondition1           covered         Ht            1    0.120 s      
[1327] ack_counter.v_ack_counter._assert_664                         proven          Oh     Infinite    1.841 s      
[1328] ack_counter.v_ack_counter._assert_664:precondition1           covered         J      501 - 523   3.883 s      
[1329] ack_counter.v_ack_counter._assert_665                         cex             Ht            1    0.120 s      
[1330] ack_counter.v_ack_counter._assert_665:precondition1           covered         N             1    0.019 s      
[1331] ack_counter.v_ack_counter._assert_666                         cex             N             1    0.019 s      
[1332] ack_counter.v_ack_counter._assert_666:precondition1           covered         N             1    0.019 s      
[1333] ack_counter.v_ack_counter._assert_667                         cex             J      507 - 532   19.334 s     
[1334] ack_counter.v_ack_counter._assert_667:precondition1           covered         J      501 - 523   3.883 s      
[1335] ack_counter.v_ack_counter._assert_668                         cex             J      820 - 904   110.463 s    
[1336] ack_counter.v_ack_counter._assert_668:precondition1           covered         J      785 - 889   100.917 s    
[1337] ack_counter.v_ack_counter._assert_669                         cex             J      611 - 777   53.828 s     
[1338] ack_counter.v_ack_counter._assert_669:precondition1           covered         U2     577 - 776   43.064 s     
[1339] ack_counter.v_ack_counter._assert_670                         proven          Hp     Infinite    0.791 s      
[1340] ack_counter.v_ack_counter._assert_670:precondition1           covered         Ht            1    0.103 s      
[1341] ack_counter.v_ack_counter._assert_671                         proven          Hp     Infinite    0.791 s      
[1342] ack_counter.v_ack_counter._assert_671:precondition1           covered         N             1    0.036 s      
[1343] ack_counter.v_ack_counter._assert_672                         cex             Bm          258    87.238 s     
[1344] ack_counter.v_ack_counter._assert_672:precondition1           covered         Bm          258    86.899 s     
[1345] ack_counter.v_ack_counter._assert_673                         proven          PRE    Infinite    0.000 s      
[1346] ack_counter.v_ack_counter._assert_673:precondition1           covered         Bm          220    66.525 s     
[1347] ack_counter.v_ack_counter._assert_674                         cex             J      820 - 904   110.463 s    
[1348] ack_counter.v_ack_counter._assert_674:precondition1           covered         J      786 - 890   101.211 s    
[1349] ack_counter.v_ack_counter._assert_675                         cex             J      820 - 904   110.463 s    
[1350] ack_counter.v_ack_counter._assert_675:precondition1           covered         J      786 - 890   101.211 s    
[1351] ack_counter.v_ack_counter._assert_676                         cex             Bm          443    206.289 s    
[1352] ack_counter.v_ack_counter._assert_676:precondition1           covered         Bm          443    206.289 s    
[1353] ack_counter.v_ack_counter._assert_677                         proven          Hp     Infinite    0.792 s      
[1354] ack_counter.v_ack_counter._assert_677:precondition1           covered         Bm          440    203.917 s    
[1355] ack_counter.v_ack_counter._assert_678                         cex             J      820 - 904   110.463 s    
[1356] ack_counter.v_ack_counter._assert_678:precondition1           covered         J      786 - 890   101.211 s    
[1357] ack_counter.v_ack_counter._assert_679                         proven          Hp     Infinite    0.792 s      
[1358] ack_counter.v_ack_counter._assert_679:precondition1           covered         U2     576 - 776   43.064 s     
[1359] ack_counter.v_ack_counter._assert_680                         proven          Hp     Infinite    0.792 s      
[1360] ack_counter.v_ack_counter._assert_680:precondition1           covered         Ht          109    24.753 s     
[1361] ack_counter.v_ack_counter._assert_681                         proven          AM     Infinite    0.379 s      
[1362] ack_counter.v_ack_counter._assert_681:precondition1           covered         PRE           3    0.000 s      
[1363] ack_counter.v_ack_counter._assert_682                         cex             J      506 - 663   17.090 s     
[1364] ack_counter.v_ack_counter._assert_682:precondition1           covered         J      502 - 555   5.015 s      
[1365] ack_counter.v_ack_counter._assert_683                         cex             Ht          332    119.446 s    
[1366] ack_counter.v_ack_counter._assert_683:precondition1           covered         Bm          332    117.976 s    
[1367] ack_counter.v_ack_counter._assert_684                         cex             Ht            1    0.031 s      
[1368] ack_counter.v_ack_counter._assert_684:precondition1           covered         Ht            1    0.031 s      
[1369] ack_counter.v_ack_counter._assert_685                         cex             Ht            1    0.031 s      
[1370] ack_counter.v_ack_counter._assert_685:precondition1           covered         Ht            1    0.031 s      
[1371] ack_counter.v_ack_counter._assert_686                         proven          Hp     Infinite    0.792 s      
[1372] ack_counter.v_ack_counter._assert_686:precondition1           covered         J      576 - 766   41.576 s     
[1373] ack_counter.v_ack_counter._assert_687                         proven          Hp     Infinite    0.792 s      
[1374] ack_counter.v_ack_counter._assert_687:precondition1           covered         J      500 - 506   2.534 s      
[1375] ack_counter.v_ack_counter._assert_688                         proven          Hp     Infinite    0.792 s      
[1376] ack_counter.v_ack_counter._assert_688:precondition1           covered         N             1    0.019 s      
[1377] ack_counter.v_ack_counter._assert_689                         proven          AM     Infinite    0.524 s      
[1378] ack_counter.v_ack_counter._assert_689:precondition1           covered         PRE           4    0.000 s      
[1379] ack_counter.v_ack_counter._assert_690                         proven          Hp     Infinite    0.793 s      
[1380] ack_counter.v_ack_counter._assert_690:precondition1           covered         J      505 - 666   12.176 s     
[1381] ack_counter.v_ack_counter._assert_691                         cex             Ht          332    119.446 s    
[1382] ack_counter.v_ack_counter._assert_691:precondition1           covered         Bm          332    117.976 s    
[1383] ack_counter.v_ack_counter._assert_692                         cex             J      544 - 714   31.617 s     
[1384] ack_counter.v_ack_counter._assert_692:precondition1           covered         J      505 - 666   12.176 s     
[1385] ack_counter.v_ack_counter._assert_693                         cex             J      544 - 714   31.617 s     
[1386] ack_counter.v_ack_counter._assert_693:precondition1           covered         J      505 - 666   12.176 s     
[1387] ack_counter.v_ack_counter._assert_694                         cex             J      544 - 714   31.617 s     
[1388] ack_counter.v_ack_counter._assert_694:precondition1           covered         J      505 - 666   12.176 s     
[1389] ack_counter.v_ack_counter._assert_695                         cex             J      507 - 666   17.455 s     
[1390] ack_counter.v_ack_counter._assert_695:precondition1           covered         J      505 - 666   12.176 s     
[1391] ack_counter.v_ack_counter._assert_696                         proven          PRE    Infinite    0.000 s      
[1392] ack_counter.v_ack_counter._assert_696:precondition1           covered         Ht            1    0.476 s      
[1393] ack_counter.v_ack_counter._assert_697                         cex             J      507 - 663   17.090 s     
[1394] ack_counter.v_ack_counter._assert_697:precondition1           covered         J      504 - 600   7.936 s      
[1395] ack_counter.v_ack_counter._assert_698                         proven          N      Infinite    0.089 s      
[1396] ack_counter.v_ack_counter._assert_698:precondition1           covered         Ht          114    25.489 s     
[1397] ack_counter.v_ack_counter._assert_699                         proven          N      Infinite    0.724 s      
[1398] ack_counter.v_ack_counter._assert_699:precondition1           covered         Bm          223    67.165 s     
[1399] ack_counter.v_ack_counter._assert_700                         proven          N      Infinite    0.838 s      
[1400] ack_counter.v_ack_counter._assert_700:precondition1           covered         Bm          223    67.165 s     
[1401] ack_counter.v_ack_counter._assert_701                         proven          N      Infinite    0.091 s      
[1402] ack_counter.v_ack_counter._assert_701:precondition1           covered         Bm          114    25.680 s     
[1403] ack_counter.v_ack_counter._assert_702                         proven          AM     Infinite    0.796 s      
[1404] ack_counter.v_ack_counter._assert_702:precondition1           covered         PRE           5    0.000 s      
[1405] ack_counter.v_ack_counter._assert_703                         proven          Hp     Infinite    154.444 s    
[1406] ack_counter.v_ack_counter._assert_703:precondition1           covered         Bm          223    67.165 s     
[1407] ack_counter.v_ack_counter._assert_704                         proven          N      Infinite    0.691 s      
[1408] ack_counter.v_ack_counter._assert_704:precondition1           covered         Bm          114    25.680 s     
[1409] ack_counter.v_ack_counter._assert_705                         proven          Hp     Infinite    0.793 s      
[1410] ack_counter.v_ack_counter._assert_705:precondition1           covered         N             1    0.019 s      
[1411] ack_counter.v_ack_counter._assert_706                         proven          Hp     Infinite    0.793 s      
[1412] ack_counter.v_ack_counter._assert_706:precondition1           covered         PRE           1    0.000 s      
[1413] ack_counter.v_ack_counter._assert_707                         proven          Hp     Infinite    0.793 s      
[1414] ack_counter.v_ack_counter._assert_707:precondition1           covered         Bm          332    117.976 s    
[1415] ack_counter.v_ack_counter._assert_708                         proven          PRE    Infinite    0.000 s      
[1416] ack_counter.v_ack_counter._assert_708:precondition1           covered         N             1    0.019 s      
[1417] ack_counter.v_ack_counter._assert_709                         proven          Hp     Infinite    0.793 s      
[1418] ack_counter.v_ack_counter._assert_709:precondition1           covered         J      695 - 868   80.272 s     
[1419] ack_counter.v_ack_counter._assert_710                         cex             J      507 - 663   17.090 s     
[1420] ack_counter.v_ack_counter._assert_710:precondition1           covered         J      505 - 642   10.933 s     
[1421] ack_counter.v_ack_counter._assert_711                         proven          Hp     Infinite    0.794 s      
[1422] ack_counter.v_ack_counter._assert_711:precondition1           covered         Ht            1    0.031 s      
[1423] ack_counter.v_ack_counter._assert_712                         cex             J      507 - 663   17.090 s     
[1424] ack_counter.v_ack_counter._assert_712:precondition1           covered         J      504 - 600   7.936 s      
[1425] ack_counter.v_ack_counter._assert_713                         cex             J      611 - 777   53.828 s     
[1426] ack_counter.v_ack_counter._assert_713:precondition1           covered         U2     577 - 776   43.064 s     
[1427] ack_counter.v_ack_counter._assert_714                         cex             Bm          399    174.031 s    
[1428] ack_counter.v_ack_counter._assert_714:precondition1           covered         Bm          399    173.559 s    
[1429] ack_counter.v_ack_counter._assert_715                         proven          Hp     Infinite    0.794 s      
[1430] ack_counter.v_ack_counter._assert_715:precondition1           covered         Bm          400    174.596 s    
[1431] ack_counter.v_ack_counter._assert_716                         cex             J      578 - 776   43.667 s     
[1432] ack_counter.v_ack_counter._assert_716:precondition1           covered         J      574 - 754   39.484 s     
[1433] ack_counter.v_ack_counter._assert_717                         cex             Ht            2    1.344 s      
[1434] ack_counter.v_ack_counter._assert_717:precondition1           covered         Ht            2    1.344 s      
[1435] ack_counter.v_ack_counter._assert_718                         cex             Ht            3    2.336 s      
[1436] ack_counter.v_ack_counter._assert_718:precondition1           covered         L             3    0.411 s      
[1437] ack_counter.v_ack_counter._assert_719                         cex             Ht            4    3.454 s      
[1438] ack_counter.v_ack_counter._assert_719:precondition1           covered         L             4    0.436 s      
[1439] ack_counter.v_ack_counter._assert_720                         cex             Ht            3    2.359 s      
[1440] ack_counter.v_ack_counter._assert_720:precondition1           covered         L             3    0.411 s      
[1441] ack_counter.v_ack_counter._assert_721                         cex             Ht            4    3.361 s      
[1442] ack_counter.v_ack_counter._assert_721:precondition1           covered         L             4    0.436 s      
[1443] ack_counter.v_ack_counter._assert_722                         cex             Ht            2    1.344 s      
[1444] ack_counter.v_ack_counter._assert_722:precondition1           covered         Ht            2    1.344 s      
[1445] ack_counter.v_ack_counter._assert_723                         proven          Hp     Infinite    0.794 s      
[1446] ack_counter.v_ack_counter._assert_723:precondition1           covered         Ht            1    0.031 s      
[1447] ack_counter.v_ack_counter._assert_724                         proven          Hp     Infinite    0.794 s      
[1448] ack_counter.v_ack_counter._assert_724:precondition1           covered         N             1    0.036 s      
[1449] ack_counter.v_ack_counter._assert_725                         cex             J      506 - 663   17.090 s     
[1450] ack_counter.v_ack_counter._assert_725:precondition1           covered         J      504 - 600   7.936 s      
[1451] ack_counter.v_ack_counter._assert_726                         cex             J      664 - 838   70.513 s     
[1452] ack_counter.v_ack_counter._assert_726:precondition1           covered         J      627 - 801   59.847 s     
[1453] ack_counter.v_ack_counter._assert_727                         cex             J      664 - 838   70.513 s     
[1454] ack_counter.v_ack_counter._assert_727:precondition1           covered         J      627 - 801   59.847 s     
[1455] ack_counter.v_ack_counter._assert_728                         proven          Hp     Infinite    0.794 s      
[1456] ack_counter.v_ack_counter._assert_728:precondition1           covered         Ht            1    0.120 s      
[1457] ack_counter.v_ack_counter._assert_729                         proven          N      Infinite    0.403 s      
[1458] ack_counter.v_ack_counter._assert_729:precondition1           covered         Bm          397    168.926 s    
[1459] ack_counter.v_ack_counter._assert_730                         cex             Ht            5    5.471 s      
[1460] ack_counter.v_ack_counter._assert_730:precondition1           covered         B             5    0.023 s      
[1461] ack_counter.v_ack_counter._assert_731                         cex             Ht            5    5.471 s      
[1462] ack_counter.v_ack_counter._assert_731:precondition1           covered         B             5    0.023 s      
[1463] ack_counter.v_ack_counter._assert_732                         cex             J      507 - 663   17.090 s     
[1464] ack_counter.v_ack_counter._assert_732:precondition1           covered         J      504 - 605   8.521 s      
[1465] ack_counter.v_ack_counter._assert_733                         cex             J      664 - 838   70.513 s     
[1466] ack_counter.v_ack_counter._assert_733:precondition1           covered         J      627 - 801   59.847 s     
[1467] ack_counter.v_ack_counter._assert_734                         proven          Hp     Infinite    0.794 s      
[1468] ack_counter.v_ack_counter._assert_734:precondition1           covered         Bm          419    188.543 s    
[1469] ack_counter.v_ack_counter._assert_735                         proven          Hp     Infinite    0.795 s      
[1470] ack_counter.v_ack_counter._assert_735:precondition1           covered         Bm          399    173.559 s    
[1471] ack_counter.v_ack_counter._assert_736                         proven          Hp     Infinite    0.795 s      
[1472] ack_counter.v_ack_counter._assert_736:precondition1           covered         J      627 - 801   59.847 s     
[1473] ack_counter.v_ack_counter._assert_737                         proven          Hp     Infinite    0.795 s      
[1474] ack_counter.v_ack_counter._assert_737:precondition1           covered         J      503 - 600   7.936 s      
[1475] ack_counter.v_ack_counter._assert_738                         cex             J      664 - 838   70.513 s     
[1476] ack_counter.v_ack_counter._assert_738:precondition1           covered         J      627 - 801   59.847 s     
[1477] ack_counter.v_ack_counter._assert_739                         cex             Bm          399    173.079 s    
[1478] ack_counter.v_ack_counter._assert_739:precondition1           covered         Bm          399    173.079 s    
[1479] ack_counter.v_ack_counter._assert_740                         cex             Bm          399    172.603 s    
[1480] ack_counter.v_ack_counter._assert_740:precondition1           covered         Bm          399    172.603 s    
[1481] ack_counter.v_ack_counter._assert_741                         cex             Bm          399    172.603 s    
[1482] ack_counter.v_ack_counter._assert_741:precondition1           covered         Bm          399    172.603 s    
[1483] ack_counter.v_ack_counter._assert_742                         cex             J      507 - 663   17.090 s     
[1484] ack_counter.v_ack_counter._assert_742:precondition1           covered         J      504 - 600   7.936 s      
[1485] ack_counter.v_ack_counter._assert_743                         cex             J      544 - 714   31.617 s     
[1486] ack_counter.v_ack_counter._assert_743:precondition1           covered         J      507 - 701   16.681 s     
[1487] ack_counter.v_ack_counter._assert_744                         proven          Hp     Infinite    0.795 s      
[1488] ack_counter.v_ack_counter._assert_744:precondition1           covered         Bm          200    57.475 s     
[1489] ack_counter.v_ack_counter._assert_745                         proven          Hp     Infinite    0.795 s      
[1490] ack_counter.v_ack_counter._assert_745:precondition1           covered         PRE           1    0.000 s      
[1491] ack_counter.v_ack_counter._assert_746                         cex             Ht          200    57.273 s     
[1492] ack_counter.v_ack_counter._assert_746:precondition1           covered         Ht          200    57.273 s     
[1493] ack_counter.v_ack_counter._assert_747                         cex             J      820 - 904   110.463 s    
[1494] ack_counter.v_ack_counter._assert_747:precondition1           covered         J      800 - 902   105.365 s    
[1495] ack_counter.v_ack_counter._assert_748                         cex             Ht          200    57.273 s     
[1496] ack_counter.v_ack_counter._assert_748:precondition1           covered         Ht          200    57.273 s     
[1497] ack_counter.v_ack_counter._assert_749                         cex             Bm          500    246.934 s    
[1498] ack_counter.v_ack_counter._assert_749:precondition1           covered         J      498 - 500   1.521 s      
[1499] ack_counter.v_ack_counter._assert_750                         proven          Hp     Infinite    0.796 s      
[1500] ack_counter.v_ack_counter._assert_750:precondition1           covered         J      506 - 701   16.681 s     
[1501] ack_counter.v_ack_counter._assert_751                         cex             Bm          500    246.934 s    
[1502] ack_counter.v_ack_counter._assert_751:precondition1           covered         J      498 - 500   1.521 s      
[1503] ack_counter.v_ack_counter._assert_752                         proven          Hp     Infinite    0.796 s      
[1504] ack_counter.v_ack_counter._assert_752:precondition1           covered         J      799 - 902   105.365 s    
[1505] ack_counter.v_ack_counter._assert_753                         proven          Hp     Infinite    0.796 s      
[1506] ack_counter.v_ack_counter._assert_753:precondition1           covered         J      498 - 500   1.521 s      
[1507] ack_counter.v_ack_counter._assert_754                         cex             J      544 - 714   31.617 s     
[1508] ack_counter.v_ack_counter._assert_754:precondition1           covered         J      507 - 701   16.681 s     
[1509] ack_counter.v_ack_counter._assert_755                         cex             Bm          500    246.934 s    
[1510] ack_counter.v_ack_counter._assert_755:precondition1           covered         J      498 - 500   1.521 s      
[1511] ack_counter.v_ack_counter._assert_756                         cex             Ht          200    57.273 s     
[1512] ack_counter.v_ack_counter._assert_756:precondition1           covered         Ht          200    57.273 s     
[1513] ack_counter.v_ack_counter._assert_757                         cex             Ht          200    57.273 s     
[1514] ack_counter.v_ack_counter._assert_757:precondition1           covered         Ht          200    57.273 s     
[1515] ack_counter.v_ack_counter._assert_758                         proven          Hp     Infinite    0.796 s      
[1516] ack_counter.v_ack_counter._assert_758:precondition1           covered         Ht            1    0.053 s      
[1517] ack_counter.v_ack_counter._assert_759                         proven          Hp     Infinite    0.796 s      
[1518] ack_counter.v_ack_counter._assert_759:precondition1           covered         Ht            1    0.031 s      
[1519] ack_counter.v_ack_counter._assert_760                         cex             J      544 - 714   31.617 s     
[1520] ack_counter.v_ack_counter._assert_760:precondition1           covered         J      505 - 671   12.990 s     
[1521] ack_counter.v_ack_counter._assert_761                         proven          Hp     Infinite    0.797 s      
[1522] ack_counter.v_ack_counter._assert_761:precondition1           covered         Ht            1    0.031 s      
[1523] ack_counter.v_ack_counter._assert_762                         proven          Hp     Infinite    0.797 s      
[1524] ack_counter.v_ack_counter._assert_762:precondition1           covered         Ht            1    0.103 s      
[1525] ack_counter.v_ack_counter._assert_763                         cex             J      544 - 714   31.617 s     
[1526] ack_counter.v_ack_counter._assert_763:precondition1           covered         J      507 - 701   16.681 s     
[1527] ack_counter.v_ack_counter._assert_764                         proven          N      Infinite    0.057 s      
[1528] ack_counter.v_ack_counter._assert_764:precondition1           covered         Bm          295    102.557 s    
[1529] ack_counter.v_ack_counter._assert_765                         cex             Ht          300    104.011 s    
[1530] ack_counter.v_ack_counter._assert_765:precondition1           covered         Bm          300    103.980 s    
[1531] ack_counter.v_ack_counter._assert_766                         cex             Bm          300    104.378 s    
[1532] ack_counter.v_ack_counter._assert_766:precondition1           covered         Bm          300    103.980 s    
[1533] ack_counter.v_ack_counter._assert_767                         proven          Hp     Infinite    0.797 s      
[1534] ack_counter.v_ack_counter._assert_767:precondition1           covered         Bm          201    61.137 s     
[1535] ack_counter.v_ack_counter._assert_768                         proven          PRE    Infinite    0.000 s      
[1536] ack_counter.v_ack_counter._assert_768:precondition1           covered         Ht          101    22.242 s     
[1537] ack_counter.v_ack_counter._assert_769                         proven          Mpcustom4  Infinite  7.211 s    
[1538] ack_counter.v_ack_counter._assert_769:precondition1           covered         PRE           2    0.000 s      
[1539] ack_counter.v_ack_counter._assert_770                         cex             J      820 - 904   110.463 s    
[1540] ack_counter.v_ack_counter._assert_770:precondition1           covered         J      802 - 903   105.616 s    
[1541] ack_counter.v_ack_counter._assert_771                         proven          Mpcustom4  Infinite  79.670 s   
[1542] ack_counter.v_ack_counter._assert_771:precondition1           covered         PRE           3    0.000 s      
[1543] ack_counter.v_ack_counter._assert_772                         cex             Bm          300    104.378 s    
[1544] ack_counter.v_ack_counter._assert_772:precondition1           covered         Bm          300    103.980 s    
[1545] ack_counter.v_ack_counter._assert_773                         proven          Mpcustom4  Infinite  7.212 s    
[1546] ack_counter.v_ack_counter._assert_773:precondition1           covered         Ht          101    22.242 s     
[1547] ack_counter.v_ack_counter._assert_774                         cex             Bm          300    104.378 s    
[1548] ack_counter.v_ack_counter._assert_774:precondition1           covered         Bm          300    103.980 s    
[1549] ack_counter.v_ack_counter._assert_775                         proven          Mpcustom4  Infinite  79.670 s   
[1550] ack_counter.v_ack_counter._assert_775:precondition1           covered         PRE           4    0.000 s      
[1551] ack_counter.v_ack_counter._assert_776                         proven          Hp     Infinite    0.797 s      
[1552] ack_counter.v_ack_counter._assert_776:precondition1           covered         Bm          300    103.980 s    
[1553] ack_counter.v_ack_counter._assert_777                         cex             J      820 - 904   110.463 s    
[1554] ack_counter.v_ack_counter._assert_777:precondition1           covered         J      800 - 902   105.365 s    
[1555] ack_counter.v_ack_counter._assert_778                         proven          Hp     Infinite    0.797 s      
[1556] ack_counter.v_ack_counter._assert_778:precondition1           covered         J      794 - 900   103.669 s    
[1557] ack_counter.v_ack_counter._assert_779                         cex             J      820 - 904   110.463 s    
[1558] ack_counter.v_ack_counter._assert_779:precondition1           covered         J      800 - 902   105.365 s    
[1559] ack_counter.v_ack_counter._assert_780                         cex             J      665 - 838   70.513 s     
[1560] ack_counter.v_ack_counter._assert_780:precondition1           covered         J      634 - 804   61.568 s     
[1561] ack_counter.v_ack_counter._assert_781                         cex             J      665 - 838   70.513 s     
[1562] ack_counter.v_ack_counter._assert_781:precondition1           covered         J      631 - 803   61.157 s     
[1563] ack_counter.v_ack_counter._assert_782                         proven          Hp     Infinite    0.798 s      
[1564] ack_counter.v_ack_counter._assert_782:precondition1           covered         J      617 - 800   55.651 s     
[1565] ack_counter.v_ack_counter._assert_783                         cex             J      665 - 838   70.513 s     
[1566] ack_counter.v_ack_counter._assert_783:precondition1           covered         J      629 - 802   60.444 s     
[1567] ack_counter.v_ack_counter._assert_784                         cex             J      544 - 714   31.617 s     
[1568] ack_counter.v_ack_counter._assert_784:precondition1           covered         J      507 - 701   16.681 s     
[1569] ack_counter.v_ack_counter._assert_785                         cex             J      664 - 838   70.513 s     
[1570] ack_counter.v_ack_counter._assert_785:precondition1           covered         J      627 - 801   59.847 s     
[1571] ack_counter.v_ack_counter._assert_786                         cex             J      544 - 714   31.617 s     
[1572] ack_counter.v_ack_counter._assert_786:precondition1           covered         J      507 - 700   16.452 s     
[1573] ack_counter.v_ack_counter._assert_787                         proven          Hp     Infinite    0.798 s      
[1574] ack_counter.v_ack_counter._assert_787:precondition1           covered         J      796 - 901   104.505 s    
[1575] ack_counter.v_ack_counter._assert_788                         proven          Hp     Infinite    0.798 s      
[1576] ack_counter.v_ack_counter._assert_788:precondition1           covered         J      506 - 699   16.176 s     
[1577] ack_counter.v_ack_counter._assert_789                         proven          Mpcustom4  Infinite  7.364 s    
[1578] ack_counter.v_ack_counter._assert_789:precondition1           covered         PRE           2    0.000 s      
[1579] ack_counter.v_ack_counter._assert_790                         proven          PRE    Infinite    0.000 s      
[1580] ack_counter.v_ack_counter._assert_790:precondition1           covered         Ht          401    177.631 s    
[1581] ack_counter.v_ack_counter._assert_791                         proven          Hp     Infinite    0.798 s      
[1582] ack_counter.v_ack_counter._assert_791:precondition1           covered         Bm          300    103.980 s    
[1583] ack_counter.v_ack_counter._assert_792                         proven          Hp     Infinite    0.798 s      
[1584] ack_counter.v_ack_counter._assert_792:precondition1           covered         Ht          199    56.872 s     
[1585] ack_counter.v_ack_counter._assert_793                         proven          Mpcustom4  Infinite  7.427 s    
[1586] ack_counter.v_ack_counter._assert_793:precondition1           covered         Ht          103    23.191 s     
[1587] ack_counter.v_ack_counter._assert_794                         cex             J      820 - 904   110.463 s    
[1588] ack_counter.v_ack_counter._assert_794:precondition1           covered         J      803 - 904   105.984 s    
[1589] ack_counter.v_ack_counter._assert_795                         cex             J      820 - 904   110.463 s    
[1590] ack_counter.v_ack_counter._assert_795:precondition1           covered         J      803 - 904   105.984 s    
[1591] ack_counter.v_ack_counter._assert_796                         proven          Hp     Infinite    96.557 s     
[1592] ack_counter.v_ack_counter._assert_796:precondition1           covered         Ht          102    22.649 s     
[1593] ack_counter.v_ack_counter._assert_797                         proven          Hp     Infinite    154.445 s    
[1594] ack_counter.v_ack_counter._assert_797:precondition1           covered         PRE           5    0.000 s      
[1595] ack_counter.v_ack_counter._assert_798                         proven          Hp     Infinite    0.799 s      
[1596] ack_counter.v_ack_counter._assert_798:precondition1           covered         Ht            1    0.476 s      
[1597] ack_counter.v_ack_counter._assert_799                         cex             J      820 - 904   110.463 s    
[1598] ack_counter.v_ack_counter._assert_799:precondition1           covered         J      800 - 902   105.365 s    
[1599] ack_counter.v_ack_counter._assert_800                         cex             J      507 - 663   17.090 s     
[1600] ack_counter.v_ack_counter._assert_800:precondition1           covered         J      504 - 601   8.082 s      
[1601] ack_counter.v_ack_counter._assert_801                         cex             J      507 - 663   17.090 s     
[1602] ack_counter.v_ack_counter._assert_801:precondition1           covered         J      504 - 601   8.082 s      
[1603] ack_counter.v_ack_counter._assert_802                         cex             J      507 - 663   17.090 s     
[1604] ack_counter.v_ack_counter._assert_802:precondition1           covered         J      504 - 601   8.082 s      
[1605] ack_counter.v_ack_counter._assert_803                         proven          Hp     Infinite    96.557 s     
[1606] ack_counter.v_ack_counter._assert_803:precondition1           covered         Ht          195    48.123 s     
[1607] ack_counter.v_ack_counter._assert_804                         proven          Mpcustom4  Infinite  7.427 s    
[1608] ack_counter.v_ack_counter._assert_804:precondition1           covered         Ht          204    63.840 s     
[1609] ack_counter.v_ack_counter._assert_805                         cex             Ht          292    100.655 s    
[1610] ack_counter.v_ack_counter._assert_805:precondition1           covered         Bm          292    100.874 s    
[1611] ack_counter.v_ack_counter._assert_806                         proven          Hp     Infinite    154.445 s    
[1612] ack_counter.v_ack_counter._assert_806:precondition1           covered         Ht          103    23.191 s     
[1613] ack_counter.v_ack_counter._assert_807                         proven          Hp     Infinite    135.724 s    
[1614] ack_counter.v_ack_counter._assert_807:precondition1           covered         Ht          103    23.191 s     
[1615] ack_counter.v_ack_counter._assert_808                         cex             Bm          332    120.558 s    
[1616] ack_counter.v_ack_counter._assert_808:precondition1           covered         Ht          332    117.992 s    
[1617] ack_counter.v_ack_counter._assert_809                         cex             J      820 - 904   110.463 s    
[1618] ack_counter.v_ack_counter._assert_809:precondition1           covered         J      802 - 903   105.616 s    
[1619] ack_counter.v_ack_counter._assert_810                         cex             J      506 - 663   17.090 s     
[1620] ack_counter.v_ack_counter._assert_810:precondition1           covered         J      504 - 601   8.082 s      
[1621] ack_counter.v_ack_counter._assert_811                         proven          Hp     Infinite    0.799 s      
[1622] ack_counter.v_ack_counter._assert_811:precondition1           covered         J      498 - 502   1.692 s      
[1623] ack_counter.v_ack_counter._assert_812                         cex             Bm          502    249.753 s    
[1624] ack_counter.v_ack_counter._assert_812:precondition1           covered         J      498 - 502   1.692 s      
[1625] ack_counter.v_ack_counter._assert_813                         proven          Mpcustom4  Infinite  7.427 s    
[1626] ack_counter.v_ack_counter._assert_813:precondition1           covered         Bm          304    107.205 s    
[1627] ack_counter.v_ack_counter._assert_814                         proven          Mpcustom4  Infinite  7.427 s    
[1628] ack_counter.v_ack_counter._assert_814:precondition1           covered         Ht          403    181.237 s    
[1629] ack_counter.v_ack_counter._assert_815                         proven          Hp     Infinite    0.799 s      
[1630] ack_counter.v_ack_counter._assert_815:precondition1           covered         PRE           1    0.000 s      
[1631] ack_counter.v_ack_counter._assert_816                         proven          Hp     Infinite    0.799 s      
[1632] ack_counter.v_ack_counter._assert_816:precondition1           covered         Ht          100    22.175 s     
[1633] ack_counter.v_ack_counter._assert_817                         cex             N             1    0.013 s      
[1634] ack_counter.v_ack_counter._assert_817:precondition1           covered         N             1    0.013 s      
[1635] ack_counter.v_ack_counter._assert_818                         cex             Ht            1    0.031 s      
[1636] ack_counter.v_ack_counter._assert_818:precondition1           covered         Ht            1    0.031 s      
[1637] ack_counter.v_ack_counter._assert_819                         cex             Ht            1    0.031 s      
[1638] ack_counter.v_ack_counter._assert_819:precondition1           covered         Ht            1    0.031 s      
[1639] ack_counter.v_ack_counter._assert_820                         cex             N             1    0.012 s      
[1640] ack_counter.v_ack_counter._assert_820:precondition1           covered         N             1    0.013 s      
[1641] ack_counter.v_ack_counter._assert_821                         cex             Bm          502    249.753 s    
[1642] ack_counter.v_ack_counter._assert_821:precondition1           covered         J      498 - 502   1.692 s      
[1643] ack_counter.v_ack_counter._assert_822                         cex             Bm          502    249.753 s    
[1644] ack_counter.v_ack_counter._assert_822:precondition1           covered         J      498 - 502   1.692 s      
[1645] ack_counter.v_ack_counter._assert_823                         cex             Bm          502    249.753 s    
[1646] ack_counter.v_ack_counter._assert_823:precondition1           covered         J      498 - 502   1.692 s      
[1647] ack_counter.v_ack_counter._assert_824                         proven          Hp     Infinite    0.799 s      
[1648] ack_counter.v_ack_counter._assert_824:precondition1           covered         Ht            1    0.152 s      
[1649] ack_counter.v_ack_counter._assert_825                         proven          Hp     Infinite    0.799 s      
[1650] ack_counter.v_ack_counter._assert_825:precondition1           covered         Ht            1    0.152 s      
[1651] ack_counter.v_ack_counter._assert_826                         cex             J      820 - 904   110.463 s    
[1652] ack_counter.v_ack_counter._assert_826:precondition1           covered         J      803 - 904   105.984 s    
[1653] ack_counter.v_ack_counter._assert_827                         proven          Hp     Infinite    0.800 s      
[1654] ack_counter.v_ack_counter._assert_827:precondition1           covered         J      503 - 601   8.082 s      
[1655] ack_counter.v_ack_counter._assert_828                         proven          Hp     Infinite    96.557 s     
[1656] ack_counter.v_ack_counter._assert_828:precondition1           covered         Ht           97    21.688 s     
[1657] ack_counter.v_ack_counter._assert_829                         proven          Hp     Infinite    0.800 s      
[1658] ack_counter.v_ack_counter._assert_829:precondition1           covered         Ht            1    0.103 s      
[1659] ack_counter.v_ack_counter._assert_830                         proven          Hp     Infinite    0.800 s      
[1660] ack_counter.v_ack_counter._assert_830:precondition1           covered         N             1    0.019 s      
[1661] ack_counter.v_ack_counter._assert_831                         cex             J      821 - 905   110.703 s    
[1662] ack_counter.v_ack_counter._assert_831:precondition1           covered         J      805 - 905   106.328 s    
[1663] ack_counter.v_ack_counter._assert_832                         proven          AM     Infinite    0.228 s      
[1664] ack_counter.v_ack_counter._assert_832:precondition1           covered         PRE           5    0.000 s      
[1665] ack_counter.v_ack_counter._assert_833                         proven          Hp     Infinite    0.800 s      
[1666] ack_counter.v_ack_counter._assert_833:precondition1           covered         Bm            1    0.304 s      
[1667] ack_counter.v_ack_counter._assert_834                         cex             J      820 - 904   110.463 s    
[1668] ack_counter.v_ack_counter._assert_834:precondition1           covered         J      785 - 889   100.917 s    
[1669] ack_counter.v_ack_counter._assert_835                         cex             N             1    0.012 s      
[1670] ack_counter.v_ack_counter._assert_835:precondition1           covered         N             1    0.013 s      
[1671] ack_counter.v_ack_counter._assert_836                         cex             N             1    0.013 s      
[1672] ack_counter.v_ack_counter._assert_836:precondition1           covered         N             1    0.013 s      
[1673] ack_counter.v_ack_counter._assert_837                         proven          PRE    Infinite    0.000 s      
[1674] ack_counter.v_ack_counter._assert_837:precondition1           covered         N             1    0.036 s      
[1675] ack_counter.v_ack_counter._assert_838                         proven          Hp     Infinite    0.800 s      
[1676] ack_counter.v_ack_counter._assert_838:precondition1           covered         Bm            1    0.304 s      
[1677] ack_counter.v_ack_counter._assert_839                         proven          Hp     Infinite    0.801 s      
[1678] ack_counter.v_ack_counter._assert_839:precondition1           covered         N             1    0.019 s      
[1679] ack_counter.v_ack_counter._assert_840                         proven          Hp     Infinite    0.801 s      
[1680] ack_counter.v_ack_counter._assert_840:precondition1           covered         Ht            1    0.476 s      
[1681] ack_counter.v_ack_counter._assert_841                         proven          Hp     Infinite    0.801 s      
[1682] ack_counter.v_ack_counter._assert_841:precondition1           covered         Bm            1    0.304 s      
[1683] ack_counter.v_ack_counter._assert_842                         proven          Hp     Infinite    0.801 s      
[1684] ack_counter.v_ack_counter._assert_842:precondition1           covered         J      717 - 885   85.425 s     
[1685] ack_counter.v_ack_counter._assert_843                         proven          Hp     Infinite    96.557 s     
[1686] ack_counter.v_ack_counter._assert_843:precondition1           covered         PRE           3    0.000 s      
[1687] ack_counter.v_ack_counter._assert_844                         proven          Hp     Infinite    154.445 s    
[1688] ack_counter.v_ack_counter._assert_844:precondition1           covered         Bm          106    24.653 s     
[1689] ack_counter.v_ack_counter._assert_845                         proven          Hp     Infinite    0.801 s      
[1690] ack_counter.v_ack_counter._assert_845:precondition1           covered         N             1    0.019 s      
[1691] ack_counter.v_ack_counter._assert_846                         proven          Hp     Infinite    0.802 s      
[1692] ack_counter.v_ack_counter._assert_846:precondition1           covered         N             1    0.019 s      
[1693] ack_counter.v_ack_counter._assert_847                         cex             J      664 - 838   70.513 s     
[1694] ack_counter.v_ack_counter._assert_847:precondition1           covered         J      651 - 824   66.527 s     
[1695] ack_counter.v_ack_counter._assert_848                         proven          Hp     Infinite    0.802 s      
[1696] ack_counter.v_ack_counter._assert_848:precondition1           covered         Ht            1    0.103 s      
[1697] ack_counter.v_ack_counter._assert_849                         proven          Hp     Infinite    0.802 s      
[1698] ack_counter.v_ack_counter._assert_849:precondition1           covered         Bm            1    0.304 s      
[1699] ack_counter.v_ack_counter._assert_850                         cex             Bm          332    120.946 s    
[1700] ack_counter.v_ack_counter._assert_850:precondition1           covered         Ht          332    117.992 s    
[1701] ack_counter.v_ack_counter._assert_851                         cex             Bm          332    121.522 s    
[1702] ack_counter.v_ack_counter._assert_851:precondition1           covered         Bm          332    117.976 s    
[1703] ack_counter.v_ack_counter._assert_852                         cex             Bm          332    120.558 s    
[1704] ack_counter.v_ack_counter._assert_852:precondition1           covered         Ht          332    117.992 s    
[1705] ack_counter.v_ack_counter._assert_853                         proven          Hp     Infinite    0.802 s      
[1706] ack_counter.v_ack_counter._assert_853:precondition1           covered         Bm            1    0.304 s      
[1707] ack_counter.v_ack_counter._assert_854                         cex             J      841 - 918   114.591 s    
[1708] ack_counter.v_ack_counter._assert_854:precondition1           covered         J      820 - 914   110.252 s    
[1709] ack_counter.v_ack_counter._assert_855                         cex             Ht            1    0.031 s      
[1710] ack_counter.v_ack_counter._assert_855:precondition1           covered         Ht            1    0.031 s      
[1711] ack_counter.v_ack_counter._assert_856                         proven          Oh     Infinite    7.128 s      
[1712] ack_counter.v_ack_counter._assert_856:precondition1           covered         J      576 - 768   42.015 s     
[1713] ack_counter.v_ack_counter._assert_857                         cex             Ht            1    0.031 s      
[1714] ack_counter.v_ack_counter._assert_857:precondition1           covered         Ht            1    0.031 s      
[1715] ack_counter.v_ack_counter._assert_858                         cex             J      690 - 836   78.282 s     
[1716] ack_counter.v_ack_counter._assert_858:precondition1           covered         J      576 - 768   42.015 s     
[1717] ack_counter.v_ack_counter._assert_859                         cex             Ht          332    120.026 s    
[1718] ack_counter.v_ack_counter._assert_859:precondition1           covered         Bm          332    118.985 s    
[1719] ack_counter.v_ack_counter._assert_860                         cex             J      506 - 663   17.090 s     
[1720] ack_counter.v_ack_counter._assert_860:precondition1           covered         J      503 - 578   6.467 s      
[1721] ack_counter.v_ack_counter._assert_861                         proven          Hp     Infinite    0.802 s      
[1722] ack_counter.v_ack_counter._assert_861:precondition1           covered         Ht            1    0.120 s      
[1723] ack_counter.v_ack_counter._assert_862                         proven          Hp     Infinite    0.802 s      
[1724] ack_counter.v_ack_counter._assert_862:precondition1           covered         J      505 - 654   11.614 s     
[1725] ack_counter.v_ack_counter._assert_863                         cex             J      545 - 717   32.124 s     
[1726] ack_counter.v_ack_counter._assert_863:precondition1           covered         J      541 - 715   30.861 s     
[1727] ack_counter.v_ack_counter._assert_864                         proven          Hp     Infinite    0.803 s      
[1728] ack_counter.v_ack_counter._assert_864:precondition1           covered         J      826 - 916   111.426 s    
[1729] ack_counter.v_ack_counter._assert_865                         cex             J      664 - 838   70.513 s     
[1730] ack_counter.v_ack_counter._assert_865:precondition1           covered         J      658 - 834   68.589 s     
[1731] ack_counter.v_ack_counter._assert_866                         proven          Hp     Infinite    0.803 s      
[1732] ack_counter.v_ack_counter._assert_866:precondition1           covered         Bm          417    187.362 s    
[1733] ack_counter.v_ack_counter._assert_867                         proven          PRE    Infinite    0.000 s      
[1734] ack_counter.v_ack_counter._assert_867:precondition1           covered         Bm          166    39.806 s     
[1735] ack_counter.v_ack_counter._assert_868                         proven          PRE    Infinite    0.000 s      
[1736] ack_counter.v_ack_counter._assert_868:precondition1           covered         N             1    0.036 s      
[1737] ack_counter.v_ack_counter._assert_869                         proven          Hp     Infinite    0.803 s      
[1738] ack_counter.v_ack_counter._assert_869:precondition1           covered         Ht            1    0.476 s      
[1739] ack_counter.v_ack_counter._assert_870                         proven          Hp     Infinite    0.803 s      
[1740] ack_counter.v_ack_counter._assert_870:precondition1           covered         Ht            1    0.031 s      
[1741] ack_counter.v_ack_counter._assert_871                         cex             Bm          492    230.789 s    
[1742] ack_counter.v_ack_counter._assert_871:precondition1           covered         Bm          492    230.210 s    
[1743] ack_counter.v_ack_counter._assert_872                         proven          Hp     Infinite    0.803 s      
[1744] ack_counter.v_ack_counter._assert_872:precondition1           covered         Ht            1    0.031 s      
[1745] ack_counter.v_ack_counter._assert_873                         cex             J      841 - 918   114.591 s    
[1746] ack_counter.v_ack_counter._assert_873:precondition1           covered         J      828 - 917   111.768 s    
[1747] ack_counter.v_ack_counter._assert_874                         proven          Hp     Infinite    0.804 s      
[1748] ack_counter.v_ack_counter._assert_874:precondition1           covered         J      504 - 667   12.344 s     
[1749] ack_counter.v_ack_counter._assert_875                         cex             J      506 - 663   17.090 s     
[1750] ack_counter.v_ack_counter._assert_875:precondition1           covered         J      503 - 588   7.236 s      
[1751] ack_counter.v_ack_counter._assert_876                         cex             J      664 - 838   70.513 s     
[1752] ack_counter.v_ack_counter._assert_876:precondition1           covered         J      658 - 834   68.589 s     
[1753] ack_counter.v_ack_counter._assert_877                         cex             Bm          503    252.045 s    
[1754] ack_counter.v_ack_counter._assert_877:precondition1           covered         J      499 - 503   1.988 s      
[1755] ack_counter.v_ack_counter._assert_878                         cex             Ht          252    76.923 s     
[1756] ack_counter.v_ack_counter._assert_878:precondition1           covered         Bm          252    76.939 s     
[1757] ack_counter.v_ack_counter._assert_879                         cex             Ht          252    76.923 s     
[1758] ack_counter.v_ack_counter._assert_879:precondition1           covered         Bm          252    76.939 s     
[1759] ack_counter.v_ack_counter._assert_880                         cex             Ht          252    76.923 s     
[1760] ack_counter.v_ack_counter._assert_880:precondition1           covered         Bm          252    76.939 s     
[1761] ack_counter.v_ack_counter._assert_881                         proven          Hp     Infinite    0.804 s      
[1762] ack_counter.v_ack_counter._assert_881:precondition1           covered         Ht            1    0.511 s      
[1763] ack_counter.v_ack_counter._assert_882                         proven          Hp     Infinite    0.804 s      
[1764] ack_counter.v_ack_counter._assert_882:precondition1           covered         Bm          415    186.219 s    
[1765] ack_counter.v_ack_counter._assert_883                         cex             Bm          417    187.866 s    
[1766] ack_counter.v_ack_counter._assert_883:precondition1           covered         Bm          417    187.362 s    
[1767] ack_counter.v_ack_counter._assert_884                         cex             J      578 - 776   43.667 s     
[1768] ack_counter.v_ack_counter._assert_884:precondition1           covered         J      569 - 751   38.549 s     
[1769] ack_counter.v_ack_counter._assert_885                         cex             J      578 - 776   43.667 s     
[1770] ack_counter.v_ack_counter._assert_885:precondition1           covered         J      569 - 751   38.549 s     
[1771] ack_counter.v_ack_counter._assert_886                         cex             J      578 - 776   43.667 s     
[1772] ack_counter.v_ack_counter._assert_886:precondition1           covered         J      569 - 751   38.549 s     
[1773] ack_counter.v_ack_counter._assert_887                         cex             J      578 - 776   43.667 s     
[1774] ack_counter.v_ack_counter._assert_887:precondition1           covered         J      569 - 751   38.549 s     
[1775] ack_counter.v_ack_counter._assert_888                         cex             J      664 - 838   70.513 s     
[1776] ack_counter.v_ack_counter._assert_888:precondition1           covered         J      661 - 836   69.560 s     
[1777] ack_counter.v_ack_counter._assert_889                         proven          Hp     Infinite    0.804 s      
[1778] ack_counter.v_ack_counter._assert_889:precondition1           covered         J      505 - 666   12.176 s     
[1779] ack_counter.v_ack_counter._assert_890                         proven          Hp     Infinite    0.804 s      
[1780] ack_counter.v_ack_counter._assert_890:precondition1           covered         J      569 - 751   38.549 s     
[1781] ack_counter.v_ack_counter._assert_891                         cex             Ht          332    119.446 s    
[1782] ack_counter.v_ack_counter._assert_891:precondition1           covered         Bm          332    117.976 s    
[1783] ack_counter.v_ack_counter._assert_892                         cex             J      544 - 714   31.617 s     
[1784] ack_counter.v_ack_counter._assert_892:precondition1           covered         J      505 - 666   12.176 s     
[1785] ack_counter.v_ack_counter._assert_893                         cex             J      544 - 714   31.617 s     
[1786] ack_counter.v_ack_counter._assert_893:precondition1           covered         J      505 - 666   12.176 s     
[1787] ack_counter.v_ack_counter._assert_894                         cex             J      544 - 714   31.617 s     
[1788] ack_counter.v_ack_counter._assert_894:precondition1           covered         J      505 - 666   12.176 s     
[1789] ack_counter.v_ack_counter._assert_895                         cex             J      507 - 666   17.455 s     
[1790] ack_counter.v_ack_counter._assert_895:precondition1           covered         J      505 - 666   12.176 s     
[1791] ack_counter.v_ack_counter._assert_896                         proven          Hp     Infinite    0.804 s      
[1792] ack_counter.v_ack_counter._assert_896:precondition1           covered         Ht            1    0.530 s      
[1793] ack_counter.v_ack_counter._assert_897                         cex             J      842 - 919   114.780 s    
[1794] ack_counter.v_ack_counter._assert_897:precondition1           covered         J      830 - 918   112.166 s    
[1795] ack_counter.v_ack_counter._assert_898                         proven          Hp     Infinite    0.805 s      
[1796] ack_counter.v_ack_counter._assert_898:precondition1           covered         J      503 - 583   7.021 s      
[1797] ack_counter.v_ack_counter._assert_899                         cex             J      664 - 838   70.513 s     
[1798] ack_counter.v_ack_counter._assert_899:precondition1           covered         J      657 - 833   68.298 s     
[1799] ack_counter.v_ack_counter._assert_900                         cex             J      665 - 838   70.513 s     
[1800] ack_counter.v_ack_counter._assert_900:precondition1           covered         J      659 - 834   68.589 s     
[1801] ack_counter.v_ack_counter._assert_901                         proven          Hp     Infinite    0.805 s      
[1802] ack_counter.v_ack_counter._assert_901:precondition1           covered         J      656 - 832   68.063 s     
[1803] ack_counter.v_ack_counter._assert_902                         proven          Mpcustom4  Infinite  8.285 s    
[1804] ack_counter.v_ack_counter._assert_902:precondition1           covered         PRE           2    0.000 s      
[1805] ack_counter.v_ack_counter._assert_903                         proven          Hp     Infinite    0.805 s      
[1806] ack_counter.v_ack_counter._assert_903:precondition1           covered         Bm           82    18.729 s     
[1807] ack_counter.v_ack_counter._assert_904                         proven          Hp     Infinite    0.805 s      
[1808] ack_counter.v_ack_counter._assert_904:precondition1           covered         Bm          333    132.583 s    
[1809] ack_counter.v_ack_counter._assert_905                         proven          Hp     Infinite    154.445 s    
[1810] ack_counter.v_ack_counter._assert_905:precondition1           covered         B         6 - 7    0.023 s      
[1811] ack_counter.v_ack_counter._assert_906                         cex             J      664 - 838   70.513 s     
[1812] ack_counter.v_ack_counter._assert_906:precondition1           covered         J      661 - 836   69.560 s     
[1813] ack_counter.v_ack_counter._assert_907                         proven          Hp     Infinite    0.805 s      
[1814] ack_counter.v_ack_counter._assert_907:precondition1           covered         Ht            1    0.031 s      
[1815] ack_counter.v_ack_counter._assert_908                         cex             J      544 - 714   31.617 s     
[1816] ack_counter.v_ack_counter._assert_908:precondition1           covered         J      505 - 664   12.061 s     
[1817] ack_counter.v_ack_counter._assert_909                         proven          Hp     Infinite    0.805 s      
[1818] ack_counter.v_ack_counter._assert_909:precondition1           covered         Bm          315    110.406 s    
[1819] ack_counter.v_ack_counter._assert_910                         cex             J      843 - 919   114.976 s    
[1820] ack_counter.v_ack_counter._assert_910:precondition1           covered         J      832 - 919   112.581 s    
[1821] ack_counter.v_ack_counter._assert_911                         cex             J      507 - 655   17.638 s     
[1822] ack_counter.v_ack_counter._assert_911:precondition1           covered         J      503 - 577   6.355 s      
[1823] ack_counter.v_ack_counter._assert_912                         cex             J      506 - 663   17.090 s     
[1824] ack_counter.v_ack_counter._assert_912:precondition1           covered         J      503 - 586   7.142 s      
[1825] ack_counter.v_ack_counter._assert_913                         cex             J      544 - 714   31.617 s     
[1826] ack_counter.v_ack_counter._assert_913:precondition1           covered         J      505 - 669   12.768 s     
[1827] ack_counter.v_ack_counter._assert_914                         cex             Bm          503    252.045 s    
[1828] ack_counter.v_ack_counter._assert_914:precondition1           covered         J      499 - 503   1.988 s      
[1829] ack_counter.v_ack_counter._assert_915                         cex             Bm          337    140.219 s    
[1830] ack_counter.v_ack_counter._assert_915:precondition1           covered         Bm          337    139.794 s    
[1831] ack_counter.v_ack_counter._assert_916                         cex             Bm          420    189.451 s    
[1832] ack_counter.v_ack_counter._assert_916:precondition1           covered         Bm          420    188.999 s    
[1833] ack_counter.v_ack_counter._assert_917                         proven          Hp     Infinite    96.557 s     
[1834] ack_counter.v_ack_counter._assert_917:precondition1           covered         Bm          169    41.231 s     
[1835] ack_counter.v_ack_counter._assert_918                         cex             Ht          337    140.321 s    
[1836] ack_counter.v_ack_counter._assert_918:precondition1           covered         Bm          337    139.794 s    
[1837] ack_counter.v_ack_counter._assert_919                         proven          AM     Infinite    0.608 s      
[1838] ack_counter.v_ack_counter._assert_919:precondition1           covered         PRE           5    0.000 s      
[1839] ack_counter.v_ack_counter._assert_920                         proven          Hp     Infinite    96.558 s     
[1840] ack_counter.v_ack_counter._assert_920:precondition1           covered         Ht           86    19.328 s     
[1841] ack_counter.v_ack_counter._assert_921                         proven          Hp     Infinite    96.558 s     
[1842] ack_counter.v_ack_counter._assert_921:precondition1           covered         PRE           4    0.000 s      
[1843] ack_counter.v_ack_counter._assert_922                         cex             Bm          420    189.451 s    
[1844] ack_counter.v_ack_counter._assert_922:precondition1           covered         Bm          420    188.999 s    
[1845] ack_counter.v_ack_counter._assert_923                         proven          Hp     Infinite    96.558 s     
[1846] ack_counter.v_ack_counter._assert_923:precondition1           covered         PRE           3    0.000 s      
[1847] ack_counter.v_ack_counter._assert_924                         proven          Mpcustom4  Infinite  8.926 s    
[1848] ack_counter.v_ack_counter._assert_924:precondition1           covered         Bm          169    41.231 s     
[1849] ack_counter.v_ack_counter._assert_925                         cex             Bm          420    189.451 s    
[1850] ack_counter.v_ack_counter._assert_925:precondition1           covered         Bm          420    188.999 s    
[1851] ack_counter.v_ack_counter._assert_926                         proven          Hp     Infinite    154.445 s    
[1852] ack_counter.v_ack_counter._assert_926:precondition1           covered         Bm          169    41.231 s     
[1853] ack_counter.v_ack_counter._assert_927                         cex             Bm          337    140.219 s    
[1854] ack_counter.v_ack_counter._assert_927:precondition1           covered         Bm          337    139.794 s    
[1855] ack_counter.v_ack_counter._assert_928                         proven          Hp     Infinite    135.724 s    
[1856] ack_counter.v_ack_counter._assert_928:precondition1           covered         Bm          169    41.231 s     
[1857] ack_counter.v_ack_counter._assert_929                         proven          Mpcustom4  Infinite  9.103 s    
[1858] ack_counter.v_ack_counter._assert_929:precondition1           covered         Bm           86    19.494 s     
[1859] ack_counter.v_ack_counter._assert_930                         proven          Hp     Infinite    0.806 s      
[1860] ack_counter.v_ack_counter._assert_930:precondition1           covered         Bm            1    0.320 s      
[1861] ack_counter.v_ack_counter._assert_931                         cex             J      690 - 836   78.282 s     
[1862] ack_counter.v_ack_counter._assert_931:precondition1           covered         J      576 - 771   42.636 s     
[1863] ack_counter.v_ack_counter._assert_932                         proven          Oh     Infinite    7.129 s      
[1864] ack_counter.v_ack_counter._assert_932:precondition1           covered         J      502 - 555   5.015 s      
[1865] ack_counter.v_ack_counter._assert_933                         proven          Mpcustom4  Infinite  9.103 s    
[1866] ack_counter.v_ack_counter._assert_933:precondition1           covered         B        4 - 13    0.023 s      
[1867] ack_counter.v_ack_counter._assert_934                         proven          Oh     Infinite    1.841 s      
[1868] ack_counter.v_ack_counter._assert_934:precondition1           covered         J      576 - 771   42.636 s     
[1869] ack_counter.v_ack_counter._assert_935                         cex             J      507 - 566   19.920 s     
[1870] ack_counter.v_ack_counter._assert_935:precondition1           covered         J      502 - 555   5.015 s      
[1871] ack_counter.v_ack_counter._assert_936                         cex             B        4 - 13    0.023 s      
[1872] ack_counter.v_ack_counter._assert_936:precondition1           covered         B        4 - 13    0.023 s      
[1873] ack_counter.v_ack_counter._assert_937                         proven          Hp     Infinite    96.558 s     
[1874] ack_counter.v_ack_counter._assert_937:precondition1           covered         PRE           4    0.000 s      
[1875] ack_counter.v_ack_counter._assert_938                         proven          Hp     Infinite    0.806 s      
[1876] ack_counter.v_ack_counter._assert_938:precondition1           covered         PRE           1    0.000 s      
[1877] ack_counter.v_ack_counter._assert_939                         proven          Hp     Infinite    96.558 s     
[1878] ack_counter.v_ack_counter._assert_939:precondition1           covered         Ht           87    19.569 s     
[1879] ack_counter.v_ack_counter._assert_940                         proven          PRE    Infinite    0.000 s      
[1880] ack_counter.v_ack_counter._assert_940:precondition1           covered         Bm          249    75.000 s     
[1881] ack_counter.v_ack_counter._assert_941                         proven          Hp     Infinite    96.558 s     
[1882] ack_counter.v_ack_counter._assert_941:precondition1           covered         PRE           3    0.000 s      
[1883] ack_counter.v_ack_counter._assert_942                         proven          N      Infinite    0.026 s      
[1884] ack_counter.v_ack_counter._assert_942:precondition1           covered         Bm           87    19.677 s     
[1885] ack_counter.v_ack_counter._assert_943                         proven          Hp     Infinite    96.558 s     
[1886] ack_counter.v_ack_counter._assert_943:precondition1           covered         Ht           86    19.328 s     
[1887] ack_counter.v_ack_counter._assert_944                         proven          Hp     Infinite    0.806 s      
[1888] ack_counter.v_ack_counter._assert_944:precondition1           covered         Ht           84    19.007 s     
[1889] ack_counter.v_ack_counter._assert_945                         proven          Hp     Infinite    0.806 s      
[1890] ack_counter.v_ack_counter._assert_945:precondition1           covered         J      503 - 583   7.021 s      
[1891] ack_counter.v_ack_counter._assert_946                         proven          Hp     Infinite    0.806 s      
[1892] ack_counter.v_ack_counter._assert_946:precondition1           covered         Bm          332    117.976 s    
[1893] ack_counter.v_ack_counter._assert_947                         proven          Hp     Infinite    0.807 s      
[1894] ack_counter.v_ack_counter._assert_947:precondition1           covered         J      498 - 500   1.521 s      
[1895] ack_counter.v_ack_counter._assert_948                         cex             Bm          919    400.408 s    
[1896] ack_counter.v_ack_counter._assert_948:precondition1           covered         J      832 - 919   112.581 s    
[1897] ack_counter.v_ack_counter._assert_949                         cex             Bm          502    249.753 s    
[1898] ack_counter.v_ack_counter._assert_949:precondition1           covered         J      498 - 502   1.692 s      
[1899] ack_counter.v_ack_counter._assert_950                         cex             Bm          919    400.408 s    
[1900] ack_counter.v_ack_counter._assert_950:precondition1           covered         J      832 - 919   112.581 s    
[1901] ack_counter.v_ack_counter._assert_951                         proven          Hp     Infinite    0.807 s      
[1902] ack_counter.v_ack_counter._assert_951:precondition1           covered         J      660 - 836   69.560 s     
[1903] ack_counter.v_ack_counter._assert_952                         cex             J      664 - 838   70.513 s     
[1904] ack_counter.v_ack_counter._assert_952:precondition1           covered         J      661 - 836   69.560 s     
[1905] ack_counter.v_ack_counter._assert_953                         proven          Hp     Infinite    0.807 s      
[1906] ack_counter.v_ack_counter._assert_953:precondition1           covered         J      832 - 919   112.581 s    
[1907] ack_counter.v_ack_counter._assert_954                         cex             J      664 - 838   70.513 s     
[1908] ack_counter.v_ack_counter._assert_954:precondition1           covered         J      661 - 836   69.560 s     
[1909] ack_counter.v_ack_counter._assert_955                         proven          PRE    Infinite    0.000 s      
[1910] ack_counter.v_ack_counter._assert_955:precondition1           covered         N             1    0.019 s      
[1911] ack_counter.v_ack_counter._assert_956                         cex             J      506 - 663   17.090 s     
[1912] ack_counter.v_ack_counter._assert_956:precondition1           covered         J      503 - 579   6.576 s      
[1913] ack_counter.v_ack_counter._assert_957                         cex             J      844 - 920   115.278 s    
[1914] ack_counter.v_ack_counter._assert_957:precondition1           covered         J      834 - 920   112.899 s    
[1915] ack_counter.v_ack_counter._assert_958                         proven          N      Infinite    0.312 s      
[1916] ack_counter.v_ack_counter._assert_958:precondition1           covered         Ht           87    19.569 s     
[1917] ack_counter.v_ack_counter._assert_959                         cex             J      578 - 776   43.667 s     
[1918] ack_counter.v_ack_counter._assert_959:precondition1           covered         J      570 - 752   38.783 s     
[1919] ack_counter.v_ack_counter._assert_960                         cex             J      578 - 776   43.667 s     
[1920] ack_counter.v_ack_counter._assert_960:precondition1           covered         J      570 - 752   38.783 s     
[1921] ack_counter.v_ack_counter._assert_961                         cex             J      578 - 776   43.667 s     
[1922] ack_counter.v_ack_counter._assert_961:precondition1           covered         J      570 - 752   38.783 s     
[1923] ack_counter.v_ack_counter._assert_962                         proven          AM     Infinite    0.819 s      
[1924] ack_counter.v_ack_counter._assert_962:precondition1           covered         PRE           5    0.000 s      
[1925] ack_counter.v_ack_counter._assert_963                         proven          Hp     Infinite    96.559 s     
[1926] ack_counter.v_ack_counter._assert_963:precondition1           covered         Bm          250    75.386 s     
[1927] ack_counter.v_ack_counter._assert_964                         proven          Hp     Infinite    0.807 s      
[1928] ack_counter.v_ack_counter._assert_964:precondition1           covered         Bm          167    40.169 s     
[1929] ack_counter.v_ack_counter._assert_965                         cex             Bm          920    401.828 s    
[1930] ack_counter.v_ack_counter._assert_965:precondition1           covered         J      834 - 920   112.899 s    
[1931] ack_counter.v_ack_counter._assert_966                         cex             Ht          410    183.756 s    
[1932] ack_counter.v_ack_counter._assert_966:precondition1           covered         Bm          410    184.447 s    
[1933] ack_counter.v_ack_counter._assert_967                         cex             Ht            1    0.103 s      
[1934] ack_counter.v_ack_counter._assert_967:precondition1           covered         Ht            1    0.103 s      
[1935] ack_counter.v_ack_counter._assert_968                         cex             Ht            1    0.103 s      
[1936] ack_counter.v_ack_counter._assert_968:precondition1           covered         Ht            1    0.103 s      
[1937] ack_counter.v_ack_counter._assert_969                         cex             Bm          921    403.747 s    
[1938] ack_counter.v_ack_counter._assert_969:precondition1           covered         J      836 - 921   113.264 s    
[1939] ack_counter.v_ack_counter._assert_970                         cex             Bm          420    189.451 s    
[1940] ack_counter.v_ack_counter._assert_970:precondition1           covered         Bm          420    188.999 s    
[1941] ack_counter.v_ack_counter._assert_971                         proven          Hp     Infinite    0.807 s      
[1942] ack_counter.v_ack_counter._assert_971:precondition1           covered         PRE           1    0.000 s      
[1943] ack_counter.v_ack_counter._assert_972                         cex             J      578 - 776   43.667 s     
[1944] ack_counter.v_ack_counter._assert_972:precondition1           covered         J      570 - 752   38.783 s     
[1945] ack_counter.v_ack_counter._assert_973                         proven          Hp     Infinite    0.808 s      
[1946] ack_counter.v_ack_counter._assert_973:precondition1           covered         Bm          252    76.939 s     
[1947] ack_counter.v_ack_counter._assert_974                         proven          N      Infinite    0.156 s      
[1948] ack_counter.v_ack_counter._assert_974:precondition1           covered         Ht           88    20.145 s     
[1949] ack_counter.v_ack_counter._assert_975                         proven          Hp     Infinite    0.946 s      
[1950] ack_counter.v_ack_counter._assert_975:precondition1           covered         Ht            1    0.053 s      
[1951] ack_counter.v_ack_counter._assert_976                         proven          Hp     Infinite    0.947 s      
[1952] ack_counter.v_ack_counter._assert_976:precondition1           covered         Ht            1    0.511 s      
[1953] ack_counter.v_ack_counter._assert_977                         proven          Hp     Infinite    0.947 s      
[1954] ack_counter.v_ack_counter._assert_977:precondition1           covered         N             1    0.019 s      
[1955] ack_counter.v_ack_counter._assert_978                         proven          Hp     Infinite    0.947 s      
[1956] ack_counter.v_ack_counter._assert_978:precondition1           covered         Ht            1    0.552 s      
[1957] ack_counter.v_ack_counter._assert_979                         proven          N      Infinite    0.743 s      
[1958] ack_counter.v_ack_counter._assert_979:precondition1           covered         Bm          170    41.561 s     
[1959] ack_counter.v_ack_counter._assert_980                         proven          Hp     Infinite    154.445 s    
[1960] ack_counter.v_ack_counter._assert_980:precondition1           covered         Bm          251    76.467 s     
[1961] ack_counter.v_ack_counter._assert_981                         proven          Hp     Infinite    96.559 s     
[1962] ack_counter.v_ack_counter._assert_981:precondition1           covered         Bm          169    41.231 s     
[1963] ack_counter.v_ack_counter._assert_982                         proven          Hp     Infinite    135.724 s    
[1964] ack_counter.v_ack_counter._assert_982:precondition1           covered         Bm          251    76.467 s     
[1965] ack_counter.v_ack_counter._assert_983                         proven          N      Infinite    0.544 s      
[1966] ack_counter.v_ack_counter._assert_983:precondition1           covered         Bm          170    41.561 s     
[1967] ack_counter.v_ack_counter._assert_984                         cex             Bm          921    403.747 s    
[1968] ack_counter.v_ack_counter._assert_984:precondition1           covered         J      836 - 921   113.264 s    
[1969] ack_counter.v_ack_counter._assert_985                         proven          Hp     Infinite    0.948 s      
[1970] ack_counter.v_ack_counter._assert_985:precondition1           covered         Bm            1    0.304 s      
[1971] ack_counter.v_ack_counter._assert_986                         proven          Hp     Infinite    0.948 s      
[1972] ack_counter.v_ack_counter._assert_986:precondition1           covered         Ht            1    0.135 s      
[1973] ack_counter.v_ack_counter._assert_987                         proven          Hp     Infinite    0.971 s      
[1974] ack_counter.v_ack_counter._assert_987:precondition1           covered         J      504 - 660   11.890 s     
[1975] ack_counter.v_ack_counter._assert_988                         proven          Hp     Infinite    0.971 s      
[1976] ack_counter.v_ack_counter._assert_988:precondition1           covered         J      498 - 503   1.988 s      
[1977] ack_counter.v_ack_counter._assert_989                         proven          Hp     Infinite    0.971 s      
[1978] ack_counter.v_ack_counter._assert_989:precondition1           covered         J      570 - 752   38.783 s     
[1979] ack_counter.v_ack_counter._assert_990                         proven          Hp     Infinite    154.445 s    
[1980] ack_counter.v_ack_counter._assert_990:precondition1           covered         Bm          172    42.552 s     
[1981] ack_counter.v_ack_counter._assert_991                         proven          Hp     Infinite    0.972 s      
[1982] ack_counter.v_ack_counter._assert_991:precondition1           covered         N             1    0.019 s      
[1983] ack_counter.v_ack_counter._assert_992                         proven          Hp     Infinite    0.972 s      
[1984] ack_counter.v_ack_counter._assert_992:precondition1           covered         Ht            1    0.031 s      
[1985] ack_counter.v_ack_counter._assert_993                         cex             Bm          258    87.238 s     
[1986] ack_counter.v_ack_counter._assert_993:precondition1           covered         Bm          258    86.899 s     
[1987] ack_counter.v_ack_counter._assert_994                         cex             J      578 - 776   43.667 s     
[1988] ack_counter.v_ack_counter._assert_994:precondition1           covered         J      577 - 770   42.403 s     
[1989] ack_counter.v_ack_counter._assert_995                         cex             J      498 - 502   1.692 s      
[1990] ack_counter.v_ack_counter._assert_995:precondition1           covered         L         3 - 5    0.192 s      
[1991] ack_counter.v_ack_counter._assert_996                         cex             Ht          332    119.446 s    
[1992] ack_counter.v_ack_counter._assert_996:precondition1           covered         Bm          332    117.976 s    
[1993] ack_counter.v_ack_counter._assert_997                         proven          Hp     Infinite    0.972 s      
[1994] ack_counter.v_ack_counter._assert_997:precondition1           covered         Ht            1    0.456 s      
[1995] ack_counter.v_ack_counter._assert_998                         proven          Hp     Infinite    0.972 s      
[1996] ack_counter.v_ack_counter._assert_998:precondition1           covered         Ht            1    0.103 s      
[1997] ack_counter.v_ack_counter._assert_999                         proven          Hp     Infinite    0.972 s      
[1998] ack_counter.v_ack_counter._assert_999:precondition1           covered         Ht            1    0.152 s      
[1999] ack_counter.v_ack_counter._assert_1000                        cex             Bm          332    121.885 s    
[2000] ack_counter.v_ack_counter._assert_1000:precondition1          covered         Bm          332    118.985 s    
[2001] ack_counter.v_ack_counter._assert_1001                        proven          Hp     Infinite    0.973 s      
[2002] ack_counter.v_ack_counter._assert_1001:precondition1          covered         Ht            1    0.511 s      
[2003] ack_counter.v_ack_counter._assert_1002                        proven          Hp     Infinite    0.973 s      
[2004] ack_counter.v_ack_counter._assert_1002:precondition1          covered         Ht            1    0.456 s      
[2005] ack_counter.v_ack_counter._assert_1003                        proven          N      Infinite    0.097 s      
[2006] ack_counter.v_ack_counter._assert_1003:precondition1          covered         Bm          183    44.957 s     
[2007] ack_counter.v_ack_counter._assert_1004                        cex             J      544 - 714   31.617 s     
[2008] ack_counter.v_ack_counter._assert_1004:precondition1          covered         J      505 - 671   12.990 s     
[2009] ack_counter.v_ack_counter._assert_1005                        proven          Hp     Infinite    0.973 s      
[2010] ack_counter.v_ack_counter._assert_1005:precondition1          covered         Ht            1    0.456 s      
[2011] ack_counter.v_ack_counter._assert_1006                        proven          Hp     Infinite    0.973 s      
[2012] ack_counter.v_ack_counter._assert_1006:precondition1          covered         Ht            1    0.569 s      
[2013] ack_counter.v_ack_counter._assert_1007                        proven          Hp     Infinite    0.973 s      
[2014] ack_counter.v_ack_counter._assert_1007:precondition1          covered         Ht            1    0.120 s      
[2015] ack_counter.v_ack_counter._assert_1008                        cex             Ht            1    0.103 s      
[2016] ack_counter.v_ack_counter._assert_1008:precondition1          covered         Ht            1    0.103 s      
[2017] ack_counter.v_ack_counter._assert_1009                        cex             Ht            1    0.103 s      
[2018] ack_counter.v_ack_counter._assert_1009:precondition1          covered         Ht            1    0.103 s      
[2019] ack_counter.v_ack_counter._assert_1010                        proven          Hp     Infinite    0.973 s      
[2020] ack_counter.v_ack_counter._assert_1010:precondition1          covered         Ht            1    0.552 s      
[2021] ack_counter.v_ack_counter._assert_1011                        proven          Hp     Infinite    0.974 s      
[2022] ack_counter.v_ack_counter._assert_1011:precondition1          covered         Ht            1    0.152 s      
[2023] ack_counter.v_ack_counter._assert_1012                        proven          N      Infinite    0.073 s      
[2024] ack_counter.v_ack_counter._assert_1012:precondition1          covered         Ht           63    15.912 s     
[2025] ack_counter.v_ack_counter._assert_1013                        cex             Bm          497    232.408 s    
[2026] ack_counter.v_ack_counter._assert_1013:precondition1          covered         Bm          497    232.408 s    
[2027] ack_counter.v_ack_counter._assert_1014                        proven          Hp     Infinite    0.974 s      
[2028] ack_counter.v_ack_counter._assert_1014:precondition1          covered         Ht            1    0.530 s      
[2029] ack_counter.v_ack_counter._assert_1015                        proven          Hp     Infinite    0.974 s      
[2030] ack_counter.v_ack_counter._assert_1015:precondition1          covered         J      501 - 522   3.777 s      
[2031] ack_counter.v_ack_counter._assert_1016                        proven          Hp     Infinite    0.974 s      
[2032] ack_counter.v_ack_counter._assert_1016:precondition1          covered         N             1    0.036 s      
[2033] ack_counter.v_ack_counter._assert_1017                        proven          Hp     Infinite    0.974 s      
[2034] ack_counter.v_ack_counter._assert_1017:precondition1          covered         Ht            1    0.584 s      
[2035] ack_counter.v_ack_counter._assert_1018                        proven          AM     Infinite    0.393 s      
[2036] ack_counter.v_ack_counter._assert_1018:precondition1          covered         B         6 - 7    0.023 s      
[2037] ack_counter.v_ack_counter._assert_1019                        proven          Hp     Infinite    0.974 s      
[2038] ack_counter.v_ack_counter._assert_1019:precondition1          covered         Ht            1    0.053 s      
[2039] ack_counter.v_ack_counter._assert_1020                        proven          PRE    Infinite    0.000 s      
[2040] ack_counter.v_ack_counter._assert_1020:precondition1          covered         Ht            1    0.053 s      
[2041] ack_counter.v_ack_counter._assert_1021                        cex             J      506 - 663   17.090 s     
[2042] ack_counter.v_ack_counter._assert_1021:precondition1          covered         J      503 - 595   7.350 s      
[2043] ack_counter.v_ack_counter._assert_1022                        cex             Ht          332    120.730 s    
[2044] ack_counter.v_ack_counter._assert_1022:precondition1          covered         Bm          332    117.976 s    
[2045] ack_counter.v_ack_counter._assert_1023                        cex             Ht          332    119.446 s    
[2046] ack_counter.v_ack_counter._assert_1023:precondition1          covered         Bm          332    117.976 s    
[2047] ack_counter.v_ack_counter._assert_1024                        proven          Hp     Infinite    2.488 s      
[2048] ack_counter.v_ack_counter._assert_1024:precondition1          covered         J      503 - 581   6.878 s      
[2049] ack_counter.v_ack_counter._assert_1025                        proven          Hp     Infinite    2.489 s      
[2050] ack_counter.v_ack_counter._assert_1025:precondition1          covered         N             1    0.019 s      
[2051] ack_counter.v_ack_counter._assert_1026                        cex             J      544 - 714   31.617 s     
[2052] ack_counter.v_ack_counter._assert_1026:precondition1          covered         J      505 - 669   12.768 s     
[2053] ack_counter.v_ack_counter._assert_1027                        proven          Hp     Infinite    2.489 s      
[2054] ack_counter.v_ack_counter._assert_1027:precondition1          covered         Bm            1    0.304 s      
[2055] ack_counter.v_ack_counter._assert_1028                        proven          Hp     Infinite    2.489 s      
[2056] ack_counter.v_ack_counter._assert_1028:precondition1          covered         N             1    0.019 s      
[2057] ack_counter.v_ack_counter._assert_1029                        proven          Hp     Infinite    2.490 s      
[2058] ack_counter.v_ack_counter._assert_1029:precondition1          covered         Ht            1    0.552 s      
[2059] ack_counter.v_ack_counter._assert_1030                        proven          Hp     Infinite    2.490 s      
[2060] ack_counter.v_ack_counter._assert_1030:precondition1          covered         N             1    0.019 s      
[2061] ack_counter.v_ack_counter._assert_1031                        cex             J      506 - 542   18.864 s     
[2062] ack_counter.v_ack_counter._assert_1031:precondition1          covered         J      501 - 525   3.943 s      
[2063] ack_counter.v_ack_counter._assert_1032                        cex             Ht          332    119.446 s    
[2064] ack_counter.v_ack_counter._assert_1032:precondition1          covered         Bm          332    117.976 s    
[2065] ack_counter.v_ack_counter._assert_1033                        cex             Bm          497    232.408 s    
[2066] ack_counter.v_ack_counter._assert_1033:precondition1          covered         Bm          497    232.408 s    
[2067] ack_counter.v_ack_counter._assert_1034                        proven          Hp     Infinite    2.490 s      
[2068] ack_counter.v_ack_counter._assert_1034:precondition1          covered         Ht            1    0.120 s      
[2069] ack_counter.v_ack_counter._assert_1035                        cex             Bm          933    409.312 s    
[2070] ack_counter.v_ack_counter._assert_1035:precondition1          covered         J      857 - 933   117.109 s    
[2071] ack_counter.v_ack_counter._assert_1036                        proven          Hp     Infinite    2.490 s      
[2072] ack_counter.v_ack_counter._assert_1036:precondition1          covered         J      857 - 933   117.109 s    
[2073] ack_counter.v_ack_counter._assert_1037                        proven          Hp     Infinite    2.490 s      
[2074] ack_counter.v_ack_counter._assert_1037:precondition1          covered         J      501 - 531   4.066 s      
[2075] ack_counter.v_ack_counter._assert_1038                        cex             J      703 - 874   82.496 s     
[2076] ack_counter.v_ack_counter._assert_1038:precondition1          covered         J      694 - 867   80.053 s     
[2077] ack_counter.v_ack_counter._assert_1039                        proven          Hp     Infinite    2.491 s      
[2078] ack_counter.v_ack_counter._assert_1039:precondition1          covered         J      629 - 802   60.444 s     
[2079] ack_counter.v_ack_counter._assert_1040                        proven          Hp     Infinite    2.491 s      
[2080] ack_counter.v_ack_counter._assert_1040:precondition1          covered         J      549 - 732   33.255 s     
[2081] ack_counter.v_ack_counter._assert_1041                        cex             J      506 - 663   17.090 s     
[2082] ack_counter.v_ack_counter._assert_1041:precondition1          covered         J      504 - 600   7.936 s      
[2083] ack_counter.v_ack_counter._assert_1042                        proven          Hp     Infinite    2.491 s      
[2084] ack_counter.v_ack_counter._assert_1042:precondition1          covered         N             1    0.019 s      
[2085] ack_counter.v_ack_counter._assert_1043                        cex             Ht          332    119.446 s    
[2086] ack_counter.v_ack_counter._assert_1043:precondition1          covered         Ht          332    117.992 s    
[2087] ack_counter.v_ack_counter._assert_1044                        cex             Bm          465    219.190 s    
[2088] ack_counter.v_ack_counter._assert_1044:precondition1          covered         Bm          465    218.658 s    
[2089] ack_counter.v_ack_counter._assert_1045                        cex             J      664 - 838   70.513 s     
[2090] ack_counter.v_ack_counter._assert_1045:precondition1          covered         J      616 - 799   55.308 s     
[2091] ack_counter.v_ack_counter._assert_1046                        proven          Hp     Infinite    2.491 s      
[2092] ack_counter.v_ack_counter._assert_1046:precondition1          covered         J      616 - 799   55.308 s     
[2093] ack_counter.v_ack_counter._assert_1047                        cex             J      703 - 874   82.496 s     
[2094] ack_counter.v_ack_counter._assert_1047:precondition1          covered         J      695 - 868   80.272 s     
[2095] ack_counter.v_ack_counter._assert_1048                        cex             J      664 - 838   70.513 s     
[2096] ack_counter.v_ack_counter._assert_1048:precondition1          covered         J      616 - 799   55.308 s     
[2097] ack_counter.v_ack_counter._assert_1049                        cex             J      664 - 838   70.513 s     
[2098] ack_counter.v_ack_counter._assert_1049:precondition1          covered         J      616 - 799   55.308 s     
[2099] ack_counter.v_ack_counter._assert_1050                        cex             J      665 - 838   70.513 s     
[2100] ack_counter.v_ack_counter._assert_1050:precondition1          covered         J      618 - 800   55.651 s     
[2101] ack_counter.v_ack_counter._assert_1051                        cex             Bm          934    410.929 s    
[2102] ack_counter.v_ack_counter._assert_1051:precondition1          covered         J      860 - 934   117.441 s    
[2103] ack_counter.v_ack_counter._assert_1052                        proven          Hp     Infinite    2.491 s      
[2104] ack_counter.v_ack_counter._assert_1052:precondition1          covered         Bm          331    117.402 s    
[2105] ack_counter.v_ack_counter._assert_1053                        proven          PRE    Infinite    0.000 s      
[2106] ack_counter.v_ack_counter._assert_1053:precondition1          covered         Bm          132    30.223 s     
[2107] ack_counter.v_ack_counter._assert_1054                        proven          Hp     Infinite    2.492 s      
[2108] ack_counter.v_ack_counter._assert_1054:precondition1          covered         J      691 - 865   79.009 s     
[2109] ack_counter.v_ack_counter._assert_1055                        cex             J      703 - 874   82.496 s     
[2110] ack_counter.v_ack_counter._assert_1055:precondition1          covered         J      691 - 865   79.009 s     
[2111] ack_counter.v_ack_counter._assert_1056                        proven          Hp     Infinite    2.492 s      
[2112] ack_counter.v_ack_counter._assert_1056:precondition1          covered         Bm          463    217.106 s    
[2113] ack_counter.v_ack_counter._assert_1057                        cex             J      704 - 874   82.496 s     
[2114] ack_counter.v_ack_counter._assert_1057:precondition1          covered         J      693 - 866   79.311 s     
[2115] ack_counter.v_ack_counter._assert_1058                        cex             J      704 - 874   82.496 s     
[2116] ack_counter.v_ack_counter._assert_1058:precondition1          covered         J      695 - 867   80.053 s     
[2117] ack_counter.v_ack_counter._assert_1059                        proven          Hp     Infinite    2.492 s      
[2118] ack_counter.v_ack_counter._assert_1059:precondition1          covered         J      504 - 664   12.061 s     
[2119] ack_counter.v_ack_counter._assert_1060                        proven          Hp     Infinite    2.492 s      
[2120] ack_counter.v_ack_counter._assert_1060:precondition1          covered         Ht            1    0.552 s      
[2121] ack_counter.v_ack_counter._assert_1061                        cex             Bm          457    213.351 s    
[2122] ack_counter.v_ack_counter._assert_1061:precondition1          covered         Bm          457    212.805 s    
[2123] ack_counter.v_ack_counter._assert_1062                        proven          Hp     Infinite    2.492 s      
[2124] ack_counter.v_ack_counter._assert_1062:precondition1          covered         Bm          464    218.023 s    
[2125] ack_counter.v_ack_counter._assert_1063                        cex             J      703 - 874   82.496 s     
[2126] ack_counter.v_ack_counter._assert_1063:precondition1          covered         J      695 - 868   80.272 s     
[2127] ack_counter.v_ack_counter._assert_1064                        cex             J      519 - 612   25.268 s     
[2128] ack_counter.v_ack_counter._assert_1064:precondition1          covered         J      502 - 569   6.124 s      
[2129] ack_counter.v_ack_counter._assert_1065                        proven          Mpcustom4  Infinite  10.118 s   
[2130] ack_counter.v_ack_counter._assert_1065:precondition1          covered         J      502 - 569   6.124 s      
[2131] ack_counter.v_ack_counter._assert_1066                        cex             Bm          935    412.953 s    
[2132] ack_counter.v_ack_counter._assert_1066:precondition1          covered         J      860 - 935   117.825 s    
[2133] ack_counter.v_ack_counter._assert_1067                        cex             Ht          332    119.446 s    
[2134] ack_counter.v_ack_counter._assert_1067:precondition1          covered         Bm          332    117.976 s    
[2135] ack_counter.v_ack_counter._assert_1068                        cex             Ht          332    118.974 s    
[2136] ack_counter.v_ack_counter._assert_1068:precondition1          covered         Bm          332    117.976 s    
[2137] ack_counter.v_ack_counter._assert_1069                        proven          Mpcustom4  Infinite  82.187 s   
[2138] ack_counter.v_ack_counter._assert_1069:precondition1          covered         PRE           3    0.000 s      
[2139] ack_counter.v_ack_counter._assert_1070                        cex             Ht          332    118.974 s    
[2140] ack_counter.v_ack_counter._assert_1070:precondition1          covered         Bm          332    117.976 s    
[2141] ack_counter.v_ack_counter._assert_1071                        proven          Hp     Infinite    2.493 s      
[2142] ack_counter.v_ack_counter._assert_1071:precondition1          covered         Ht           65    16.427 s     
[2143] ack_counter.v_ack_counter._assert_1072                        proven          Hp     Infinite    2.493 s      
[2144] ack_counter.v_ack_counter._assert_1072:precondition1          covered         Bm          264    89.623 s     
[2145] ack_counter.v_ack_counter._assert_1073                        proven          Mpcustom4  Infinite  10.535 s   
[2146] ack_counter.v_ack_counter._assert_1073:precondition1          covered         PRE           2    0.000 s      
[2147] ack_counter.v_ack_counter._assert_1074                        cex             Ht          332    119.446 s    
[2148] ack_counter.v_ack_counter._assert_1074:precondition1          covered         Bm          332    117.976 s    
[2149] ack_counter.v_ack_counter._assert_1075                        cex             Ht          200    57.273 s     
[2150] ack_counter.v_ack_counter._assert_1075:precondition1          covered         Ht          200    57.273 s     
[2151] ack_counter.v_ack_counter._assert_1076                        cex             J      544 - 714   31.617 s     
[2152] ack_counter.v_ack_counter._assert_1076:precondition1          covered         J      505 - 667   12.344 s     
[2153] ack_counter.v_ack_counter._assert_1077                        cex             Ht          200    57.273 s     
[2154] ack_counter.v_ack_counter._assert_1077:precondition1          covered         Ht          200    57.273 s     
[2155] ack_counter.v_ack_counter._assert_1078                        cex             J      578 - 776   43.667 s     
[2156] ack_counter.v_ack_counter._assert_1078:precondition1          covered         J      550 - 734   33.782 s     
[2157] ack_counter.v_ack_counter._assert_1079                        cex             Bm          466    220.482 s    
[2158] ack_counter.v_ack_counter._assert_1079:precondition1          covered         Bm          466    219.820 s    
[2159] ack_counter.v_ack_counter._assert_1080                        cex             J      544 - 714   31.617 s     
[2160] ack_counter.v_ack_counter._assert_1080:precondition1          covered         J      505 - 667   12.344 s     
[2161] ack_counter.v_ack_counter._assert_1081                        cex             J      578 - 776   43.667 s     
[2162] ack_counter.v_ack_counter._assert_1081:precondition1          covered         J      550 - 734   33.782 s     
[2163] ack_counter.v_ack_counter._assert_1082                        cex             J      507 - 542   18.864 s     
[2164] ack_counter.v_ack_counter._assert_1082:precondition1          covered         J      501 - 533   4.203 s      
[2165] ack_counter.v_ack_counter._assert_1083                        cex             J      507 - 542   18.864 s     
[2166] ack_counter.v_ack_counter._assert_1083:precondition1          covered         J      501 - 533   4.203 s      
[2167] ack_counter.v_ack_counter._assert_1084                        cex             Bm          466    220.482 s    
[2168] ack_counter.v_ack_counter._assert_1084:precondition1          covered         Bm          466    219.820 s    
[2169] ack_counter.v_ack_counter._assert_1085                        cex             J      507 - 542   18.864 s     
[2170] ack_counter.v_ack_counter._assert_1085:precondition1          covered         J      501 - 533   4.203 s      
[2171] ack_counter.v_ack_counter._assert_1086                        cex             Bm          466    220.482 s    
[2172] ack_counter.v_ack_counter._assert_1086:precondition1          covered         Bm          466    219.820 s    
[2173] ack_counter.v_ack_counter._assert_1087                        cex             J      506 - 663   17.090 s     
[2174] ack_counter.v_ack_counter._assert_1087:precondition1          covered         J      504 - 600   7.936 s      
[2175] ack_counter.v_ack_counter._assert_1088                        cex             Ht          200    57.273 s     
[2176] ack_counter.v_ack_counter._assert_1088:precondition1          covered         Ht          200    57.273 s     
[2177] ack_counter.v_ack_counter._assert_1089                        cex             Bm          399    173.079 s    
[2178] ack_counter.v_ack_counter._assert_1089:precondition1          covered         Bm          399    173.079 s    
[2179] ack_counter.v_ack_counter._assert_1090                        cex             Ht          200    57.273 s     
[2180] ack_counter.v_ack_counter._assert_1090:precondition1          covered         Ht          200    57.273 s     
[2181] ack_counter.v_ack_counter._assert_1091                        cex             Bm          399    172.603 s    
[2182] ack_counter.v_ack_counter._assert_1091:precondition1          covered         Bm          399    172.603 s    
[2183] ack_counter.v_ack_counter._assert_1092                        cex             Bm          399    172.603 s    
[2184] ack_counter.v_ack_counter._assert_1092:precondition1          covered         Bm          399    172.603 s    
[2185] ack_counter.v_ack_counter._assert_1093                        cex             J      507 - 663   17.090 s     
[2186] ack_counter.v_ack_counter._assert_1093:precondition1          covered         J      504 - 600   7.936 s      
[2187] ack_counter.v_ack_counter._assert_1094                        cex             J      664 - 838   70.513 s     
[2188] ack_counter.v_ack_counter._assert_1094:precondition1          covered         J      637 - 805   62.798 s     
[2189] ack_counter.v_ack_counter._assert_1095                        cex             J      703 - 874   82.496 s     
[2190] ack_counter.v_ack_counter._assert_1095:precondition1          covered         J      700 - 872   81.461 s     
[2191] ack_counter.v_ack_counter._assert_1096                        proven          N      Infinite    0.108 s      
[2192] ack_counter.v_ack_counter._assert_1096:precondition1          covered         Ht          101    22.242 s     
[2193] ack_counter.v_ack_counter._assert_1097                        proven          Hp     Infinite    2.493 s      
[2194] ack_counter.v_ack_counter._assert_1097:precondition1          covered         Ht            1    0.552 s      
[2195] ack_counter.v_ack_counter._assert_1098                        proven          Hp     Infinite    2.493 s      
[2196] ack_counter.v_ack_counter._assert_1098:precondition1          covered         Bm          132    30.223 s     
[2197] ack_counter.v_ack_counter._assert_1099                        proven          PRE    Infinite    0.000 s      
[2198] ack_counter.v_ack_counter._assert_1099:precondition1          covered         Bm          265    90.207 s     
[2199] ack_counter.v_ack_counter._assert_1100                        proven          Mpcustom4  Infinite  11.153 s   
[2200] ack_counter.v_ack_counter._assert_1100:precondition1          covered         PRE           3    0.000 s      
[2201] ack_counter.v_ack_counter._assert_1101                        proven          N      Infinite    0.063 s      
[2202] ack_counter.v_ack_counter._assert_1101:precondition1          covered         Ht           70    17.318 s     
[2203] ack_counter.v_ack_counter._assert_1102                        proven          Hp     Infinite    96.559 s     
[2204] ack_counter.v_ack_counter._assert_1102:precondition1          covered         Ht           70    17.360 s     
[2205] ack_counter.v_ack_counter._assert_1103                        proven          N      Infinite    0.105 s      
[2206] ack_counter.v_ack_counter._assert_1103:precondition1          covered         Ht           70    17.318 s     
[2207] ack_counter.v_ack_counter._assert_1104                        proven          Hp     Infinite    2.493 s      
[2208] ack_counter.v_ack_counter._assert_1104:precondition1          covered         J      501 - 532   4.136 s      
[2209] ack_counter.v_ack_counter._assert_1105                        proven          Hp     Infinite    2.494 s      
[2210] ack_counter.v_ack_counter._assert_1105:precondition1          covered         Ht          335    135.568 s    
[2211] ack_counter.v_ack_counter._assert_1106                        proven          Hp     Infinite    2.494 s      
[2212] ack_counter.v_ack_counter._assert_1106:precondition1          covered         J      503 - 599   7.659 s      
[2213] ack_counter.v_ack_counter._assert_1107                        cex             Bm          332    120.946 s    
[2214] ack_counter.v_ack_counter._assert_1107:precondition1          covered         Ht          332    117.992 s    
[2215] ack_counter.v_ack_counter._assert_1108                        cex             J      507 - 542   18.864 s     
[2216] ack_counter.v_ack_counter._assert_1108:precondition1          covered         J      501 - 534   4.268 s      
[2217] ack_counter.v_ack_counter._assert_1109                        cex             Bm          935    412.953 s    
[2218] ack_counter.v_ack_counter._assert_1109:precondition1          covered         J      860 - 935   117.825 s    
[2219] ack_counter.v_ack_counter._assert_1110                        cex             J      704 - 874   82.496 s     
[2220] ack_counter.v_ack_counter._assert_1110:precondition1          covered         J      699 - 869   80.951 s     
[2221] ack_counter.v_ack_counter._assert_1111                        proven          Hp     Infinite    2.494 s      
[2222] ack_counter.v_ack_counter._assert_1111:precondition1          covered         J      859 - 935   117.825 s    
[2223] ack_counter.v_ack_counter._assert_1112                        cex             Ht          332    119.446 s    
[2224] ack_counter.v_ack_counter._assert_1112:precondition1          covered         Bm          332    117.976 s    
[2225] ack_counter.v_ack_counter._assert_1113                        proven          Hp     Infinite    2.494 s      
[2226] ack_counter.v_ack_counter._assert_1113:precondition1          covered         J      505 - 666   12.176 s     
[2227] ack_counter.v_ack_counter._assert_1114                        cex             J      578 - 776   43.667 s     
[2228] ack_counter.v_ack_counter._assert_1114:precondition1          covered         J      550 - 733   33.553 s     
[2229] ack_counter.v_ack_counter._assert_1115                        cex             J      703 - 874   82.496 s     
[2230] ack_counter.v_ack_counter._assert_1115:precondition1          covered         J      695 - 868   80.272 s     
[2231] ack_counter.v_ack_counter._assert_1116                        proven          Hp     Infinite    2.494 s      
[2232] ack_counter.v_ack_counter._assert_1116:precondition1          covered         J      695 - 868   80.272 s     
[2233] ack_counter.v_ack_counter._assert_1117                        cex             J      544 - 714   31.617 s     
[2234] ack_counter.v_ack_counter._assert_1117:precondition1          covered         J      505 - 666   12.176 s     
[2235] ack_counter.v_ack_counter._assert_1118                        cex             J      544 - 714   31.617 s     
[2236] ack_counter.v_ack_counter._assert_1118:precondition1          covered         J      505 - 666   12.176 s     
[2237] ack_counter.v_ack_counter._assert_1119                        cex             J      544 - 714   31.617 s     
[2238] ack_counter.v_ack_counter._assert_1119:precondition1          covered         J      505 - 666   12.176 s     
[2239] ack_counter.v_ack_counter._assert_1120                        cex             J      507 - 666   17.455 s     
[2240] ack_counter.v_ack_counter._assert_1120:precondition1          covered         J      505 - 666   12.176 s     
[2241] ack_counter.v_ack_counter._assert_1121                        proven          Hp     Infinite    2.494 s      
[2242] ack_counter.v_ack_counter._assert_1121:precondition1          covered         J      576 - 766   41.576 s     
[2243] ack_counter.v_ack_counter._assert_1122                        cex             Bm          936    414.247 s    
[2244] ack_counter.v_ack_counter._assert_1122:precondition1          covered         J      861 - 936   118.288 s    
[2245] ack_counter.v_ack_counter._assert_1123                        cex             Ht          323    114.866 s    
[2246] ack_counter.v_ack_counter._assert_1123:precondition1          covered         Bm          323    114.894 s    
[2247] ack_counter.v_ack_counter._assert_1124                        proven          AM     Infinite    0.505 s      
[2248] ack_counter.v_ack_counter._assert_1124:precondition1          covered         PRE           4    0.000 s      
[2249] ack_counter.v_ack_counter._assert_1125                        cex             Bm          257    85.900 s     
[2250] ack_counter.v_ack_counter._assert_1125:precondition1          covered         Bm          257    85.900 s     
[2251] ack_counter.v_ack_counter._assert_1126                        proven          Mpcustom4  Infinite  11.623 s   
[2252] ack_counter.v_ack_counter._assert_1126:precondition1          covered         Bm          134    30.781 s     
[2253] ack_counter.v_ack_counter._assert_1127                        proven          PRE    Infinite    0.000 s      
[2254] ack_counter.v_ack_counter._assert_1127:precondition1          covered         Ht            1    0.476 s      
[2255] ack_counter.v_ack_counter._assert_1128                        proven          Hp     Infinite    2.495 s      
[2256] ack_counter.v_ack_counter._assert_1128:precondition1          covered         J      695 - 868   80.272 s     
[2257] ack_counter.v_ack_counter._assert_1129                        proven          Hp     Infinite    2.495 s      
[2258] ack_counter.v_ack_counter._assert_1129:precondition1          covered         Bm          457    212.805 s    
[2259] ack_counter.v_ack_counter._assert_1130                        cex             J      664 - 838   70.513 s     
[2260] ack_counter.v_ack_counter._assert_1130:precondition1          covered         J      627 - 801   59.847 s     
[2261] ack_counter.v_ack_counter._assert_1131                        cex             J      664 - 838   70.513 s     
[2262] ack_counter.v_ack_counter._assert_1131:precondition1          covered         J      627 - 801   59.847 s     
[2263] ack_counter.v_ack_counter._assert_1132                        proven          Hp     Infinite    2.495 s      
[2264] ack_counter.v_ack_counter._assert_1132:precondition1          covered         Ht            1    0.053 s      
[2265] ack_counter.v_ack_counter._assert_1133                        proven          Hp     Infinite    2.495 s      
[2266] ack_counter.v_ack_counter._assert_1133:precondition1          covered         Ht            1    0.495 s      
[2267] ack_counter.v_ack_counter._assert_1134                        proven          Hp     Infinite    2.495 s      
[2268] ack_counter.v_ack_counter._assert_1134:precondition1          covered         Ht            1    0.530 s      
[2269] ack_counter.v_ack_counter._assert_1135                        cex             J      544 - 714   31.617 s     
[2270] ack_counter.v_ack_counter._assert_1135:precondition1          covered         J      505 - 686   14.226 s     
[2271] ack_counter.v_ack_counter._assert_1136                        proven          Hp     Infinite    2.496 s      
[2272] ack_counter.v_ack_counter._assert_1136:precondition1          covered         PRE           1    0.000 s      
[2273] ack_counter.v_ack_counter._assert_1137                        proven          Hp     Infinite    2.496 s      
[2274] ack_counter.v_ack_counter._assert_1137:precondition1          covered         Ht          199    56.872 s     
[2275] ack_counter.v_ack_counter._assert_1138                        proven          N      Infinite    0.038 s      
[2276] ack_counter.v_ack_counter._assert_1138:precondition1          covered         PRE           4    0.000 s      
[2277] ack_counter.v_ack_counter._assert_1139                        cex             Bm          936    414.247 s    
[2278] ack_counter.v_ack_counter._assert_1139:precondition1          covered         J      860 - 936   118.288 s    
[2279] ack_counter.v_ack_counter._assert_1140                        proven          Hp     Infinite    2.496 s      
[2280] ack_counter.v_ack_counter._assert_1140:precondition1          covered         Bm          398    169.536 s    
[2281] ack_counter.v_ack_counter._assert_1141                        cex             Bm          399    173.079 s    
[2282] ack_counter.v_ack_counter._assert_1141:precondition1          covered         Bm          399    173.079 s    
[2283] ack_counter.v_ack_counter._assert_1142                        cex             Bm          936    414.247 s    
[2284] ack_counter.v_ack_counter._assert_1142:precondition1          covered         J      861 - 936   118.288 s    
[2285] ack_counter.v_ack_counter._assert_1143                        cex             Bm          332    122.278 s    
[2286] ack_counter.v_ack_counter._assert_1143:precondition1          covered         Bm          332    119.378 s    
[2287] ack_counter.v_ack_counter._assert_1144                        proven          Hp     Infinite    2.496 s      
[2288] ack_counter.v_ack_counter._assert_1144:precondition1          covered         Bm          332    117.976 s    
[2289] ack_counter.v_ack_counter._assert_1145                        cex             J      578 - 776   43.667 s     
[2290] ack_counter.v_ack_counter._assert_1145:precondition1          covered         J      550 - 733   33.553 s     
[2291] ack_counter.v_ack_counter._assert_1146                        cex             J      578 - 776   43.667 s     
[2292] ack_counter.v_ack_counter._assert_1146:precondition1          covered         J      550 - 733   33.553 s     
[2293] ack_counter.v_ack_counter._assert_1147                        cex             J      578 - 776   43.667 s     
[2294] ack_counter.v_ack_counter._assert_1147:precondition1          covered         J      550 - 733   33.553 s     
[2295] ack_counter.v_ack_counter._assert_1148                        proven          Hp     Infinite    2.497 s      
[2296] ack_counter.v_ack_counter._assert_1148:precondition1          covered         J      550 - 733   33.553 s     
[2297] ack_counter.v_ack_counter._assert_1149                        proven          Hp     Infinite    2.497 s      
[2298] ack_counter.v_ack_counter._assert_1149:precondition1          covered         J      815 - 910   109.011 s    
[2299] ack_counter.v_ack_counter._assert_1150                        cex             J      498 - 502   1.795 s      
[2300] ack_counter.v_ack_counter._assert_1150:precondition1          covered         N         4 - 5    0.012 s      
[2301] ack_counter.v_ack_counter._assert_1151                        cex             J      498 - 502   1.795 s      
[2302] ack_counter.v_ack_counter._assert_1151:precondition1          covered         N             4    0.013 s      
[2303] ack_counter.v_ack_counter._assert_1152                        proven          Mpcustom4  Infinite  82.728 s   
[2304] ack_counter.v_ack_counter._assert_1152:precondition1          covered         Ht           70    17.318 s     
[2305] ack_counter.v_ack_counter._assert_1153                        proven          Hp     Infinite    96.559 s     
[2306] ack_counter.v_ack_counter._assert_1153:precondition1          covered         Ht          135    31.126 s     
[2307] ack_counter.v_ack_counter._assert_1154                        proven          Hp     Infinite    135.725 s    
[2308] ack_counter.v_ack_counter._assert_1154:precondition1          covered         Ht           70    17.318 s     
[2309] ack_counter.v_ack_counter._assert_1155                        proven          Mpcustom4  Infinite  11.766 s   
[2310] ack_counter.v_ack_counter._assert_1155:precondition1          covered         Ht           69    16.819 s     
[2311] ack_counter.v_ack_counter._assert_1156                        cex             Bm          267    91.290 s     
[2312] ack_counter.v_ack_counter._assert_1156:precondition1          covered         Bm          267    91.010 s     
[2313] ack_counter.v_ack_counter._assert_1157                        proven          Hp     Infinite    135.725 s    
[2314] ack_counter.v_ack_counter._assert_1157:precondition1          covered         Bm          135    31.320 s     
[2315] ack_counter.v_ack_counter._assert_1158                        cex             Bm          267    91.290 s     
[2316] ack_counter.v_ack_counter._assert_1158:precondition1          covered         Bm          267    91.010 s     
[2317] ack_counter.v_ack_counter._assert_1159                        proven          Hp     Infinite    154.446 s    
[2318] ack_counter.v_ack_counter._assert_1159:precondition1          covered         PRE           5    0.000 s      
[2319] ack_counter.v_ack_counter._assert_1160                        proven          N      Infinite    0.905 s      
[2320] ack_counter.v_ack_counter._assert_1160:precondition1          covered         Ht           70    17.318 s     
[2321] ack_counter.v_ack_counter._assert_1161                        proven          N      Infinite    0.904 s      
[2322] ack_counter.v_ack_counter._assert_1161:precondition1          covered         Bm          135    31.143 s     
[2323] ack_counter.v_ack_counter._assert_1162                        cex             Bm          267    91.290 s     
[2324] ack_counter.v_ack_counter._assert_1162:precondition1          covered         Bm          267    91.010 s     
[2325] ack_counter.v_ack_counter._assert_1163                        cex             Bm          267    91.290 s     
[2326] ack_counter.v_ack_counter._assert_1163:precondition1          covered         Bm          267    91.010 s     
[2327] ack_counter.v_ack_counter._assert_1164                        cex             J      664 - 838   70.513 s     
[2328] ack_counter.v_ack_counter._assert_1164:precondition1          covered         J      627 - 801   59.847 s     
[2329] ack_counter.v_ack_counter._assert_1165                        proven          Hp     Infinite    2.497 s      
[2330] ack_counter.v_ack_counter._assert_1165:precondition1          covered         Bm            1    0.304 s      
[2331] ack_counter.v_ack_counter._assert_1166                        cex             J      664 - 838   70.513 s     
[2332] ack_counter.v_ack_counter._assert_1166:precondition1          covered         J      647 - 815   65.069 s     
[2333] ack_counter.v_ack_counter._assert_1167                        proven          Hp     Infinite    2.497 s      
[2334] ack_counter.v_ack_counter._assert_1167:precondition1          covered         Ht            1    0.456 s      
[2335] ack_counter.v_ack_counter._assert_1168                        proven          Hp     Infinite    96.559 s     
[2336] ack_counter.v_ack_counter._assert_1168:precondition1          covered         Ht          137    31.713 s     
[2337] ack_counter.v_ack_counter._assert_1169                        proven          Hp     Infinite    96.559 s     
[2338] ack_counter.v_ack_counter._assert_1169:precondition1          covered         Ht          202    62.067 s     
[2339] ack_counter.v_ack_counter._assert_1170                        proven          Hp     Infinite    135.725 s    
[2340] ack_counter.v_ack_counter._assert_1170:precondition1          covered         Ht          137    31.713 s     
[2341] ack_counter.v_ack_counter._assert_1171                        proven          Hp     Infinite    135.725 s    
[2342] ack_counter.v_ack_counter._assert_1171:precondition1          covered         Ht          202    62.067 s     
[2343] ack_counter.v_ack_counter._assert_1172                        proven          Hp     Infinite    96.560 s     
[2344] ack_counter.v_ack_counter._assert_1172:precondition1          covered         Ht          137    31.713 s     
[2345] ack_counter.v_ack_counter._assert_1173                        proven          Hp     Infinite    154.446 s    
[2346] ack_counter.v_ack_counter._assert_1173:precondition1          covered         Bm          267    91.010 s     
[2347] ack_counter.v_ack_counter._assert_1174                        proven          Hp     Infinite    2.497 s      
[2348] ack_counter.v_ack_counter._assert_1174:precondition1          covered         Ht           67    16.502 s     
[2349] ack_counter.v_ack_counter._assert_1175                        proven          Hp     Infinite    96.560 s     
[2350] ack_counter.v_ack_counter._assert_1175:precondition1          covered         Bm          267    91.010 s     
[2351] ack_counter.v_ack_counter._assert_1176                        proven          AM     Infinite    0.520 s      
[2352] ack_counter.v_ack_counter._assert_1176:precondition1          covered         PRE           5    0.000 s      
[2353] ack_counter.v_ack_counter._assert_1177                        proven          Hp     Infinite    154.446 s    
[2354] ack_counter.v_ack_counter._assert_1177:precondition1          covered         Ht          202    62.067 s     
[2355] ack_counter.v_ack_counter._assert_1178                        proven          Hp     Infinite    135.725 s    
[2356] ack_counter.v_ack_counter._assert_1178:precondition1          covered         Bm          267    91.010 s     
[2357] ack_counter.v_ack_counter._assert_1179                        cex             Bm          937    415.275 s    
[2358] ack_counter.v_ack_counter._assert_1179:precondition1          covered         J      862 - 937   118.706 s    
[2359] ack_counter.v_ack_counter._assert_1180                        proven          Hp     Infinite    2.497 s      
[2360] ack_counter.v_ack_counter._assert_1180:precondition1          covered         N             1    0.019 s      
[2361] ack_counter.v_ack_counter._assert_1181                        proven          Hp     Infinite    2.498 s      
[2362] ack_counter.v_ack_counter._assert_1181:precondition1          covered         Bm          200    57.475 s     
[2363] ack_counter.v_ack_counter._assert_1182                        proven          Hp     Infinite    2.498 s      
[2364] ack_counter.v_ack_counter._assert_1182:precondition1          covered         PRE           1    0.000 s      
[2365] ack_counter.v_ack_counter._assert_1183                        proven          Hp     Infinite    2.498 s      
[2366] ack_counter.v_ack_counter._assert_1183:precondition1          covered         Ht            1    0.584 s      
[2367] ack_counter.v_ack_counter._assert_1184                        proven          Hp     Infinite    2.498 s      
[2368] ack_counter.v_ack_counter._assert_1184:precondition1          covered         Bm          399    173.559 s    
[2369] ack_counter.v_ack_counter._assert_1185                        proven          Hp     Infinite    2.498 s      
[2370] ack_counter.v_ack_counter._assert_1185:precondition1          covered         J      627 - 801   59.847 s     
[2371] ack_counter.v_ack_counter._assert_1186                        proven          Hp     Infinite    2.499 s      
[2372] ack_counter.v_ack_counter._assert_1186:precondition1          covered         J      503 - 600   7.936 s      
[2373] ack_counter.v_ack_counter._assert_1187                        cex             J      664 - 838   70.513 s     
[2374] ack_counter.v_ack_counter._assert_1187:precondition1          covered         J      627 - 801   59.847 s     
[2375] ack_counter.v_ack_counter._assert_1188                        cex             J      506 - 663   17.090 s     
[2376] ack_counter.v_ack_counter._assert_1188:precondition1          covered         J      504 - 622   9.232 s      
[2377] ack_counter.v_ack_counter._assert_1189                        cex             J      664 - 838   70.513 s     
[2378] ack_counter.v_ack_counter._assert_1189:precondition1          covered         J      647 - 815   65.069 s     
[2379] ack_counter.v_ack_counter._assert_1190                        proven          Hp     Infinite    2.499 s      
[2380] ack_counter.v_ack_counter._assert_1190:precondition1          covered         Ht            1    0.120 s      
[2381] ack_counter.v_ack_counter._assert_1191                        proven          Hp     Infinite    2.499 s      
[2382] ack_counter.v_ack_counter._assert_1191:precondition1          covered         N             1    0.019 s      
[2383] ack_counter.v_ack_counter._assert_1192                        cex             Bm          393    166.376 s    
[2384] ack_counter.v_ack_counter._assert_1192:precondition1          covered         Bm          393    166.376 s    
[2385] ack_counter.v_ack_counter._assert_1193                        proven          Hp     Infinite    2.499 s      
[2386] ack_counter.v_ack_counter._assert_1193:precondition1          covered         Ht            1    0.103 s      
[2387] ack_counter.v_ack_counter._assert_1194                        proven          Hp     Infinite    2.499 s      
[2388] ack_counter.v_ack_counter._assert_1194:precondition1          covered         Ht            1    0.569 s      
[2389] ack_counter.v_ack_counter._assert_1195                        proven          Hp     Infinite    2.499 s      
[2390] ack_counter.v_ack_counter._assert_1195:precondition1          covered         Ht          335    135.568 s    
[2391] ack_counter.v_ack_counter._assert_1196                        proven          Hp     Infinite    96.560 s     
[2392] ack_counter.v_ack_counter._assert_1196:precondition1          covered         PRE           5    0.000 s      
[2393] ack_counter.v_ack_counter._assert_1197                        cex             J      507 - 663   17.090 s     
[2394] ack_counter.v_ack_counter._assert_1197:precondition1          covered         J      504 - 605   8.521 s      
[2395] ack_counter.v_ack_counter._assert_1198                        proven          Hp     Infinite    2.500 s      
[2396] ack_counter.v_ack_counter._assert_1198:precondition1          covered         Ht            1    0.103 s      
[2397] ack_counter.v_ack_counter._assert_1199                        cex             Bm          939    416.700 s    
[2398] ack_counter.v_ack_counter._assert_1199:precondition1          covered         J      863 - 939   119.171 s    
[2399] ack_counter.v_ack_counter._assert_1200                        proven          Hp     Infinite    2.500 s      
[2400] ack_counter.v_ack_counter._assert_1200:precondition1          covered         J      498 - 503   1.988 s      
[2401] ack_counter.v_ack_counter._assert_1201                        proven          Hp     Infinite    2.500 s      
[2402] ack_counter.v_ack_counter._assert_1201:precondition1          covered         J      502 - 566   5.865 s      
[2403] ack_counter.v_ack_counter._assert_1202                        cex             J      807 - 880   106.947 s    
[2404] ack_counter.v_ack_counter._assert_1202:precondition1          covered         J      709 - 878   83.577 s     
[2405] ack_counter.v_ack_counter._assert_1203                        cex             J      808 - 880   106.947 s    
[2406] ack_counter.v_ack_counter._assert_1203:precondition1          covered         J      711 - 879   83.812 s     
[2407] ack_counter.v_ack_counter._assert_1204                        cex             J      664 - 838   70.513 s     
[2408] ack_counter.v_ack_counter._assert_1204:precondition1          covered         J      647 - 815   65.069 s     
[2409] ack_counter.v_ack_counter._assert_1205                        proven          Hp     Infinite    2.500 s      
[2410] ack_counter.v_ack_counter._assert_1205:precondition1          covered         J      862 - 939   119.171 s    
[2411] ack_counter.v_ack_counter._assert_1206                        cex             J      664 - 838   70.513 s     
[2412] ack_counter.v_ack_counter._assert_1206:precondition1          covered         J      647 - 815   65.069 s     
[2413] ack_counter.v_ack_counter._assert_1207                        cex             J      809 - 881   107.162 s    
[2414] ack_counter.v_ack_counter._assert_1207:precondition1          covered         J      713 - 880   84.193 s     
[2415] ack_counter.v_ack_counter._assert_1208                        proven          Hp     Infinite    2.500 s      
[2416] ack_counter.v_ack_counter._assert_1208:precondition1          covered         J      647 - 815   65.069 s     
[2417] ack_counter.v_ack_counter._assert_1209                        proven          Hp     Infinite    2.500 s      
[2418] ack_counter.v_ack_counter._assert_1209:precondition1          covered         J      570 - 752   38.783 s     
[2419] ack_counter.v_ack_counter._assert_1210                        proven          Mpcustom4  Infinite  12.575 s   
[2420] ack_counter.v_ack_counter._assert_1210:precondition1          covered         PRE           2    0.000 s      
[2421] ack_counter.v_ack_counter._assert_1211                        cex             J      578 - 776   43.667 s     
[2422] ack_counter.v_ack_counter._assert_1211:precondition1          covered         J      570 - 752   38.783 s     
[2423] ack_counter.v_ack_counter._assert_1212                        proven          Hp     Infinite    2.501 s      
[2424] ack_counter.v_ack_counter._assert_1212:precondition1          covered         PRE           1    0.000 s      
[2425] ack_counter.v_ack_counter._assert_1213                        proven          Mpcustom4  Infinite  277.464 s  
[2426] ack_counter.v_ack_counter._assert_1213:precondition1          covered         PRE           4    0.000 s      
[2427] ack_counter.v_ack_counter._assert_1214                        proven          Hp     Infinite    2.501 s      
[2428] ack_counter.v_ack_counter._assert_1214:precondition1          covered         Bm          252    76.939 s     
[2429] ack_counter.v_ack_counter._assert_1215                        proven          Hp     Infinite    2.501 s      
[2430] ack_counter.v_ack_counter._assert_1215:precondition1          covered         Ht           64    15.960 s     
[2431] ack_counter.v_ack_counter._assert_1216                        proven          Hp     Infinite    2.501 s      
[2432] ack_counter.v_ack_counter._assert_1216:precondition1          covered         Bm          440    203.917 s    
[2433] ack_counter.v_ack_counter._assert_1217                        cex             Bm          315    110.779 s    
[2434] ack_counter.v_ack_counter._assert_1217:precondition1          covered         Bm          315    110.406 s    
[2435] ack_counter.v_ack_counter._assert_1218                        proven          Mpcustom4  Infinite  12.575 s   
[2436] ack_counter.v_ack_counter._assert_1218:precondition1          covered         Ht          189    46.261 s     
[2437] ack_counter.v_ack_counter._assert_1219                        cex             Bm          315    110.779 s    
[2438] ack_counter.v_ack_counter._assert_1219:precondition1          covered         Bm          315    110.406 s    
[2439] ack_counter.v_ack_counter._assert_1220                        cex             Bm          440    204.490 s    
[2440] ack_counter.v_ack_counter._assert_1220:precondition1          covered         Bm          440    203.917 s    
[2441] ack_counter.v_ack_counter._assert_1221                        proven          PRE    Infinite    0.000 s      
[2442] ack_counter.v_ack_counter._assert_1221:precondition1          covered         Ht          189    46.332 s     
[2443] ack_counter.v_ack_counter._assert_1222                        proven          N      Infinite    0.108 s      
[2444] ack_counter.v_ack_counter._assert_1222:precondition1          covered         Ht           67    16.502 s     
[2445] ack_counter.v_ack_counter._assert_1223                        proven          Mpcustom4  Infinite  12.577 s   
[2446] ack_counter.v_ack_counter._assert_1223:precondition1          covered         Ht           65    16.427 s     
[2447] ack_counter.v_ack_counter._assert_1224                        cex             Bm          315    110.779 s    
[2448] ack_counter.v_ack_counter._assert_1224:precondition1          covered         Bm          315    110.406 s    
[2449] ack_counter.v_ack_counter._assert_1225                        proven          Hp     Infinite    96.560 s     
[2450] ack_counter.v_ack_counter._assert_1225:precondition1          covered         Ht           67    16.502 s     
[2451] ack_counter.v_ack_counter._assert_1226                        cex             Bm          440    204.926 s    
[2452] ack_counter.v_ack_counter._assert_1226:precondition1          covered         Bm          440    203.917 s    
[2453] ack_counter.v_ack_counter._assert_1227                        proven          Mpcustom4  Infinite  204.271 s  
[2454] ack_counter.v_ack_counter._assert_1227:precondition1          covered         PRE           3    0.000 s      
[2455] ack_counter.v_ack_counter._assert_1228                        proven          Hp     Infinite    2.501 s      
[2456] ack_counter.v_ack_counter._assert_1228:precondition1          covered         Bm          315    110.406 s    
[2457] ack_counter.v_ack_counter._assert_1229                        proven          Mpcustom4  Infinite  204.271 s  
[2458] ack_counter.v_ack_counter._assert_1229:precondition1          covered         Ht           66    16.464 s     
[2459] ack_counter.v_ack_counter._assert_1230                        cex             Ht          440    204.686 s    
[2460] ack_counter.v_ack_counter._assert_1230:precondition1          covered         Bm          440    203.917 s    
[2461] ack_counter.v_ack_counter._assert_1231                        cex             J      578 - 776   43.667 s     
[2462] ack_counter.v_ack_counter._assert_1231:precondition1          covered         J      570 - 752   38.783 s     
[2463] ack_counter.v_ack_counter._assert_1232                        cex             J      578 - 776   43.667 s     
[2464] ack_counter.v_ack_counter._assert_1232:precondition1          covered         J      570 - 752   38.783 s     
[2465] ack_counter.v_ack_counter._assert_1233                        cex             Ht          252    76.923 s     
[2466] ack_counter.v_ack_counter._assert_1233:precondition1          covered         Bm          252    76.939 s     
[2467] ack_counter.v_ack_counter._assert_1234                        cex             Ht          252    76.923 s     
[2468] ack_counter.v_ack_counter._assert_1234:precondition1          covered         Bm          252    76.939 s     
[2469] ack_counter.v_ack_counter._assert_1235                        cex             J      578 - 776   43.667 s     
[2470] ack_counter.v_ack_counter._assert_1235:precondition1          covered         J      570 - 752   38.783 s     
[2471] ack_counter.v_ack_counter._assert_1236                        cex             Ht          252    76.923 s     
[2472] ack_counter.v_ack_counter._assert_1236:precondition1          covered         Bm          252    76.939 s     
[2473] ack_counter.v_ack_counter._assert_1237                        proven          Hp     Infinite    2.502 s      
[2474] ack_counter.v_ack_counter._assert_1237:precondition1          covered         Ht            1    0.152 s      
[2475] ack_counter.v_ack_counter._assert_1238                        cex             J      544 - 714   31.617 s     
[2476] ack_counter.v_ack_counter._assert_1238:precondition1          covered         J      506 - 673   13.330 s     
[2477] ack_counter.v_ack_counter._assert_1239                        cex             Bm          940    418.530 s    
[2478] ack_counter.v_ack_counter._assert_1239:precondition1          covered         J      863 - 940   119.549 s    
[2479] ack_counter.v_ack_counter._assert_1240                        proven          Hp     Infinite    2.502 s      
[2480] ack_counter.v_ack_counter._assert_1240:precondition1          covered         J      506 - 690   15.166 s     
[2481] ack_counter.v_ack_counter._assert_1241                        cex             J      807 - 880   106.947 s    
[2482] ack_counter.v_ack_counter._assert_1241:precondition1          covered         J      709 - 878   83.577 s     
[2483] ack_counter.v_ack_counter._assert_1242                        proven          Hp     Infinite    2.502 s      
[2484] ack_counter.v_ack_counter._assert_1242:precondition1          covered         Ht          127    28.038 s     
[2485] ack_counter.v_ack_counter._assert_1243                        cex             Bm          378    160.341 s    
[2486] ack_counter.v_ack_counter._assert_1243:precondition1          covered         Bm          378    159.895 s    
[2487] ack_counter.v_ack_counter._assert_1244                        proven          AM     Infinite    0.527 s      
[2488] ack_counter.v_ack_counter._assert_1244:precondition1          covered         PRE           5    0.000 s      
[2489] ack_counter.v_ack_counter._assert_1245                        proven          Hp     Infinite    96.561 s     
[2490] ack_counter.v_ack_counter._assert_1245:precondition1          covered         Bm          190    46.921 s     
[2491] ack_counter.v_ack_counter._assert_1246                        proven          Hp     Infinite    2.502 s      
[2492] ack_counter.v_ack_counter._assert_1246:precondition1          covered         Bm          378    159.895 s    
[2493] ack_counter.v_ack_counter._assert_1247                        cex             Bm          378    160.341 s    
[2494] ack_counter.v_ack_counter._assert_1247:precondition1          covered         Bm          378    159.895 s    
[2495] ack_counter.v_ack_counter._assert_1248                        cex             Bm          378    160.341 s    
[2496] ack_counter.v_ack_counter._assert_1248:precondition1          covered         Bm          378    159.895 s    
[2497] ack_counter.v_ack_counter._assert_1249                        proven          Hp     Infinite    2.502 s      
[2498] ack_counter.v_ack_counter._assert_1249:precondition1          covered         Ht            1    0.584 s      
[2499] ack_counter.v_ack_counter._assert_1250                        proven          Hp     Infinite    2.503 s      
[2500] ack_counter.v_ack_counter._assert_1250:precondition1          covered         N             1    0.019 s      
[2501] ack_counter.v_ack_counter._assert_1251                        proven          Hp     Infinite    2.503 s      
[2502] ack_counter.v_ack_counter._assert_1251:precondition1          covered         Ht            1    0.584 s      
[2503] ack_counter.v_ack_counter._assert_1252                        proven          Hp     Infinite    2.503 s      
[2504] ack_counter.v_ack_counter._assert_1252:precondition1          covered         Ht            1    0.584 s      
[2505] ack_counter.v_ack_counter._assert_1253                        proven          Hp     Infinite    2.503 s      
[2506] ack_counter.v_ack_counter._assert_1253:precondition1          covered         Ht            1    0.476 s      
[2507] ack_counter.v_ack_counter._assert_1254                        proven          Hp     Infinite    2.503 s      
[2508] ack_counter.v_ack_counter._assert_1254:precondition1          covered         N             1    0.036 s      
[2509] ack_counter.v_ack_counter._assert_1255                        cex             Bm          941    419.786 s    
[2510] ack_counter.v_ack_counter._assert_1255:precondition1          covered         J      863 - 941   119.914 s    
[2511] ack_counter.v_ack_counter._assert_1256                        proven          Hp     Infinite    2.504 s      
[2512] ack_counter.v_ack_counter._assert_1256:precondition1          covered         J      504 - 629   10.349 s     
[2513] ack_counter.v_ack_counter._assert_1257                        cex             J      512 - 573   21.337 s     
[2514] ack_counter.v_ack_counter._assert_1257:precondition1          covered         J      502 - 561   5.635 s      
[2515] ack_counter.v_ack_counter._assert_1258                        proven          Hp     Infinite    2.504 s      
[2516] ack_counter.v_ack_counter._assert_1258:precondition1          covered         J      709 - 878   83.577 s     
[2517] ack_counter.v_ack_counter._assert_1259                        proven          Hp     Infinite    96.561 s     
[2518] ack_counter.v_ack_counter._assert_1259:precondition1          covered         Bm          130    29.442 s     
[2519] ack_counter.v_ack_counter._assert_1260                        proven          Hp     Infinite    135.725 s    
[2520] ack_counter.v_ack_counter._assert_1260:precondition1          covered         Bm          191    47.463 s     
[2521] ack_counter.v_ack_counter._assert_1261                        proven          Hp     Infinite    154.446 s    
[2522] ack_counter.v_ack_counter._assert_1261:precondition1          covered         Bm          191    47.463 s     
[2523] ack_counter.v_ack_counter._assert_1262                        proven          Mpcustom4  Infinite  204.390 s  
[2524] ack_counter.v_ack_counter._assert_1262:precondition1          covered         Ht          129    28.956 s     
[2525] ack_counter.v_ack_counter._assert_1263                        proven          Mpcustom4  Infinite  13.317 s   
[2526] ack_counter.v_ack_counter._assert_1263:precondition1          covered         Ht          128    28.535 s     
[2527] ack_counter.v_ack_counter._assert_1264                        proven          N      Infinite    0.155 s      
[2528] ack_counter.v_ack_counter._assert_1264:precondition1          covered         Bm          130    29.442 s     
[2529] ack_counter.v_ack_counter._assert_1265                        proven          Hp     Infinite    2.504 s      
[2530] ack_counter.v_ack_counter._assert_1265:precondition1          covered         Ht            1    0.476 s      
[2531] ack_counter.v_ack_counter._assert_1266                        cex             Ht          332    119.446 s    
[2532] ack_counter.v_ack_counter._assert_1266:precondition1          covered         Bm          332    117.976 s    
[2533] ack_counter.v_ack_counter._assert_1267                        cex             Ht            3    2.407 s      
[2534] ack_counter.v_ack_counter._assert_1267:precondition1          covered         B             3    0.023 s      
[2535] ack_counter.v_ack_counter._assert_1268                        cex             Ht            1    0.031 s      
[2536] ack_counter.v_ack_counter._assert_1268:precondition1          covered         Ht            1    0.031 s      
[2537] ack_counter.v_ack_counter._assert_1269                        cex             Ht            5    5.372 s      
[2538] ack_counter.v_ack_counter._assert_1269:precondition1          covered         B             5    0.023 s      
[2539] ack_counter.v_ack_counter._assert_1270                        cex             Ht            5    5.372 s      
[2540] ack_counter.v_ack_counter._assert_1270:precondition1          covered         B             5    0.023 s      
[2541] ack_counter.v_ack_counter._assert_1271                        cex             Ht            2    1.246 s      
[2542] ack_counter.v_ack_counter._assert_1271:precondition1          covered         Ht            2    1.246 s      
[2543] ack_counter.v_ack_counter._assert_1272                        cex             Ht            2    1.286 s      
[2544] ack_counter.v_ack_counter._assert_1272:precondition1          covered         Ht            2    1.246 s      
[2545] ack_counter.v_ack_counter._assert_1273                        cex             Ht            1    0.031 s      
[2546] ack_counter.v_ack_counter._assert_1273:precondition1          covered         Ht            1    0.031 s      
[2547] ack_counter.v_ack_counter._assert_1274                        cex             Ht            4    3.643 s      
[2548] ack_counter.v_ack_counter._assert_1274:precondition1          covered         B             4    0.023 s      
[2549] ack_counter.v_ack_counter._assert_1275                        cex             B         3 - 5    0.023 s      
[2550] ack_counter.v_ack_counter._assert_1275:precondition1          covered         B             3    0.023 s      
[2551] ack_counter.v_ack_counter._assert_1276                        cex             Ht            4    3.643 s      
[2552] ack_counter.v_ack_counter._assert_1276:precondition1          covered         B             4    0.023 s      
[2553] ack_counter.v_ack_counter._assert_1277                        cex             J      512 - 573   21.337 s     
[2554] ack_counter.v_ack_counter._assert_1277:precondition1          covered         J      502 - 560   5.488 s      
[2555] ack_counter.v_ack_counter._assert_1278                        proven          Hp     Infinite    2.504 s      
[2556] ack_counter.v_ack_counter._assert_1278:precondition1          covered         J      503 - 581   6.878 s      
[2557] ack_counter.v_ack_counter._assert_1279                        proven          Hp     Infinite    2.505 s      
[2558] ack_counter.v_ack_counter._assert_1279:precondition1          covered         J      500 - 506   2.534 s      
[2559] ack_counter.v_ack_counter._assert_1280                        cex             J      578 - 776   43.667 s     
[2560] ack_counter.v_ack_counter._assert_1280:precondition1          covered         J      563 - 741   37.928 s     
[2561] ack_counter.v_ack_counter._assert_1281                        cex             Bm          942    421.423 s    
[2562] ack_counter.v_ack_counter._assert_1281:precondition1          covered         J      863 - 942   120.279 s    
[2563] ack_counter.v_ack_counter._assert_1282                        cex             Bm          343    144.419 s    
[2564] ack_counter.v_ack_counter._assert_1282:precondition1          covered         Bm          343    143.791 s    
[2565] ack_counter.v_ack_counter._assert_1283                        proven          Hp     Infinite    2.505 s      
[2566] ack_counter.v_ack_counter._assert_1283:precondition1          covered         N             1    0.019 s      
[2567] ack_counter.v_ack_counter._assert_1284                        cex             J      544 - 714   31.617 s     
[2568] ack_counter.v_ack_counter._assert_1284:precondition1          covered         J      506 - 687   14.574 s     
[2569] ack_counter.v_ack_counter._assert_1285                        cex             J      506 - 663   17.090 s     
[2570] ack_counter.v_ack_counter._assert_1285:precondition1          covered         J      504 - 624   9.685 s      
[2571] ack_counter.v_ack_counter._assert_1286                        proven          Hp     Infinite    2.505 s      
[2572] ack_counter.v_ack_counter._assert_1286:precondition1          covered         Ht            1    0.103 s      
[2573] ack_counter.v_ack_counter._assert_1287                        proven          N      Infinite    0.753 s      
[2574] ack_counter.v_ack_counter._assert_1287:precondition1          covered         Ht           95    21.204 s     
[2575] ack_counter.v_ack_counter._assert_1288                        cex             Bm          943    423.179 s    
[2576] ack_counter.v_ack_counter._assert_1288:precondition1          covered         J      864 - 943   120.643 s    
[2577] ack_counter.v_ack_counter._assert_1289                        proven          PRE    Infinite    0.000 s      
[2578] ack_counter.v_ack_counter._assert_1289:precondition1          covered         N             1    0.036 s      
[2579] ack_counter.v_ack_counter._assert_1290                        cex             Bm          944    424.368 s    
[2580] ack_counter.v_ack_counter._assert_1290:precondition1          covered         J      864 - 944   121.022 s    
[2581] ack_counter.v_ack_counter._assert_1291                        proven          Hp     Infinite    2.505 s      
[2582] ack_counter.v_ack_counter._assert_1291:precondition1          covered         J      862 - 941   119.914 s    
[2583] ack_counter.v_ack_counter._assert_1292                        proven          Hp     Infinite    2.505 s      
[2584] ack_counter.v_ack_counter._assert_1292:precondition1          covered         J      663 - 838   70.198 s     
[2585] ack_counter.v_ack_counter._assert_1293                        cex             Bm          503    252.045 s    
[2586] ack_counter.v_ack_counter._assert_1293:precondition1          covered         J      499 - 503   1.988 s      
[2587] ack_counter.v_ack_counter._assert_1294                        proven          Hp     Infinite    2.505 s      
[2588] ack_counter.v_ack_counter._assert_1294:precondition1          covered         Bm            1    0.304 s      
[2589] ack_counter.v_ack_counter._assert_1295                        proven          Hp     Infinite    2.506 s      
[2590] ack_counter.v_ack_counter._assert_1295:precondition1          covered         Ht            1    0.120 s      
[2591] ack_counter.v_ack_counter._assert_1296                        proven          Hp     Infinite    135.726 s    
[2592] ack_counter.v_ack_counter._assert_1296:precondition1          covered         Bm          263    88.989 s     
[2593] ack_counter.v_ack_counter._assert_1297                        cex             J      703 - 874   82.496 s     
[2594] ack_counter.v_ack_counter._assert_1297:precondition1          covered         J      685 - 863   76.460 s     
[2595] ack_counter.v_ack_counter._assert_1298                        proven          Hp     Infinite    2.506 s      
[2596] ack_counter.v_ack_counter._assert_1298:precondition1          covered         Ht            1    0.530 s      
[2597] ack_counter.v_ack_counter._assert_1299                        proven          Hp     Infinite    2.506 s      
[2598] ack_counter.v_ack_counter._assert_1299:precondition1          covered         Bm          201    61.137 s     
[2599] ack_counter.v_ack_counter._assert_1300                        proven          Hp     Infinite    2.506 s      
[2600] ack_counter.v_ack_counter._assert_1300:precondition1          covered         Bm          268    91.924 s     
[2601] ack_counter.v_ack_counter._assert_1301                        proven          Hp     Infinite    2.506 s      
[2602] ack_counter.v_ack_counter._assert_1301:precondition1          covered         Ht            1    0.601 s      
[2603] ack_counter.v_ack_counter._assert_1302                        proven          Hp     Infinite    2.506 s      
[2604] ack_counter.v_ack_counter._assert_1302:precondition1          covered         Ht            1    0.511 s      
[2605] ack_counter.v_ack_counter._assert_1303                        cex             J      578 - 776   43.667 s     
[2606] ack_counter.v_ack_counter._assert_1303:precondition1          covered         J      574 - 754   39.484 s     
[2607] ack_counter.v_ack_counter._assert_1304                        proven          Hp     Infinite    2.507 s      
[2608] ack_counter.v_ack_counter._assert_1304:precondition1          covered         Ht            1    0.152 s      
[2609] ack_counter.v_ack_counter._assert_1305                        proven          Hp     Infinite    2.507 s      
[2610] ack_counter.v_ack_counter._assert_1305:precondition1          covered         Ht            1    0.103 s      
[2611] ack_counter.v_ack_counter._assert_1306                        proven          Hp     Infinite    2.507 s      
[2612] ack_counter.v_ack_counter._assert_1306:precondition1          covered         Ht            1    0.103 s      
[2613] ack_counter.v_ack_counter._assert_1307                        proven          Hp     Infinite    2.507 s      
[2614] ack_counter.v_ack_counter._assert_1307:precondition1          covered         Ht            1    0.152 s      
[2615] ack_counter.v_ack_counter._assert_1308                        proven          Hp     Infinite    2.507 s      
[2616] ack_counter.v_ack_counter._assert_1308:precondition1          covered         Ht            1    0.511 s      
[2617] ack_counter.v_ack_counter._assert_1309                        cex             Ht          195    48.123 s     
[2618] ack_counter.v_ack_counter._assert_1309:precondition1          covered         Ht          195    48.123 s     
[2619] ack_counter.v_ack_counter._assert_1310                        proven          Hp     Infinite    2.508 s      
[2620] ack_counter.v_ack_counter._assert_1310:precondition1          covered         J      695 - 868   80.272 s     
[2621] ack_counter.v_ack_counter._assert_1311                        cex             Ht          195    48.339 s     
[2622] ack_counter.v_ack_counter._assert_1311:precondition1          covered         Ht          195    48.339 s     
[2623] ack_counter.v_ack_counter._assert_1312                        cex             J      550 - 738   34.196 s     
[2624] ack_counter.v_ack_counter._assert_1312:precondition1          covered         J      550 - 738   34.196 s     
[2625] ack_counter.v_ack_counter._assert_1313                        proven          N      Infinite    0.158 s      
[2626] ack_counter.v_ack_counter._assert_1313:precondition1          covered         Bm           80    18.356 s     
[2627] ack_counter.v_ack_counter._assert_1314                        proven          Hp     Infinite    2.508 s      
[2628] ack_counter.v_ack_counter._assert_1314:precondition1          covered         Ht            1    0.135 s      
[2629] ack_counter.v_ack_counter._assert_1315                        cex             Ht            1    0.031 s      
[2630] ack_counter.v_ack_counter._assert_1315:precondition1          covered         Ht            1    0.031 s      
[2631] ack_counter.v_ack_counter._assert_1316                        cex             Ht            1    0.031 s      
[2632] ack_counter.v_ack_counter._assert_1316:precondition1          covered         Ht            1    0.031 s      
[2633] ack_counter.v_ack_counter._assert_1317                        cex             N             1    0.036 s      
[2634] ack_counter.v_ack_counter._assert_1317:precondition1          covered         N             1    0.036 s      
[2635] ack_counter.v_ack_counter._assert_1318                        cex             N             1    0.036 s      
[2636] ack_counter.v_ack_counter._assert_1318:precondition1          covered         N             1    0.036 s      
[2637] ack_counter.v_ack_counter._assert_1319                        cex             J      690 - 836   78.282 s     
[2638] ack_counter.v_ack_counter._assert_1319:precondition1          covered         J      605 - 787   51.713 s     
[2639] ack_counter.v_ack_counter._assert_1320                        proven          Oh     Infinite    6.876 s      
[2640] ack_counter.v_ack_counter._assert_1320:precondition1          covered         J      605 - 787   51.713 s     
[2641] ack_counter.v_ack_counter._assert_1321                        proven          Hp     Infinite    2.508 s      
[2642] ack_counter.v_ack_counter._assert_1321:precondition1          covered         N             1    0.019 s      
[2643] ack_counter.v_ack_counter._assert_1322                        proven          Hp     Infinite    2.508 s      
[2644] ack_counter.v_ack_counter._assert_1322:precondition1          covered         Ht            1    0.476 s      
[2645] ack_counter.v_ack_counter._assert_1323                        cex             N             2    0.036 s      
[2646] ack_counter.v_ack_counter._assert_1323:precondition1          covered         N             2    0.036 s      
[2647] ack_counter.v_ack_counter._assert_1324                        cex             N             2    0.036 s      
[2648] ack_counter.v_ack_counter._assert_1324:precondition1          covered         N             2    0.036 s      
[2649] ack_counter.v_ack_counter._assert_1325                        cex             N             3    0.012 s      
[2650] ack_counter.v_ack_counter._assert_1325:precondition1          covered         N             3    0.012 s      
[2651] ack_counter.v_ack_counter._assert_1326                        cex             Ht            4    3.749 s      
[2652] ack_counter.v_ack_counter._assert_1326:precondition1          covered         N             4    0.026 s      
[2653] ack_counter.v_ack_counter._assert_1327                        cex             B         3 - 4    0.016 s      
[2654] ack_counter.v_ack_counter._assert_1327:precondition1          covered         N             4    0.026 s      
[2655] ack_counter.v_ack_counter._assert_1328                        cex             Ht            5    5.528 s      
[2656] ack_counter.v_ack_counter._assert_1328:precondition1          covered         L             5    0.411 s      
[2657] ack_counter.v_ack_counter._assert_1329                        cex             Ht            5    5.528 s      
[2658] ack_counter.v_ack_counter._assert_1329:precondition1          covered         L             5    0.411 s      
[2659] ack_counter.v_ack_counter._assert_1330                        cex             N         2 - 3    0.012 s      
[2660] ack_counter.v_ack_counter._assert_1330:precondition1          covered         N             3    0.012 s      
[2661] ack_counter.v_ack_counter._assert_1331                        cex             Bm          335    135.512 s    
[2662] ack_counter.v_ack_counter._assert_1331:precondition1          covered         Bm          335    135.512 s    
[2663] ack_counter.v_ack_counter._assert_1332                        cex             J      578 - 776   43.667 s     
[2664] ack_counter.v_ack_counter._assert_1332:precondition1          covered         J      565 - 747   38.060 s     
[2665] ack_counter.v_ack_counter._assert_1333                        proven          Hp     Infinite    2.508 s      
[2666] ack_counter.v_ack_counter._assert_1333:precondition1          covered         J      629 - 802   60.444 s     
[2667] ack_counter.v_ack_counter._assert_1334                        proven          Hp     Infinite    2.508 s      
[2668] ack_counter.v_ack_counter._assert_1334:precondition1          covered         Ht            1    0.617 s      
[2669] ack_counter.v_ack_counter._assert_1335                        proven          Hp     Infinite    2.509 s      
[2670] ack_counter.v_ack_counter._assert_1335:precondition1          covered         Ht            1    0.053 s      
[2671] ack_counter.v_ack_counter._assert_1336                        proven          Hp     Infinite    2.509 s      
[2672] ack_counter.v_ack_counter._assert_1336:precondition1          covered         Ht            1    0.135 s      
[2673] ack_counter.v_ack_counter._assert_1337                        proven          Hp     Infinite    2.509 s      
[2674] ack_counter.v_ack_counter._assert_1337:precondition1          covered         Ht            1    0.120 s      
[2675] ack_counter.v_ack_counter._assert_1338                        cex             J      550 - 738   34.196 s     
[2676] ack_counter.v_ack_counter._assert_1338:precondition1          covered         J      550 - 738   34.196 s     
[2677] ack_counter.v_ack_counter._assert_1339                        cex             Bm          504    254.794 s    
[2678] ack_counter.v_ack_counter._assert_1339:precondition1          covered         J      500 - 504   2.179 s      
[2679] ack_counter.v_ack_counter._assert_1340                        cex             J      673 - 849   73.356 s     
[2680] ack_counter.v_ack_counter._assert_1340:precondition1          covered         J      669 - 844   71.982 s     
[2681] ack_counter.v_ack_counter._assert_1341                        proven          Hp     Infinite    2.509 s      
[2682] ack_counter.v_ack_counter._assert_1341:precondition1          covered         Ht            1    0.135 s      
[2683] ack_counter.v_ack_counter._assert_1342                        cex             Bm          336    137.372 s    
[2684] ack_counter.v_ack_counter._assert_1342:precondition1          covered         Bm          336    137.372 s    
[2685] ack_counter.v_ack_counter._assert_1343                        cex             J      664 - 838   70.513 s     
[2686] ack_counter.v_ack_counter._assert_1343:precondition1          covered         J      607 - 791   52.544 s     
[2687] ack_counter.v_ack_counter._assert_1344                        cex             J      820 - 904   110.463 s    
[2688] ack_counter.v_ack_counter._assert_1344:precondition1          covered         J      792 - 898   103.214 s    
[2689] ack_counter.v_ack_counter._assert_1345                        cex             Bm          497    232.408 s    
[2690] ack_counter.v_ack_counter._assert_1345:precondition1          covered         Bm          497    232.408 s    
[2691] ack_counter.v_ack_counter._assert_1346                        cex             Bm          497    235.030 s    
[2692] ack_counter.v_ack_counter._assert_1346:precondition1          covered         Bm          497    235.030 s    
[2693] ack_counter.v_ack_counter._assert_1347                        cex             Bm          497    232.408 s    
[2694] ack_counter.v_ack_counter._assert_1347:precondition1          covered         Bm          497    232.408 s    
[2695] ack_counter.v_ack_counter._assert_1348                        proven          Hp     Infinite    2.509 s      
[2696] ack_counter.v_ack_counter._assert_1348:precondition1          covered         Ht            1    0.636 s      
[2697] ack_counter.v_ack_counter._assert_1349                        cex             Ht          195    48.123 s     
[2698] ack_counter.v_ack_counter._assert_1349:precondition1          covered         Ht          195    48.123 s     
[2699] ack_counter.v_ack_counter._assert_1350                        cex             J      703 - 874   82.496 s     
[2700] ack_counter.v_ack_counter._assert_1350:precondition1          covered         J      675 - 852   73.838 s     
[2701] ack_counter.v_ack_counter._assert_1351                        cex             J      544 - 714   31.617 s     
[2702] ack_counter.v_ack_counter._assert_1351:precondition1          covered         J      506 - 695   15.759 s     
[2703] ack_counter.v_ack_counter._assert_1352                        proven          Hp     Infinite    2.510 s      
[2704] ack_counter.v_ack_counter._assert_1352:precondition1          covered         Ht            1    0.552 s      
[2705] ack_counter.v_ack_counter._assert_1353                        proven          Hp     Infinite    2.510 s      
[2706] ack_counter.v_ack_counter._assert_1353:precondition1          covered         N             1    0.036 s      
[2707] ack_counter.v_ack_counter._assert_1354                        cex             J      544 - 714   31.617 s     
[2708] ack_counter.v_ack_counter._assert_1354:precondition1          covered         J      507 - 700   16.452 s     
[2709] ack_counter.v_ack_counter._assert_1355                        cex             J      517 - 602   24.481 s     
[2710] ack_counter.v_ack_counter._assert_1355:precondition1          covered         J      503 - 597   7.551 s      
[2711] ack_counter.v_ack_counter._assert_1356                        cex             J      674 - 851   73.604 s     
[2712] ack_counter.v_ack_counter._assert_1356:precondition1          covered         J      673 - 851   73.073 s     
[2713] ack_counter.v_ack_counter._assert_1357                        cex             J      674 - 851   73.604 s     
[2714] ack_counter.v_ack_counter._assert_1357:precondition1          covered         J      673 - 851   73.073 s     
[2715] ack_counter.v_ack_counter._assert_1358                        proven          N      Infinite    0.217 s      
[2716] ack_counter.v_ack_counter._assert_1358:precondition1          covered         Ht          139    32.320 s     
[2717] ack_counter.v_ack_counter._assert_1359                        proven          Hp     Infinite    2.510 s      
[2718] ack_counter.v_ack_counter._assert_1359:precondition1          covered         Ht            1    0.495 s      
[2719] ack_counter.v_ack_counter._assert_1360                        cex             J      690 - 836   78.282 s     
[2720] ack_counter.v_ack_counter._assert_1360:precondition1          covered         J      606 - 789   52.137 s     
[2721] ack_counter.v_ack_counter._assert_1361                        proven          Oh     Infinite    6.876 s      
[2722] ack_counter.v_ack_counter._assert_1361:precondition1          covered         J      606 - 789   52.137 s     
[2723] ack_counter.v_ack_counter._assert_1362                        proven          Mpcustom4  Infinite  14.505 s   
[2724] ack_counter.v_ack_counter._assert_1362:precondition1          covered         Ht           51    14.029 s     
[2725] ack_counter.v_ack_counter._assert_1363                        cex             Ht          250    75.494 s     
[2726] ack_counter.v_ack_counter._assert_1363:precondition1          covered         Bm          250    75.386 s     
[2727] ack_counter.v_ack_counter._assert_1364                        proven          Hp     Infinite    2.510 s      
[2728] ack_counter.v_ack_counter._assert_1364:precondition1          covered         Bm          250    75.386 s     
[2729] ack_counter.v_ack_counter._assert_1365                        cex             Bm          250    75.713 s     
[2730] ack_counter.v_ack_counter._assert_1365:precondition1          covered         Bm          250    75.386 s     
[2731] ack_counter.v_ack_counter._assert_1366                        cex             Bm          250    75.896 s     
[2732] ack_counter.v_ack_counter._assert_1366:precondition1          covered         Bm          250    75.386 s     
[2733] ack_counter.v_ack_counter._assert_1367                        cex             Ht          250    75.494 s     
[2734] ack_counter.v_ack_counter._assert_1367:precondition1          covered         Bm          250    75.386 s     
[2735] ack_counter.v_ack_counter._assert_1368                        proven          Hp     Infinite    2.510 s      
[2736] ack_counter.v_ack_counter._assert_1368:precondition1          covered         Bm           51    14.282 s     
[2737] ack_counter.v_ack_counter._assert_1369                        proven          Hp     Infinite    2.510 s      
[2738] ack_counter.v_ack_counter._assert_1369:precondition1          covered         Bm          450    209.155 s    
[2739] ack_counter.v_ack_counter._assert_1370                        proven          Hp     Infinite    2.511 s      
[2740] ack_counter.v_ack_counter._assert_1370:precondition1          covered         J      627 - 801   59.847 s     
[2741] ack_counter.v_ack_counter._assert_1371                        proven          Hp     Infinite    2.511 s      
[2742] ack_counter.v_ack_counter._assert_1371:precondition1          covered         Bm          399    173.559 s    
[2743] ack_counter.v_ack_counter._assert_1372                        cex             J      820 - 904   110.463 s    
[2744] ack_counter.v_ack_counter._assert_1372:precondition1          covered         J      802 - 903   105.616 s    
[2745] ack_counter.v_ack_counter._assert_1373                        cex             Bm          450    209.668 s    
[2746] ack_counter.v_ack_counter._assert_1373:precondition1          covered         Bm          450    209.155 s    
[2747] ack_counter.v_ack_counter._assert_1374                        proven          Hp     Infinite    2.511 s      
[2748] ack_counter.v_ack_counter._assert_1374:precondition1          covered         J      504 - 651   11.393 s     
[2749] ack_counter.v_ack_counter._assert_1375                        cex             J      703 - 874   82.496 s     
[2750] ack_counter.v_ack_counter._assert_1375:precondition1          covered         J      675 - 852   73.838 s     
[2751] ack_counter.v_ack_counter._assert_1376                        cex             Bm          450    209.668 s    
[2752] ack_counter.v_ack_counter._assert_1376:precondition1          covered         Bm          450    209.155 s    
[2753] ack_counter.v_ack_counter._assert_1377                        proven          Hp     Infinite    2.511 s      
[2754] ack_counter.v_ack_counter._assert_1377:precondition1          covered         J      675 - 852   73.838 s     
[2755] ack_counter.v_ack_counter._assert_1378                        proven          Hp     Infinite    2.511 s      
[2756] ack_counter.v_ack_counter._assert_1378:precondition1          covered         J      503 - 600   7.936 s      
[2757] ack_counter.v_ack_counter._assert_1379                        cex             Bm          450    209.668 s    
[2758] ack_counter.v_ack_counter._assert_1379:precondition1          covered         Bm          450    209.155 s    
[2759] ack_counter.v_ack_counter._assert_1380                        cex             J      820 - 904   110.463 s    
[2760] ack_counter.v_ack_counter._assert_1380:precondition1          covered         J      803 - 904   105.984 s    
[2761] ack_counter.v_ack_counter._assert_1381                        cex             J      703 - 874   82.496 s     
[2762] ack_counter.v_ack_counter._assert_1381:precondition1          covered         J      676 - 852   73.838 s     
[2763] ack_counter.v_ack_counter._assert_1382                        cex             J      507 - 663   17.090 s     
[2764] ack_counter.v_ack_counter._assert_1382:precondition1          covered         J      505 - 651   11.393 s     
[2765] ack_counter.v_ack_counter._assert_1383                        cex             J      704 - 874   82.496 s     
[2766] ack_counter.v_ack_counter._assert_1383:precondition1          covered         J      676 - 852   73.838 s     
[2767] ack_counter.v_ack_counter._assert_1384                        cex             J      664 - 838   70.513 s     
[2768] ack_counter.v_ack_counter._assert_1384:precondition1          covered         J      627 - 801   59.847 s     
[2769] ack_counter.v_ack_counter._assert_1385                        cex             Bm          399    173.079 s    
[2770] ack_counter.v_ack_counter._assert_1385:precondition1          covered         Bm          399    173.079 s    
[2771] ack_counter.v_ack_counter._assert_1386                        cex             J      664 - 838   70.513 s     
[2772] ack_counter.v_ack_counter._assert_1386:precondition1          covered         J      627 - 801   59.847 s     
[2773] ack_counter.v_ack_counter._assert_1387                        cex             J      664 - 838   70.513 s     
[2774] ack_counter.v_ack_counter._assert_1387:precondition1          covered         J      627 - 801   59.847 s     
[2775] ack_counter.v_ack_counter._assert_1388                        cex             Bm          399    172.603 s    
[2776] ack_counter.v_ack_counter._assert_1388:precondition1          covered         Bm          399    172.603 s    
[2777] ack_counter.v_ack_counter._assert_1389                        cex             J      664 - 838   70.513 s     
[2778] ack_counter.v_ack_counter._assert_1389:precondition1          covered         J      627 - 801   59.847 s     
[2779] ack_counter.v_ack_counter._assert_1390                        cex             J      517 - 603   24.595 s     
[2780] ack_counter.v_ack_counter._assert_1390:precondition1          covered         J      504 - 600   7.936 s      
[2781] ack_counter.v_ack_counter._assert_1391                        cex             Bm          399    172.603 s    
[2782] ack_counter.v_ack_counter._assert_1391:precondition1          covered         Bm          399    172.603 s    
[2783] ack_counter.v_ack_counter._assert_1392                        proven          Hp     Infinite    2.512 s      
[2784] ack_counter.v_ack_counter._assert_1392:precondition1          covered         Ht            1    0.511 s      
[2785] ack_counter.v_ack_counter._assert_1393                        cex             Bm          951    426.693 s    
[2786] ack_counter.v_ack_counter._assert_1393:precondition1          covered         J      866 - 951   122.103 s    
[2787] ack_counter.v_ack_counter._assert_1394                        proven          Hp     Infinite    2.512 s      
[2788] ack_counter.v_ack_counter._assert_1394:precondition1          covered         J      506 - 701   16.681 s     
[2789] ack_counter.v_ack_counter._assert_1395                        proven          Hp     Infinite    2.512 s      
[2790] ack_counter.v_ack_counter._assert_1395:precondition1          covered         J      503 - 601   8.082 s      
[2791] ack_counter.v_ack_counter._assert_1396                        cex             J      506 - 663   17.090 s     
[2792] ack_counter.v_ack_counter._assert_1396:precondition1          covered         J      505 - 649   11.287 s     
[2793] ack_counter.v_ack_counter._assert_1397                        cex             J      703 - 874   82.496 s     
[2794] ack_counter.v_ack_counter._assert_1397:precondition1          covered         J      673 - 851   73.073 s     
[2795] ack_counter.v_ack_counter._assert_1398                        cex             J      820 - 904   110.463 s    
[2796] ack_counter.v_ack_counter._assert_1398:precondition1          covered         J      800 - 902   105.365 s    
[2797] ack_counter.v_ack_counter._assert_1399                        proven          Hp     Infinite    2.512 s      
[2798] ack_counter.v_ack_counter._assert_1399:precondition1          covered         J      671 - 850   72.773 s     
[2799] ack_counter.v_ack_counter._assert_1400                        cex             J      703 - 874   82.496 s     
[2800] ack_counter.v_ack_counter._assert_1400:precondition1          covered         J      673 - 851   73.073 s     
[2801] ack_counter.v_ack_counter._assert_1401                        cex             J      820 - 904   110.463 s    
[2802] ack_counter.v_ack_counter._assert_1401:precondition1          covered         J      802 - 903   105.616 s    
[2803] ack_counter.v_ack_counter._assert_1402                        proven          Hp     Infinite    2.512 s      
[2804] ack_counter.v_ack_counter._assert_1402:precondition1          covered         J      866 - 951   122.103 s    
[2805] ack_counter.v_ack_counter._assert_1403                        cex             J      820 - 904   110.463 s    
[2806] ack_counter.v_ack_counter._assert_1403:precondition1          covered         J      802 - 903   105.616 s    
[2807] ack_counter.v_ack_counter._assert_1404                        proven          Hp     Infinite    135.726 s    
[2808] ack_counter.v_ack_counter._assert_1404:precondition1          covered         Ht           54    14.602 s     
[2809] ack_counter.v_ack_counter._assert_1405                        cex             Ht          303    106.104 s    
[2810] ack_counter.v_ack_counter._assert_1405:precondition1          covered         Ht          303    106.546 s    
[2811] ack_counter.v_ack_counter._assert_1406                        proven          Mpcustom4  Infinite  205.362 s  
[2812] ack_counter.v_ack_counter._assert_1406:precondition1          covered         PRE           3    0.000 s      
[2813] ack_counter.v_ack_counter._assert_1407                        cex             Ht          303    106.546 s    
[2814] ack_counter.v_ack_counter._assert_1407:precondition1          covered         Ht          303    106.104 s    
[2815] ack_counter.v_ack_counter._assert_1408                        cex             Bm          452    211.149 s    
[2816] ack_counter.v_ack_counter._assert_1408:precondition1          covered         Bm          452    210.595 s    
[2817] ack_counter.v_ack_counter._assert_1409                        cex             Ht          303    106.104 s    
[2818] ack_counter.v_ack_counter._assert_1409:precondition1          covered         Ht          303    106.104 s    
[2819] ack_counter.v_ack_counter._assert_1410                        proven          Hp     Infinite    2.512 s      
[2820] ack_counter.v_ack_counter._assert_1410:precondition1          covered         Ht          100    22.175 s     
[2821] ack_counter.v_ack_counter._assert_1411                        proven          Hp     Infinite    2.513 s      
[2822] ack_counter.v_ack_counter._assert_1411:precondition1          covered         Bm          452    210.595 s    
[2823] ack_counter.v_ack_counter._assert_1412                        proven          Hp     Infinite    2.513 s      
[2824] ack_counter.v_ack_counter._assert_1412:precondition1          covered         Bm          351    148.736 s    
[2825] ack_counter.v_ack_counter._assert_1413                        proven          PRE    Infinite    0.000 s      
[2826] ack_counter.v_ack_counter._assert_1413:precondition1          covered         Bm          201    61.137 s     
[2827] ack_counter.v_ack_counter._assert_1414                        cex             Bm          452    211.149 s    
[2828] ack_counter.v_ack_counter._assert_1414:precondition1          covered         Bm          452    210.595 s    
[2829] ack_counter.v_ack_counter._assert_1415                        cex             Bm          452    211.149 s    
[2830] ack_counter.v_ack_counter._assert_1415:precondition1          covered         Bm          452    210.595 s    
[2831] ack_counter.v_ack_counter._assert_1416                        proven          Mpcustom4  Infinite  205.363 s  
[2832] ack_counter.v_ack_counter._assert_1416:precondition1          covered         Ht           54    14.602 s     
[2833] ack_counter.v_ack_counter._assert_1417                        proven          Mpcustom4  Infinite  15.749 s   
[2834] ack_counter.v_ack_counter._assert_1417:precondition1          covered         PRE           2    0.000 s      
[2835] ack_counter.v_ack_counter._assert_1418                        proven          Hp     Infinite    135.726 s    
[2836] ack_counter.v_ack_counter._assert_1418:precondition1          covered         Ht           54    14.602 s     
[2837] ack_counter.v_ack_counter._assert_1419                        proven          Mpcustom4  Infinite  15.750 s   
[2838] ack_counter.v_ack_counter._assert_1419:precondition1          covered         Ht           53    14.387 s     
[2839] ack_counter.v_ack_counter._assert_1420                        cex             Ht          252    76.923 s     
[2840] ack_counter.v_ack_counter._assert_1420:precondition1          covered         Bm          252    76.939 s     
[2841] ack_counter.v_ack_counter._assert_1421                        cex             Ht          252    76.923 s     
[2842] ack_counter.v_ack_counter._assert_1421:precondition1          covered         Bm          252    76.939 s     
[2843] ack_counter.v_ack_counter._assert_1422                        proven          Hp     Infinite    2.639 s      
[2844] ack_counter.v_ack_counter._assert_1422:precondition1          covered         Ht            1    0.456 s      
[2845] ack_counter.v_ack_counter._assert_1423                        cex             Ht          252    76.923 s     
[2846] ack_counter.v_ack_counter._assert_1423:precondition1          covered         Bm          252    76.939 s     
[2847] ack_counter.v_ack_counter._assert_1424                        proven          Hp     Infinite    2.640 s      
[2848] ack_counter.v_ack_counter._assert_1424:precondition1          covered         Ht            1    0.476 s      
[2849] ack_counter.v_ack_counter._assert_1425                        cex             Bm          497    232.408 s    
[2850] ack_counter.v_ack_counter._assert_1425:precondition1          covered         Bm          497    232.408 s    
[2851] ack_counter.v_ack_counter._assert_1426                        cex             J      507 - 655   17.638 s     
[2852] ack_counter.v_ack_counter._assert_1426:precondition1          covered         J      504 - 604   8.415 s      
[2853] ack_counter.v_ack_counter._assert_1427                        proven          Hp     Infinite    96.561 s     
[2854] ack_counter.v_ack_counter._assert_1427:precondition1          covered         Bm           52    14.314 s     
[2855] ack_counter.v_ack_counter._assert_1428                        proven          Hp     Infinite    2.640 s      
[2856] ack_counter.v_ack_counter._assert_1428:precondition1          covered         Bm          200    57.475 s     
[2857] ack_counter.v_ack_counter._assert_1429                        proven          Hp     Infinite    2.640 s      
[2858] ack_counter.v_ack_counter._assert_1429:precondition1          covered         PRE           1    0.000 s      
[2859] ack_counter.v_ack_counter._assert_1430                        cex             Ht          200    57.273 s     
[2860] ack_counter.v_ack_counter._assert_1430:precondition1          covered         Ht          200    57.273 s     
[2861] ack_counter.v_ack_counter._assert_1431                        cex             Bm          952    428.201 s    
[2862] ack_counter.v_ack_counter._assert_1431:precondition1          covered         J      867 - 952   122.371 s    
[2863] ack_counter.v_ack_counter._assert_1432                        cex             J      512 - 573   21.337 s     
[2864] ack_counter.v_ack_counter._assert_1432:precondition1          covered         J      502 - 550   4.687 s      
[2865] ack_counter.v_ack_counter._assert_1433                        cex             Ht          200    57.273 s     
[2866] ack_counter.v_ack_counter._assert_1433:precondition1          covered         Ht          200    57.273 s     
[2867] ack_counter.v_ack_counter._assert_1434                        proven          Hp     Infinite    2.640 s      
[2868] ack_counter.v_ack_counter._assert_1434:precondition1          covered         J      502 - 550   4.687 s      
[2869] ack_counter.v_ack_counter._assert_1435                        cex             J      512 - 573   21.337 s     
[2870] ack_counter.v_ack_counter._assert_1435:precondition1          covered         J      502 - 550   4.687 s      
[2871] ack_counter.v_ack_counter._assert_1436                        cex             J      512 - 573   21.337 s     
[2872] ack_counter.v_ack_counter._assert_1436:precondition1          covered         J      502 - 550   4.687 s      
[2873] ack_counter.v_ack_counter._assert_1437                        proven          Hp     Infinite    2.641 s      
[2874] ack_counter.v_ack_counter._assert_1437:precondition1          covered         J      569 - 751   38.549 s     
[2875] ack_counter.v_ack_counter._assert_1438                        proven          Hp     Infinite    2.644 s      
[2876] ack_counter.v_ack_counter._assert_1438:precondition1          covered         J      866 - 952   122.371 s    
[2877] ack_counter.v_ack_counter._assert_1439                        cex             J      820 - 904   110.463 s    
[2878] ack_counter.v_ack_counter._assert_1439:precondition1          covered         J      802 - 903   105.616 s    
[2879] ack_counter.v_ack_counter._assert_1440                        cex             J      578 - 776   43.667 s     
[2880] ack_counter.v_ack_counter._assert_1440:precondition1          covered         J      569 - 751   38.549 s     
[2881] ack_counter.v_ack_counter._assert_1441                        cex             Ht          200    57.273 s     
[2882] ack_counter.v_ack_counter._assert_1441:precondition1          covered         Ht          200    57.273 s     
[2883] ack_counter.v_ack_counter._assert_1442                        cex             Ht          200    57.273 s     
[2884] ack_counter.v_ack_counter._assert_1442:precondition1          covered         Ht          200    57.273 s     
[2885] ack_counter.v_ack_counter._assert_1443                        cex             Bm          952    428.201 s    
[2886] ack_counter.v_ack_counter._assert_1443:precondition1          covered         J      867 - 952   122.371 s    
[2887] ack_counter.v_ack_counter._assert_1444                        cex             J      820 - 904   110.463 s    
[2888] ack_counter.v_ack_counter._assert_1444:precondition1          covered         J      800 - 902   105.365 s    
[2889] ack_counter.v_ack_counter._assert_1445                        proven          Hp     Infinite    2.644 s      
[2890] ack_counter.v_ack_counter._assert_1445:precondition1          covered         J      796 - 901   104.505 s    
[2891] ack_counter.v_ack_counter._assert_1446                        proven          Hp     Infinite    2.644 s      
[2892] ack_counter.v_ack_counter._assert_1446:precondition1          covered         Ht          402    179.198 s    
[2893] ack_counter.v_ack_counter._assert_1447                        proven          Hp     Infinite    2.644 s      
[2894] ack_counter.v_ack_counter._assert_1447:precondition1          covered         Bm          151    35.021 s     
[2895] ack_counter.v_ack_counter._assert_1448                        proven          Hp     Infinite    2.645 s      
[2896] ack_counter.v_ack_counter._assert_1448:precondition1          covered         PRE           1    0.000 s      
[2897] ack_counter.v_ack_counter._assert_1449                        proven          Hp     Infinite    2.645 s      
[2898] ack_counter.v_ack_counter._assert_1449:precondition1          covered         Bm          252    76.939 s     
[2899] ack_counter.v_ack_counter._assert_1450                        cex             J      578 - 776   43.667 s     
[2900] ack_counter.v_ack_counter._assert_1450:precondition1          covered         J      570 - 752   38.783 s     
[2901] ack_counter.v_ack_counter._assert_1451                        proven          Hp     Infinite    135.726 s    
[2902] ack_counter.v_ack_counter._assert_1451:precondition1          covered         PRE           4    0.000 s      
[2903] ack_counter.v_ack_counter._assert_1452                        proven          Mpcustom4  Infinite  15.846 s   
[2904] ack_counter.v_ack_counter._assert_1452:precondition1          covered         Ht          202    62.067 s     
[2905] ack_counter.v_ack_counter._assert_1453                        cex             J      578 - 776   43.667 s     
[2906] ack_counter.v_ack_counter._assert_1453:precondition1          covered         J      570 - 752   38.783 s     
[2907] ack_counter.v_ack_counter._assert_1454                        cex             J      578 - 776   43.667 s     
[2908] ack_counter.v_ack_counter._assert_1454:precondition1          covered         J      570 - 752   38.783 s     
[2909] ack_counter.v_ack_counter._assert_1455                        cex             J      578 - 776   43.667 s     
[2910] ack_counter.v_ack_counter._assert_1455:precondition1          covered         J      570 - 752   38.783 s     
[2911] ack_counter.v_ack_counter._assert_1456                        proven          Hp     Infinite    154.446 s    
[2912] ack_counter.v_ack_counter._assert_1456:precondition1          covered         Bm          151    34.498 s     
[2913] ack_counter.v_ack_counter._assert_1457                        proven          Hp     Infinite    96.561 s     
[2914] ack_counter.v_ack_counter._assert_1457:precondition1          covered         Bm          151    34.710 s     
[2915] ack_counter.v_ack_counter._assert_1458                        proven          PRE    Infinite    0.000 s      
[2916] ack_counter.v_ack_counter._assert_1458:precondition1          covered         Bm          151    35.021 s     
[2917] ack_counter.v_ack_counter._assert_1459                        proven          Mpcustom4  Infinite  16.186 s   
[2918] ack_counter.v_ack_counter._assert_1459:precondition1          covered         Ht          102    22.649 s     
[2919] ack_counter.v_ack_counter._assert_1460                        cex             Bm          350    147.976 s    
[2920] ack_counter.v_ack_counter._assert_1460:precondition1          covered         Bm          350    147.401 s    
[2921] ack_counter.v_ack_counter._assert_1461                        proven          Hp     Infinite    2.645 s      
[2922] ack_counter.v_ack_counter._assert_1461:precondition1          covered         Ht          102    22.649 s     
[2923] ack_counter.v_ack_counter._assert_1462                        cex             Bm          350    147.976 s    
[2924] ack_counter.v_ack_counter._assert_1462:precondition1          covered         Bm          350    147.401 s    
[2925] ack_counter.v_ack_counter._assert_1463                        proven          Hp     Infinite    96.561 s     
[2926] ack_counter.v_ack_counter._assert_1463:precondition1          covered         Ht          102    22.649 s     
[2927] ack_counter.v_ack_counter._assert_1464                        proven          Hp     Infinite    2.645 s      
[2928] ack_counter.v_ack_counter._assert_1464:precondition1          covered         Bm          350    147.401 s    
[2929] ack_counter.v_ack_counter._assert_1465                        cex             Ht          301    104.983 s    
[2930] ack_counter.v_ack_counter._assert_1465:precondition1          covered         Bm          301    104.997 s    
[2931] ack_counter.v_ack_counter._assert_1466                        cex             Bm          301    105.332 s    
[2932] ack_counter.v_ack_counter._assert_1466:precondition1          covered         Bm          301    104.997 s    
[2933] ack_counter.v_ack_counter._assert_1467                        proven          Mpcustom4  Infinite  85.303 s   
[2934] ack_counter.v_ack_counter._assert_1467:precondition1          covered         PRE           3    0.000 s      
[2935] ack_counter.v_ack_counter._assert_1468                        cex             Bm          340    142.597 s    
[2936] ack_counter.v_ack_counter._assert_1468:precondition1          covered         Bm          340    142.034 s    
[2937] ack_counter.v_ack_counter._assert_1469                        cex             Bm          244    72.853 s     
[2938] ack_counter.v_ack_counter._assert_1469:precondition1          covered         Bm          244    72.005 s     
[2939] ack_counter.v_ack_counter._assert_1470                        cex             Bm          301    105.332 s    
[2940] ack_counter.v_ack_counter._assert_1470:precondition1          covered         Bm          301    104.997 s    
[2941] ack_counter.v_ack_counter._assert_1471                        cex             Bm          953    429.638 s    
[2942] ack_counter.v_ack_counter._assert_1471:precondition1          covered         J      869 - 953   122.841 s    
[2943] ack_counter.v_ack_counter._assert_1472                        proven          Mpcustom4  Infinite  16.350 s   
[2944] ack_counter.v_ack_counter._assert_1472:precondition1          covered         Bm          151    35.021 s     
[2945] ack_counter.v_ack_counter._assert_1473                        proven          Hp     Infinite    135.726 s    
[2946] ack_counter.v_ack_counter._assert_1473:precondition1          covered         Bm          151    34.710 s     
[2947] ack_counter.v_ack_counter._assert_1474                        proven          Hp     Infinite    135.726 s    
[2948] ack_counter.v_ack_counter._assert_1474:precondition1          covered         Bm           53    14.501 s     
[2949] ack_counter.v_ack_counter._assert_1475                        proven          Hp     Infinite    135.726 s    
[2950] ack_counter.v_ack_counter._assert_1475:precondition1          covered         Ht          102    22.649 s     
[2951] ack_counter.v_ack_counter._assert_1476                        proven          Mpcustom4  Infinite  205.552 s  
[2952] ack_counter.v_ack_counter._assert_1476:precondition1          covered         PRE           5    0.000 s      
[2953] ack_counter.v_ack_counter._assert_1477                        cex             Bm          350    147.976 s    
[2954] ack_counter.v_ack_counter._assert_1477:precondition1          covered         Bm          350    147.401 s    
[2955] ack_counter.v_ack_counter._assert_1478                        proven          Hp     Infinite    135.727 s    
[2956] ack_counter.v_ack_counter._assert_1478:precondition1          covered         Ht           54    14.602 s     
[2957] ack_counter.v_ack_counter._assert_1479                        proven          Mpcustom4  Infinite  16.577 s   
[2958] ack_counter.v_ack_counter._assert_1479:precondition1          covered         PRE           2    0.000 s      
[2959] ack_counter.v_ack_counter._assert_1480                        proven          Mpcustom4  Infinite  85.550 s   
[2960] ack_counter.v_ack_counter._assert_1480:precondition1          covered         PRE           4    0.000 s      
[2961] ack_counter.v_ack_counter._assert_1481                        cex             Ht          301    104.983 s    
[2962] ack_counter.v_ack_counter._assert_1481:precondition1          covered         Bm          301    104.997 s    
[2963] ack_counter.v_ack_counter._assert_1482                        proven          Hp     Infinite    2.645 s      
[2964] ack_counter.v_ack_counter._assert_1482:precondition1          covered         Bm          301    104.997 s    
[2965] ack_counter.v_ack_counter._assert_1483                        cex             Bm          350    147.976 s    
[2966] ack_counter.v_ack_counter._assert_1483:precondition1          covered         Bm          350    147.401 s    
[2967] ack_counter.v_ack_counter._assert_1484                        cex             J      506 - 663   17.090 s     
[2968] ack_counter.v_ack_counter._assert_1484:precondition1          covered         J      505 - 646   11.068 s     
[2969] ack_counter.v_ack_counter._assert_1485                        proven          Hp     Infinite    2.646 s      
[2970] ack_counter.v_ack_counter._assert_1485:precondition1          covered         J      498 - 501   1.581 s      
[2971] ack_counter.v_ack_counter._assert_1486                        proven          Hp     Infinite    2.646 s      
[2972] ack_counter.v_ack_counter._assert_1486:precondition1          covered         Bm          400    174.596 s    
[2973] ack_counter.v_ack_counter._assert_1487                        cex             Bm          501    248.852 s    
[2974] ack_counter.v_ack_counter._assert_1487:precondition1          covered         J      498 - 501   1.581 s      
[2975] ack_counter.v_ack_counter._assert_1488                        proven          Hp     Infinite    2.646 s      
[2976] ack_counter.v_ack_counter._assert_1488:precondition1          covered         J      506 - 702   16.803 s     
[2977] ack_counter.v_ack_counter._assert_1489                        cex             J      544 - 714   31.617 s     
[2978] ack_counter.v_ack_counter._assert_1489:precondition1          covered         J      507 - 702   16.803 s     
[2979] ack_counter.v_ack_counter._assert_1490                        cex             Bm          501    248.852 s    
[2980] ack_counter.v_ack_counter._assert_1490:precondition1          covered         J      498 - 501   1.581 s      
[2981] ack_counter.v_ack_counter._assert_1491                        proven          Hp     Infinite    2.646 s      
[2982] ack_counter.v_ack_counter._assert_1491:precondition1          covered         J      801 - 903   105.616 s    
[2983] ack_counter.v_ack_counter._assert_1492                        cex             J      820 - 904   110.463 s    
[2984] ack_counter.v_ack_counter._assert_1492:precondition1          covered         J      802 - 903   105.616 s    
[2985] ack_counter.v_ack_counter._assert_1493                        cex             Bm          501    248.852 s    
[2986] ack_counter.v_ack_counter._assert_1493:precondition1          covered         J      498 - 501   1.581 s      
[2987] ack_counter.v_ack_counter._assert_1494                        proven          Hp     Infinite    2.648 s      
[2988] ack_counter.v_ack_counter._assert_1494:precondition1          covered         Ht            1    0.120 s      
[2989] ack_counter.v_ack_counter._assert_1495                        cex             Bm          953    429.638 s    
[2990] ack_counter.v_ack_counter._assert_1495:precondition1          covered         J      869 - 953   122.841 s    
[2991] ack_counter.v_ack_counter._assert_1496                        proven          Hp     Infinite    2.649 s      
[2992] ack_counter.v_ack_counter._assert_1496:precondition1          covered         J      502 - 552   4.910 s      
[2993] ack_counter.v_ack_counter._assert_1497                        proven          Hp     Infinite    2.649 s      
[2994] ack_counter.v_ack_counter._assert_1497:precondition1          covered         J      504 - 652   11.499 s     
[2995] ack_counter.v_ack_counter._assert_1498                        proven          Hp     Infinite    2.649 s      
[2996] ack_counter.v_ack_counter._assert_1498:precondition1          covered         J      498 - 503   1.988 s      
[2997] ack_counter.v_ack_counter._assert_1499                        cex             J      664 - 838   70.513 s     
[2998] ack_counter.v_ack_counter._assert_1499:precondition1          covered         J      629 - 802   60.444 s     
[2999] ack_counter.v_ack_counter._assert_1500                        proven          Hp     Infinite    2.650 s      
[3000] ack_counter.v_ack_counter._assert_1500:precondition1          covered         J      570 - 752   38.783 s     
[3001] ack_counter.v_ack_counter._assert_1501                        cex             J      664 - 838   70.513 s     
[3002] ack_counter.v_ack_counter._assert_1501:precondition1          covered         J      629 - 802   60.444 s     
[3003] ack_counter.v_ack_counter._assert_1502                        proven          Hp     Infinite    2.650 s      
[3004] ack_counter.v_ack_counter._assert_1502:precondition1          covered         J      627 - 801   59.847 s     
[3005] ack_counter.v_ack_counter._assert_1503                        cex             J      664 - 838   70.513 s     
[3006] ack_counter.v_ack_counter._assert_1503:precondition1          covered         J      629 - 802   60.444 s     
[3007] ack_counter.v_ack_counter._assert_1504                        cex             J      664 - 838   70.513 s     
[3008] ack_counter.v_ack_counter._assert_1504:precondition1          covered         J      629 - 802   60.444 s     
[3009] ack_counter.v_ack_counter._assert_1505                        cex             Bm          354    150.150 s    
[3010] ack_counter.v_ack_counter._assert_1505:precondition1          covered         Bm          354    149.752 s    
[3011] ack_counter.v_ack_counter._assert_1506                        proven          Hp     Infinite    135.727 s    
[3012] ack_counter.v_ack_counter._assert_1506:precondition1          covered         Ht          105    24.041 s     
[3013] ack_counter.v_ack_counter._assert_1507                        cex             Ht          403    181.237 s    
[3014] ack_counter.v_ack_counter._assert_1507:precondition1          covered         Ht          403    181.237 s    
[3015] ack_counter.v_ack_counter._assert_1508                        cex             Ht          403    181.237 s    
[3016] ack_counter.v_ack_counter._assert_1508:precondition1          covered         Ht          403    181.237 s    
[3017] ack_counter.v_ack_counter._assert_1509                        proven          Mpcustom4  Infinite  85.990 s   
[3018] ack_counter.v_ack_counter._assert_1509:precondition1          covered         PRE           5    0.000 s      
[3019] ack_counter.v_ack_counter._assert_1510                        proven          Hp     Infinite    2.650 s      
[3020] ack_counter.v_ack_counter._assert_1510:precondition1          covered         Ht          302    105.797 s    
[3021] ack_counter.v_ack_counter._assert_1511                        cex             Ht          403    181.237 s    
[3022] ack_counter.v_ack_counter._assert_1511:precondition1          covered         Ht          403    181.237 s    
[3023] ack_counter.v_ack_counter._assert_1512                        proven          Hp     Infinite    135.727 s    
[3024] ack_counter.v_ack_counter._assert_1512:precondition1          covered         Bm          154    36.574 s     
[3025] ack_counter.v_ack_counter._assert_1513                        proven          Hp     Infinite    2.650 s      
[3026] ack_counter.v_ack_counter._assert_1513:precondition1          covered         Bm           51    14.282 s     
[3027] ack_counter.v_ack_counter._assert_1514                        cex             Bm          354    150.150 s    
[3028] ack_counter.v_ack_counter._assert_1514:precondition1          covered         Bm          354    149.752 s    
[3029] ack_counter.v_ack_counter._assert_1515                        cex             Bm          354    150.150 s    
[3030] ack_counter.v_ack_counter._assert_1515:precondition1          covered         Bm          354    149.752 s    
[3031] ack_counter.v_ack_counter._assert_1516                        proven          Mpcustom4  Infinite  205.777 s  
[3032] ack_counter.v_ack_counter._assert_1516:precondition1          covered         Bm          105    24.236 s     
[3033] ack_counter.v_ack_counter._assert_1517                        proven          Hp     Infinite    135.727 s    
[3034] ack_counter.v_ack_counter._assert_1517:precondition1          covered         Bm          154    36.574 s     
[3035] ack_counter.v_ack_counter._assert_1518                        proven          Hp     Infinite    135.727 s    
[3036] ack_counter.v_ack_counter._assert_1518:precondition1          covered         Bm          203    63.150 s     
[3037] ack_counter.v_ack_counter._assert_1519                        proven          Hp     Infinite    96.562 s     
[3038] ack_counter.v_ack_counter._assert_1519:precondition1          covered         Bm          203    63.150 s     
[3039] ack_counter.v_ack_counter._assert_1520                        proven          Hp     Infinite    135.727 s    
[3040] ack_counter.v_ack_counter._assert_1520:precondition1          covered         Ht          105    24.041 s     
[3041] ack_counter.v_ack_counter._assert_1521                        proven          Mpcustom4  Infinite  205.795 s  
[3042] ack_counter.v_ack_counter._assert_1521:precondition1          covered         Bm          154    36.574 s     
[3043] ack_counter.v_ack_counter._assert_1522                        proven          Mpcustom4  Infinite  17.206 s   
[3044] ack_counter.v_ack_counter._assert_1522:precondition1          covered         Ht          104    23.611 s     
[3045] ack_counter.v_ack_counter._assert_1523                        proven          Hp     Infinite    154.446 s    
[3046] ack_counter.v_ack_counter._assert_1523:precondition1          covered         Bm          203    63.150 s     
[3047] ack_counter.v_ack_counter._assert_1524                        proven          Mpcustom4  Infinite  17.207 s   
[3048] ack_counter.v_ack_counter._assert_1524:precondition1          covered         Ht          153    35.830 s     
[3049] ack_counter.v_ack_counter._assert_1525                        proven          Hp     Infinite    2.650 s      
[3050] ack_counter.v_ack_counter._assert_1525:precondition1          covered         Ht            1    0.636 s      
[3051] ack_counter.v_ack_counter._assert_1526                        proven          Hp     Infinite    135.728 s    
[3052] ack_counter.v_ack_counter._assert_1526:precondition1          covered         Bm          272    93.907 s     
[3053] ack_counter.v_ack_counter._assert_1527                        cex             Bm          954    430.953 s    
[3054] ack_counter.v_ack_counter._assert_1527:precondition1          covered         J      869 - 954   123.218 s    
[3055] ack_counter.v_ack_counter._assert_1528                        proven          Hp     Infinite    154.446 s    
[3056] ack_counter.v_ack_counter._assert_1528:precondition1          covered         Ht          103    23.191 s     
[3057] ack_counter.v_ack_counter._assert_1529                        proven          Hp     Infinite    2.651 s      
[3058] ack_counter.v_ack_counter._assert_1529:precondition1          covered         Ht            1    0.552 s      
[3059] ack_counter.v_ack_counter._assert_1530                        cex             Bm          954    430.953 s    
[3060] ack_counter.v_ack_counter._assert_1530:precondition1          covered         J      869 - 954   123.218 s    
[3061] ack_counter.v_ack_counter._assert_1531                        cex             Bm          954    430.953 s    
[3062] ack_counter.v_ack_counter._assert_1531:precondition1          covered         J      869 - 954   123.218 s    
[3063] ack_counter.v_ack_counter._assert_1532                        cex             Bm          257    86.212 s     
[3064] ack_counter.v_ack_counter._assert_1532:precondition1          covered         Bm          257    86.212 s     
[3065] ack_counter.v_ack_counter._assert_1533                        cex             Bm          256    84.946 s     
[3066] ack_counter.v_ack_counter._assert_1533:precondition1          covered         Bm          256    84.946 s     
[3067] ack_counter.v_ack_counter._assert_1534                        cex             J      511 - 549   21.337 s     
[3068] ack_counter.v_ack_counter._assert_1534:precondition1          covered         J      502 - 549   4.630 s      
[3069] ack_counter.v_ack_counter._assert_1535                        cex             Bm          255    83.663 s     
[3070] ack_counter.v_ack_counter._assert_1535:precondition1          covered         Bm          255    83.663 s     
[3071] ack_counter.v_ack_counter._assert_1536                        proven          Hp     Infinite    154.447 s    
[3072] ack_counter.v_ack_counter._assert_1536:precondition1          covered         Ht          143    32.799 s     
[3073] ack_counter.v_ack_counter._assert_1537                        cex             Bm          254    82.219 s     
[3074] ack_counter.v_ack_counter._assert_1537:precondition1          covered         Bm          254    82.219 s     
[3075] ack_counter.v_ack_counter._assert_1538                        cex             Bm          253    81.182 s     
[3076] ack_counter.v_ack_counter._assert_1538:precondition1          covered         Bm          253    80.750 s     
[3077] ack_counter.v_ack_counter._assert_1539                        proven          Mpcustom4  Infinite  17.431 s   
[3078] ack_counter.v_ack_counter._assert_1539:precondition1          covered         Bm          358    151.500 s    
[3079] ack_counter.v_ack_counter._assert_1540                        cex             Bm          358    151.889 s    
[3080] ack_counter.v_ack_counter._assert_1540:precondition1          covered         Bm          358    151.500 s    
[3081] ack_counter.v_ack_counter._assert_1541                        proven          Hp     Infinite    2.651 s      
[3082] ack_counter.v_ack_counter._assert_1541:precondition1          covered         Ht            1    0.584 s      
[3083] ack_counter.v_ack_counter._assert_1542                        proven          PRE    Infinite    0.000 s      
[3084] ack_counter.v_ack_counter._assert_1542:precondition1          covered         Ht            1    0.053 s      
[3085] ack_counter.v_ack_counter._assert_1543                        cex             Bm          935    412.953 s    
[3086] ack_counter.v_ack_counter._assert_1543:precondition1          covered         J      860 - 935   117.825 s    
[3087] ack_counter.v_ack_counter._assert_1544                        cex             J      517 - 602   24.481 s     
[3088] ack_counter.v_ack_counter._assert_1544:precondition1          covered         J      503 - 596   7.446 s      
[3089] ack_counter.v_ack_counter._assert_1545                        proven          Hp     Infinite    2.651 s      
[3090] ack_counter.v_ack_counter._assert_1545:precondition1          covered         Bm            1    0.336 s      
[3091] ack_counter.v_ack_counter._assert_1546                        cex             Bm          955    433.365 s    
[3092] ack_counter.v_ack_counter._assert_1546:precondition1          covered         Bm          955    432.141 s    
[3093] ack_counter.v_ack_counter._assert_1547                        cex             Bm          293    101.841 s    
[3094] ack_counter.v_ack_counter._assert_1547:precondition1          covered         Bm          293    101.491 s    
[3095] ack_counter.v_ack_counter._assert_1548                        proven          Hp     Infinite    2.651 s      
[3096] ack_counter.v_ack_counter._assert_1548:precondition1          covered         Ht            1    0.053 s      
[3097] ack_counter.v_ack_counter._assert_1549                        proven          Hp     Infinite    2.651 s      
[3098] ack_counter.v_ack_counter._assert_1549:precondition1          covered         N             1    0.019 s      
[3099] ack_counter.v_ack_counter._assert_1550                        cex             J      506 - 663   17.090 s     
[3100] ack_counter.v_ack_counter._assert_1550:precondition1          covered         J      505 - 648   11.172 s     
[3101] ack_counter.v_ack_counter._assert_1551                        cex             J      544 - 714   31.617 s     
[3102] ack_counter.v_ack_counter._assert_1551:precondition1          covered         J      506 - 699   16.176 s     
[3103] ack_counter.v_ack_counter._assert_1552                        proven          Hp     Infinite    2.652 s      
[3104] ack_counter.v_ack_counter._assert_1552:precondition1          covered         Ht            1    0.530 s      
[3105] ack_counter.v_ack_counter._assert_1553                        cex             N             1    0.012 s      
[3106] ack_counter.v_ack_counter._assert_1553:precondition1          covered         N             1    0.013 s      
[3107] ack_counter.v_ack_counter._assert_1554                        cex             N             1    0.013 s      
[3108] ack_counter.v_ack_counter._assert_1554:precondition1          covered         N             1    0.013 s      
[3109] ack_counter.v_ack_counter._assert_1555                        cex             J      519 - 613   25.429 s     
[3110] ack_counter.v_ack_counter._assert_1555:precondition1          covered         J      504 - 600   7.936 s      
[3111] ack_counter.v_ack_counter._assert_1556                        proven          Hp     Infinite    2.652 s      
[3112] ack_counter.v_ack_counter._assert_1556:precondition1          covered         Ht            1    0.495 s      
[3113] ack_counter.v_ack_counter._assert_1557                        cex             Bm          503    252.045 s    
[3114] ack_counter.v_ack_counter._assert_1557:precondition1          covered         J      499 - 503   1.988 s      
[3115] ack_counter.v_ack_counter._assert_1558                        cex             Bm          244    72.149 s     
[3116] ack_counter.v_ack_counter._assert_1558:precondition1          covered         Bm          244    72.149 s     
[3117] ack_counter.v_ack_counter._assert_1559                        cex             Bm          244    72.149 s     
[3118] ack_counter.v_ack_counter._assert_1559:precondition1          covered         Bm          244    72.149 s     
[3119] ack_counter.v_ack_counter._assert_1560                        cex             Ht          246    73.382 s     
[3120] ack_counter.v_ack_counter._assert_1560:precondition1          covered         Bm          246    73.565 s     
[3121] ack_counter.v_ack_counter._assert_1561                        cex             Bm          497    236.722 s    
[3122] ack_counter.v_ack_counter._assert_1561:precondition1          covered         Bm          497    236.722 s    
[3123] ack_counter.v_ack_counter._assert_1562                        proven          Hp     Infinite    2.652 s      
[3124] ack_counter.v_ack_counter._assert_1562:precondition1          covered         Bm          201    61.137 s     
[3125] ack_counter.v_ack_counter._assert_1563                        proven          Hp     Infinite    2.652 s      
[3126] ack_counter.v_ack_counter._assert_1563:precondition1          covered         N             1    0.036 s      
[3127] ack_counter.v_ack_counter._assert_1564                        cex             J      820 - 904   110.463 s    
[3128] ack_counter.v_ack_counter._assert_1564:precondition1          covered         J      800 - 902   105.365 s    
[3129] ack_counter.v_ack_counter._assert_1565                        proven          Hp     Infinite    2.652 s      
[3130] ack_counter.v_ack_counter._assert_1565:precondition1          covered         Ht            1    0.031 s      
[3131] ack_counter.v_ack_counter._assert_1566                        proven          Hp     Infinite    2.653 s      
[3132] ack_counter.v_ack_counter._assert_1566:precondition1          covered         N             1    0.036 s      
[3133] ack_counter.v_ack_counter._assert_1567                        cex             J      511 - 549   21.337 s     
[3134] ack_counter.v_ack_counter._assert_1567:precondition1          covered         J      502 - 547   4.574 s      
[3135] ack_counter.v_ack_counter._assert_1568                        proven          Hp     Infinite    2.653 s      
[3136] ack_counter.v_ack_counter._assert_1568:precondition1          covered         Ht            1    0.530 s      
[3137] ack_counter.v_ack_counter._assert_1569                        cex             J      544 - 714   31.617 s     
[3138] ack_counter.v_ack_counter._assert_1569:precondition1          covered         J      506 - 673   13.330 s     
[3139] ack_counter.v_ack_counter._assert_1570                        proven          Hp     Infinite    2.653 s      
[3140] ack_counter.v_ack_counter._assert_1570:precondition1          covered         Ht            1    0.530 s      
[3141] ack_counter.v_ack_counter._assert_1571                        cex             Bm          957    434.908 s    
[3142] ack_counter.v_ack_counter._assert_1571:precondition1          covered         Bm          957    434.908 s    
[3143] ack_counter.v_ack_counter._assert_1572                        proven          Hp     Infinite    154.447 s    
[3144] ack_counter.v_ack_counter._assert_1572:precondition1          covered         B         6 - 7    0.023 s      
[3145] ack_counter.v_ack_counter._assert_1573                        proven          Hp     Infinite    135.728 s    
[3146] ack_counter.v_ack_counter._assert_1573:precondition1          covered         PRE           4    0.000 s      
[3147] ack_counter.v_ack_counter._assert_1574                        cex             Bm          497    236.231 s    
[3148] ack_counter.v_ack_counter._assert_1574:precondition1          covered         Bm          497    236.231 s    
[3149] ack_counter.v_ack_counter._assert_1575                        cex             Bm          497    235.633 s    
[3150] ack_counter.v_ack_counter._assert_1575:precondition1          covered         Bm          497    235.633 s    
[3151] ack_counter.v_ack_counter._assert_1576                        proven          Hp     Infinite    2.653 s      
[3152] ack_counter.v_ack_counter._assert_1576:precondition1          covered         Bm          257    86.504 s     
[3153] ack_counter.v_ack_counter._assert_1577                        proven          Hp     Infinite    2.653 s      
[3154] ack_counter.v_ack_counter._assert_1577:precondition1          covered         J      502 - 551   4.802 s      
[3155] ack_counter.v_ack_counter._assert_1578                        proven          Hp     Infinite    135.728 s    
[3156] ack_counter.v_ack_counter._assert_1578:precondition1          covered         Ht           94    21.156 s     
[3157] ack_counter.v_ack_counter._assert_1579                        cex             J      519 - 613   25.429 s     
[3158] ack_counter.v_ack_counter._assert_1579:precondition1          covered         J      504 - 605   8.521 s      
[3159] ack_counter.v_ack_counter._assert_1580                        cex             J      810 - 883   107.651 s    
[3160] ack_counter.v_ack_counter._assert_1580:precondition1          covered         J      716 - 882   84.924 s     
[3161] ack_counter.v_ack_counter._assert_1581                        cex             J      808 - 881   107.162 s    
[3162] ack_counter.v_ack_counter._assert_1581:precondition1          covered         J      712 - 880   84.193 s     
[3163] ack_counter.v_ack_counter._assert_1582                        cex             J      809 - 882   107.405 s    
[3164] ack_counter.v_ack_counter._assert_1582:precondition1          covered         J      714 - 881   84.559 s     
[3165] ack_counter.v_ack_counter._assert_1583                        proven          Hp     Infinite    2.654 s      
[3166] ack_counter.v_ack_counter._assert_1583:precondition1          covered         Ht            1    0.654 s      
[3167] ack_counter.v_ack_counter._assert_1584                        proven          Hp     Infinite    2.654 s      
[3168] ack_counter.v_ack_counter._assert_1584:precondition1          covered         Bm          358    151.500 s    
[3169] ack_counter.v_ack_counter._assert_1585                        cex             Ht          241    70.376 s     
[3170] ack_counter.v_ack_counter._assert_1585:precondition1          covered         Ht          241    70.376 s     
[3171] ack_counter.v_ack_counter._assert_1586                        cex             Ht          241    70.913 s     
[3172] ack_counter.v_ack_counter._assert_1586:precondition1          covered         Ht          241    70.376 s     
[3173] ack_counter.v_ack_counter._assert_1587                        proven          Hp     Infinite    2.654 s      
[3174] ack_counter.v_ack_counter._assert_1587:precondition1          covered         Bm          278    95.697 s     
[3175] ack_counter.v_ack_counter._assert_1588                        proven          Hp     Infinite    96.562 s     
[3176] ack_counter.v_ack_counter._assert_1588:precondition1          covered         Bm           42    13.378 s     
[3177] ack_counter.v_ack_counter._assert_1589                        proven          PRE    Infinite    0.000 s      
[3178] ack_counter.v_ack_counter._assert_1589:precondition1          covered         Ht          159    37.468 s     
[3179] ack_counter.v_ack_counter._assert_1590                        proven          Hp     Infinite    2.654 s      
[3180] ack_counter.v_ack_counter._assert_1590:precondition1          covered         Ht           79    18.154 s     
[3181] ack_counter.v_ack_counter._assert_1591                        cex             Bm          241    71.317 s     
[3182] ack_counter.v_ack_counter._assert_1591:precondition1          covered         Bm          241    70.730 s     
[3183] ack_counter.v_ack_counter._assert_1592                        cex             Ht          241    70.913 s     
[3184] ack_counter.v_ack_counter._assert_1592:precondition1          covered         Ht          241    70.376 s     
[3185] ack_counter.v_ack_counter._assert_1593                        proven          Mpcustom4  Infinite  17.941 s   
[3186] ack_counter.v_ack_counter._assert_1593:precondition1          covered         Ht           42    13.309 s     
[3187] ack_counter.v_ack_counter._assert_1594                        cex             Ht          200    57.273 s     
[3188] ack_counter.v_ack_counter._assert_1594:precondition1          covered         Ht          200    57.273 s     
[3189] ack_counter.v_ack_counter._assert_1595                        cex             J      544 - 714   31.617 s     
[3190] ack_counter.v_ack_counter._assert_1595:precondition1          covered         J      506 - 679   13.711 s     
[3191] ack_counter.v_ack_counter._assert_1596                        cex             J      511 - 573   21.337 s     
[3192] ack_counter.v_ack_counter._assert_1596:precondition1          covered         J      502 - 559   5.345 s      
[3193] ack_counter.v_ack_counter._assert_1597                        cex             Bm          440    204.926 s    
[3194] ack_counter.v_ack_counter._assert_1597:precondition1          covered         Bm          440    203.917 s    
[3195] ack_counter.v_ack_counter._assert_1598                        proven          Hp     Infinite    2.655 s      
[3196] ack_counter.v_ack_counter._assert_1598:precondition1          covered         J      505 - 679   13.711 s     
[3197] ack_counter.v_ack_counter._assert_1599                        cex             Bm          440    204.490 s    
[3198] ack_counter.v_ack_counter._assert_1599:precondition1          covered         Bm          440    203.917 s    
[3199] ack_counter.v_ack_counter._assert_1600                        cex             J      511 - 573   21.337 s     
[3200] ack_counter.v_ack_counter._assert_1600:precondition1          covered         J      502 - 559   5.345 s      
[3201] ack_counter.v_ack_counter._assert_1601                        proven          Hp     Infinite    2.656 s      
[3202] ack_counter.v_ack_counter._assert_1601:precondition1          covered         J      502 - 559   5.345 s      
[3203] ack_counter.v_ack_counter._assert_1602                        proven          Hp     Infinite    2.656 s      
[3204] ack_counter.v_ack_counter._assert_1602:precondition1          covered         Bm          478    225.009 s    
[3205] ack_counter.v_ack_counter._assert_1603                        proven          Hp     Infinite    2.657 s      
[3206] ack_counter.v_ack_counter._assert_1603:precondition1          covered         J      576 - 760   40.389 s     
[3207] ack_counter.v_ack_counter._assert_1604                        cex             J      507 - 663   17.090 s     
[3208] ack_counter.v_ack_counter._assert_1604:precondition1          covered         J      505 - 641   10.824 s     
[3209] ack_counter.v_ack_counter._assert_1605                        cex             Bm          923    407.186 s    
[3210] ack_counter.v_ack_counter._assert_1605:precondition1          covered         J      839 - 923   114.038 s    
[3211] ack_counter.v_ack_counter._assert_1606                        cex             Ht          440    204.686 s    
[3212] ack_counter.v_ack_counter._assert_1606:precondition1          covered         Bm          440    203.917 s    
[3213] ack_counter.v_ack_counter._assert_1607                        cex             J      511 - 573   21.337 s     
[3214] ack_counter.v_ack_counter._assert_1607:precondition1          covered         J      502 - 559   5.345 s      
[3215] ack_counter.v_ack_counter._assert_1608                        cex             J      578 - 776   43.667 s     
[3216] ack_counter.v_ack_counter._assert_1608:precondition1          covered         J      576 - 760   40.389 s     
[3217] ack_counter.v_ack_counter._assert_1609                        proven          Hp     Infinite    2.657 s      
[3218] ack_counter.v_ack_counter._assert_1609:precondition1          covered         Bm          961    437.064 s    
[3219] ack_counter.v_ack_counter._assert_1610                        proven          Hp     Infinite    2.657 s      
[3220] ack_counter.v_ack_counter._assert_1610:precondition1          covered         J      712 - 880   84.193 s     
[3221] ack_counter.v_ack_counter._assert_1611                        cex             J      819 - 904   110.463 s    
[3222] ack_counter.v_ack_counter._assert_1611:precondition1          covered         J      712 - 880   84.193 s     
[3223] ack_counter.v_ack_counter._assert_1612                        cex             Bm          921    403.747 s    
[3224] ack_counter.v_ack_counter._assert_1612:precondition1          covered         J      836 - 921   113.264 s    
[3225] ack_counter.v_ack_counter._assert_1613                        cex             Bm          924    408.154 s    
[3226] ack_counter.v_ack_counter._assert_1613:precondition1          covered         J      841 - 924   114.323 s    
[3227] ack_counter.v_ack_counter._assert_1614                        cex             Ht          200    57.273 s     
[3228] ack_counter.v_ack_counter._assert_1614:precondition1          covered         Ht          200    57.273 s     
[3229] ack_counter.v_ack_counter._assert_1615                        cex             Bm          922    405.534 s    
[3230] ack_counter.v_ack_counter._assert_1615:precondition1          covered         J      838 - 922   113.634 s    
[3231] ack_counter.v_ack_counter._assert_1616                        cex             J      578 - 776   43.667 s     
[3232] ack_counter.v_ack_counter._assert_1616:precondition1          covered         J      576 - 760   40.389 s     
[3233] ack_counter.v_ack_counter._assert_1617                        cex             Ht          200    57.273 s     
[3234] ack_counter.v_ack_counter._assert_1617:precondition1          covered         Ht          200    57.273 s     
[3235] ack_counter.v_ack_counter._assert_1618                        cex             Bm          399    173.079 s    
[3236] ack_counter.v_ack_counter._assert_1618:precondition1          covered         Bm          399    173.079 s    
[3237] ack_counter.v_ack_counter._assert_1619                        cex             Ht          200    57.273 s     
[3238] ack_counter.v_ack_counter._assert_1619:precondition1          covered         Ht          200    57.273 s     
[3239] ack_counter.v_ack_counter._assert_1620                        cex             Bm          399    172.603 s    
[3240] ack_counter.v_ack_counter._assert_1620:precondition1          covered         Bm          399    172.603 s    
[3241] ack_counter.v_ack_counter._assert_1621                        cex             J      517 - 603   24.595 s     
[3242] ack_counter.v_ack_counter._assert_1621:precondition1          covered         J      504 - 600   7.936 s      
[3243] ack_counter.v_ack_counter._assert_1622                        cex             Bm          399    172.603 s    
[3244] ack_counter.v_ack_counter._assert_1622:precondition1          covered         Bm          399    172.603 s    
[3245] ack_counter.v_ack_counter._assert_1623                        cex             J      664 - 838   70.513 s     
[3246] ack_counter.v_ack_counter._assert_1623:precondition1          covered         J      627 - 801   59.847 s     
[3247] ack_counter.v_ack_counter._assert_1624                        cex             Bm          497    235.030 s    
[3248] ack_counter.v_ack_counter._assert_1624:precondition1          covered         Bm          497    235.030 s    
[3249] ack_counter.v_ack_counter._assert_1625                        proven          Hp     Infinite    2.657 s      
[3250] ack_counter.v_ack_counter._assert_1625:precondition1          covered         Ht            1    0.670 s      
[3251] ack_counter.v_ack_counter._assert_1626                        proven          Hp     Infinite    135.728 s    
[3252] ack_counter.v_ack_counter._assert_1626:precondition1          covered         Ht           43    13.340 s     
[3253] ack_counter.v_ack_counter._assert_1627                        cex             Ht          195    48.123 s     
[3254] ack_counter.v_ack_counter._assert_1627:precondition1          covered         Ht          195    48.123 s     
[3255] ack_counter.v_ack_counter._assert_1628                        cex             Bm          271    93.478 s     
[3256] ack_counter.v_ack_counter._assert_1628:precondition1          covered         Bm          271    93.054 s     
[3257] ack_counter.v_ack_counter._assert_1629                        proven          Mpcustom4  Infinite  18.516 s   
[3258] ack_counter.v_ack_counter._assert_1629:precondition1          covered         PRE           2    0.000 s      
[3259] ack_counter.v_ack_counter._assert_1630                        cex             Bm          962    439.540 s    
[3260] ack_counter.v_ack_counter._assert_1630:precondition1          covered         Bm          962    438.366 s    
[3261] ack_counter.v_ack_counter._assert_1631                        proven          Hp     Infinite    2.657 s      
[3262] ack_counter.v_ack_counter._assert_1631:precondition1          covered         J      503 - 600   7.936 s      
[3263] ack_counter.v_ack_counter._assert_1632                        proven          Hp     Infinite    2.658 s      
[3264] ack_counter.v_ack_counter._assert_1632:precondition1          covered         J      836 - 921   113.264 s    
[3265] ack_counter.v_ack_counter._assert_1633                        cex             J      519 - 613   25.429 s     
[3266] ack_counter.v_ack_counter._assert_1633:precondition1          covered         J      504 - 605   8.521 s      
[3267] ack_counter.v_ack_counter._assert_1634                        cex             J      580 - 720   44.300 s     
[3268] ack_counter.v_ack_counter._assert_1634:precondition1          covered         J      545 - 720   32.282 s     
[3269] ack_counter.v_ack_counter._assert_1635                        proven          Hp     Infinite    2.658 s      
[3270] ack_counter.v_ack_counter._assert_1635:precondition1          covered         Bm          399    173.559 s    
[3271] ack_counter.v_ack_counter._assert_1636                        proven          Hp     Infinite    2.658 s      
[3272] ack_counter.v_ack_counter._assert_1636:precondition1          covered         J      501 - 519   3.586 s      
[3273] ack_counter.v_ack_counter._assert_1637                        cex             J      668 - 841   71.563 s     
[3274] ack_counter.v_ack_counter._assert_1637:precondition1          covered         J      665 - 841   70.865 s     
[3275] ack_counter.v_ack_counter._assert_1638                        cex             J      506 - 663   17.090 s     
[3276] ack_counter.v_ack_counter._assert_1638:precondition1          covered         J      504 - 639   10.446 s     
[3277] ack_counter.v_ack_counter._assert_1639                        proven          Hp     Infinite    2.658 s      
[3278] ack_counter.v_ack_counter._assert_1639:precondition1          covered         J      627 - 801   59.847 s     
[3279] ack_counter.v_ack_counter._assert_1640                        proven          Hp     Infinite    2.659 s      
[3280] ack_counter.v_ack_counter._assert_1640:precondition1          covered         J      545 - 720   32.282 s     
[3281] ack_counter.v_ack_counter._assert_1641                        cex             J      669 - 842   71.750 s     
[3282] ack_counter.v_ack_counter._assert_1641:precondition1          covered         J      667 - 842   71.167 s     
[3283] ack_counter.v_ack_counter._assert_1642                        cex             J      664 - 838   70.513 s     
[3284] ack_counter.v_ack_counter._assert_1642:precondition1          covered         J      627 - 801   59.847 s     
[3285] ack_counter.v_ack_counter._assert_1643                        cex             J      664 - 838   70.513 s     
[3286] ack_counter.v_ack_counter._assert_1643:precondition1          covered         J      627 - 801   59.847 s     
[3287] ack_counter.v_ack_counter._assert_1644                        cex             J      664 - 838   70.513 s     
[3288] ack_counter.v_ack_counter._assert_1644:precondition1          covered         J      627 - 801   59.847 s     
[3289] ack_counter.v_ack_counter._assert_1645                        proven          Hp     Infinite    2.659 s      
[3290] ack_counter.v_ack_counter._assert_1645:precondition1          covered         Ht            1    0.670 s      
[3291] ack_counter.v_ack_counter._assert_1646                        proven          Hp     Infinite    154.447 s    
[3292] ack_counter.v_ack_counter._assert_1646:precondition1          covered         Ht          101    22.242 s     
[3293] ack_counter.v_ack_counter._assert_1647                        proven          Hp     Infinite    135.728 s    
[3294] ack_counter.v_ack_counter._assert_1647:precondition1          covered         Ht          227    67.896 s     
[3295] ack_counter.v_ack_counter._assert_1648                        proven          Hp     Infinite    2.659 s      
[3296] ack_counter.v_ack_counter._assert_1648:precondition1          covered         Ht            1    0.456 s      
[3297] ack_counter.v_ack_counter._assert_1649                        cex             Ht          321    112.976 s    
[3298] ack_counter.v_ack_counter._assert_1649:precondition1          covered         Bm          321    113.028 s    
[3299] ack_counter.v_ack_counter._assert_1650                        cex             Bm          282    97.725 s     
[3300] ack_counter.v_ack_counter._assert_1650:precondition1          covered         Bm          282    97.555 s     
[3301] ack_counter.v_ack_counter._assert_1651                        proven          Hp     Infinite    96.562 s     
[3302] ack_counter.v_ack_counter._assert_1651:precondition1          covered         PRE           5    0.000 s      
[3303] ack_counter.v_ack_counter._assert_1652                        proven          Hp     Infinite    96.562 s     
[3304] ack_counter.v_ack_counter._assert_1652:precondition1          covered         PRE           3    0.000 s      
[3305] ack_counter.v_ack_counter._assert_1653                        cex             Bm          282    97.725 s     
[3306] ack_counter.v_ack_counter._assert_1653:precondition1          covered         Bm          282    97.555 s     
[3307] ack_counter.v_ack_counter._assert_1654                        proven          Hp     Infinite    2.659 s      
[3308] ack_counter.v_ack_counter._assert_1654:precondition1          covered         Bm          200    57.475 s     
[3309] ack_counter.v_ack_counter._assert_1655                        proven          Hp     Infinite    2.659 s      
[3310] ack_counter.v_ack_counter._assert_1655:precondition1          covered         Bm           40    12.920 s     
[3311] ack_counter.v_ack_counter._assert_1656                        proven          Hp     Infinite    2.660 s      
[3312] ack_counter.v_ack_counter._assert_1656:precondition1          covered         Ht          120    26.030 s     
[3313] ack_counter.v_ack_counter._assert_1657                        cex             Bm          360    153.338 s    
[3314] ack_counter.v_ack_counter._assert_1657:precondition1          covered         Bm          360    152.884 s    
[3315] ack_counter.v_ack_counter._assert_1658                        cex             Bm          360    153.338 s    
[3316] ack_counter.v_ack_counter._assert_1658:precondition1          covered         Bm          360    152.884 s    
[3317] ack_counter.v_ack_counter._assert_1659                        cex             Bm          963    440.952 s    
[3318] ack_counter.v_ack_counter._assert_1659:precondition1          covered         Bm          963    440.952 s    
[3319] ack_counter.v_ack_counter._assert_1660                        cex             Ht          321    112.976 s    
[3320] ack_counter.v_ack_counter._assert_1660:precondition1          covered         Bm          321    113.028 s    
[3321] ack_counter.v_ack_counter._assert_1661                        proven          Hp     Infinite    2.660 s      
[3322] ack_counter.v_ack_counter._assert_1661:precondition1          covered         Ht          239    69.790 s     
[3323] ack_counter.v_ack_counter._assert_1662                        proven          Hp     Infinite    96.562 s     
[3324] ack_counter.v_ack_counter._assert_1662:precondition1          covered         Bm          122    26.612 s     
[3325] ack_counter.v_ack_counter._assert_1663                        cex             Bm          321    113.350 s    
[3326] ack_counter.v_ack_counter._assert_1663:precondition1          covered         Bm          321    113.028 s    
[3327] ack_counter.v_ack_counter._assert_1664                        proven          Hp     Infinite    2.660 s      
[3328] ack_counter.v_ack_counter._assert_1664:precondition1          covered         Bm          319    112.190 s    
[3329] ack_counter.v_ack_counter._assert_1665                        proven          Hp     Infinite    154.447 s    
[3330] ack_counter.v_ack_counter._assert_1665:precondition1          covered         Ht          161    37.820 s     
[3331] ack_counter.v_ack_counter._assert_1666                        proven          Hp     Infinite    154.447 s    
[3332] ack_counter.v_ack_counter._assert_1666:precondition1          covered         Ht           44    13.383 s     
[3333] ack_counter.v_ack_counter._assert_1667                        proven          Hp     Infinite    2.660 s      
[3334] ack_counter.v_ack_counter._assert_1667:precondition1          covered         PRE           1    0.000 s      
[3335] ack_counter.v_ack_counter._assert_1668                        cex             Bm          360    153.338 s    
[3336] ack_counter.v_ack_counter._assert_1668:precondition1          covered         Bm          360    152.884 s    
[3337] ack_counter.v_ack_counter._assert_1669                        cex             Bm          360    153.338 s    
[3338] ack_counter.v_ack_counter._assert_1669:precondition1          covered         Bm          360    152.884 s    
[3339] ack_counter.v_ack_counter._assert_1670                        proven          Hp     Infinite    154.447 s    
[3340] ack_counter.v_ack_counter._assert_1670:precondition1          covered         Bm          122    26.612 s     
[3341] ack_counter.v_ack_counter._assert_1671                        proven          Mpcustom4  Infinite  19.537 s   
[3342] ack_counter.v_ack_counter._assert_1671:precondition1          covered         Bm          122    26.612 s     
[3343] ack_counter.v_ack_counter._assert_1672                        proven          Hp     Infinite    96.562 s     
[3344] ack_counter.v_ack_counter._assert_1672:precondition1          covered         Ht           83    18.782 s     
[3345] ack_counter.v_ack_counter._assert_1673                        proven          Hp     Infinite    154.447 s    
[3346] ack_counter.v_ack_counter._assert_1673:precondition1          covered         Bm           83    18.946 s     
[3347] ack_counter.v_ack_counter._assert_1674                        cex             Bm          282    97.725 s     
[3348] ack_counter.v_ack_counter._assert_1674:precondition1          covered         Bm          282    97.555 s     
[3349] ack_counter.v_ack_counter._assert_1675                        proven          Hp     Infinite    96.563 s     
[3350] ack_counter.v_ack_counter._assert_1675:precondition1          covered         Bm          161    38.005 s     
[3351] ack_counter.v_ack_counter._assert_1676                        proven          Hp     Infinite    96.563 s     
[3352] ack_counter.v_ack_counter._assert_1676:precondition1          covered         PRE           4    0.000 s      
[3353] ack_counter.v_ack_counter._assert_1677                        proven          Mpcustom4  Infinite  19.581 s   
[3354] ack_counter.v_ack_counter._assert_1677:precondition1          covered         Bm          161    38.005 s     
[3355] ack_counter.v_ack_counter._assert_1678                        cex             Ht          311    109.119 s    
[3356] ack_counter.v_ack_counter._assert_1678:precondition1          covered         Bm          311    109.335 s    
[3357] ack_counter.v_ack_counter._assert_1679                        cex             Bm          350    147.976 s    
[3358] ack_counter.v_ack_counter._assert_1679:precondition1          covered         Bm          350    147.401 s    
[3359] ack_counter.v_ack_counter._assert_1680                        proven          Hp     Infinite    135.728 s    
[3360] ack_counter.v_ack_counter._assert_1680:precondition1          covered         Bm          122    26.612 s     
[3361] ack_counter.v_ack_counter._assert_1681                        proven          Hp     Infinite    135.728 s    
[3362] ack_counter.v_ack_counter._assert_1681:precondition1          covered         Ht           83    18.782 s     
[3363] ack_counter.v_ack_counter._assert_1682                        cex             Bm          282    97.725 s     
[3364] ack_counter.v_ack_counter._assert_1682:precondition1          covered         Bm          282    97.555 s     
[3365] ack_counter.v_ack_counter._assert_1683                        cex             Ht          321    112.976 s    
[3366] ack_counter.v_ack_counter._assert_1683:precondition1          covered         Bm          321    113.028 s    
[3367] ack_counter.v_ack_counter._assert_1684                        proven          Mpcustom4  Infinite  19.593 s   
[3368] ack_counter.v_ack_counter._assert_1684:precondition1          covered         Ht           83    18.782 s     
[3369] ack_counter.v_ack_counter._assert_1685                        proven          Hp     Infinite    135.729 s    
[3370] ack_counter.v_ack_counter._assert_1685:precondition1          covered         Bm          161    38.005 s     
[3371] ack_counter.v_ack_counter._assert_1686                        cex             J      507 - 542   18.864 s     
[3372] ack_counter.v_ack_counter._assert_1686:precondition1          covered         J      501 - 520   3.704 s      
[3373] ack_counter.v_ack_counter._assert_1687                        proven          Hp     Infinite    2.660 s      
[3374] ack_counter.v_ack_counter._assert_1687:precondition1          covered         J      504 - 640   10.718 s     
[3375] ack_counter.v_ack_counter._assert_1688                        proven          Hp     Infinite    2.661 s      
[3376] ack_counter.v_ack_counter._assert_1688:precondition1          covered         J      665 - 841   70.865 s     
[3377] ack_counter.v_ack_counter._assert_1689                        cex             J      673 - 849   73.356 s     
[3378] ack_counter.v_ack_counter._assert_1689:precondition1          covered         J      665 - 841   70.865 s     
[3379] ack_counter.v_ack_counter._assert_1690                        cex             J      507 - 542   18.864 s     
[3380] ack_counter.v_ack_counter._assert_1690:precondition1          covered         J      501 - 520   3.704 s      
[3381] ack_counter.v_ack_counter._assert_1691                        proven          Hp     Infinite    2.661 s      
[3382] ack_counter.v_ack_counter._assert_1691:precondition1          covered         Bm          439    203.276 s    
[3383] ack_counter.v_ack_counter._assert_1692                        cex             Bm          481    225.932 s    
[3384] ack_counter.v_ack_counter._assert_1692:precondition1          covered         Bm          481    225.932 s    
[3385] ack_counter.v_ack_counter._assert_1693                        cex             J      507 - 542   18.864 s     
[3386] ack_counter.v_ack_counter._assert_1693:precondition1          covered         J      501 - 520   3.704 s      
[3387] ack_counter.v_ack_counter._assert_1694                        cex             J      578 - 776   43.667 s     
[3388] ack_counter.v_ack_counter._assert_1694:precondition1          covered         J      577 - 762   40.764 s     
[3389] ack_counter.v_ack_counter._assert_1695                        cex             Bm          481    225.932 s    
[3390] ack_counter.v_ack_counter._assert_1695:precondition1          covered         Bm          481    225.932 s    
[3391] ack_counter.v_ack_counter._assert_1696                        cex             J      673 - 849   73.356 s     
[3392] ack_counter.v_ack_counter._assert_1696:precondition1          covered         J      665 - 841   70.865 s     
[3393] ack_counter.v_ack_counter._assert_1697                        cex             J      580 - 721   44.535 s     
[3394] ack_counter.v_ack_counter._assert_1697:precondition1          covered         J      545 - 721   32.433 s     
[3395] ack_counter.v_ack_counter._assert_1698                        cex             J      544 - 714   31.617 s     
[3396] ack_counter.v_ack_counter._assert_1698:precondition1          covered         J      506 - 682   13.818 s     
[3397] ack_counter.v_ack_counter._assert_1699                        cex             Bm          481    225.932 s    
[3398] ack_counter.v_ack_counter._assert_1699:precondition1          covered         Bm          481    225.932 s    
[3399] ack_counter.v_ack_counter._assert_1700                        cex             J      519 - 613   25.429 s     
[3400] ack_counter.v_ack_counter._assert_1700:precondition1          covered         J      504 - 600   7.936 s      
[3401] ack_counter.v_ack_counter._assert_1701                        proven          Hp     Infinite    2.661 s      
[3402] ack_counter.v_ack_counter._assert_1701:precondition1          covered         Ht            1    0.031 s      
[3403] ack_counter.v_ack_counter._assert_1702                        cex             Bm          345    145.481 s    
[3404] ack_counter.v_ack_counter._assert_1702:precondition1          covered         Bm          345    145.481 s    
[3405] ack_counter.v_ack_counter._assert_1703                        proven          Mpcustom4  Infinite  20.113 s   
[3406] ack_counter.v_ack_counter._assert_1703:precondition1          covered         Bm          345    145.481 s    
[3407] ack_counter.v_ack_counter._assert_1704                        cex             N             1    0.036 s      
[3408] ack_counter.v_ack_counter._assert_1704:precondition1          covered         N             1    0.036 s      
[3409] ack_counter.v_ack_counter._assert_1705                        cex             N             1    0.036 s      
[3410] ack_counter.v_ack_counter._assert_1705:precondition1          covered         N             1    0.036 s      
[3411] ack_counter.v_ack_counter._assert_1706                        cex             Bm          497    238.079 s    
[3412] ack_counter.v_ack_counter._assert_1706:precondition1          covered         Bm          497    238.079 s    
[3413] ack_counter.v_ack_counter._assert_1707                        proven          Hp     Infinite    2.661 s      
[3414] ack_counter.v_ack_counter._assert_1707:precondition1          covered         Ht            1    0.031 s      
[3415] ack_counter.v_ack_counter._assert_1708                        proven          Hp     Infinite    2.661 s      
[3416] ack_counter.v_ack_counter._assert_1708:precondition1          covered         N             1    0.012 s      
[3417] ack_counter.v_ack_counter._assert_1709                        cex             J      519 - 613   25.429 s     
[3418] ack_counter.v_ack_counter._assert_1709:precondition1          covered         J      504 - 604   8.415 s      
[3419] ack_counter.v_ack_counter._assert_1710                        cex             Bm          964    443.360 s    
[3420] ack_counter.v_ack_counter._assert_1710:precondition1          covered         Bm          964    442.138 s    
[3421] ack_counter.v_ack_counter._assert_1711                        proven          Hp     Infinite    2.662 s      
[3422] ack_counter.v_ack_counter._assert_1711:precondition1          covered         Ht            1    0.686 s      
[3423] ack_counter.v_ack_counter._assert_1712                        proven          Hp     Infinite    2.662 s      
[3424] ack_counter.v_ack_counter._assert_1712:precondition1          covered         Bm            1    0.304 s      
[3425] ack_counter.v_ack_counter._assert_1713                        proven          Hp     Infinite    2.662 s      
[3426] ack_counter.v_ack_counter._assert_1713:precondition1          covered         Ht            1    0.701 s      
[3427] ack_counter.v_ack_counter._assert_1714                        cex             Bm          965    446.512 s    
[3428] ack_counter.v_ack_counter._assert_1714:precondition1          covered         Bm          965    445.062 s    
[3429] ack_counter.v_ack_counter._assert_1715                        cex             Bm          234    69.311 s     
[3430] ack_counter.v_ack_counter._assert_1715:precondition1          covered         Bm          234    69.311 s     
[3431] ack_counter.v_ack_counter._assert_1716                        cex             J      498 - 502   1.795 s      
[3432] ack_counter.v_ack_counter._assert_1716:precondition1          covered         N         4 - 5    0.012 s      
[3433] ack_counter.v_ack_counter._assert_1717                        cex             J      506 - 514   18.864 s     
[3434] ack_counter.v_ack_counter._assert_1717:precondition1          covered         J      501 - 514   3.162 s      
[3435] ack_counter.v_ack_counter._assert_1718                        cex             J      544 - 715   31.835 s     
[3436] ack_counter.v_ack_counter._assert_1718:precondition1          covered         J      538 - 713   30.368 s     
[3437] ack_counter.v_ack_counter._assert_1719                        cex             J      498 - 502   1.795 s      
[3438] ack_counter.v_ack_counter._assert_1719:precondition1          covered         N         3 - 5    0.012 s      
[3439] ack_counter.v_ack_counter._assert_1720                        proven          Mpcustom4  Infinite  20.240 s   
[3440] ack_counter.v_ack_counter._assert_1720:precondition1          covered         Bm          400    174.596 s    
[3441] ack_counter.v_ack_counter._assert_1721                        cex             Bm          401    177.385 s    
[3442] ack_counter.v_ack_counter._assert_1721:precondition1          covered         Bm          401    177.385 s    
[3443] ack_counter.v_ack_counter._assert_1722                        cex             Bm          401    177.385 s    
[3444] ack_counter.v_ack_counter._assert_1722:precondition1          covered         Bm          401    177.385 s    
[3445] ack_counter.v_ack_counter._assert_1723                        cex             J      520 - 612   25.268 s     
[3446] ack_counter.v_ack_counter._assert_1723:precondition1          covered         J      504 - 602   8.189 s      
[3447] ack_counter.v_ack_counter._assert_1724                        cex             J      520 - 613   25.429 s     
[3448] ack_counter.v_ack_counter._assert_1724:precondition1          covered         J      504 - 602   8.189 s      
[3449] ack_counter.v_ack_counter._assert_1725                        cex             Ht          402    178.602 s    
[3450] ack_counter.v_ack_counter._assert_1725:precondition1          covered         Ht          402    178.602 s    
[3451] ack_counter.v_ack_counter._assert_1726                        cex             J      519 - 612   25.268 s     
[3452] ack_counter.v_ack_counter._assert_1726:precondition1          covered         J      504 - 601   8.082 s      
[3453] ack_counter.v_ack_counter._assert_1727                        cex             J      520 - 612   25.268 s     
[3454] ack_counter.v_ack_counter._assert_1727:precondition1          covered         J      504 - 603   8.293 s      
[3455] ack_counter.v_ack_counter._assert_1728                        cex             Ht          400    174.745 s    
[3456] ack_counter.v_ack_counter._assert_1728:precondition1          covered         Bm          400    174.596 s    
[3457] ack_counter.v_ack_counter._assert_1729                        cex             Ht          400    174.745 s    
[3458] ack_counter.v_ack_counter._assert_1729:precondition1          covered         Bm          400    174.596 s    
[3459] ack_counter.v_ack_counter._assert_1730                        cex             Ht          403    181.237 s    
[3460] ack_counter.v_ack_counter._assert_1730:precondition1          covered         Ht          403    181.237 s    
[3461] ack_counter.v_ack_counter._assert_1731                        cex             Ht          400    175.375 s    
[3462] ack_counter.v_ack_counter._assert_1731:precondition1          covered         Bm          400    174.596 s    
[3463] ack_counter.v_ack_counter._assert_1732                        cex             J      519 - 613   25.429 s     
[3464] ack_counter.v_ack_counter._assert_1732:precondition1          covered         J      504 - 601   8.082 s      
[3465] ack_counter.v_ack_counter._assert_1733                        cex             J      520 - 613   25.429 s     
[3466] ack_counter.v_ack_counter._assert_1733:precondition1          covered         J      504 - 603   8.293 s      
[3467] ack_counter.v_ack_counter._assert_1734                        cex             Bm          403    181.896 s    
[3468] ack_counter.v_ack_counter._assert_1734:precondition1          covered         Ht          403    181.237 s    
[3469] ack_counter.v_ack_counter._assert_1735                        cex             J      520 - 613   25.429 s     
[3470] ack_counter.v_ack_counter._assert_1735:precondition1          covered         J      504 - 604   8.415 s      
[3471] ack_counter.v_ack_counter._assert_1736                        cex             J      520 - 612   25.268 s     
[3472] ack_counter.v_ack_counter._assert_1736:precondition1          covered         J      504 - 604   8.415 s      
[3473] ack_counter.v_ack_counter._assert_1737                        proven          Oh     Infinite    6.876 s      
[3474] ack_counter.v_ack_counter._assert_1737:precondition1          covered         J      627 - 801   59.847 s     
[3475] ack_counter.v_ack_counter._assert_1738                        cex             J      690 - 836   78.282 s     
[3476] ack_counter.v_ack_counter._assert_1738:precondition1          covered         J      627 - 801   59.847 s     
[3477] ack_counter.v_ack_counter._assert_1739                        cex             Ht          402    179.722 s    
[3478] ack_counter.v_ack_counter._assert_1739:precondition1          covered         Ht          402    178.602 s    
[3479] ack_counter.v_ack_counter._assert_1740                        cex             Bm          195    48.397 s     
[3480] ack_counter.v_ack_counter._assert_1740:precondition1          covered         Bm          195    48.397 s     
[3481] ack_counter.v_ack_counter._assert_1741                        cex             Bm          195    48.339 s     
[3482] ack_counter.v_ack_counter._assert_1741:precondition1          covered         Bm          195    48.339 s     
[3483] ack_counter.v_ack_counter._assert_1742                        proven          Hp     Infinite    2.662 s      
[3484] ack_counter.v_ack_counter._assert_1742:precondition1          covered         Ht            1    0.135 s      
[3485] ack_counter.v_ack_counter._assert_1743                        cex             Bm          497    232.408 s    
[3486] ack_counter.v_ack_counter._assert_1743:precondition1          covered         Bm          497    232.408 s    
[3487] ack_counter.v_ack_counter._assert_1744                        cex             Bm          497    234.437 s    
[3488] ack_counter.v_ack_counter._assert_1744:precondition1          covered         Bm          497    234.437 s    
[3489] ack_counter.v_ack_counter._assert_1745                        proven          Hp     Infinite    135.729 s    
[3490] ack_counter.v_ack_counter._assert_1745:precondition1          covered         Bm          183    44.957 s     
[3491] ack_counter.v_ack_counter._assert_1746                        cex             J      691 - 837   78.420 s     
[3492] ack_counter.v_ack_counter._assert_1746:precondition1          covered         J      629 - 802   60.444 s     
[3493] ack_counter.v_ack_counter._assert_1747                        cex             J      690 - 836   78.282 s     
[3494] ack_counter.v_ack_counter._assert_1747:precondition1          covered         J      629 - 802   60.444 s     
[3495] ack_counter.v_ack_counter._assert_1748                        proven          Hp     Infinite    2.663 s      
[3496] ack_counter.v_ack_counter._assert_1748:precondition1          covered         J      794 - 900   103.669 s    
[3497] ack_counter.v_ack_counter._assert_1749                        proven          Hp     Infinite    2.663 s      
[3498] ack_counter.v_ack_counter._assert_1749:precondition1          covered         J      862 - 941   119.914 s    
[3499] ack_counter.v_ack_counter._assert_1750                        proven          Hp     Infinite    2.663 s      
[3500] ack_counter.v_ack_counter._assert_1750:precondition1          covered         Ht            1    0.636 s      
[3501] ack_counter.v_ack_counter._assert_1751                        cex             J      507 - 655   17.638 s     
[3502] ack_counter.v_ack_counter._assert_1751:precondition1          covered         J      504 - 626   9.789 s      
[3503] ack_counter.v_ack_counter._assert_1752                        cex             J      515 - 585   23.049 s     
[3504] ack_counter.v_ack_counter._assert_1752:precondition1          covered         J      503 - 577   6.355 s      
[3505] ack_counter.v_ack_counter._assert_1753                        proven          Hp     Infinite    154.448 s    
[3506] ack_counter.v_ack_counter._assert_1753:precondition1          covered         Ht           57    15.137 s     
[3507] ack_counter.v_ack_counter._assert_1754                        cex             J      519 - 612   25.268 s     
[3508] ack_counter.v_ack_counter._assert_1754:precondition1          covered         J      503 - 601   8.082 s      
[3509] ack_counter.v_ack_counter._assert_1755                        proven          Oh     Infinite    15.135 s     
[3510] ack_counter.v_ack_counter._assert_1755:precondition1          covered         J      503 - 601   8.082 s      
[3511] ack_counter.v_ack_counter._assert_1756                        cex             J      691 - 837   78.420 s     
[3512] ack_counter.v_ack_counter._assert_1756:precondition1          covered         J      631 - 803   61.157 s     
[3513] ack_counter.v_ack_counter._assert_1757                        cex             J      691 - 836   78.282 s     
[3514] ack_counter.v_ack_counter._assert_1757:precondition1          covered         J      631 - 803   61.157 s     
[3515] ack_counter.v_ack_counter._assert_1758                        proven          Hp     Infinite    135.729 s    
[3516] ack_counter.v_ack_counter._assert_1758:precondition1          covered         Bm          287    99.454 s     
[3517] ack_counter.v_ack_counter._assert_1759                        cex             Bm          332    122.626 s    
[3518] ack_counter.v_ack_counter._assert_1759:precondition1          covered         Bm          332    122.626 s    
[3519] ack_counter.v_ack_counter._assert_1760                        proven          Hp     Infinite    2.663 s      
[3520] ack_counter.v_ack_counter._assert_1760:precondition1          covered         J      628 - 802   60.444 s     
[3521] ack_counter.v_ack_counter._assert_1761                        cex             J      578 - 776   43.667 s     
[3522] ack_counter.v_ack_counter._assert_1761:precondition1          covered         J      577 - 762   40.764 s     
[3523] ack_counter.v_ack_counter._assert_1762                        cex             J      617 - 800   55.651 s     
[3524] ack_counter.v_ack_counter._assert_1762:precondition1          covered         J      617 - 800   55.651 s     
[3525] ack_counter.v_ack_counter._assert_1763                        cex             N             2    0.013 s      
[3526] ack_counter.v_ack_counter._assert_1763:precondition1          covered         N             2    0.013 s      
[3527] ack_counter.v_ack_counter._assert_1764                        cex             N             2    0.012 s      
[3528] ack_counter.v_ack_counter._assert_1764:precondition1          covered         N             2    0.013 s      
[3529] ack_counter.v_ack_counter._assert_1765                        cex             J      691 - 836   78.282 s     
[3530] ack_counter.v_ack_counter._assert_1765:precondition1          covered         J      634 - 804   61.568 s     
[3531] ack_counter.v_ack_counter._assert_1766                        cex             J      691 - 837   78.420 s     
[3532] ack_counter.v_ack_counter._assert_1766:precondition1          covered         J      634 - 804   61.568 s     
[3533] ack_counter.v_ack_counter._assert_1767                        cex             Bm          332    122.949 s    
[3534] ack_counter.v_ack_counter._assert_1767:precondition1          covered         Bm          332    122.949 s    
[3535] ack_counter.v_ack_counter._assert_1768                        cex             Ht          195    48.123 s     
[3536] ack_counter.v_ack_counter._assert_1768:precondition1          covered         Ht          195    48.123 s     
[3537] ack_counter.v_ack_counter._assert_1769                        cex             Bm          195    48.535 s     
[3538] ack_counter.v_ack_counter._assert_1769:precondition1          covered         Bm          195    48.535 s     
[3539] ack_counter.v_ack_counter._assert_1770                        proven          Hp     Infinite    2.663 s      
[3540] ack_counter.v_ack_counter._assert_1770:precondition1          covered         Bm          268    91.924 s     
[3541] ack_counter.v_ack_counter._assert_1771                        cex             J      581 - 723   44.727 s     
[3542] ack_counter.v_ack_counter._assert_1771:precondition1          covered         J      546 - 723   32.677 s     
[3543] ack_counter.v_ack_counter._assert_1772                        proven          Mpcustom4  Infinite  21.168 s   
[3544] ack_counter.v_ack_counter._assert_1772:precondition1          covered         N             2    0.019 s      
[3545] ack_counter.v_ack_counter._assert_1773                        cex             Bm          204    64.222 s     
[3546] ack_counter.v_ack_counter._assert_1773:precondition1          covered         Ht          204    63.840 s     
[3547] ack_counter.v_ack_counter._assert_1774                        cex             Bm          203    63.195 s     
[3548] ack_counter.v_ack_counter._assert_1774:precondition1          covered         Bm          203    63.150 s     
[3549] ack_counter.v_ack_counter._assert_1775                        cex             Bm          204    64.222 s     
[3550] ack_counter.v_ack_counter._assert_1775:precondition1          covered         Ht          204    63.840 s     
[3551] ack_counter.v_ack_counter._assert_1776                        cex             N             1    0.013 s      
[3552] ack_counter.v_ack_counter._assert_1776:precondition1          covered         N             1    0.013 s      
[3553] ack_counter.v_ack_counter._assert_1777                        cex             N             3    0.012 s      
[3554] ack_counter.v_ack_counter._assert_1777:precondition1          covered         N             3    0.013 s      
[3555] ack_counter.v_ack_counter._assert_1778                        cex             Ht          203    63.459 s     
[3556] ack_counter.v_ack_counter._assert_1778:precondition1          covered         Bm          203    63.150 s     
[3557] ack_counter.v_ack_counter._assert_1779                        proven          Mpcustom4  Infinite  21.220 s   
[3558] ack_counter.v_ack_counter._assert_1779:precondition1          covered         Bm          201    61.137 s     
[3559] ack_counter.v_ack_counter._assert_1780                        cex             Ht          201    61.302 s     
[3560] ack_counter.v_ack_counter._assert_1780:precondition1          covered         Bm          201    61.137 s     
[3561] ack_counter.v_ack_counter._assert_1781                        cex             N             1    0.012 s      
[3562] ack_counter.v_ack_counter._assert_1781:precondition1          covered         N             1    0.013 s      
[3563] ack_counter.v_ack_counter._assert_1782                        cex             N             2    0.019 s      
[3564] ack_counter.v_ack_counter._assert_1782:precondition1          covered         N             2    0.019 s      
[3565] ack_counter.v_ack_counter._assert_1783                        cex             Ht          201    61.302 s     
[3566] ack_counter.v_ack_counter._assert_1783:precondition1          covered         Bm          201    61.137 s     
[3567] ack_counter.v_ack_counter._assert_1784                        cex             Bm          202    62.678 s     
[3568] ack_counter.v_ack_counter._assert_1784:precondition1          covered         Ht          202    62.067 s     
[3569] ack_counter.v_ack_counter._assert_1785                        cex             N         2 - 3    0.013 s      
[3570] ack_counter.v_ack_counter._assert_1785:precondition1          covered         N             3    0.013 s      
[3571] ack_counter.v_ack_counter._assert_1786                        cex             Ht          201    61.575 s     
[3572] ack_counter.v_ack_counter._assert_1786:precondition1          covered         Bm          201    61.137 s     
[3573] ack_counter.v_ack_counter._assert_1787                        cex             Bm          202    62.868 s     
[3574] ack_counter.v_ack_counter._assert_1787:precondition1          covered         Ht          202    62.067 s     
[3575] ack_counter.v_ack_counter._assert_1788                        cex             J      691 - 836   78.282 s     
[3576] ack_counter.v_ack_counter._assert_1788:precondition1          covered         J      638 - 805   62.798 s     
[3577] ack_counter.v_ack_counter._assert_1789                        cex             J      691 - 837   78.420 s     
[3578] ack_counter.v_ack_counter._assert_1789:precondition1          covered         J      638 - 805   62.798 s     
[3579] ack_counter.v_ack_counter._assert_1790                        cex             J      498 - 502   1.795 s      
[3580] ack_counter.v_ack_counter._assert_1790:precondition1          covered         N         4 - 5    0.012 s      
[3581] ack_counter.v_ack_counter._assert_1791                        cex             Ht          332    122.978 s    
[3582] ack_counter.v_ack_counter._assert_1791:precondition1          covered         Ht          332    122.978 s    
[3583] ack_counter.v_ack_counter._assert_1792                        proven          Hp     Infinite    2.664 s      
[3584] ack_counter.v_ack_counter._assert_1792:precondition1          covered         Ht            1    0.721 s      
[3585] ack_counter.v_ack_counter._assert_1793                        proven          Hp     Infinite    2.664 s      
[3586] ack_counter.v_ack_counter._assert_1793:precondition1          covered         Bm          315    110.406 s    
[3587] ack_counter.v_ack_counter._assert_1794                        cex             N         2 - 4    0.013 s      
[3588] ack_counter.v_ack_counter._assert_1794:precondition1          covered         PRE           4    0.000 s      
[3589] ack_counter.v_ack_counter._assert_1795                        cex             N         3 - 5    0.012 s      
[3590] ack_counter.v_ack_counter._assert_1795:precondition1          covered         PRE           5    0.000 s      
[3591] ack_counter.v_ack_counter._assert_1796                        cex             N         3 - 4    0.012 s      
[3592] ack_counter.v_ack_counter._assert_1796:precondition1          covered         PRE           4    0.000 s      
[3593] ack_counter.v_ack_counter._assert_1797                        cex             N             2    0.019 s      
[3594] ack_counter.v_ack_counter._assert_1797:precondition1          covered         PRE           2    0.000 s      
[3595] ack_counter.v_ack_counter._assert_1798                        cex             N         2 - 5    0.012 s      
[3596] ack_counter.v_ack_counter._assert_1798:precondition1          covered         PRE           5    0.000 s      
[3597] ack_counter.v_ack_counter._assert_1799                        cex             N             3    0.012 s      
[3598] ack_counter.v_ack_counter._assert_1799:precondition1          covered         PRE           3    0.000 s      
[3599] ack_counter.v_ack_counter._assert_1800                        cex             N             2    0.036 s      
[3600] ack_counter.v_ack_counter._assert_1800:precondition1          covered         PRE           2    0.000 s      
[3601] ack_counter.v_ack_counter._assert_1801                        cex             N         2 - 3    0.013 s      
[3602] ack_counter.v_ack_counter._assert_1801:precondition1          covered         PRE           3    0.000 s      
[3603] ack_counter.v_ack_counter._assert_1802                        cex             N         2 - 5    0.012 s      
[3604] ack_counter.v_ack_counter._assert_1802:precondition1          covered         N             5    0.012 s      
[3605] ack_counter.v_ack_counter._assert_1803                        cex             N         2 - 4    0.013 s      
[3606] ack_counter.v_ack_counter._assert_1803:precondition1          covered         N             4    0.013 s      
[3607] ack_counter.v_ack_counter._assert_1804                        cex             N         3 - 4    0.012 s      
[3608] ack_counter.v_ack_counter._assert_1804:precondition1          covered         N             4    0.013 s      
[3609] ack_counter.v_ack_counter._assert_1805                        cex             N         3 - 5    0.012 s      
[3610] ack_counter.v_ack_counter._assert_1805:precondition1          covered         N             5    0.012 s      
[3611] ack_counter.v_ack_counter._assert_1806                        cex             J      550 - 738   34.364 s     
[3612] ack_counter.v_ack_counter._assert_1806:precondition1          covered         J      550 - 738   34.364 s     
[3613] ack_counter.v_ack_counter._assert_1807                        cex             J      498 - 502   1.795 s      
[3614] ack_counter.v_ack_counter._assert_1807:precondition1          covered         N         2 - 5    0.012 s      
[3615] ack_counter.v_ack_counter._assert_1808                        cex             Bm          332    122.626 s    
[3616] ack_counter.v_ack_counter._assert_1808:precondition1          covered         Bm          332    122.626 s    
[3617] ack_counter.v_ack_counter._assert_1809                        proven          Hp     Infinite    2.664 s      
[3618] ack_counter.v_ack_counter._assert_1809:precondition1          covered         Bm          368    156.157 s    
[3619] ack_counter.v_ack_counter._assert_1810                        proven          Hp     Infinite    2.664 s      
[3620] ack_counter.v_ack_counter._assert_1810:precondition1          covered         Bm          228    68.419 s     
[3621] ack_counter.v_ack_counter._assert_1811                        proven          Hp     Infinite    2.664 s      
[3622] ack_counter.v_ack_counter._assert_1811:precondition1          covered         J      857 - 933   117.109 s    
[3623] ack_counter.v_ack_counter._assert_1812                        proven          Hp     Infinite    2.665 s      
[3624] ack_counter.v_ack_counter._assert_1812:precondition1          covered         J      665 - 841   70.865 s     
[3625] ack_counter.v_ack_counter._assert_1813                        proven          Hp     Infinite    2.665 s      
[3626] ack_counter.v_ack_counter._assert_1813:precondition1          covered         Ht            1    0.737 s      
[3627] ack_counter.v_ack_counter._assert_1814                        cex             J      550 - 738   34.534 s     
[3628] ack_counter.v_ack_counter._assert_1814:precondition1          covered         J      550 - 738   34.534 s     
[3629] ack_counter.v_ack_counter._assert_1815                        cex             Bm          332    122.626 s    
[3630] ack_counter.v_ack_counter._assert_1815:precondition1          covered         Bm          332    122.626 s    
[3631] ack_counter.v_ack_counter._assert_1816                        cex             Bm          497    232.408 s    
[3632] ack_counter.v_ack_counter._assert_1816:precondition1          covered         Bm          497    232.408 s    
[3633] ack_counter.v_ack_counter._assert_1817                        cex             J      498 - 502   1.898 s      
[3634] ack_counter.v_ack_counter._assert_1817:precondition1          covered         B         4 - 6    0.023 s      
[3635] ack_counter.v_ack_counter._assert_1818                        cex             J      507 - 663   17.090 s     
[3636] ack_counter.v_ack_counter._assert_1818:precondition1          covered         J      505 - 649   11.287 s     
[3637] ack_counter.v_ack_counter._assert_1819                        cex             J      544 - 714   31.617 s     
[3638] ack_counter.v_ack_counter._assert_1819:precondition1          covered         J      506 - 688   14.719 s     
[3639] ack_counter.v_ack_counter._assert_1820                        cex             J      664 - 838   70.513 s     
[3640] ack_counter.v_ack_counter._assert_1820:precondition1          covered         J      654 - 829   67.577 s     
[3641] ack_counter.v_ack_counter._assert_1821                        cex             J      550 - 738   34.534 s     
[3642] ack_counter.v_ack_counter._assert_1821:precondition1          covered         J      550 - 738   34.534 s     
[3643] ack_counter.v_ack_counter._assert_1822                        proven          Hp     Infinite    135.729 s    
[3644] ack_counter.v_ack_counter._assert_1822:precondition1          covered         Bm          183    44.957 s     
[3645] ack_counter.v_ack_counter._assert_1823                        cex             Bm          332    122.626 s    
[3646] ack_counter.v_ack_counter._assert_1823:precondition1          covered         Bm          332    122.626 s    
[3647] ack_counter.v_ack_counter._assert_1824                        cex             Ht          332    123.452 s    
[3648] ack_counter.v_ack_counter._assert_1824:precondition1          covered         Ht          332    123.452 s    
[3649] ack_counter.v_ack_counter._assert_1825                        cex             Ht          332    123.950 s    
[3650] ack_counter.v_ack_counter._assert_1825:precondition1          covered         Ht          332    123.950 s    
[3651] ack_counter.v_ack_counter._assert_1826                        cex             J      507 - 655   17.638 s     
[3652] ack_counter.v_ack_counter._assert_1826:precondition1          covered         J      504 - 627   9.900 s      
[3653] ack_counter.v_ack_counter._assert_1827                        cex             Bm          497    233.007 s    
[3654] ack_counter.v_ack_counter._assert_1827:precondition1          covered         Bm          497    233.007 s    
[3655] ack_counter.v_ack_counter._assert_1828                        cex             Bm          332    122.626 s    
[3656] ack_counter.v_ack_counter._assert_1828:precondition1          covered         Bm          332    122.626 s    
[3657] ack_counter.v_ack_counter._assert_1829                        proven          Hp     Infinite    2.665 s      
[3658] ack_counter.v_ack_counter._assert_1829:precondition1          covered         Ht            1    0.754 s      
[3659] ack_counter.v_ack_counter._assert_1830                        proven          Hp     Infinite    2.665 s      
[3660] ack_counter.v_ack_counter._assert_1830:precondition1          covered         Bm          972    455.624 s    
[3661] ack_counter.v_ack_counter._assert_1831                        proven          Hp     Infinite    2.666 s      
[3662] ack_counter.v_ack_counter._assert_1831:precondition1          covered         Ht            1    0.135 s      
[3663] ack_counter.v_ack_counter._assert_1832                        proven          Hp     Infinite    135.729 s    
[3664] ack_counter.v_ack_counter._assert_1832:precondition1          covered         Bm          255    83.021 s     
[3665] ack_counter.v_ack_counter._assert_1833                        proven          Hp     Infinite    135.729 s    
[3666] ack_counter.v_ack_counter._assert_1833:precondition1          covered         Ht          217    65.727 s     
[3667] ack_counter.v_ack_counter._assert_1834                        cex             Ht          332    122.978 s    
[3668] ack_counter.v_ack_counter._assert_1834:precondition1          covered         Ht          332    122.978 s    
[3669] ack_counter.v_ack_counter._assert_1835                        cex             J      505 - 664   12.061 s     
[3670] ack_counter.v_ack_counter._assert_1835:precondition1          covered         J      505 - 664   12.061 s     
[3671] ack_counter.v_ack_counter._assert_1836                        cex             J      578 - 776   43.667 s     
[3672] ack_counter.v_ack_counter._assert_1836:precondition1          covered         J      577 - 765   41.345 s     
[3673] ack_counter.v_ack_counter._assert_1837                        cex             J      550 - 738   34.830 s     
[3674] ack_counter.v_ack_counter._assert_1837:precondition1          covered         J      550 - 738   34.830 s     
[3675] ack_counter.v_ack_counter._assert_1838                        cex             J      550 - 738   34.534 s     
[3676] ack_counter.v_ack_counter._assert_1838:precondition1          covered         J      550 - 738   34.534 s     
[3677] ack_counter.v_ack_counter._assert_1839                        proven          Hp     Infinite    135.730 s    
[3678] ack_counter.v_ack_counter._assert_1839:precondition1          covered         L       31 - 41    9.968 s      
[3679] ack_counter.v_ack_counter._assert_1840                        cex             Bm          332    122.626 s    
[3680] ack_counter.v_ack_counter._assert_1840:precondition1          covered         Bm          332    122.626 s    
[3681] ack_counter.v_ack_counter._assert_1841                        cex             J      498 - 502   1.795 s      
[3682] ack_counter.v_ack_counter._assert_1841:precondition1          covered         N         3 - 5    0.020 s      
[3683] ack_counter.v_ack_counter._assert_1842                        cex             Bm          497    240.086 s    
[3684] ack_counter.v_ack_counter._assert_1842:precondition1          covered         Bm          497    240.086 s    
[3685] ack_counter.v_ack_counter._assert_1843                        cex             J      550 - 738   35.009 s     
[3686] ack_counter.v_ack_counter._assert_1843:precondition1          covered         J      550 - 738   35.009 s     
[3687] ack_counter.v_ack_counter._assert_1844                        cex             J      550 - 738   34.534 s     
[3688] ack_counter.v_ack_counter._assert_1844:precondition1          covered         J      550 - 738   34.534 s     
[3689] ack_counter.v_ack_counter._assert_1845                        cex             Ht            1    0.103 s      
[3690] ack_counter.v_ack_counter._assert_1845:precondition1          covered         Ht            1    0.103 s      
[3691] ack_counter.v_ack_counter._assert_1846                        cex             Ht            1    0.103 s      
[3692] ack_counter.v_ack_counter._assert_1846:precondition1          covered         Ht            1    0.103 s      
[3693] ack_counter.v_ack_counter._assert_1847                        cex             Ht            5    5.427 s      
[3694] ack_counter.v_ack_counter._assert_1847:precondition1          covered         B             5    0.023 s      
[3695] ack_counter.v_ack_counter._assert_1848                        cex             Ht            3    2.610 s      
[3696] ack_counter.v_ack_counter._assert_1848:precondition1          covered         B             3    0.023 s      
[3697] ack_counter.v_ack_counter._assert_1849                        cex             Ht            1    0.120 s      
[3698] ack_counter.v_ack_counter._assert_1849:precondition1          covered         N             1    0.019 s      
[3699] ack_counter.v_ack_counter._assert_1850                        cex             Ht            5    5.427 s      
[3700] ack_counter.v_ack_counter._assert_1850:precondition1          covered         B             5    0.023 s      
[3701] ack_counter.v_ack_counter._assert_1851                        cex             Ht            2    1.308 s      
[3702] ack_counter.v_ack_counter._assert_1851:precondition1          covered         N             2    0.019 s      
[3703] ack_counter.v_ack_counter._assert_1852                        cex             N             2    0.019 s      
[3704] ack_counter.v_ack_counter._assert_1852:precondition1          covered         N             2    0.019 s      
[3705] ack_counter.v_ack_counter._assert_1853                        cex             Ht            4    3.361 s      
[3706] ack_counter.v_ack_counter._assert_1853:precondition1          covered         B             4    0.023 s      
[3707] ack_counter.v_ack_counter._assert_1854                        cex             N             1    0.019 s      
[3708] ack_counter.v_ack_counter._assert_1854:precondition1          covered         N             1    0.019 s      
[3709] ack_counter.v_ack_counter._assert_1855                        cex             Ht            3    2.610 s      
[3710] ack_counter.v_ack_counter._assert_1855:precondition1          covered         B             3    0.023 s      
[3711] ack_counter.v_ack_counter._assert_1856                        cex             Ht            4    3.613 s      
[3712] ack_counter.v_ack_counter._assert_1856:precondition1          covered         B             4    0.023 s      
[3713] ack_counter.v_ack_counter._assert_1857                        cex             Bm          332    122.626 s    
[3714] ack_counter.v_ack_counter._assert_1857:precondition1          covered         Bm          332    122.626 s    
[3715] ack_counter.v_ack_counter._assert_1858                        cex             Ht          332    122.978 s    
[3716] ack_counter.v_ack_counter._assert_1858:precondition1          covered         Ht          332    122.978 s    
[3717] ack_counter.v_ack_counter._assert_1859                        cex             J      507 - 542   18.864 s     
[3718] ack_counter.v_ack_counter._assert_1859:precondition1          covered         J      501 - 534   4.268 s      
[3719] ack_counter.v_ack_counter._assert_1860                        cex             J      555 - 738   36.544 s     
[3720] ack_counter.v_ack_counter._assert_1860:precondition1          covered         J      555 - 738   36.544 s     
[3721] ack_counter.v_ack_counter._assert_1861                        cex             J      550 - 738   35.009 s     
[3722] ack_counter.v_ack_counter._assert_1861:precondition1          covered         J      550 - 738   35.009 s     
[3723] ack_counter.v_ack_counter._assert_1862                        cex             J      498 - 501   1.581 s      
[3724] ack_counter.v_ack_counter._assert_1862:precondition1          covered         J      498 - 501   1.581 s      
[3725] ack_counter.v_ack_counter._assert_1863                        cex             Bm          398    170.826 s    
[3726] ack_counter.v_ack_counter._assert_1863:precondition1          covered         Bm          398    169.536 s    
[3727] ack_counter.v_ack_counter._assert_1864                        cex             Bm          398    170.826 s    
[3728] ack_counter.v_ack_counter._assert_1864:precondition1          covered         Bm          398    169.536 s    
[3729] ack_counter.v_ack_counter._assert_1865                        cex             J      498 - 501   1.581 s      
[3730] ack_counter.v_ack_counter._assert_1865:precondition1          covered         J      498 - 501   1.581 s      
[3731] ack_counter.v_ack_counter._assert_1866                        cex             Ht          332    122.978 s    
[3732] ack_counter.v_ack_counter._assert_1866:precondition1          covered         Ht          332    122.978 s    
[3733] ack_counter.v_ack_counter._assert_1867                        cex             Bm          332    124.508 s    
[3734] ack_counter.v_ack_counter._assert_1867:precondition1          covered         Bm          332    124.508 s    
[3735] ack_counter.v_ack_counter._assert_1868                        proven          Hp     Infinite    2.668 s      
[3736] ack_counter.v_ack_counter._assert_1868:precondition1          covered         J      794 - 900   103.669 s    
[3737] ack_counter.v_ack_counter._assert_1869                        proven          Hp     Infinite    2.668 s      
[3738] ack_counter.v_ack_counter._assert_1869:precondition1          covered         J      857 - 933   117.109 s    
[3739] ack_counter.v_ack_counter._assert_1870                        cex             J      507 - 513   17.289 s     
[3740] ack_counter.v_ack_counter._assert_1870:precondition1          covered         J      501 - 507   2.619 s      
[3741] ack_counter.v_ack_counter._assert_1871                        cex             J           506    17.289 s     
[3742] ack_counter.v_ack_counter._assert_1871:precondition1          covered         J      501 - 506   2.534 s      
[3743] ack_counter.v_ack_counter._assert_1872                        cex             J      550 - 738   34.830 s     
[3744] ack_counter.v_ack_counter._assert_1872:precondition1          covered         J      550 - 738   34.830 s     
[3745] ack_counter.v_ack_counter._assert_1873                        cex             J      550 - 738   34.534 s     
[3746] ack_counter.v_ack_counter._assert_1873:precondition1          covered         J      550 - 738   34.534 s     
[3747] ack_counter.v_ack_counter._assert_1874                        cex             J      550 - 738   34.534 s     
[3748] ack_counter.v_ack_counter._assert_1874:precondition1          covered         J      550 - 738   34.534 s     
[3749] ack_counter.v_ack_counter._assert_1875                        cex             Bm          497    233.614 s    
[3750] ack_counter.v_ack_counter._assert_1875:precondition1          covered         Bm          497    233.614 s    
[3751] ack_counter.v_ack_counter._assert_1876                        cex             Bm          332    124.868 s    
[3752] ack_counter.v_ack_counter._assert_1876:precondition1          covered         Bm          332    124.868 s    
[3753] ack_counter.v_ack_counter._assert_1877                        cex             J      506 - 513   17.289 s     
[3754] ack_counter.v_ack_counter._assert_1877:precondition1          covered         J      501 - 508   2.769 s      
[3755] ack_counter.v_ack_counter._assert_1878                        cex             J      550 - 738   34.534 s     
[3756] ack_counter.v_ack_counter._assert_1878:precondition1          covered         J      550 - 738   34.534 s     
[3757] ack_counter.v_ack_counter._assert_1879                        cex             J      550 - 738   34.534 s     
[3758] ack_counter.v_ack_counter._assert_1879:precondition1          covered         J      550 - 738   34.534 s     
[3759] ack_counter.v_ack_counter._assert_1880                        cex             J      550 - 738   34.534 s     
[3760] ack_counter.v_ack_counter._assert_1880:precondition1          covered         J      550 - 738   34.534 s     
[3761] ack_counter.v_ack_counter._assert_1881                        cex             J      550 - 738   34.830 s     
[3762] ack_counter.v_ack_counter._assert_1881:precondition1          covered         J      550 - 738   34.830 s     
[3763] ack_counter.v_ack_counter._assert_1882                        cex             J      550 - 738   34.830 s     
[3764] ack_counter.v_ack_counter._assert_1882:precondition1          covered         J      550 - 738   34.830 s     
[3765] ack_counter.v_ack_counter._assert_1883                        cex             J      550 - 738   34.830 s     
[3766] ack_counter.v_ack_counter._assert_1883:precondition1          covered         J      550 - 738   34.830 s     
[3767] ack_counter.v_ack_counter._assert_1884                        cex             J      498 - 502   1.898 s      
[3768] ack_counter.v_ack_counter._assert_1884:precondition1          covered         N         4 - 5    0.012 s      
[3769] ack_counter.v_ack_counter._assert_1885                        proven          Hp     Infinite    135.730 s    
[3770] ack_counter.v_ack_counter._assert_1885:precondition1          covered         PRE           4    0.000 s      
[3771] ack_counter.v_ack_counter._assert_1886                        cex             Bm          332    125.283 s    
[3772] ack_counter.v_ack_counter._assert_1886:precondition1          covered         Bm          332    125.283 s    
[3773] ack_counter.v_ack_counter._assert_1887                        cex             Bm          332    122.626 s    
[3774] ack_counter.v_ack_counter._assert_1887:precondition1          covered         Bm          332    122.626 s    
[3775] ack_counter.v_ack_counter._assert_1888                        cex             Bm          332    124.508 s    
[3776] ack_counter.v_ack_counter._assert_1888:precondition1          covered         Bm          332    124.508 s    
[3777] ack_counter.v_ack_counter._assert_1889                        cex             Ht          400    175.919 s    
[3778] ack_counter.v_ack_counter._assert_1889:precondition1          covered         Ht          400    174.745 s    
[3779] ack_counter.v_ack_counter._assert_1890                        cex             J      550 - 738   34.534 s     
[3780] ack_counter.v_ack_counter._assert_1890:precondition1          covered         J      550 - 738   34.534 s     
[3781] ack_counter.v_ack_counter._assert_1891                        cex             J      550 - 738   35.009 s     
[3782] ack_counter.v_ack_counter._assert_1891:precondition1          covered         J      550 - 738   35.009 s     
[3783] ack_counter.v_ack_counter._assert_1892                        cex             Bm          497    240.751 s    
[3784] ack_counter.v_ack_counter._assert_1892:precondition1          covered         Bm          497    240.751 s    
[3785] ack_counter.v_ack_counter._assert_1893                        cex             Bm          332    122.626 s    
[3786] ack_counter.v_ack_counter._assert_1893:precondition1          covered         Bm          332    122.626 s    
[3787] ack_counter.v_ack_counter._assert_1894                        proven          Hp     Infinite    2.668 s      
[3788] ack_counter.v_ack_counter._assert_1894:precondition1          covered         Ht            1    0.569 s      
[3789] ack_counter.v_ack_counter._assert_1895                        cex             Ht          402    180.356 s    
[3790] ack_counter.v_ack_counter._assert_1895:precondition1          covered         Ht          402    179.198 s    
[3791] ack_counter.v_ack_counter._assert_1896                        cex             Ht          401    178.279 s    
[3792] ack_counter.v_ack_counter._assert_1896:precondition1          covered         Ht          401    177.631 s    
[3793] ack_counter.v_ack_counter._assert_1897                        proven          Hp     Infinite    2.668 s      
[3794] ack_counter.v_ack_counter._assert_1897:precondition1          covered         Bm          257    86.504 s     
[3795] ack_counter.v_ack_counter._assert_1898                        cex             Bm          195    48.804 s     
[3796] ack_counter.v_ack_counter._assert_1898:precondition1          covered         Bm          195    48.804 s     
[3797] ack_counter.v_ack_counter._assert_1899                        cex             J      550 - 738   34.534 s     
[3798] ack_counter.v_ack_counter._assert_1899:precondition1          covered         J      550 - 738   34.534 s     
[3799] ack_counter.v_ack_counter._assert_1900                        cex             Bm          274    94.587 s     
[3800] ack_counter.v_ack_counter._assert_1900:precondition1          covered         Bm          274    94.587 s     
[3801] ack_counter.v_ack_counter._assert_1901                        cex             J      594 - 761   48.491 s     
[3802] ack_counter.v_ack_counter._assert_1901:precondition1          covered         J      574 - 754   39.484 s     
[3803] ack_counter.v_ack_counter._assert_1902                        proven          Hp     Infinite    2.668 s      
[3804] ack_counter.v_ack_counter._assert_1902:precondition1          covered         Ht            1    0.670 s      
[3805] ack_counter.v_ack_counter._assert_1903                        cex             Bm          332    124.868 s    
[3806] ack_counter.v_ack_counter._assert_1903:precondition1          covered         Bm          332    124.868 s    
[3807] ack_counter.v_ack_counter._assert_1904                        proven          Hp     Infinite    2.669 s      
[3808] ack_counter.v_ack_counter._assert_1904:precondition1          covered         Bm          228    68.419 s     
[3809] ack_counter.v_ack_counter._assert_1905                        proven          Hp     Infinite    2.669 s      
[3810] ack_counter.v_ack_counter._assert_1905:precondition1          covered         J      676 - 853   74.154 s     
[3811] ack_counter.v_ack_counter._assert_1906                        cex             J      550 - 738   34.534 s     
[3812] ack_counter.v_ack_counter._assert_1906:precondition1          covered         J      550 - 738   34.534 s     
[3813] ack_counter.v_ack_counter._assert_1907                        cex             J      550 - 738   34.364 s     
[3814] ack_counter.v_ack_counter._assert_1907:precondition1          covered         J      550 - 738   34.364 s     
[3815] ack_counter.v_ack_counter._assert_1908                        cex             J      498 - 502   1.795 s      
[3816] ack_counter.v_ack_counter._assert_1908:precondition1          covered         AM        4 - 7    0.027 s      
[3817] ack_counter.v_ack_counter._assert_1909                        cex             N             1    0.036 s      
[3818] ack_counter.v_ack_counter._assert_1909:precondition1          covered         N             1    0.036 s      
[3819] ack_counter.v_ack_counter._assert_1910                        cex             N             1    0.036 s      
[3820] ack_counter.v_ack_counter._assert_1910:precondition1          covered         N             1    0.036 s      
[3821] ack_counter.v_ack_counter._assert_1911                        cex             Bm          332    125.654 s    
[3822] ack_counter.v_ack_counter._assert_1911:precondition1          covered         L         5 - 6    2.823 s      
[3823] ack_counter.v_ack_counter._assert_1912                        cex             Bm          332    125.654 s    
[3824] ack_counter.v_ack_counter._assert_1912:precondition1          covered         Ht            4    3.839 s      
[3825] ack_counter.v_ack_counter._assert_1913                        cex             Bm          497    241.422 s    
[3826] ack_counter.v_ack_counter._assert_1913:precondition1          covered         Bm          497    241.422 s    
[3827] ack_counter.v_ack_counter._assert_1914                        proven          Hp     Infinite    135.730 s    
[3828] ack_counter.v_ack_counter._assert_1914:precondition1          covered         Bm          255    83.021 s     
[3829] ack_counter.v_ack_counter._assert_1915                        cex             Ht          332    124.505 s    
[3830] ack_counter.v_ack_counter._assert_1915:precondition1          covered         Ht          332    124.505 s    
[3831] ack_counter.v_ack_counter._assert_1916                        cex             Bm          332    126.103 s    
[3832] ack_counter.v_ack_counter._assert_1916:precondition1          covered         Bm          332    126.103 s    
[3833] ack_counter.v_ack_counter._assert_1917                        cex             Bm          332    126.575 s    
[3834] ack_counter.v_ack_counter._assert_1917:precondition1          covered         Bm          332    126.575 s    
[3835] ack_counter.v_ack_counter._assert_1918                        cex             J      507 - 665   17.289 s     
[3836] ack_counter.v_ack_counter._assert_1918:precondition1          covered         J      504 - 617   9.139 s      
[3837] ack_counter.v_ack_counter._assert_1919                        proven          Hp     Infinite    2.669 s      
[3838] ack_counter.v_ack_counter._assert_1919:precondition1          covered         Bm          201    61.137 s     
[3839] ack_counter.v_ack_counter._assert_1920                        cex             J      550 - 738   34.830 s     
[3840] ack_counter.v_ack_counter._assert_1920:precondition1          covered         J      550 - 738   34.830 s     
[3841] ack_counter.v_ack_counter._assert_1921                        cex             J      550 - 738   34.534 s     
[3842] ack_counter.v_ack_counter._assert_1921:precondition1          covered         J      550 - 738   34.534 s     
[3843] ack_counter.v_ack_counter._assert_1922                        cex             J      550 - 738   34.830 s     
[3844] ack_counter.v_ack_counter._assert_1922:precondition1          covered         J      550 - 738   34.830 s     
[3845] ack_counter.v_ack_counter._assert_1923                        proven          Hp     Infinite    135.730 s    
[3846] ack_counter.v_ack_counter._assert_1923:precondition1          covered         Bm          279    96.179 s     
[3847] ack_counter.v_ack_counter._assert_1924                        cex             Ht          332    124.505 s    
[3848] ack_counter.v_ack_counter._assert_1924:precondition1          covered         Ht          332    124.505 s    
[3849] ack_counter.v_ack_counter._assert_1925                        cex             Ht          332    122.978 s    
[3850] ack_counter.v_ack_counter._assert_1925:precondition1          covered         Ht          332    122.978 s    
[3851] ack_counter.v_ack_counter._assert_1926                        cex             Bm          332    122.626 s    
[3852] ack_counter.v_ack_counter._assert_1926:precondition1          covered         Bm          332    122.626 s    
[3853] ack_counter.v_ack_counter._assert_1927                        cex             Bm          195    49.015 s     
[3854] ack_counter.v_ack_counter._assert_1927:precondition1          covered         Bm          195    49.015 s     
[3855] ack_counter.v_ack_counter._assert_1928                        cex             Ht          195    48.998 s     
[3856] ack_counter.v_ack_counter._assert_1928:precondition1          covered         Ht          195    48.998 s     
[3857] ack_counter.v_ack_counter._assert_1929                        cex             Bm          195    48.804 s     
[3858] ack_counter.v_ack_counter._assert_1929:precondition1          covered         Bm          195    48.804 s     
[3859] ack_counter.v_ack_counter._assert_1930                        cex             Ht          195    49.348 s     
[3860] ack_counter.v_ack_counter._assert_1930:precondition1          covered         Ht          195    49.348 s     
[3861] ack_counter.v_ack_counter._assert_1931                        proven          Hp     Infinite    2.669 s      
[3862] ack_counter.v_ack_counter._assert_1931:precondition1          covered         Ht          983    467.868 s    
[3863] ack_counter.v_ack_counter._assert_1932                        cex             J      550 - 738   34.534 s     
[3864] ack_counter.v_ack_counter._assert_1932:precondition1          covered         J      550 - 738   34.534 s     
[3865] ack_counter.v_ack_counter._assert_1933                        cex             J      551 - 738   35.275 s     
[3866] ack_counter.v_ack_counter._assert_1933:precondition1          covered         J      551 - 738   35.275 s     
[3867] ack_counter.v_ack_counter._assert_1934                        cex             J      552 - 738   35.515 s     
[3868] ack_counter.v_ack_counter._assert_1934:precondition1          covered         J      552 - 738   35.515 s     
[3869] ack_counter.v_ack_counter._assert_1935                        cex             Bm          252    77.710 s     
[3870] ack_counter.v_ack_counter._assert_1935:precondition1          covered         Ht            7    8.862 s      
[3871] ack_counter.v_ack_counter._assert_1936                        cex             J      550 - 738   34.830 s     
[3872] ack_counter.v_ack_counter._assert_1936:precondition1          covered         J      550 - 738   34.830 s     
[3873] ack_counter.v_ack_counter._assert_1937                        cex             J      550 - 738   34.830 s     
[3874] ack_counter.v_ack_counter._assert_1937:precondition1          covered         J      550 - 738   34.830 s     
[3875] ack_counter.v_ack_counter._assert_1938                        proven          Hp     Infinite    135.730 s    
[3876] ack_counter.v_ack_counter._assert_1938:precondition1          covered         Bm          305    107.827 s    
[3877] ack_counter.v_ack_counter._assert_1939                        cex             Ht          332    126.637 s    
[3878] ack_counter.v_ack_counter._assert_1939:precondition1          covered         Ht          332    126.637 s    
[3879] ack_counter.v_ack_counter._assert_1940                        cex             Ht          332    122.978 s    
[3880] ack_counter.v_ack_counter._assert_1940:precondition1          covered         Ht          332    122.978 s    
[3881] ack_counter.v_ack_counter._assert_1941                        cex             Bm          497    241.783 s    
[3882] ack_counter.v_ack_counter._assert_1941:precondition1          covered         Bm          497    241.783 s    
[3883] ack_counter.v_ack_counter._assert_1942                        cex             Bm          497    240.086 s    
[3884] ack_counter.v_ack_counter._assert_1942:precondition1          covered         Bm          497    240.086 s    
[3885] ack_counter.v_ack_counter._assert_1943                        cex             Ht          195    48.998 s     
[3886] ack_counter.v_ack_counter._assert_1943:precondition1          covered         Ht          195    48.998 s     
[3887] ack_counter.v_ack_counter._assert_1944                        cex             Ht          195    49.583 s     
[3888] ack_counter.v_ack_counter._assert_1944:precondition1          covered         Ht          195    49.583 s     
[3889] ack_counter.v_ack_counter._assert_1945                        proven          Hp     Infinite    2.670 s      
[3890] ack_counter.v_ack_counter._assert_1945:precondition1          covered         J      653 - 827   67.195 s     
[3891] ack_counter.v_ack_counter._assert_1946                        proven          Hp     Infinite    2.670 s      
[3892] ack_counter.v_ack_counter._assert_1946:precondition1          covered         Ht            1    0.737 s      
[3893] ack_counter.v_ack_counter._assert_1947                        cex             J      550 - 738   34.830 s     
[3894] ack_counter.v_ack_counter._assert_1947:precondition1          covered         J      550 - 738   34.830 s     
[3895] ack_counter.v_ack_counter._assert_1948                        cex             Bm          332    122.626 s    
[3896] ack_counter.v_ack_counter._assert_1948:precondition1          covered         Bm          332    122.626 s    
[3897] ack_counter.v_ack_counter._assert_1949                        cex             Bm          497    242.630 s    
[3898] ack_counter.v_ack_counter._assert_1949:precondition1          covered         Bm          497    242.630 s    
[3899] ack_counter.v_ack_counter._assert_1950                        cex             Ht          332    122.978 s    
[3900] ack_counter.v_ack_counter._assert_1950:precondition1          covered         Ht          332    122.978 s    
[3901] ack_counter.v_ack_counter._assert_1951                        cex             Ht          195    48.998 s     
[3902] ack_counter.v_ack_counter._assert_1951:precondition1          covered         Ht          195    48.998 s     
[3903] ack_counter.v_ack_counter._assert_1952                        cex             Bm          195    48.804 s     
[3904] ack_counter.v_ack_counter._assert_1952:precondition1          covered         Bm          195    48.804 s     
[3905] ack_counter.v_ack_counter._assert_1953                        cex             Ht          195    48.998 s     
[3906] ack_counter.v_ack_counter._assert_1953:precondition1          covered         Ht          195    48.998 s     
[3907] ack_counter.v_ack_counter._assert_1954                        cex             Ht          195    49.857 s     
[3908] ack_counter.v_ack_counter._assert_1954:precondition1          covered         Ht          195    49.857 s     
[3909] ack_counter.v_ack_counter._assert_1955                        cex             J      550 - 738   34.830 s     
[3910] ack_counter.v_ack_counter._assert_1955:precondition1          covered         J      550 - 738   34.830 s     
[3911] ack_counter.v_ack_counter._assert_1956                        cex             Ht            1    0.120 s      
[3912] ack_counter.v_ack_counter._assert_1956:precondition1          covered         N             1    0.019 s      
[3913] ack_counter.v_ack_counter._assert_1957                        cex             N             1    0.019 s      
[3914] ack_counter.v_ack_counter._assert_1957:precondition1          covered         N             1    0.019 s      
[3915] ack_counter.v_ack_counter._assert_1958                        cex             Ht          332    127.158 s    
[3916] ack_counter.v_ack_counter._assert_1958:precondition1          covered         Ht          332    127.158 s    
[3917] ack_counter.v_ack_counter._assert_1959                        cex             Bm          497    243.359 s    
[3918] ack_counter.v_ack_counter._assert_1959:precondition1          covered         Bm          497    243.359 s    
[3919] ack_counter.v_ack_counter._assert_1960                        cex             Bm          497    233.614 s    
[3920] ack_counter.v_ack_counter._assert_1960:precondition1          covered         Bm          497    233.614 s    
[3921] ack_counter.v_ack_counter._assert_1961                        proven          Hp     Infinite    154.448 s    
[3922] ack_counter.v_ack_counter._assert_1961:precondition1          covered         Bm          184    45.392 s     
[3923] ack_counter.v_ack_counter._assert_1962                        proven          Hp     Infinite    2.670 s      
[3924] ack_counter.v_ack_counter._assert_1962:precondition1          covered         Bm          287    99.454 s     
[3925] ack_counter.v_ack_counter._assert_1963                        cex             Ht          195    48.998 s     
[3926] ack_counter.v_ack_counter._assert_1963:precondition1          covered         Ht          195    48.998 s     
[3927] ack_counter.v_ack_counter._assert_1964                        cex             Ht          195    48.998 s     
[3928] ack_counter.v_ack_counter._assert_1964:precondition1          covered         Ht          195    48.998 s     
[3929] ack_counter.v_ack_counter._assert_1965                        cex             Ht          195    49.857 s     
[3930] ack_counter.v_ack_counter._assert_1965:precondition1          covered         Ht          195    49.857 s     
[3931] ack_counter.v_ack_counter._assert_1966                        proven          Hp     Infinite    2.670 s      
[3932] ack_counter.v_ack_counter._assert_1966:precondition1          covered         Bm          962    438.366 s    
[3933] ack_counter.v_ack_counter._assert_1967                        cex             Bm          195    50.337 s     
[3934] ack_counter.v_ack_counter._assert_1967:precondition1          covered         Bm          195    50.337 s     
[3935] ack_counter.v_ack_counter._assert_1968                        cex             J      550 - 738   34.830 s     
[3936] ack_counter.v_ack_counter._assert_1968:precondition1          covered         J      550 - 738   34.830 s     
[3937] ack_counter.v_ack_counter._assert_1969                        cex             J      578 - 776   43.667 s     
[3938] ack_counter.v_ack_counter._assert_1969:precondition1          covered         J      577 - 765   41.345 s     
[3939] ack_counter.v_ack_counter._assert_1970                        cex             J      550 - 738   34.534 s     
[3940] ack_counter.v_ack_counter._assert_1970:precondition1          covered         J      550 - 738   34.534 s     
[3941] ack_counter.v_ack_counter._assert_1971                        cex             J      551 - 738   35.275 s     
[3942] ack_counter.v_ack_counter._assert_1971:precondition1          covered         J      551 - 738   35.275 s     
[3943] ack_counter.v_ack_counter._assert_1972                        cex             J      552 - 738   35.515 s     
[3944] ack_counter.v_ack_counter._assert_1972:precondition1          covered         J      552 - 738   35.515 s     
[3945] ack_counter.v_ack_counter._assert_1973                        cex             J      552 - 738   35.834 s     
[3946] ack_counter.v_ack_counter._assert_1973:precondition1          covered         J      552 - 738   35.834 s     
[3947] ack_counter.v_ack_counter._assert_1974                        cex             J      552 - 738   35.834 s     
[3948] ack_counter.v_ack_counter._assert_1974:precondition1          covered         J      552 - 738   35.834 s     
[3949] ack_counter.v_ack_counter._assert_1975                        cex             J      550 - 738   34.830 s     
[3950] ack_counter.v_ack_counter._assert_1975:precondition1          covered         J      550 - 738   34.830 s     
[3951] ack_counter.v_ack_counter._assert_1976                        cex             J      552 - 738   35.998 s     
[3952] ack_counter.v_ack_counter._assert_1976:precondition1          covered         J      552 - 738   35.998 s     
[3953] ack_counter.v_ack_counter._assert_1977                        cex             Ht          332    127.684 s    
[3954] ack_counter.v_ack_counter._assert_1977:precondition1          covered         Ht          332    127.684 s    
[3955] ack_counter.v_ack_counter._assert_1978                        cex             Bm          195    50.545 s     
[3956] ack_counter.v_ack_counter._assert_1978:precondition1          covered         Bm          195    50.545 s     
[3957] ack_counter.v_ack_counter._assert_1979                        cex             Ht          195    48.998 s     
[3958] ack_counter.v_ack_counter._assert_1979:precondition1          covered         Ht          195    48.998 s     
[3959] ack_counter.v_ack_counter._assert_1980                        cex             J           497    0.373 s      
[3960] ack_counter.v_ack_counter._assert_1980:precondition1          covered         J           497    0.373 s      
[3961] ack_counter.v_ack_counter._assert_1981                        cex             J      550 - 738   34.830 s     
[3962] ack_counter.v_ack_counter._assert_1981:precondition1          covered         J      550 - 738   34.830 s     
[3963] ack_counter.v_ack_counter._assert_1982                        cex             J      550 - 738   35.009 s     
[3964] ack_counter.v_ack_counter._assert_1982:precondition1          covered         J      550 - 738   35.009 s     
[3965] ack_counter.v_ack_counter._assert_1983                        cex             J      550 - 738   35.009 s     
[3966] ack_counter.v_ack_counter._assert_1983:precondition1          covered         J      550 - 738   35.009 s     
[3967] ack_counter.v_ack_counter._assert_1984                        cex             J      550 - 738   34.830 s     
[3968] ack_counter.v_ack_counter._assert_1984:precondition1          covered         J      550 - 738   34.830 s     
[3969] ack_counter.v_ack_counter._assert_1985                        cex             J      550 - 738   35.009 s     
[3970] ack_counter.v_ack_counter._assert_1985:precondition1          covered         J      550 - 738   35.009 s     
[3971] ack_counter.v_ack_counter._assert_1986                        cex             J      551 - 738   35.275 s     
[3972] ack_counter.v_ack_counter._assert_1986:precondition1          covered         J      551 - 738   35.275 s     
[3973] ack_counter.v_ack_counter._assert_1987                        cex             J      552 - 738   35.998 s     
[3974] ack_counter.v_ack_counter._assert_1987:precondition1          covered         J      552 - 738   35.998 s     
[3975] ack_counter.v_ack_counter._assert_1988                        cex             J      555 - 738   36.684 s     
[3976] ack_counter.v_ack_counter._assert_1988:precondition1          covered         J      555 - 738   36.684 s     
[3977] ack_counter.v_ack_counter._assert_1989                        cex             Ht          332    125.583 s    
[3978] ack_counter.v_ack_counter._assert_1989:precondition1          covered         Ht          332    125.583 s    
[3979] ack_counter.v_ack_counter._assert_1990                        cex             Ht          332    124.505 s    
[3980] ack_counter.v_ack_counter._assert_1990:precondition1          covered         Ht          332    124.505 s    
[3981] ack_counter.v_ack_counter._assert_1991                        cex             Ht          332    122.978 s    
[3982] ack_counter.v_ack_counter._assert_1991:precondition1          covered         Ht          332    122.978 s    
[3983] ack_counter.v_ack_counter._assert_1992                        cex             Bm          332    126.103 s    
[3984] ack_counter.v_ack_counter._assert_1992:precondition1          covered         Bm          332    126.103 s    
[3985] ack_counter.v_ack_counter._assert_1993                        cex             Bm          332    128.206 s    
[3986] ack_counter.v_ack_counter._assert_1993:precondition1          covered         Bm          332    128.206 s    
[3987] ack_counter.v_ack_counter._assert_1994                        cex             J           497    0.373 s      
[3988] ack_counter.v_ack_counter._assert_1994:precondition1          covered         J           497    0.373 s      
[3989] ack_counter.v_ack_counter._assert_1995                        cex             Bm          195    50.771 s     
[3990] ack_counter.v_ack_counter._assert_1995:precondition1          covered         Bm          195    50.771 s     
[3991] ack_counter.v_ack_counter._assert_1996                        proven          Hp     Infinite    2.671 s      
[3992] ack_counter.v_ack_counter._assert_1996:precondition1          covered         Ht          335    135.568 s    
[3993] ack_counter.v_ack_counter._assert_1997                        cex             Ht          195    48.998 s     
[3994] ack_counter.v_ack_counter._assert_1997:precondition1          covered         Ht          195    48.998 s     
[3995] ack_counter.v_ack_counter._assert_1998                        cex             Bm          195    48.804 s     
[3996] ack_counter.v_ack_counter._assert_1998:precondition1          covered         Bm          195    48.804 s     
[3997] ack_counter.v_ack_counter._assert_1999                        proven          Hp     Infinite    2.671 s      
[3998] ack_counter.v_ack_counter._assert_1999:precondition1          covered         Ht            1    0.770 s      
[3999] ack_counter.v_ack_counter._assert_2000                        cex             J           497    0.530 s      
[4000] ack_counter.v_ack_counter._assert_2000:precondition1          covered         J           497    0.530 s      
[4001] ack_counter.v_ack_counter._assert_2001                        cex             J      550 - 738   34.534 s     
[4002] ack_counter.v_ack_counter._assert_2001:precondition1          covered         J      550 - 738   34.534 s     
[4003] ack_counter.v_ack_counter._assert_2002                        cex             Bm          504    254.794 s    
[4004] ack_counter.v_ack_counter._assert_2002:precondition1          covered         J      500 - 504   2.179 s      
[4005] ack_counter.v_ack_counter._assert_2003                        cex             J      550 - 738   34.830 s     
[4006] ack_counter.v_ack_counter._assert_2003:precondition1          covered         J      550 - 738   34.830 s     
[4007] ack_counter.v_ack_counter._assert_2004                        cex             J      552 - 738   35.834 s     
[4008] ack_counter.v_ack_counter._assert_2004:precondition1          covered         J      552 - 738   35.834 s     
[4009] ack_counter.v_ack_counter._assert_2005                        cex             Ht          332    127.158 s    
[4010] ack_counter.v_ack_counter._assert_2005:precondition1          covered         Ht          332    127.158 s    
[4011] ack_counter.v_ack_counter._assert_2006                        cex             Ht          332    127.158 s    
[4012] ack_counter.v_ack_counter._assert_2006:precondition1          covered         Ht          332    127.158 s    
[4013] ack_counter.v_ack_counter._assert_2007                        cex             Bm          332    122.626 s    
[4014] ack_counter.v_ack_counter._assert_2007:precondition1          covered         Bm          332    122.626 s    
[4015] ack_counter.v_ack_counter._assert_2008                        cex             Ht          332    122.978 s    
[4016] ack_counter.v_ack_counter._assert_2008:precondition1          covered         Ht          332    122.978 s    
[4017] ack_counter.v_ack_counter._assert_2009                        cex             Bm          332    128.571 s    
[4018] ack_counter.v_ack_counter._assert_2009:precondition1          covered         Bm          332    128.571 s    
[4019] ack_counter.v_ack_counter._assert_2010                        cex             Ht          332    122.978 s    
[4020] ack_counter.v_ack_counter._assert_2010:precondition1          covered         Ht          332    122.978 s    
[4021] ack_counter.v_ack_counter._assert_2011                        cex             Bm          170    41.746 s     
[4022] ack_counter.v_ack_counter._assert_2011:precondition1          covered         Bm          170    41.561 s     
[4023] ack_counter.v_ack_counter._assert_2012                        proven          Mpcustom4  Infinite  24.835 s   
[4024] ack_counter.v_ack_counter._assert_2012:precondition1          covered         Bm          170    41.561 s     
[4025] ack_counter.v_ack_counter._assert_2013                        cex             Bm          195    51.018 s     
[4026] ack_counter.v_ack_counter._assert_2013:precondition1          covered         Bm          195    51.018 s     
[4027] ack_counter.v_ack_counter._assert_2014                        proven          Hp     Infinite    2.671 s      
[4028] ack_counter.v_ack_counter._assert_2014:precondition1          covered         Bm          315    110.406 s    
[4029] ack_counter.v_ack_counter._assert_2015                        cex             Bm          195    51.280 s     
[4030] ack_counter.v_ack_counter._assert_2015:precondition1          covered         Bm          195    51.280 s     
[4031] ack_counter.v_ack_counter._assert_2016                        cex             Bm          195    51.546 s     
[4032] ack_counter.v_ack_counter._assert_2016:precondition1          covered         Bm          195    51.546 s     
[4033] ack_counter.v_ack_counter._assert_2017                        cex             Bm          195    51.801 s     
[4034] ack_counter.v_ack_counter._assert_2017:precondition1          covered         Bm          195    51.801 s     
[4035] ack_counter.v_ack_counter._assert_2018                        cex             Bm          195    51.991 s     
[4036] ack_counter.v_ack_counter._assert_2018:precondition1          covered         Bm          195    51.991 s     
[4037] ack_counter.v_ack_counter._assert_2019                        proven          Hp     Infinite    2.671 s      
[4038] ack_counter.v_ack_counter._assert_2019:precondition1          covered         Ht            1    0.135 s      
[4039] ack_counter.v_ack_counter._assert_2020                        cex             J      552 - 738   35.998 s     
[4040] ack_counter.v_ack_counter._assert_2020:precondition1          covered         J      552 - 738   35.998 s     
[4041] ack_counter.v_ack_counter._assert_2021                        cex             J      552 - 738   35.515 s     
[4042] ack_counter.v_ack_counter._assert_2021:precondition1          covered         J      552 - 738   35.515 s     
[4043] ack_counter.v_ack_counter._assert_2022                        cex             J      551 - 738   35.275 s     
[4044] ack_counter.v_ack_counter._assert_2022:precondition1          covered         J      551 - 738   35.275 s     
[4045] ack_counter.v_ack_counter._assert_2023                        cex             J      551 - 738   35.275 s     
[4046] ack_counter.v_ack_counter._assert_2023:precondition1          covered         J      551 - 738   35.275 s     
[4047] ack_counter.v_ack_counter._assert_2024                        cex             Ht          332    127.158 s    
[4048] ack_counter.v_ack_counter._assert_2024:precondition1          covered         Ht          332    127.158 s    
[4049] ack_counter.v_ack_counter._assert_2025                        cex             Bm          195    49.434 s     
[4050] ack_counter.v_ack_counter._assert_2025:precondition1          covered         Bm          195    49.434 s     
[4051] ack_counter.v_ack_counter._assert_2026                        cex             Bm          195    48.804 s     
[4052] ack_counter.v_ack_counter._assert_2026:precondition1          covered         Bm          195    48.804 s     
[4053] ack_counter.v_ack_counter._assert_2027                        cex             Bm          195    51.018 s     
[4054] ack_counter.v_ack_counter._assert_2027:precondition1          covered         Bm          195    51.018 s     
[4055] ack_counter.v_ack_counter._assert_2028                        cex             Bm          195    52.195 s     
[4056] ack_counter.v_ack_counter._assert_2028:precondition1          covered         Bm          195    52.195 s     
[4057] ack_counter.v_ack_counter._assert_2029                        cex             Bm          195    51.546 s     
[4058] ack_counter.v_ack_counter._assert_2029:precondition1          covered         Bm          195    51.546 s     
[4059] ack_counter.v_ack_counter._assert_2030                        cex             J      550 - 738   34.534 s     
[4060] ack_counter.v_ack_counter._assert_2030:precondition1          covered         J      550 - 738   34.534 s     
[4061] ack_counter.v_ack_counter._assert_2031                        cex             J      550 - 738   34.534 s     
[4062] ack_counter.v_ack_counter._assert_2031:precondition1          covered         J      550 - 738   34.534 s     
[4063] ack_counter.v_ack_counter._assert_2032                        cex             J      559 - 738   37.335 s     
[4064] ack_counter.v_ack_counter._assert_2032:precondition1          covered         J      559 - 738   37.335 s     
[4065] ack_counter.v_ack_counter._assert_2033                        cex             J      559 - 738   37.335 s     
[4066] ack_counter.v_ack_counter._assert_2033:precondition1          covered         J      559 - 738   37.335 s     
[4067] ack_counter.v_ack_counter._assert_2034                        cex             J      552 - 738   35.515 s     
[4068] ack_counter.v_ack_counter._assert_2034:precondition1          covered         J      552 - 738   35.515 s     
[4069] ack_counter.v_ack_counter._assert_2035                        cex             J      550 - 738   34.830 s     
[4070] ack_counter.v_ack_counter._assert_2035:precondition1          covered         J      550 - 738   34.830 s     
[4071] ack_counter.v_ack_counter._assert_2036                        cex             J      552 - 738   35.515 s     
[4072] ack_counter.v_ack_counter._assert_2036:precondition1          covered         J      552 - 738   35.515 s     
[4073] ack_counter.v_ack_counter._assert_2037                        cex             J      552 - 738   35.515 s     
[4074] ack_counter.v_ack_counter._assert_2037:precondition1          covered         J      552 - 738   35.515 s     
[4075] ack_counter.v_ack_counter._assert_2038                        cex             J      561 - 738   37.528 s     
[4076] ack_counter.v_ack_counter._assert_2038:precondition1          covered         J      561 - 738   37.528 s     
[4077] ack_counter.v_ack_counter._assert_2039                        cex             J      497 - 498   0.901 s      
[4078] ack_counter.v_ack_counter._assert_2039:precondition1          covered         J      497 - 498   0.901 s      
[4079] ack_counter.v_ack_counter._assert_2040                        cex             Bm          332    128.946 s    
[4080] ack_counter.v_ack_counter._assert_2040:precondition1          covered         Bm          332    128.946 s    
[4081] ack_counter.v_ack_counter._assert_2041                        cex             Bm          332    128.571 s    
[4082] ack_counter.v_ack_counter._assert_2041:precondition1          covered         Bm          332    128.571 s    
[4083] ack_counter.v_ack_counter._assert_2042                        cex             Bm          332    124.508 s    
[4084] ack_counter.v_ack_counter._assert_2042:precondition1          covered         Bm          332    124.508 s    
[4085] ack_counter.v_ack_counter._assert_2043                        cex             Bm          195    48.804 s     
[4086] ack_counter.v_ack_counter._assert_2043:precondition1          covered         Bm          195    48.804 s     
[4087] ack_counter.v_ack_counter._assert_2044                        cex             Bm          195    52.415 s     
[4088] ack_counter.v_ack_counter._assert_2044:precondition1          covered         Bm          195    52.415 s     
[4089] ack_counter.v_ack_counter._assert_2045                        cex             Ht          195    48.998 s     
[4090] ack_counter.v_ack_counter._assert_2045:precondition1          covered         Ht          195    48.998 s     
[4091] ack_counter.v_ack_counter._assert_2046                        cex             Bm          195    51.991 s     
[4092] ack_counter.v_ack_counter._assert_2046:precondition1          covered         Bm          195    51.991 s     
[4093] ack_counter.v_ack_counter._assert_2047                        cex             J      550 - 738   34.830 s     
[4094] ack_counter.v_ack_counter._assert_2047:precondition1          covered         J      550 - 738   34.830 s     
[4095] ack_counter.v_ack_counter._assert_2048                        cex             J      550 - 738   35.009 s     
[4096] ack_counter.v_ack_counter._assert_2048:precondition1          covered         J      550 - 738   35.009 s     
[4097] ack_counter.v_ack_counter._assert_2049                        cex             J      550 - 738   34.534 s     
[4098] ack_counter.v_ack_counter._assert_2049:precondition1          covered         J      550 - 738   34.534 s     
[4099] ack_counter.v_ack_counter._assert_2050                        cex             J      558 - 738   36.908 s     
[4100] ack_counter.v_ack_counter._assert_2050:precondition1          covered         J      558 - 738   36.908 s     
[4101] ack_counter.v_ack_counter._assert_2051                        cex             J      550 - 738   34.196 s     
[4102] ack_counter.v_ack_counter._assert_2051:precondition1          covered         J      550 - 738   34.196 s     
[4103] ack_counter.v_ack_counter._assert_2052                        cex             J      558 - 738   37.093 s     
[4104] ack_counter.v_ack_counter._assert_2052:precondition1          covered         J      558 - 738   37.093 s     
[4105] ack_counter.v_ack_counter._assert_2053                        cex             J           497    0.373 s      
[4106] ack_counter.v_ack_counter._assert_2053:precondition1          covered         J           497    0.373 s      
[4107] ack_counter.v_ack_counter._assert_2054                        cex             Bm          497    233.007 s    
[4108] ack_counter.v_ack_counter._assert_2054:precondition1          covered         Bm          497    233.007 s    
[4109] ack_counter.v_ack_counter._assert_2055                        cex             J      586 - 721   46.132 s     
[4110] ack_counter.v_ack_counter._assert_2055:precondition1          covered         J      506 - 689   14.868 s     
[4111] ack_counter.v_ack_counter._assert_2056                        cex             Bm          195    51.018 s     
[4112] ack_counter.v_ack_counter._assert_2056:precondition1          covered         Bm          195    51.018 s     
[4113] ack_counter.v_ack_counter._assert_2057                        cex             Bm          195    52.625 s     
[4114] ack_counter.v_ack_counter._assert_2057:precondition1          covered         Bm          195    52.625 s     
[4115] ack_counter.v_ack_counter._assert_2058                        proven          Hp     Infinite    2.672 s      
[4116] ack_counter.v_ack_counter._assert_2058:precondition1          covered         J      628 - 802   60.444 s     
[4117] ack_counter.v_ack_counter._assert_2059                        proven          Hp     Infinite    2.672 s      
[4118] ack_counter.v_ack_counter._assert_2059:precondition1          covered         Ht            1    0.654 s      
[4119] ack_counter.v_ack_counter._assert_2060                        cex             Bm          252    78.193 s     
[4120] ack_counter.v_ack_counter._assert_2060:precondition1          covered         Ht            7    8.897 s      
[4121] ack_counter.v_ack_counter._assert_2061                        cex             J      551 - 738   35.275 s     
[4122] ack_counter.v_ack_counter._assert_2061:precondition1          covered         J      551 - 738   35.275 s     
[4123] ack_counter.v_ack_counter._assert_2062                        cex             J      550 - 738   34.534 s     
[4124] ack_counter.v_ack_counter._assert_2062:precondition1          covered         J      550 - 738   34.534 s     
[4125] ack_counter.v_ack_counter._assert_2063                        cex             J      550 - 738   34.830 s     
[4126] ack_counter.v_ack_counter._assert_2063:precondition1          covered         J      550 - 738   34.830 s     
[4127] ack_counter.v_ack_counter._assert_2064                        cex             J      561 - 738   37.528 s     
[4128] ack_counter.v_ack_counter._assert_2064:precondition1          covered         J      561 - 738   37.528 s     
[4129] ack_counter.v_ack_counter._assert_2065                        cex             J      550 - 738   34.830 s     
[4130] ack_counter.v_ack_counter._assert_2065:precondition1          covered         J      550 - 738   34.830 s     
[4131] ack_counter.v_ack_counter._assert_2066                        cex             J      561 - 738   37.528 s     
[4132] ack_counter.v_ack_counter._assert_2066:precondition1          covered         J      561 - 738   37.528 s     
[4133] ack_counter.v_ack_counter._assert_2067                        cex             Bm          497    233.007 s    
[4134] ack_counter.v_ack_counter._assert_2067:precondition1          covered         Bm          497    233.007 s    
[4135] ack_counter.v_ack_counter._assert_2068                        cex             J           497    0.373 s      
[4136] ack_counter.v_ack_counter._assert_2068:precondition1          covered         J           497    0.373 s      
[4137] ack_counter.v_ack_counter._assert_2069                        cex             J           497    0.373 s      
[4138] ack_counter.v_ack_counter._assert_2069:precondition1          covered         J           497    0.373 s      
[4139] ack_counter.v_ack_counter._assert_2070                        cex             Bm          332    125.654 s    
[4140] ack_counter.v_ack_counter._assert_2070:precondition1          covered         Bm          203    63.332 s     
[4141] ack_counter.v_ack_counter._assert_2071                        cex             Bm          332    125.654 s    
[4142] ack_counter.v_ack_counter._assert_2071:precondition1          covered         Bm          183    44.957 s     
[4143] ack_counter.v_ack_counter._assert_2072                        cex             Bm          332    122.626 s    
[4144] ack_counter.v_ack_counter._assert_2072:precondition1          covered         Bm          332    122.626 s    
[4145] ack_counter.v_ack_counter._assert_2073                        cex             J      505 - 648   11.172 s     
[4146] ack_counter.v_ack_counter._assert_2073:precondition1          covered         J      505 - 648   11.172 s     
[4147] ack_counter.v_ack_counter._assert_2074                        cex             J      505 - 648   11.172 s     
[4148] ack_counter.v_ack_counter._assert_2074:precondition1          covered         J      505 - 648   11.172 s     
[4149] ack_counter.v_ack_counter._assert_2075                        cex             J      505 - 648   11.172 s     
[4150] ack_counter.v_ack_counter._assert_2075:precondition1          covered         J      505 - 648   11.172 s     
[4151] ack_counter.v_ack_counter._assert_2076                        cex             J      627 - 801   59.847 s     
[4152] ack_counter.v_ack_counter._assert_2076:precondition1          covered         J      577 - 767   41.757 s     
[4153] ack_counter.v_ack_counter._assert_2077                        cex             Ht          195    48.998 s     
[4154] ack_counter.v_ack_counter._assert_2077:precondition1          covered         Ht          195    48.998 s     
[4155] ack_counter.v_ack_counter._assert_2078                        cex             Bm          195    52.625 s     
[4156] ack_counter.v_ack_counter._assert_2078:precondition1          covered         Bm          195    52.625 s     
[4157] ack_counter.v_ack_counter._assert_2079                        cex             Bm          195    52.926 s     
[4158] ack_counter.v_ack_counter._assert_2079:precondition1          covered         Bm          195    52.926 s     
[4159] ack_counter.v_ack_counter._assert_2080                        cex             J      550 - 738   34.830 s     
[4160] ack_counter.v_ack_counter._assert_2080:precondition1          covered         J      550 - 738   34.830 s     
[4161] ack_counter.v_ack_counter._assert_2081                        cex             J      559 - 738   37.335 s     
[4162] ack_counter.v_ack_counter._assert_2081:precondition1          covered         J      559 - 738   37.335 s     
[4163] ack_counter.v_ack_counter._assert_2082                        cex             J      561 - 738   37.661 s     
[4164] ack_counter.v_ack_counter._assert_2082:precondition1          covered         J      561 - 738   37.661 s     
[4165] ack_counter.v_ack_counter._assert_2083                        cex             J      550 - 738   34.830 s     
[4166] ack_counter.v_ack_counter._assert_2083:precondition1          covered         J      550 - 738   34.830 s     
[4167] ack_counter.v_ack_counter._assert_2084                        cex             Bm          497    242.630 s    
[4168] ack_counter.v_ack_counter._assert_2084:precondition1          covered         Bm          497    242.630 s    
[4169] ack_counter.v_ack_counter._assert_2085                        cex             Bm          497    240.086 s    
[4170] ack_counter.v_ack_counter._assert_2085:precondition1          covered         Bm          497    240.086 s    
[4171] ack_counter.v_ack_counter._assert_2086                        cex             J      586 - 721   46.132 s     
[4172] ack_counter.v_ack_counter._assert_2086:precondition1          covered         J      506 - 689   14.868 s     
[4173] ack_counter.v_ack_counter._assert_2087                        cex             J      618 - 726   55.921 s     
[4174] ack_counter.v_ack_counter._assert_2087:precondition1          covered         J      506 - 689   14.974 s     
[4175] ack_counter.v_ack_counter._assert_2088                        cex             Bm          195    51.991 s     
[4176] ack_counter.v_ack_counter._assert_2088:precondition1          covered         Bm          195    51.991 s     
[4177] ack_counter.v_ack_counter._assert_2089                        cex             Bm          195    52.926 s     
[4178] ack_counter.v_ack_counter._assert_2089:precondition1          covered         Bm          195    52.926 s     
[4179] ack_counter.v_ack_counter._assert_2090                        cex             Ht          195    49.857 s     
[4180] ack_counter.v_ack_counter._assert_2090:precondition1          covered         Ht          195    49.857 s     
[4181] ack_counter.v_ack_counter._assert_2091                        cex             Bm          252    78.546 s     
[4182] ack_counter.v_ack_counter._assert_2091:precondition1          covered         Ht            7    8.862 s      
[4183] ack_counter.v_ack_counter._assert_2092                        cex             Bm          476    223.887 s    
[4184] ack_counter.v_ack_counter._assert_2092:precondition1          covered         Bm          476    223.102 s    
[4185] ack_counter.v_ack_counter._assert_2093                        cex             J      552 - 738   36.243 s     
[4186] ack_counter.v_ack_counter._assert_2093:precondition1          covered         J      552 - 738   36.243 s     
[4187] ack_counter.v_ack_counter._assert_2094                        cex             J      498 - 503   1.988 s      
[4188] ack_counter.v_ack_counter._assert_2094:precondition1          covered         AM        4 - 7    0.027 s      
[4189] ack_counter.v_ack_counter._assert_2095                        cex             J      497 - 498   0.901 s      
[4190] ack_counter.v_ack_counter._assert_2095:precondition1          covered         J      497 - 498   0.901 s      
[4191] ack_counter.v_ack_counter._assert_2096                        cex             J      497 - 498   0.901 s      
[4192] ack_counter.v_ack_counter._assert_2096:precondition1          covered         J      497 - 498   0.901 s      
[4193] ack_counter.v_ack_counter._assert_2097                        cex             J           497    0.373 s      
[4194] ack_counter.v_ack_counter._assert_2097:precondition1          covered         J           497    0.373 s      
[4195] ack_counter.v_ack_counter._assert_2098                        cex             Bm          332    124.508 s    
[4196] ack_counter.v_ack_counter._assert_2098:precondition1          covered         Bm          332    124.508 s    
[4197] ack_counter.v_ack_counter._assert_2099                        cex             J      504 - 622   9.425 s      
[4198] ack_counter.v_ack_counter._assert_2099:precondition1          covered         J      504 - 622   9.425 s      
[4199] ack_counter.v_ack_counter._assert_2100                        cex             Bm          497    240.086 s    
[4200] ack_counter.v_ack_counter._assert_2100:precondition1          covered         Bm          497    240.086 s    
[4201] ack_counter.v_ack_counter._assert_2101                        cex             J           497    0.530 s      
[4202] ack_counter.v_ack_counter._assert_2101:precondition1          covered         J           497    0.530 s      
[4203] ack_counter.v_ack_counter._assert_2102                        cex             J      586 - 721   46.132 s     
[4204] ack_counter.v_ack_counter._assert_2102:precondition1          covered         J      506 - 689   14.868 s     
[4205] ack_counter.v_ack_counter._assert_2103                        cex             Ht          195    48.998 s     
[4206] ack_counter.v_ack_counter._assert_2103:precondition1          covered         Ht          195    48.998 s     
[4207] ack_counter.v_ack_counter._assert_2104                        cex             Bm          195    53.144 s     
[4208] ack_counter.v_ack_counter._assert_2104:precondition1          covered         Bm          195    53.144 s     
[4209] ack_counter.v_ack_counter._assert_2105                        cex             Bm          195    51.991 s     
[4210] ack_counter.v_ack_counter._assert_2105:precondition1          covered         Bm          195    51.991 s     
[4211] ack_counter.v_ack_counter._assert_2106                        cex             Ht          195    49.857 s     
[4212] ack_counter.v_ack_counter._assert_2106:precondition1          covered         Ht          195    49.857 s     
[4213] ack_counter.v_ack_counter._assert_2107                        cex             J      610 - 794   53.358 s     
[4214] ack_counter.v_ack_counter._assert_2107:precondition1          covered         J      610 - 794   53.358 s     
[4215] ack_counter.v_ack_counter._assert_2108                        cex             Bm          252    78.546 s     
[4216] ack_counter.v_ack_counter._assert_2108:precondition1          covered         Ht            7    8.897 s      
[4217] ack_counter.v_ack_counter._assert_2109                        cex             J      550 - 738   35.009 s     
[4218] ack_counter.v_ack_counter._assert_2109:precondition1          covered         J      550 - 738   35.009 s     
[4219] ack_counter.v_ack_counter._assert_2110                        cex             J      550 - 738   34.830 s     
[4220] ack_counter.v_ack_counter._assert_2110:precondition1          covered         J      550 - 738   34.830 s     
[4221] ack_counter.v_ack_counter._assert_2111                        cex             L        5 - 13    2.459 s      
[4222] ack_counter.v_ack_counter._assert_2111:precondition1          covered         L        5 - 13    2.459 s      
[4223] ack_counter.v_ack_counter._assert_2112                        cex             L        5 - 13    2.459 s      
[4224] ack_counter.v_ack_counter._assert_2112:precondition1          covered         L        5 - 13    2.459 s      
[4225] ack_counter.v_ack_counter._assert_2113                        cex             J           497    0.646 s      
[4226] ack_counter.v_ack_counter._assert_2113:precondition1          covered         J           497    0.646 s      
[4227] ack_counter.v_ack_counter._assert_2114                        cex             J      497 - 498   0.998 s      
[4228] ack_counter.v_ack_counter._assert_2114:precondition1          covered         J      497 - 498   0.998 s      
[4229] ack_counter.v_ack_counter._assert_2115                        cex             Bm          332    129.328 s    
[4230] ack_counter.v_ack_counter._assert_2115:precondition1          covered         Ht            5    5.616 s      
[4231] ack_counter.v_ack_counter._assert_2116                        cex             Bm          332    129.328 s    
[4232] ack_counter.v_ack_counter._assert_2116:precondition1          covered         Ht            5    5.616 s      
[4233] ack_counter.v_ack_counter._assert_2117                        cex             Bm          332    129.328 s    
[4234] ack_counter.v_ack_counter._assert_2117:precondition1          covered         Ht            4    3.908 s      
[4235] ack_counter.v_ack_counter._assert_2118                        cex             Bm          332    129.328 s    
[4236] ack_counter.v_ack_counter._assert_2118:precondition1          covered         Ht            4    3.908 s      
[4237] ack_counter.v_ack_counter._assert_2119                        cex             J           497    0.646 s      
[4238] ack_counter.v_ack_counter._assert_2119:precondition1          covered         J           497    0.646 s      
[4239] ack_counter.v_ack_counter._assert_2120                        cex             Bm          497    240.086 s    
[4240] ack_counter.v_ack_counter._assert_2120:precondition1          covered         Bm          497    240.086 s    
[4241] ack_counter.v_ack_counter._assert_2121                        cex             Bm          195    53.430 s     
[4242] ack_counter.v_ack_counter._assert_2121:precondition1          covered         Bm          195    53.430 s     
[4243] ack_counter.v_ack_counter._assert_2122                        cex             Bm          195    48.804 s     
[4244] ack_counter.v_ack_counter._assert_2122:precondition1          covered         Bm          195    48.804 s     
[4245] ack_counter.v_ack_counter._assert_2123                        cex             J      627 - 801   59.847 s     
[4246] ack_counter.v_ack_counter._assert_2123:precondition1          covered         J      603 - 784   51.215 s     
[4247] ack_counter.v_ack_counter._assert_2124                        proven          Hp     Infinite    2.672 s      
[4248] ack_counter.v_ack_counter._assert_2124:precondition1          covered         Ht          215    65.416 s     
[4249] ack_counter.v_ack_counter._assert_2125                        proven          Hp     Infinite    2.673 s      
[4250] ack_counter.v_ack_counter._assert_2125:precondition1          covered         Bm          201    61.137 s     
[4251] ack_counter.v_ack_counter._assert_2126                        cex             Bm          195    53.690 s     
[4252] ack_counter.v_ack_counter._assert_2126:precondition1          covered         Bm          195    53.690 s     
[4253] ack_counter.v_ack_counter._assert_2127                        cex             Ht          195    53.834 s     
[4254] ack_counter.v_ack_counter._assert_2127:precondition1          covered         Ht          195    53.834 s     
[4255] ack_counter.v_ack_counter._assert_2128                        cex             J      628 - 802   60.444 s     
[4256] ack_counter.v_ack_counter._assert_2128:precondition1          covered         J      506 - 690   15.166 s     
[4257] ack_counter.v_ack_counter._assert_2129                        cex             Ht          195    48.998 s     
[4258] ack_counter.v_ack_counter._assert_2129:precondition1          covered         Ht          195    48.998 s     
[4259] ack_counter.v_ack_counter._assert_2130                        cex             Bm          195    54.367 s     
[4260] ack_counter.v_ack_counter._assert_2130:precondition1          covered         Bm          195    54.367 s     
[4261] ack_counter.v_ack_counter._assert_2131                        proven          Hp     Infinite    2.673 s      
[4262] ack_counter.v_ack_counter._assert_2131:precondition1          covered         J      695 - 868   80.272 s     
[4263] ack_counter.v_ack_counter._assert_2132                        cex             J      628 - 802   60.444 s     
[4264] ack_counter.v_ack_counter._assert_2132:precondition1          covered         J      577 - 764   41.063 s     
[4265] ack_counter.v_ack_counter._assert_2133                        cex             Bm          195    48.804 s     
[4266] ack_counter.v_ack_counter._assert_2133:precondition1          covered         Bm          195    48.804 s     
[4267] ack_counter.v_ack_counter._assert_2134                        cex             Bm          200    57.760 s     
[4268] ack_counter.v_ack_counter._assert_2134:precondition1          covered         Bm          200    57.760 s     
[4269] ack_counter.v_ack_counter._assert_2135                        cex             Bm          201    61.293 s     
[4270] ack_counter.v_ack_counter._assert_2135:precondition1          covered         Bm          201    61.293 s     
[4271] ack_counter.v_ack_counter._assert_2136                        cex             Bm          202    62.772 s     
[4272] ack_counter.v_ack_counter._assert_2136:precondition1          covered         Bm          202    62.772 s     
[4273] ack_counter.v_ack_counter._assert_2137                        cex             J      688 - 863   77.459 s     
[4274] ack_counter.v_ack_counter._assert_2137:precondition1          covered         J      687 - 863   77.233 s     
[4275] ack_counter.v_ack_counter._assert_2138                        cex             J      503 - 595   7.350 s      
[4276] ack_counter.v_ack_counter._assert_2138:precondition1          covered         J      503 - 595   7.350 s      
[4277] ack_counter.v_ack_counter._assert_2139                        cex             J      503 - 595   7.350 s      
[4278] ack_counter.v_ack_counter._assert_2139:precondition1          covered         J      503 - 595   7.350 s      
[4279] ack_counter.v_ack_counter._assert_2140                        cex             Ht           88    20.202 s     
[4280] ack_counter.v_ack_counter._assert_2140:precondition1          covered         Ht           88    20.202 s     
[4281] ack_counter.v_ack_counter._assert_2141                        cex             Ht           87    19.749 s     
[4282] ack_counter.v_ack_counter._assert_2141:precondition1          covered         Ht           87    19.749 s     
[4283] ack_counter.v_ack_counter._assert_2142                        cex             Bm          332    129.664 s    
[4284] ack_counter.v_ack_counter._assert_2142:precondition1          covered         Ht            4    3.989 s      
[4285] ack_counter.v_ack_counter._assert_2143                        cex             Ht          332    129.671 s    
[4286] ack_counter.v_ack_counter._assert_2143:precondition1          covered         Ht            4    3.908 s      
[4287] ack_counter.v_ack_counter._assert_2144                        cex             Bm          332    129.328 s    
[4288] ack_counter.v_ack_counter._assert_2144:precondition1          covered         Ht            4    3.908 s      
[4289] ack_counter.v_ack_counter._assert_2145                        cex             Ht            5    5.639 s      
[4290] ack_counter.v_ack_counter._assert_2145:precondition1          covered         Ht            5    5.639 s      
[4291] ack_counter.v_ack_counter._assert_2146                        cex             Ht            5    5.665 s      
[4292] ack_counter.v_ack_counter._assert_2146:precondition1          covered         Ht            5    5.665 s      
[4293] ack_counter.v_ack_counter._assert_2147                        cex             J           497    0.373 s      
[4294] ack_counter.v_ack_counter._assert_2147:precondition1          covered         J           497    0.373 s      
[4295] ack_counter.v_ack_counter._assert_2148                        cex             Ht          200    58.137 s     
[4296] ack_counter.v_ack_counter._assert_2148:precondition1          covered         Ht            5    5.830 s      
[4297] ack_counter.v_ack_counter._assert_2149                        cex             Ht          200    58.137 s     
[4298] ack_counter.v_ack_counter._assert_2149:precondition1          covered         Ht           15    10.549 s     
[4299] ack_counter.v_ack_counter._assert_2150                        cex             Ht          200    58.466 s     
[4300] ack_counter.v_ack_counter._assert_2150:precondition1          covered         Ht            5    5.848 s      
[4301] ack_counter.v_ack_counter._assert_2151                        cex             Ht          200    58.466 s     
[4302] ack_counter.v_ack_counter._assert_2151:precondition1          covered         Ht            5    5.848 s      
[4303] ack_counter.v_ack_counter._assert_2152                        cex             Bm          200    58.979 s     
[4304] ack_counter.v_ack_counter._assert_2152:precondition1          covered         Ht            5    5.869 s      
[4305] ack_counter.v_ack_counter._assert_2153                        cex             Ht          200    58.466 s     
[4306] ack_counter.v_ack_counter._assert_2153:precondition1          covered         Ht            5    5.848 s      
[4307] ack_counter.v_ack_counter._assert_2154                        cex             Ht          200    58.466 s     
[4308] ack_counter.v_ack_counter._assert_2154:precondition1          covered         Ht            5    5.848 s      
[4309] ack_counter.v_ack_counter._assert_2155                        cex             Ht          200    58.466 s     
[4310] ack_counter.v_ack_counter._assert_2155:precondition1          covered         Ht            5    5.848 s      
[4311] ack_counter.v_ack_counter._assert_2156                        cex             J      592 - 739   47.996 s     
[4312] ack_counter.v_ack_counter._assert_2156:precondition1          covered         J      506 - 691   15.526 s     
[4313] ack_counter.v_ack_counter._assert_2157                        cex             Ht          200    58.466 s     
[4314] ack_counter.v_ack_counter._assert_2157:precondition1          covered         Ht            5    5.887 s      
[4315] ack_counter.v_ack_counter._assert_2158                        cex             Bm          200    59.435 s     
[4316] ack_counter.v_ack_counter._assert_2158:precondition1          covered         Ht            5    5.917 s      
[4317] ack_counter.v_ack_counter._assert_2159                        cex             Bm          200    59.709 s     
[4318] ack_counter.v_ack_counter._assert_2159:precondition1          covered         Ht            5    5.948 s      
[4319] ack_counter.v_ack_counter._assert_2160                        cex             Ht          200    58.466 s     
[4320] ack_counter.v_ack_counter._assert_2160:precondition1          covered         Ht            5    5.887 s      
[4321] ack_counter.v_ack_counter._assert_2161                        cex             Ht            2    1.491 s      
[4322] ack_counter.v_ack_counter._assert_2161:precondition1          covered         Ht            2    1.491 s      
[4323] ack_counter.v_ack_counter._assert_2162                        cex             Ht          195    48.998 s     
[4324] ack_counter.v_ack_counter._assert_2162:precondition1          covered         Ht          195    48.998 s     
[4325] ack_counter.v_ack_counter._assert_2163                        cex             J      629 - 802   60.679 s     
[4326] ack_counter.v_ack_counter._assert_2163:precondition1          covered         J      507 - 700   16.553 s     
[4327] ack_counter.v_ack_counter._assert_2164                        cex             J      628 - 801   60.234 s     
[4328] ack_counter.v_ack_counter._assert_2164:precondition1          covered         J      506 - 697   15.875 s     
[4329] ack_counter.v_ack_counter._assert_2165                        cex             Ht            1    0.511 s      
[4330] ack_counter.v_ack_counter._assert_2165:precondition1          covered         Ht            1    0.511 s      
[4331] ack_counter.v_ack_counter._assert_2166                        cex             Ht            1    0.785 s      
[4332] ack_counter.v_ack_counter._assert_2166:precondition1          covered         Ht            1    0.785 s      
[4333] ack_counter.v_ack_counter._assert_2167                        cex             Ht            1    0.804 s      
[4334] ack_counter.v_ack_counter._assert_2167:precondition1          covered         Ht            1    0.804 s      
[4335] ack_counter.v_ack_counter._assert_2168                        cex             J      628 - 801   60.234 s     
[4336] ack_counter.v_ack_counter._assert_2168:precondition1          covered         J      506 - 693   15.650 s     
[4337] ack_counter.v_ack_counter._assert_2169                        cex             J      629 - 802   60.679 s     
[4338] ack_counter.v_ack_counter._assert_2169:precondition1          covered         J      506 - 690   15.282 s     
[4339] ack_counter.v_ack_counter._assert_2170                        cex             Ht            1    0.820 s      
[4340] ack_counter.v_ack_counter._assert_2170:precondition1          covered         Ht            1    0.820 s      
[4341] ack_counter.v_ack_counter._assert_2171                        cex             Ht            5    5.973 s      
[4342] ack_counter.v_ack_counter._assert_2171:precondition1          covered         Ht            5    5.973 s      
[4343] ack_counter.v_ack_counter._assert_2172                        cex             J      628 - 801   60.234 s     
[4344] ack_counter.v_ack_counter._assert_2172:precondition1          covered         J      506 - 690   15.282 s     
[4345] ack_counter.v_ack_counter._assert_2173                        cex             Bm          195    54.629 s     
[4346] ack_counter.v_ack_counter._assert_2173:precondition1          covered         Bm          195    54.629 s     
[4347] ack_counter.v_ack_counter._assert_2174                        cex             Bm          195    54.918 s     
[4348] ack_counter.v_ack_counter._assert_2174:precondition1          covered         Bm          195    54.918 s     
[4349] ack_counter.v_ack_counter._assert_2175                        cex             Bm          195    55.171 s     
[4350] ack_counter.v_ack_counter._assert_2175:precondition1          covered         Bm          195    55.171 s     
[4351] ack_counter.v_ack_counter._assert_2176                        cex             Bm          195    55.539 s     
[4352] ack_counter.v_ack_counter._assert_2176:precondition1          covered         Bm          195    55.539 s     
[4353] ack_counter.v_ack_counter._assert_2177                        cex             Ht            5    6.003 s      
[4354] ack_counter.v_ack_counter._assert_2177:precondition1          covered         Ht            5    6.003 s      
[4355] ack_counter.v_ack_counter._assert_2178                        cex             Bm          195    54.367 s     
[4356] ack_counter.v_ack_counter._assert_2178:precondition1          covered         Bm          195    54.367 s     
[4357] ack_counter.v_ack_counter._assert_2179                        cex             Bm          434    201.913 s    
[4358] ack_counter.v_ack_counter._assert_2179:precondition1          covered         Bm          434    201.913 s    
[4359] ack_counter.v_ack_counter._assert_2180                        cex             Bm          434    201.913 s    
[4360] ack_counter.v_ack_counter._assert_2180:precondition1          covered         Bm          434    201.913 s    
[4361] ack_counter.v_ack_counter._assert_2181                        cex             Bm          434    201.913 s    
[4362] ack_counter.v_ack_counter._assert_2181:precondition1          covered         Bm          434    201.913 s    
[4363] ack_counter.v_ack_counter._assert_2182                        cex             Ht          423    190.487 s    
[4364] ack_counter.v_ack_counter._assert_2182:precondition1          covered         Bm          423    190.988 s    
[4365] ack_counter.v_ack_counter._assert_2183                        cex             Bm          434    201.913 s    
[4366] ack_counter.v_ack_counter._assert_2183:precondition1          covered         Bm          434    201.913 s    
[4367] ack_counter.v_ack_counter._assert_2184                        cex             Bm          434    201.913 s    
[4368] ack_counter.v_ack_counter._assert_2184:precondition1          covered         Bm          434    201.913 s    
[4369] ack_counter.v_ack_counter._assert_2185                        cex             Ht            5    6.033 s      
[4370] ack_counter.v_ack_counter._assert_2185:precondition1          covered         Ht            5    6.033 s      
[4371] ack_counter.v_ack_counter._assert_2186                        cex             Ht            5    6.033 s      
[4372] ack_counter.v_ack_counter._assert_2186:precondition1          covered         Ht            5    6.033 s      
[4373] ack_counter.v_ack_counter._assert_2187                        cex             Ht            5    6.057 s      
[4374] ack_counter.v_ack_counter._assert_2187:precondition1          covered         Ht            5    6.057 s      
[4375] ack_counter.v_ack_counter._assert_2188                        cex             Ht            5    6.057 s      
[4376] ack_counter.v_ack_counter._assert_2188:precondition1          covered         Ht            5    6.057 s      
[4377] ack_counter.v_ack_counter._assert_2189                        cex             J      702 - 874   82.025 s     
[4378] ack_counter.v_ack_counter._assert_2189:precondition1          covered         J      702 - 874   82.025 s     
[4379] ack_counter.v_ack_counter._assert_2190                        cex             J      684 - 863   76.460 s     
[4380] ack_counter.v_ack_counter._assert_2190:precondition1          covered         J      684 - 863   76.460 s     
[4381] ack_counter.v_ack_counter._assert_2191                        cex             J      610 - 794   53.577 s     
[4382] ack_counter.v_ack_counter._assert_2191:precondition1          covered         J      610 - 794   53.577 s     
[4383] ack_counter.v_ack_counter._assert_2192                        cex             Ht            5    6.057 s      
[4384] ack_counter.v_ack_counter._assert_2192:precondition1          covered         Ht            5    6.057 s      
[4385] ack_counter.v_ack_counter._assert_2193                        cex             Ht            5    6.096 s      
[4386] ack_counter.v_ack_counter._assert_2193:precondition1          covered         Ht            5    6.096 s      
[4387] ack_counter.v_ack_counter._assert_2194                        cex             Ht            5    6.122 s      
[4388] ack_counter.v_ack_counter._assert_2194:precondition1          covered         Ht            5    6.122 s      
[4389] ack_counter.v_ack_counter._assert_2195                        cex             J      659 - 834   68.964 s     
[4390] ack_counter.v_ack_counter._assert_2195:precondition1          covered         J      659 - 834   68.964 s     
[4391] ack_counter.v_ack_counter._assert_2196                        cex             Ht            5    6.057 s      
[4392] ack_counter.v_ack_counter._assert_2196:precondition1          covered         Ht            5    6.057 s      
[4393] ack_counter.v_ack_counter._assert_2197                        cex             Ht            5    6.149 s      
[4394] ack_counter.v_ack_counter._assert_2197:precondition1          covered         Ht            5    6.149 s      
[4395] ack_counter.v_ack_counter._assert_2198                        cex             J      658 - 834   68.964 s     
[4396] ack_counter.v_ack_counter._assert_2198:precondition1          covered         J      658 - 834   68.964 s     
[4397] ack_counter.v_ack_counter._assert_2199                        cex             Ht            5    6.057 s      
[4398] ack_counter.v_ack_counter._assert_2199:precondition1          covered         Ht            5    6.057 s      
[4399] ack_counter.v_ack_counter._assert_2200                        cex             J      610 - 794   53.577 s     
[4400] ack_counter.v_ack_counter._assert_2200:precondition1          covered         J      610 - 794   53.577 s     
[4401] ack_counter.v_ack_counter._assert_2201                        cex             Ht            5    6.178 s      
[4402] ack_counter.v_ack_counter._assert_2201:precondition1          covered         Ht            5    6.178 s      
[4403] ack_counter.v_ack_counter._assert_2202                        cex             Ht            5    6.207 s      
[4404] ack_counter.v_ack_counter._assert_2202:precondition1          covered         Ht            5    6.207 s      
[4405] ack_counter.v_ack_counter._assert_2203                        cex             Ht            5    6.207 s      
[4406] ack_counter.v_ack_counter._assert_2203:precondition1          covered         Ht            5    6.207 s      
[4407] ack_counter.v_ack_counter._assert_2204                        cex             Bm          972    457.074 s    
[4408] ack_counter.v_ack_counter._assert_2204:precondition1          covered         Bm          972    454.348 s    
[4409] ack_counter.v_ack_counter._assert_2205                        cex             Bm          972    458.972 s    
[4410] ack_counter.v_ack_counter._assert_2205:precondition1          covered         Bm          972    448.025 s    
[4411] ack_counter.v_ack_counter._assert_2206                        cex             Ht          506    263.238 s    
[4412] ack_counter.v_ack_counter._assert_2206:precondition1          covered         J      501 - 506   2.941 s      
[4413] ack_counter.v_ack_counter._assert_2207                        cex             Bm          252    78.853 s     
[4414] ack_counter.v_ack_counter._assert_2207:precondition1          covered         Ht            7    8.961 s      
[4415] ack_counter.v_ack_counter._assert_2208                        cex             Bm          505    259.072 s    
[4416] ack_counter.v_ack_counter._assert_2208:precondition1          covered         J      501 - 505   2.941 s      
[4417] ack_counter.v_ack_counter._assert_2209                        cex             Ht           11    9.608 s      
[4418] ack_counter.v_ack_counter._assert_2209:precondition1          covered         Ht           11    9.630 s      
[4419] ack_counter.v_ack_counter._assert_2210                        cex             Ht            3    2.686 s      
[4420] ack_counter.v_ack_counter._assert_2210:precondition1          covered         Ht            3    2.686 s      
[4421] ack_counter.v_ack_counter._assert_2211                        cex             L        5 - 11    1.841 s      
[4422] ack_counter.v_ack_counter._assert_2211:precondition1          covered         L        5 - 11    1.841 s      
[4423] ack_counter.v_ack_counter._assert_2212                        cex             Bm          252    78.853 s     
[4424] ack_counter.v_ack_counter._assert_2212:precondition1          covered         Ht            7    8.961 s      
[4425] ack_counter.v_ack_counter._assert_2213                        cex             Bm          486    227.668 s    
[4426] ack_counter.v_ack_counter._assert_2213:precondition1          covered         Bm          486    227.668 s    
[4427] ack_counter.v_ack_counter._assert_2214                        cex             Bm          505    259.072 s    
[4428] ack_counter.v_ack_counter._assert_2214:precondition1          covered         J      501 - 505   2.941 s      
[4429] ack_counter.v_ack_counter._assert_2215                        cex             Bm          503    253.655 s    
[4430] ack_counter.v_ack_counter._assert_2215:precondition1          covered         J      501 - 503   2.941 s      
[4431] ack_counter.v_ack_counter._assert_2216                        cex             Bm          252    78.853 s     
[4432] ack_counter.v_ack_counter._assert_2216:precondition1          covered         Ht            7    8.961 s      
[4433] ack_counter.v_ack_counter._assert_2217                        cex             Bm          252    79.109 s     
[4434] ack_counter.v_ack_counter._assert_2217:precondition1          covered         Ht            5    6.238 s      
[4435] ack_counter.v_ack_counter._assert_2218                        cex             Bm          449    208.451 s    
[4436] ack_counter.v_ack_counter._assert_2218:precondition1          covered         Bm          449    208.451 s    
[4437] ack_counter.v_ack_counter._assert_2219                        cex             Bm          322    114.080 s    
[4438] ack_counter.v_ack_counter._assert_2219:precondition1          covered         Bm          322    114.080 s    
[4439] ack_counter.v_ack_counter._assert_2220                        cex             Bm          401    177.890 s    
[4440] ack_counter.v_ack_counter._assert_2220:precondition1          covered         Bm          401    177.890 s    
[4441] ack_counter.v_ack_counter._assert_2221                        cex             J      550 - 738   34.830 s     
[4442] ack_counter.v_ack_counter._assert_2221:precondition1          covered         J      550 - 738   34.830 s     
[4443] ack_counter.v_ack_counter._assert_2222                        cex             Bm          335    135.968 s    
[4444] ack_counter.v_ack_counter._assert_2222:precondition1          covered         Bm          335    135.968 s    
[4445] ack_counter.v_ack_counter._assert_2223                        cex             Ht            4    4.014 s      
[4446] ack_counter.v_ack_counter._assert_2223:precondition1          covered         Ht            4    4.014 s      
[4447] ack_counter.v_ack_counter._assert_2224                        cex             J      550 - 738   34.196 s     
[4448] ack_counter.v_ack_counter._assert_2224:precondition1          covered         J      550 - 738   34.196 s     
[4449] ack_counter.v_ack_counter._assert_2225                        cex             Bm          402    179.545 s    
[4450] ack_counter.v_ack_counter._assert_2225:precondition1          covered         Bm          402    179.545 s    
[4451] ack_counter.v_ack_counter._assert_2226                        cex             Bm          336    137.767 s    
[4452] ack_counter.v_ack_counter._assert_2226:precondition1          covered         Bm          336    137.767 s    
[4453] ack_counter.v_ack_counter._assert_2227                        cex             Ht           11    9.687 s      
[4454] ack_counter.v_ack_counter._assert_2227:precondition1          covered         N        4 - 12    0.019 s      
[4455] ack_counter.v_ack_counter._assert_2228                        cex             Ht            2    1.827 s      
[4456] ack_counter.v_ack_counter._assert_2228:precondition1          covered         Ht            2    1.827 s      
[4457] ack_counter.v_ack_counter._assert_2229                        cex             Bm          346    146.182 s    
[4458] ack_counter.v_ack_counter._assert_2229:precondition1          covered         Bm          346    146.182 s    
[4459] ack_counter.v_ack_counter._assert_2230                        cex             Bm          389    165.424 s    
[4460] ack_counter.v_ack_counter._assert_2230:precondition1          covered         Bm          389    165.424 s    
[4461] ack_counter.v_ack_counter._assert_2231                        cex             L        5 - 21    3.627 s      
[4462] ack_counter.v_ack_counter._assert_2231:precondition1          covered         L        5 - 21    3.627 s      
[4463] ack_counter.v_ack_counter._assert_2232                        cex             Bm          369    156.833 s    
[4464] ack_counter.v_ack_counter._assert_2232:precondition1          covered         Bm          369    156.833 s    
[4465] ack_counter.v_ack_counter._assert_2233                        cex             J      691 - 863   78.549 s     
[4466] ack_counter.v_ack_counter._assert_2233:precondition1          covered         J      691 - 863   78.549 s     
[4467] ack_counter.v_ack_counter._assert_2234                        cex             J      684 - 863   76.460 s     
[4468] ack_counter.v_ack_counter._assert_2234:precondition1          covered         J      684 - 863   76.460 s     
[4469] ack_counter.v_ack_counter._assert_2235                        cex             J      684 - 863   76.460 s     
[4470] ack_counter.v_ack_counter._assert_2235:precondition1          covered         J      684 - 863   76.460 s     
[4471] ack_counter.v_ack_counter._assert_2236                        cex             Ht            5    6.265 s      
[4472] ack_counter.v_ack_counter._assert_2236:precondition1          covered         Ht            5    6.265 s      
[4473] ack_counter.v_ack_counter._assert_2237                        cex             Ht           11    9.715 s      
[4474] ack_counter.v_ack_counter._assert_2237:precondition1          covered         Ht           11    9.715 s      
[4475] ack_counter.v_ack_counter._assert_2238                        cex             Ht            5    6.265 s      
[4476] ack_counter.v_ack_counter._assert_2238:precondition1          covered         Ht            5    6.265 s      
[4477] ack_counter.v_ack_counter._assert_2239                        cex             Ht            5    6.265 s      
[4478] ack_counter.v_ack_counter._assert_2239:precondition1          covered         Ht            5    6.265 s      
[4479] ack_counter.v_ack_counter._assert_2240                        cex             J      684 - 863   76.460 s     
[4480] ack_counter.v_ack_counter._assert_2240:precondition1          covered         J      684 - 863   76.460 s     
[4481] ack_counter.v_ack_counter._assert_2241                        cex             Ht            5    6.265 s      
[4482] ack_counter.v_ack_counter._assert_2241:precondition1          covered         Ht            5    6.265 s      
[4483] ack_counter.v_ack_counter._assert_2242                        cex             J      684 - 863   76.460 s     
[4484] ack_counter.v_ack_counter._assert_2242:precondition1          covered         J      684 - 863   76.460 s     
[4485] ack_counter.v_ack_counter._assert_2243                        cex             J      684 - 863   76.460 s     
[4486] ack_counter.v_ack_counter._assert_2243:precondition1          covered         J      684 - 863   76.460 s     
[4487] ack_counter.v_ack_counter._assert_2244                        cex             J      684 - 863   76.460 s     
[4488] ack_counter.v_ack_counter._assert_2244:precondition1          covered         J      684 - 863   76.460 s     
[4489] ack_counter.v_ack_counter._assert_2245                        cex             Ht            4    4.042 s      
[4490] ack_counter.v_ack_counter._assert_2245:precondition1          covered         Ht            4    4.042 s      
[4491] ack_counter.v_ack_counter._assert_2246                        cex             Bm          972    457.074 s    
[4492] ack_counter.v_ack_counter._assert_2246:precondition1          covered         Bm          972    448.025 s    
[4493] ack_counter.v_ack_counter._assert_2247                        cex             Bm          972    457.074 s    
[4494] ack_counter.v_ack_counter._assert_2247:precondition1          covered         Bm          972    448.025 s    
[4495] ack_counter.v_ack_counter._assert_2248                        cex             Bm          972    457.074 s    
[4496] ack_counter.v_ack_counter._assert_2248:precondition1          covered         Bm          972    448.025 s    
[4497] ack_counter.v_ack_counter._assert_2249                        cex             Bm          972    457.074 s    
[4498] ack_counter.v_ack_counter._assert_2249:precondition1          covered         Bm          972    448.025 s    
[4499] ack_counter.v_ack_counter._assert_2250                        cex             Bm          972    457.074 s    
[4500] ack_counter.v_ack_counter._assert_2250:precondition1          covered         Bm          972    448.025 s    
[4501] ack_counter.v_ack_counter._assert_2251                        cex             Ht           60    15.570 s     
[4502] ack_counter.v_ack_counter._assert_2251:precondition1          covered         Bm           60    15.666 s     
[4503] ack_counter.v_ack_counter._assert_2252                        cex             Bm          332    129.328 s    
[4504] ack_counter.v_ack_counter._assert_2252:precondition1          covered         Bm          256    84.748 s     
[4505] ack_counter.v_ack_counter._assert_2253                        cex             L        7 - 26    6.839 s      
[4506] ack_counter.v_ack_counter._assert_2253:precondition1          covered         L        6 - 26    5.033 s      
[4507] ack_counter.v_ack_counter._assert_2254                        cex             Bm          332    129.328 s    
[4508] ack_counter.v_ack_counter._assert_2254:precondition1          covered         Ht            5    6.296 s      
[4509] ack_counter.v_ack_counter._assert_2255                        cex             Ht          332    130.165 s    
[4510] ack_counter.v_ack_counter._assert_2255:precondition1          covered         Ht            5    6.319 s      
[4511] ack_counter.v_ack_counter._assert_2256                        cex             Bm          332    129.328 s    
[4512] ack_counter.v_ack_counter._assert_2256:precondition1          covered         Ht            4    3.908 s      
[4513] ack_counter.v_ack_counter._assert_2257                        cex             Ht          332    130.551 s    
[4514] ack_counter.v_ack_counter._assert_2257:precondition1          covered         Ht            4    4.070 s      
[4515] ack_counter.v_ack_counter._assert_2258                        cex             Ht          332    130.551 s    
[4516] ack_counter.v_ack_counter._assert_2258:precondition1          covered         Ht            4    4.070 s      
[4517] ack_counter.v_ack_counter._assert_2259                        cex             Bm          332    129.328 s    
[4518] ack_counter.v_ack_counter._assert_2259:precondition1          covered         Ht            4    4.070 s      
[4519] ack_counter.v_ack_counter._assert_2260                        cex             J           497    0.796 s      
[4520] ack_counter.v_ack_counter._assert_2260:precondition1          covered         J           497    0.796 s      
[4521] ack_counter.v_ack_counter._assert_2261                        cex             Ht            5    6.347 s      
[4522] ack_counter.v_ack_counter._assert_2261:precondition1          covered         Ht            5    6.347 s      
[4523] ack_counter.v_ack_counter._assert_2262                        cex             Ht            5    6.378 s      
[4524] ack_counter.v_ack_counter._assert_2262:precondition1          covered         Ht            5    6.378 s      
[4525] ack_counter.v_ack_counter._assert_2263                        cex             Ht            5    6.400 s      
[4526] ack_counter.v_ack_counter._assert_2263:precondition1          covered         Ht            5    6.400 s      
[4527] ack_counter.v_ack_counter._assert_2264                        cex             Ht            5    6.428 s      
[4528] ack_counter.v_ack_counter._assert_2264:precondition1          covered         Ht            5    6.428 s      
[4529] ack_counter.v_ack_counter._assert_2265                        cex             N             1    0.013 s      
[4530] ack_counter.v_ack_counter._assert_2265:precondition1          covered         N             1    0.013 s      
[4531] ack_counter.v_ack_counter._assert_2266                        cex             PRE           1    0.000 s      
[4532] ack_counter.v_ack_counter._assert_2266:precondition1          covered         PRE           1    0.000 s      
[4533] ack_counter.v_ack_counter._assert_2267                        cex             PRE           1    0.000 s      
[4534] ack_counter.v_ack_counter._assert_2267:precondition1          covered         PRE           1    0.000 s      
[4535] ack_counter.v_ack_counter._assert_2268                        cex             PRE           1    0.000 s      
[4536] ack_counter.v_ack_counter._assert_2268:precondition1          covered         PRE           1    0.000 s      
[4537] ack_counter.v_ack_counter._assert_2269                        cex             J      684 - 863   76.460 s     
[4538] ack_counter.v_ack_counter._assert_2269:precondition1          covered         J      684 - 863   76.460 s     
[4539] ack_counter.v_ack_counter._assert_2270                        cex             J      684 - 863   76.460 s     
[4540] ack_counter.v_ack_counter._assert_2270:precondition1          covered         J      684 - 863   76.460 s     
[4541] ack_counter.v_ack_counter._assert_2271                        cex             J      684 - 863   76.460 s     
[4542] ack_counter.v_ack_counter._assert_2271:precondition1          covered         J      684 - 863   76.460 s     
[4543] ack_counter.v_ack_counter._assert_2272                        cex             J      684 - 863   76.460 s     
[4544] ack_counter.v_ack_counter._assert_2272:precondition1          covered         J      684 - 863   76.460 s     
[4545] ack_counter.v_ack_counter._assert_2273                        cex             J      684 - 863   76.460 s     
[4546] ack_counter.v_ack_counter._assert_2273:precondition1          covered         J      684 - 863   76.460 s     
[4547] ack_counter.v_ack_counter._assert_2274                        cex             J      684 - 863   76.460 s     
[4548] ack_counter.v_ack_counter._assert_2274:precondition1          covered         J      684 - 863   76.460 s     
[4549] ack_counter.v_ack_counter._assert_2275                        cex             J      684 - 863   76.460 s     
[4550] ack_counter.v_ack_counter._assert_2275:precondition1          covered         J      684 - 863   76.460 s     
[4551] ack_counter.v_ack_counter._assert_2276                        cex             J      684 - 863   76.460 s     
[4552] ack_counter.v_ack_counter._assert_2276:precondition1          covered         J      684 - 863   76.460 s     
[4553] ack_counter.v_ack_counter._assert_2277                        cex             J      684 - 863   76.460 s     
[4554] ack_counter.v_ack_counter._assert_2277:precondition1          covered         J      684 - 863   76.460 s     
[4555] ack_counter.v_ack_counter._assert_2278                        cex             J      498 - 503   1.988 s      
[4556] ack_counter.v_ack_counter._assert_2278:precondition1          covered         Ht            5    6.296 s      
[4557] ack_counter.v_ack_counter._assert_2279                        cex             N         2 - 5    0.012 s      
[4558] ack_counter.v_ack_counter._assert_2279:precondition1          covered         PRE           5    0.000 s      
[4559] ack_counter.v_ack_counter._assert_2280                        cex             Ht            5    5.372 s      
[4560] ack_counter.v_ack_counter._assert_2280:precondition1          covered         PRE           5    0.000 s      
[4561] ack_counter.v_ack_counter._assert_2281                        proven          PRE    Infinite    0.000 s      
[4562] ack_counter.v_ack_counter._assert_2281:precondition1          unreachable     PRE    Infinite    0.000 s      
[4563] ack_counter.v_ack_counter._assert_2282                        cex             J      796 - 901   104.505 s    
[4564] ack_counter.v_ack_counter._assert_2282:precondition1          covered         J      796 - 901   104.505 s    
[4565] ack_counter.v_ack_counter._assert_2283                        cex             J      796 - 901   104.505 s    
[4566] ack_counter.v_ack_counter._assert_2283:precondition1          covered         J      796 - 901   104.505 s    
[4567] ack_counter.v_ack_counter._assert_2284                        cex             N         2 - 3    0.012 s      
[4568] ack_counter.v_ack_counter._assert_2284:precondition1          covered         PRE           3    0.000 s      
[4569] ack_counter.v_ack_counter._assert_2285                        proven          PRE    Infinite    0.000 s      
[4570] ack_counter.v_ack_counter._assert_2285:precondition1          unreachable     PRE    Infinite    0.000 s      
[4571] ack_counter.v_ack_counter._assert_2286                        cex             Ht            5    6.455 s      
[4572] ack_counter.v_ack_counter._assert_2286:precondition1          covered         Ht            5    6.455 s      
[4573] ack_counter.v_ack_counter._assert_2287                        cex             N         2 - 3    0.013 s      
[4574] ack_counter.v_ack_counter._assert_2287:precondition1          covered         PRE           3    0.000 s      
[4575] ack_counter.v_ack_counter._assert_2288                        cex             Bm          403    182.315 s    
[4576] ack_counter.v_ack_counter._assert_2288:precondition1          covered         Bm          403    182.315 s    
[4577] ack_counter.v_ack_counter._assert_2289                        proven          Mpcustom4  Infinite  210.595 s  
[4578] ack_counter.v_ack_counter._assert_2289:precondition1          covered         PRE           5    0.000 s      
[4579] ack_counter.v_ack_counter._assert_2290                        proven          PRE    Infinite    0.000 s      
[4580] ack_counter.v_ack_counter._assert_2290:precondition1          unreachable     PRE    Infinite    0.000 s      
[4581] ack_counter.v_ack_counter._assert_2291                        cex             Ht            5    6.479 s      
[4582] ack_counter.v_ack_counter._assert_2291:precondition1          covered         Ht            5    6.479 s      
[4583] ack_counter.v_ack_counter._assert_2292                        cex             Ht            5    6.479 s      
[4584] ack_counter.v_ack_counter._assert_2292:precondition1          covered         Ht            5    6.479 s      
[4585] ack_counter.v_ack_counter._assert_2293                        cex             Ht            5    6.479 s      
[4586] ack_counter.v_ack_counter._assert_2293:precondition1          covered         Ht            5    6.479 s      
[4587] ack_counter.v_ack_counter._assert_2294                        proven          Mpcustom4  Infinite  28.462 s   
[4588] ack_counter.v_ack_counter._assert_2294:precondition1          covered         PRE           1    0.000 s      
[4589] ack_counter.v_ack_counter._assert_2295                        proven          Mpcustom4  Infinite  28.463 s   
[4590] ack_counter.v_ack_counter._assert_2295:precondition1          covered         PRE           2    0.000 s      
[4591] ack_counter.v_ack_counter._assert_2296                        proven          Mpcustom4  Infinite  92.537 s   
[4592] ack_counter.v_ack_counter._assert_2296:precondition1          covered         PRE           3    0.000 s      
[4593] ack_counter.v_ack_counter._assert_2297                        proven          Mpcustom4  Infinite  92.537 s   
[4594] ack_counter.v_ack_counter._assert_2297:precondition1          covered         PRE           4    0.000 s      
[4595] ack_counter.v_ack_counter._assert_2298                        proven          Mpcustom4  Infinite  92.537 s   
[4596] ack_counter.v_ack_counter._assert_2298:precondition1          covered         PRE           5    0.000 s      
[4597] ack_counter.v_ack_counter._assert_2299                        cex             Bm          200    59.950 s     
[4598] ack_counter.v_ack_counter._assert_2299:precondition1          covered         PRE           1    0.000 s      
[4599] ack_counter.v_ack_counter._assert_2300                        proven          Mpcustom4  Infinite  28.513 s   
[4600] ack_counter.v_ack_counter._assert_2300:precondition1          covered         PRE           2    0.000 s      
[4601] ack_counter.v_ack_counter._assert_2301                        proven          Mpcustom4  Infinite  92.537 s   
[4602] ack_counter.v_ack_counter._assert_2301:precondition1          covered         PRE           3    0.000 s      
[4603] ack_counter.v_ack_counter._assert_2302                        proven          Mpcustom4  Infinite  92.537 s   
[4604] ack_counter.v_ack_counter._assert_2302:precondition1          covered         PRE           4    0.000 s      
[4605] ack_counter.v_ack_counter._assert_2303                        proven          PRE    Infinite    0.000 s      
[4606] ack_counter.v_ack_counter._assert_2303:precondition1          unreachable     PRE    Infinite    0.000 s      
[4607] ack_counter.v_ack_counter._assert_2304                        proven          PRE    Infinite    0.000 s      
[4608] ack_counter.v_ack_counter._assert_2304:precondition1          unreachable     PRE    Infinite    0.000 s      
[4609] ack_counter.v_ack_counter._assert_2305                        proven          PRE    Infinite    0.000 s      
[4610] ack_counter.v_ack_counter._assert_2305:precondition1          unreachable     PRE    Infinite    0.000 s      
[4611] ack_counter.v_ack_counter._assert_2306                        proven          PRE    Infinite    0.000 s      
[4612] ack_counter.v_ack_counter._assert_2306:precondition1          unreachable     PRE    Infinite    0.000 s      
[4613] ack_counter.v_ack_counter._assert_2307                        cex             Ht          200    58.466 s     
[4614] ack_counter.v_ack_counter._assert_2307:precondition1          covered         Ht            5    6.511 s      
[4615] ack_counter.v_ack_counter._assert_2308                        cex             Ht          200    58.466 s     
[4616] ack_counter.v_ack_counter._assert_2308:precondition1          covered         Ht            5    5.848 s      
[4617] ack_counter.v_ack_counter._assert_2309                        cex             Ht          200    58.466 s     
[4618] ack_counter.v_ack_counter._assert_2309:precondition1          covered         Ht            5    5.848 s      
[4619] ack_counter.v_ack_counter._assert_2310                        cex             Ht            4    4.228 s      
[4620] ack_counter.v_ack_counter._assert_2310:precondition1          covered         Ht            4    4.228 s      
[4621] ack_counter.v_ack_counter._assert_2311                        cex             Bm          200    58.688 s     
[4622] ack_counter.v_ack_counter._assert_2311:precondition1          covered         Ht            5    5.848 s      
[4623] ack_counter.v_ack_counter._assert_2312                        cex             Bm          200    60.131 s     
[4624] ack_counter.v_ack_counter._assert_2312:precondition1          covered         Ht            5    6.539 s      
[4625] ack_counter.v_ack_counter._assert_2313                        cex             Bm          200    58.688 s     
[4626] ack_counter.v_ack_counter._assert_2313:precondition1          covered         Ht            5    5.848 s      
[4627] ack_counter.v_ack_counter._assert_2314                        cex             J      796 - 901   104.505 s    
[4628] ack_counter.v_ack_counter._assert_2314:precondition1          covered         J      796 - 901   104.505 s    
[4629] ack_counter.v_ack_counter._assert_2315                        cex             Ht          200    58.466 s     
[4630] ack_counter.v_ack_counter._assert_2315:precondition1          covered         Ht            5    5.848 s      
[4631] ack_counter.v_ack_counter._assert_2316                        cex             Bm          200    58.688 s     
[4632] ack_counter.v_ack_counter._assert_2316:precondition1          covered         Ht            5    6.562 s      
[4633] ack_counter.v_ack_counter._assert_2317                        cex             Bm          200    59.950 s     
[4634] ack_counter.v_ack_counter._assert_2317:precondition1          covered         Ht            5    5.848 s      
[4635] ack_counter.v_ack_counter._assert_2318                        cex             Ht          200    58.466 s     
[4636] ack_counter.v_ack_counter._assert_2318:precondition1          covered         Ht            5    6.589 s      
[4637] ack_counter.v_ack_counter._assert_2319                        cex             Ht          200    58.466 s     
[4638] ack_counter.v_ack_counter._assert_2319:precondition1          covered         Ht            5    5.848 s      
[4639] ack_counter.v_ack_counter._assert_2320                        cex             Ht          200    59.710 s     
[4640] ack_counter.v_ack_counter._assert_2320:precondition1          covered         Ht            5    5.948 s      
[4641] ack_counter.v_ack_counter._assert_2321                        cex             Ht          200    59.355 s     
[4642] ack_counter.v_ack_counter._assert_2321:precondition1          covered         Ht            5    5.917 s      
[4643] ack_counter.v_ack_counter._assert_2322                        cex             Ht          200    59.355 s     
[4644] ack_counter.v_ack_counter._assert_2322:precondition1          covered         Ht            5    5.917 s      
[4645] ack_counter.v_ack_counter._assert_2323                        cex             Bm          200    60.526 s     
[4646] ack_counter.v_ack_counter._assert_2323:precondition1          covered         Ht            5    6.511 s      
[4647] ack_counter.v_ack_counter._assert_2324                        cex             Ht          200    58.466 s     
[4648] ack_counter.v_ack_counter._assert_2324:precondition1          covered         Ht            5    6.614 s      
[4649] ack_counter.v_ack_counter._assert_2325                        cex             Ht            3    2.711 s      
[4650] ack_counter.v_ack_counter._assert_2325:precondition1          covered         Ht            3    2.711 s      
[4651] ack_counter.v_ack_counter._assert_2326                        cex             Ht            5    6.479 s      
[4652] ack_counter.v_ack_counter._assert_2326:precondition1          covered         Ht            5    6.479 s      
[4653] ack_counter.v_ack_counter._assert_2327                        cex             Ht            2    1.857 s      
[4654] ack_counter.v_ack_counter._assert_2327:precondition1          covered         Ht            2    1.857 s      
[4655] ack_counter.v_ack_counter._assert_2328                        cex             Ht            5    6.640 s      
[4656] ack_counter.v_ack_counter._assert_2328:precondition1          covered         Ht            5    6.640 s      
[4657] ack_counter.v_ack_counter._assert_2329                        cex             Ht            5    6.479 s      
[4658] ack_counter.v_ack_counter._assert_2329:precondition1          covered         Ht            5    6.479 s      
[4659] ack_counter.v_ack_counter._assert_2330                        cex             PRE           1    0.000 s      
[4660] ack_counter.v_ack_counter._assert_2330:precondition1          covered         PRE           1    0.000 s      
[4661] ack_counter.v_ack_counter._assert_2331                        cex             Ht            5    6.640 s      
[4662] ack_counter.v_ack_counter._assert_2331:precondition1          covered         Ht            5    6.640 s      
[4663] ack_counter.v_ack_counter._assert_2332                        cex             N             1    0.036 s      
[4664] ack_counter.v_ack_counter._assert_2332:precondition1          covered         PRE           1    0.000 s      
[4665] ack_counter.v_ack_counter._assert_2333                        cex             Ht            5    6.479 s      
[4666] ack_counter.v_ack_counter._assert_2333:precondition1          covered         Ht            5    6.479 s      
[4667] ack_counter.v_ack_counter._assert_2334                        cex             Ht            5    6.479 s      
[4668] ack_counter.v_ack_counter._assert_2334:precondition1          covered         Ht            5    6.479 s      
[4669] ack_counter.v_ack_counter._assert_2335                        cex             Ht            2    1.857 s      
[4670] ack_counter.v_ack_counter._assert_2335:precondition1          covered         Ht            2    1.857 s      
[4671] ack_counter.v_ack_counter._assert_2336                        proven          PRE    Infinite    0.000 s      
[4672] ack_counter.v_ack_counter._assert_2336:precondition1          unreachable     PRE    Infinite    0.000 s      
[4673] ack_counter.v_ack_counter._assert_2337                        cex             Ht            5    6.658 s      
[4674] ack_counter.v_ack_counter._assert_2337:precondition1          covered         Ht            5    6.658 s      
[4675] ack_counter.v_ack_counter._assert_2338                        cex             Bm          336    139.028 s    
[4676] ack_counter.v_ack_counter._assert_2338:precondition1          covered         Bm          336    139.028 s    
[4677] ack_counter.v_ack_counter._assert_2339                        cex             Ht            5    7.022 s      
[4678] ack_counter.v_ack_counter._assert_2339:precondition1          covered         Ht            5    7.022 s      
[4679] ack_counter.v_ack_counter._assert_2340                        cex             Bm          434    201.913 s    
[4680] ack_counter.v_ack_counter._assert_2340:precondition1          covered         Bm          434    201.913 s    
[4681] ack_counter.v_ack_counter._assert_2341                        cex             Ht            2    1.857 s      
[4682] ack_counter.v_ack_counter._assert_2341:precondition1          covered         Ht            2    1.857 s      
[4683] ack_counter.v_ack_counter._assert_2342                        cex             Bm          448    207.767 s    
[4684] ack_counter.v_ack_counter._assert_2342:precondition1          covered         Bm          448    207.767 s    
[4685] ack_counter.v_ack_counter._assert_2343                        cex             Ht            5    6.640 s      
[4686] ack_counter.v_ack_counter._assert_2343:precondition1          covered         Ht            5    6.640 s      
[4687] ack_counter.v_ack_counter._assert_2344                        cex             Ht            5    6.640 s      
[4688] ack_counter.v_ack_counter._assert_2344:precondition1          covered         Ht            5    6.640 s      
[4689] ack_counter.v_ack_counter._assert_2345                        cex             Bm          423    190.487 s    
[4690] ack_counter.v_ack_counter._assert_2345:precondition1          covered         Bm          423    190.487 s    
[4691] ack_counter.v_ack_counter._assert_2346                        cex             J      629 - 802   60.969 s     
[4692] ack_counter.v_ack_counter._assert_2346:precondition1          covered         J      507 - 699   16.325 s     
[4693] ack_counter.v_ack_counter._assert_2347                        proven          Hp     Infinite    2.971 s      
[4694] ack_counter.v_ack_counter._assert_2347:precondition1          covered         J      695 - 868   80.272 s     
[4695] ack_counter.v_ack_counter._assert_2348                        cex             Bm          335    136.626 s    
[4696] ack_counter.v_ack_counter._assert_2348:precondition1          covered         Bm          335    136.626 s    
[4697] ack_counter.v_ack_counter._assert_2349                        cex             Ht            1    0.835 s      
[4698] ack_counter.v_ack_counter._assert_2349:precondition1          covered         Ht            1    0.835 s      
[4699] ack_counter.v_ack_counter._assert_2350                        cex             Ht            1    0.850 s      
[4700] ack_counter.v_ack_counter._assert_2350:precondition1          covered         Ht            1    0.850 s      
[4701] ack_counter.v_ack_counter._assert_2351                        cex             Ht            2    2.004 s      
[4702] ack_counter.v_ack_counter._assert_2351:precondition1          covered         Ht            2    2.004 s      
[4703] ack_counter.v_ack_counter._assert_2352                        cex             Ht            1    0.866 s      
[4704] ack_counter.v_ack_counter._assert_2352:precondition1          covered         Ht            1    0.866 s      
[4705] ack_counter.v_ack_counter._assert_2353                        cex             J      629 - 802   60.679 s     
[4706] ack_counter.v_ack_counter._assert_2353:precondition1          covered         J      506 - 690   15.282 s     
[4707] ack_counter.v_ack_counter._assert_2354                        cex             Bm          334    135.016 s    
[4708] ack_counter.v_ack_counter._assert_2354:precondition1          covered         Bm          334    135.016 s    
[4709] ack_counter.v_ack_counter._assert_2355                        cex             Ht            4    4.262 s      
[4710] ack_counter.v_ack_counter._assert_2355:precondition1          covered         Ht            4    4.262 s      
[4711] ack_counter.v_ack_counter._assert_2356                        cex             Ht            3    2.728 s      
[4712] ack_counter.v_ack_counter._assert_2356:precondition1          covered         Ht            3    2.728 s      
[4713] ack_counter.v_ack_counter._assert_2357                        cex             Ht            3    2.751 s      
[4714] ack_counter.v_ack_counter._assert_2357:precondition1          covered         Ht            3    2.751 s      
[4715] ack_counter.v_ack_counter._assert_2358                        cex             Ht            3    2.711 s      
[4716] ack_counter.v_ack_counter._assert_2358:precondition1          covered         Ht            3    2.711 s      
[4717] ack_counter.v_ack_counter._assert_2359                        cex             Ht            4    4.262 s      
[4718] ack_counter.v_ack_counter._assert_2359:precondition1          covered         Ht            4    4.262 s      
[4719] ack_counter.v_ack_counter._assert_2360                        cex             Ht            4    4.262 s      
[4720] ack_counter.v_ack_counter._assert_2360:precondition1          covered         Ht            4    4.262 s      
[4721] ack_counter.v_ack_counter._assert_2361                        cex             J      629 - 802   60.969 s     
[4722] ack_counter.v_ack_counter._assert_2361:precondition1          covered         J      507 - 699   16.325 s     
[4723] ack_counter.v_ack_counter._assert_2362                        cex             Ht            4    4.295 s      
[4724] ack_counter.v_ack_counter._assert_2362:precondition1          covered         Ht            4    4.295 s      
[4725] ack_counter.v_ack_counter._assert_2363                        cex             Ht            5    7.045 s      
[4726] ack_counter.v_ack_counter._assert_2363:precondition1          covered         Ht            5    7.045 s      
[4727] ack_counter.v_ack_counter._assert_2364                        cex             Ht            5    6.640 s      
[4728] ack_counter.v_ack_counter._assert_2364:precondition1          covered         Ht            5    6.640 s      
[4729] ack_counter.v_ack_counter._assert_2365                        proven          Hp     Infinite    2.972 s      
[4730] ack_counter.v_ack_counter._assert_2365:precondition1          covered         J      503 - 580   6.772 s      
[4731] ack_counter.v_ack_counter._assert_2366                        cex             Bm          333    133.098 s    
[4732] ack_counter.v_ack_counter._assert_2366:precondition1          covered         Bm          333    133.098 s    
[4733] ack_counter.v_ack_counter._assert_2367                        cex             Ht            1    0.886 s      
[4734] ack_counter.v_ack_counter._assert_2367:precondition1          covered         Ht            1    0.886 s      
[4735] ack_counter.v_ack_counter._assert_2368                        cex             Ht            3    2.711 s      
[4736] ack_counter.v_ack_counter._assert_2368:precondition1          covered         Ht            3    2.711 s      
[4737] ack_counter.v_ack_counter._assert_2369                        cex             Ht            2    1.857 s      
[4738] ack_counter.v_ack_counter._assert_2369:precondition1          covered         Ht            2    1.857 s      
[4739] ack_counter.v_ack_counter._assert_2370                        cex             Ht            3    2.768 s      
[4740] ack_counter.v_ack_counter._assert_2370:precondition1          covered         Ht            3    2.768 s      
[4741] ack_counter.v_ack_counter._assert_2371                        cex             Ht            3    2.728 s      
[4742] ack_counter.v_ack_counter._assert_2371:precondition1          covered         Ht            3    2.728 s      
[4743] ack_counter.v_ack_counter._assert_2372                        cex             Ht            3    2.799 s      
[4744] ack_counter.v_ack_counter._assert_2372:precondition1          covered         Ht            3    2.799 s      
[4745] ack_counter.v_ack_counter._assert_2373                        cex             Ht            3    2.799 s      
[4746] ack_counter.v_ack_counter._assert_2373:precondition1          covered         Ht            3    2.799 s      
[4747] ack_counter.v_ack_counter._assert_2374                        proven          Hp     Infinite    2.972 s      
[4748] ack_counter.v_ack_counter._assert_2374:precondition1          covered         J      862 - 941   119.914 s    
[4749] ack_counter.v_ack_counter._assert_2375                        cex             Ht            3    2.751 s      
[4750] ack_counter.v_ack_counter._assert_2375:precondition1          covered         Ht            3    2.751 s      
[4751] ack_counter.v_ack_counter._assert_2376                        proven          Hp     Infinite    2.972 s      
[4752] ack_counter.v_ack_counter._assert_2376:precondition1          covered         Ht          974    465.205 s    
[4753] ack_counter.v_ack_counter._assert_2377                        cex             Ht            3    2.816 s      
[4754] ack_counter.v_ack_counter._assert_2377:precondition1          covered         Ht            3    2.816 s      
[4755] ack_counter.v_ack_counter._assert_2378                        cex             Ht            1    0.902 s      
[4756] ack_counter.v_ack_counter._assert_2378:precondition1          covered         Ht            1    0.902 s      
[4757] ack_counter.v_ack_counter._assert_2379                        cex             Ht            1    0.918 s      
[4758] ack_counter.v_ack_counter._assert_2379:precondition1          covered         Ht            1    0.918 s      
[4759] ack_counter.v_ack_counter._assert_2380                        cex             Ht            1    0.934 s      
[4760] ack_counter.v_ack_counter._assert_2380:precondition1          covered         Ht            1    0.934 s      
[4761] ack_counter.v_ack_counter._assert_2381                        cex             Ht            1    0.950 s      
[4762] ack_counter.v_ack_counter._assert_2381:precondition1          covered         Ht            1    0.950 s      
[4763] ack_counter.v_ack_counter._assert_2382                        cex             Ht            1    0.971 s      
[4764] ack_counter.v_ack_counter._assert_2382:precondition1          covered         Ht            1    0.971 s      
[4765] ack_counter.v_ack_counter._assert_2383                        cex             Ht            1    0.987 s      
[4766] ack_counter.v_ack_counter._assert_2383:precondition1          covered         Ht            1    0.987 s      
[4767] ack_counter.v_ack_counter._assert_2384                        cex             Ht            1    1.002 s      
[4768] ack_counter.v_ack_counter._assert_2384:precondition1          covered         Ht            1    1.002 s      
[4769] ack_counter.v_ack_counter._assert_2385                        cex             Ht            1    1.018 s      
[4770] ack_counter.v_ack_counter._assert_2385:precondition1          covered         Ht            1    1.018 s      
[4771] ack_counter.v_ack_counter._assert_2386                        cex             Ht            1    1.034 s      
[4772] ack_counter.v_ack_counter._assert_2386:precondition1          covered         Ht            1    1.034 s      
[4773] ack_counter.v_ack_counter._assert_2387                        cex             Ht            1    1.053 s      
[4774] ack_counter.v_ack_counter._assert_2387:precondition1          covered         Ht            1    1.053 s      
[4775] ack_counter.v_ack_counter._assert_2388                        cex             Ht            1    1.069 s      
[4776] ack_counter.v_ack_counter._assert_2388:precondition1          covered         Ht            1    1.069 s      
[4777] ack_counter.v_ack_counter._assert_2389                        proven          Hp     Infinite    2.972 s      
[4778] ack_counter.v_ack_counter._assert_2389:precondition1          covered         J      699 - 870   81.197 s     
[4779] ack_counter.v_ack_counter._assert_2390                        cex             Ht            1    1.086 s      
[4780] ack_counter.v_ack_counter._assert_2390:precondition1          covered         Ht            1    1.086 s      
[4781] ack_counter.v_ack_counter._assert_2391                        cex             Ht            1    0.804 s      
[4782] ack_counter.v_ack_counter._assert_2391:precondition1          covered         Ht            1    0.804 s      
[4783] ack_counter.v_ack_counter._assert_2392                        cex             Ht            1    1.102 s      
[4784] ack_counter.v_ack_counter._assert_2392:precondition1          covered         Ht            1    1.102 s      
[4785] ack_counter.v_ack_counter._assert_2393                        cex             Ht            1    1.117 s      
[4786] ack_counter.v_ack_counter._assert_2393:precondition1          covered         Ht            1    1.117 s      
[4787] ack_counter.v_ack_counter._assert_2394                        cex             Ht            1    1.137 s      
[4788] ack_counter.v_ack_counter._assert_2394:precondition1          covered         Ht            1    1.137 s      
[4789] ack_counter.v_ack_counter._assert_2395                        cex             Ht            1    1.152 s      
[4790] ack_counter.v_ack_counter._assert_2395:precondition1          covered         Ht            1    1.152 s      
[4791] ack_counter.v_ack_counter._assert_2396                        cex             Ht            1    1.166 s      
[4792] ack_counter.v_ack_counter._assert_2396:precondition1          covered         Ht            1    1.166 s      
[4793] ack_counter.v_ack_counter._assert_2397                        cex             Ht            1    1.181 s      
[4794] ack_counter.v_ack_counter._assert_2397:precondition1          covered         Ht            1    1.181 s      
[4795] ack_counter.v_ack_counter._assert_2398                        cex             Ht            5    7.060 s      
[4796] ack_counter.v_ack_counter._assert_2398:precondition1          covered         Ht            5    7.060 s      
[4797] ack_counter.v_ack_counter._assert_2399                        cex             Ht            5    6.033 s      
[4798] ack_counter.v_ack_counter._assert_2399:precondition1          covered         Ht            5    6.033 s      
[4799] ack_counter.v_ack_counter._assert_2400                        cex             Ht            3    2.839 s      
[4800] ack_counter.v_ack_counter._assert_2400:precondition1          covered         Ht            3    2.839 s      
[4801] ack_counter.v_ack_counter._assert_2401                        cex             Ht            4    4.228 s      
[4802] ack_counter.v_ack_counter._assert_2401:precondition1          covered         Ht            4    4.228 s      
[4803] ack_counter.v_ack_counter._assert_2402                        cex             Ht            5    6.658 s      
[4804] ack_counter.v_ack_counter._assert_2402:precondition1          covered         Ht            5    6.658 s      
[4805] ack_counter.v_ack_counter._assert_2403                        cex             J      795 - 900   103.992 s    
[4806] ack_counter.v_ack_counter._assert_2403:precondition1          covered         J      795 - 900   103.992 s    
[4807] ack_counter.v_ack_counter._assert_2404                        cex             Ht            5    6.658 s      
[4808] ack_counter.v_ack_counter._assert_2404:precondition1          covered         Ht            5    6.658 s      
[4809] ack_counter.v_ack_counter._assert_2405                        cex             Ht            4    4.315 s      
[4810] ack_counter.v_ack_counter._assert_2405:precondition1          covered         Ht            4    4.315 s      
[4811] ack_counter.v_ack_counter._assert_2406                        cex             Ht            5    7.079 s      
[4812] ack_counter.v_ack_counter._assert_2406:precondition1          covered         Ht            5    7.079 s      
[4813] ack_counter.v_ack_counter._assert_2407                        cex             Ht            5    7.095 s      
[4814] ack_counter.v_ack_counter._assert_2407:precondition1          covered         Ht            5    7.095 s      
[4815] ack_counter.v_ack_counter._assert_2408                        cex             Ht            5    6.658 s      
[4816] ack_counter.v_ack_counter._assert_2408:precondition1          covered         Ht            5    6.658 s      
[4817] ack_counter.v_ack_counter._assert_2409                        cex             Ht            5    6.057 s      
[4818] ack_counter.v_ack_counter._assert_2409:precondition1          covered         Ht            5    6.057 s      
[4819] ack_counter.v_ack_counter._assert_2410                        cex             J      497 - 498   0.901 s      
[4820] ack_counter.v_ack_counter._assert_2410:precondition1          covered         J      497 - 498   0.901 s      
[4821] ack_counter.v_ack_counter._assert_2411                        cex             J           497    0.373 s      
[4822] ack_counter.v_ack_counter._assert_2411:precondition1          covered         J           497    0.373 s      
[4823] ack_counter.v_ack_counter._assert_2412                        cex             Bm          497    240.086 s    
[4824] ack_counter.v_ack_counter._assert_2412:precondition1          covered         Bm          497    240.086 s    
[4825] ack_counter.v_ack_counter._assert_2413                        cex             Ht            5    6.658 s      
[4826] ack_counter.v_ack_counter._assert_2413:precondition1          covered         Ht            5    6.658 s      
[4827] ack_counter.v_ack_counter._assert_2414                        cex             Ht            5    7.095 s      
[4828] ack_counter.v_ack_counter._assert_2414:precondition1          covered         Ht            5    7.095 s      
[4829] ack_counter.v_ack_counter._assert_2415                        cex             Ht            5    7.095 s      
[4830] ack_counter.v_ack_counter._assert_2415:precondition1          covered         Ht            5    7.095 s      
[4831] ack_counter.v_ack_counter._assert_2416                        cex             Ht            5    7.095 s      
[4832] ack_counter.v_ack_counter._assert_2416:precondition1          covered         Ht            5    7.095 s      
[4833] ack_counter.v_ack_counter._assert_2417                        cex             Ht            5    7.079 s      
[4834] ack_counter.v_ack_counter._assert_2417:precondition1          covered         Ht            5    7.079 s      
[4835] ack_counter.v_ack_counter._assert_2418                        cex             Ht            5    6.057 s      
[4836] ack_counter.v_ack_counter._assert_2418:precondition1          covered         Ht            5    6.057 s      
[4837] ack_counter.v_ack_counter._assert_2419                        cex             Ht            5    6.057 s      
[4838] ack_counter.v_ack_counter._assert_2419:precondition1          covered         Ht            5    6.057 s      
[4839] ack_counter.v_ack_counter._assert_2420                        cex             J      796 - 901   104.505 s    
[4840] ack_counter.v_ack_counter._assert_2420:precondition1          covered         J      796 - 901   104.505 s    
[4841] ack_counter.v_ack_counter._assert_2421                        cex             J      796 - 901   104.505 s    
[4842] ack_counter.v_ack_counter._assert_2421:precondition1          covered         J      796 - 901   104.505 s    
[4843] ack_counter.v_ack_counter._assert_2422                        cex             J      685 - 863   76.673 s     
[4844] ack_counter.v_ack_counter._assert_2422:precondition1          covered         J      685 - 863   76.673 s     
[4845] ack_counter.v_ack_counter._assert_2423                        cex             Ht            5    6.057 s      
[4846] ack_counter.v_ack_counter._assert_2423:precondition1          covered         Ht            5    6.057 s      
[4847] ack_counter.v_ack_counter._assert_2424                        cex             J      796 - 901   104.505 s    
[4848] ack_counter.v_ack_counter._assert_2424:precondition1          covered         J      796 - 901   104.505 s    
[4849] ack_counter.v_ack_counter._assert_2425                        cex             Ht            5    7.145 s      
[4850] ack_counter.v_ack_counter._assert_2425:precondition1          covered         Ht            5    7.145 s      
[4851] ack_counter.v_ack_counter._assert_2426                        cex             J      795 - 900   103.992 s    
[4852] ack_counter.v_ack_counter._assert_2426:precondition1          covered         J      795 - 900   103.992 s    
[4853] ack_counter.v_ack_counter._assert_2427                        cex             J      685 - 863   76.673 s     
[4854] ack_counter.v_ack_counter._assert_2427:precondition1          covered         J      685 - 863   76.673 s     
[4855] ack_counter.v_ack_counter._assert_2428                        cex             J      692 - 866   79.311 s     
[4856] ack_counter.v_ack_counter._assert_2428:precondition1          covered         J      692 - 866   79.311 s     
[4857] ack_counter.v_ack_counter._assert_2429                        cex             J      684 - 863   76.460 s     
[4858] ack_counter.v_ack_counter._assert_2429:precondition1          covered         J      684 - 863   76.460 s     
[4859] ack_counter.v_ack_counter._assert_2430                        cex             J      795 - 900   103.992 s    
[4860] ack_counter.v_ack_counter._assert_2430:precondition1          covered         J      795 - 900   103.992 s    
[4861] ack_counter.v_ack_counter._assert_2431                        proven          Hp     Infinite    2.973 s      
[4862] ack_counter.v_ack_counter._assert_2431:precondition1          covered         Ht            1    1.198 s      
[4863] ack_counter.v_ack_counter._assert_2432                        proven          Hp     Infinite    2.973 s      
[4864] ack_counter.v_ack_counter._assert_2432:precondition1          covered         Ht            1    1.223 s      
[4865] ack_counter.v_ack_counter._assert_2433                        proven          PRE    Infinite    0.000 s      
[4866] ack_counter.v_ack_counter._assert_2433:precondition1          unreachable     PRE    Infinite    0.000 s      
[4867] ack_counter.v_ack_counter._assert_2434                        cex             Ht            4    3.361 s      
[4868] ack_counter.v_ack_counter._assert_2434:precondition1          covered         PRE           4    0.000 s      
[4869] ack_counter.v_ack_counter._assert_2435                        cex             N             2    0.036 s      
[4870] ack_counter.v_ack_counter._assert_2435:precondition1          covered         PRE           2    0.000 s      
[4871] ack_counter.v_ack_counter._assert_2436                        cex             N             2    0.019 s      
[4872] ack_counter.v_ack_counter._assert_2436:precondition1          covered         PRE           2    0.000 s      
[4873] ack_counter.v_ack_counter._assert_2437                        proven          PRE    Infinite    0.000 s      
[4874] ack_counter.v_ack_counter._assert_2437:precondition1          unreachable     PRE    Infinite    0.000 s      
[4875] ack_counter.v_ack_counter._assert_2438                        cex             N         2 - 4    0.013 s      
[4876] ack_counter.v_ack_counter._assert_2438:precondition1          covered         PRE           4    0.000 s      
[4877] ack_counter.v_ack_counter._assert_2439                        cex             Ht            3    2.861 s      
[4878] ack_counter.v_ack_counter._assert_2439:precondition1          covered         Ht            3    2.861 s      
[4879] ack_counter.v_ack_counter._assert_2440                        cex             J      796 - 900   104.249 s    
[4880] ack_counter.v_ack_counter._assert_2440:precondition1          covered         J      796 - 900   104.249 s    
[4881] ack_counter.v_ack_counter._assert_2441                        cex             J      795 - 900   103.992 s    
[4882] ack_counter.v_ack_counter._assert_2441:precondition1          covered         J      794 - 900   103.669 s    
[4883] ack_counter.v_ack_counter._assert_2442                        cex             J      796 - 901   104.505 s    
[4884] ack_counter.v_ack_counter._assert_2442:precondition1          covered         J      796 - 901   104.505 s    
[4885] ack_counter.v_ack_counter._assert_2443                        cex             Ht            5    6.057 s      
[4886] ack_counter.v_ack_counter._assert_2443:precondition1          covered         Ht            5    6.057 s      
[4887] ack_counter.v_ack_counter._assert_2444                        cex             Ht            3    3.117 s      
[4888] ack_counter.v_ack_counter._assert_2444:precondition1          covered         Ht            3    3.117 s      
[4889] ack_counter.v_ack_counter._assert_2445                        cex             Ht            5    7.079 s      
[4890] ack_counter.v_ack_counter._assert_2445:precondition1          covered         Ht            5    7.079 s      
[4891] ack_counter.v_ack_counter._assert_2446                        cex             Ht            3    3.117 s      
[4892] ack_counter.v_ack_counter._assert_2446:precondition1          covered         Ht            3    3.117 s      
[4893] ack_counter.v_ack_counter._assert_2447                        cex             J      803 - 904   105.984 s    
[4894] ack_counter.v_ack_counter._assert_2447:precondition1          covered         J      803 - 904   105.984 s    
[4895] ack_counter.v_ack_counter._assert_2448                        cex             Ht            5    6.057 s      
[4896] ack_counter.v_ack_counter._assert_2448:precondition1          covered         Ht            5    6.057 s      
[4897] ack_counter.v_ack_counter._assert_2449                        cex             Ht            5    7.181 s      
[4898] ack_counter.v_ack_counter._assert_2449:precondition1          covered         Ht            5    7.181 s      
[4899] ack_counter.v_ack_counter._assert_2450                        cex             Ht            5    6.347 s      
[4900] ack_counter.v_ack_counter._assert_2450:precondition1          covered         Ht            5    6.347 s      
[4901] ack_counter.v_ack_counter._assert_2451                        cex             Ht            5    7.079 s      
[4902] ack_counter.v_ack_counter._assert_2451:precondition1          covered         Ht            5    7.079 s      
[4903] ack_counter.v_ack_counter._assert_2452                        cex             Ht            3    3.137 s      
[4904] ack_counter.v_ack_counter._assert_2452:precondition1          covered         Ht            3    3.137 s      
[4905] ack_counter.v_ack_counter._assert_2453                        cex             Ht            5    7.198 s      
[4906] ack_counter.v_ack_counter._assert_2453:precondition1          covered         Ht            5    7.198 s      
[4907] ack_counter.v_ack_counter._assert_2454                        cex             Ht            5    6.057 s      
[4908] ack_counter.v_ack_counter._assert_2454:precondition1          covered         Ht            5    6.057 s      
[4909] ack_counter.v_ack_counter._assert_2455                        cex             J      684 - 863   76.460 s     
[4910] ack_counter.v_ack_counter._assert_2455:precondition1          covered         J      684 - 863   76.460 s     
[4911] ack_counter.v_ack_counter._assert_2456                        cex             Ht            5    7.079 s      
[4912] ack_counter.v_ack_counter._assert_2456:precondition1          covered         Ht            5    7.079 s      
[4913] ack_counter.v_ack_counter._assert_2457                        cex             J      803 - 904   105.984 s    
[4914] ack_counter.v_ack_counter._assert_2457:precondition1          covered         J      803 - 904   105.984 s    
[4915] ack_counter.v_ack_counter._assert_2458                        cex             Ht            4    4.595 s      
[4916] ack_counter.v_ack_counter._assert_2458:precondition1          covered         Ht            4    4.595 s      
[4917] ack_counter.v_ack_counter._assert_2459                        cex             Ht            5    7.079 s      
[4918] ack_counter.v_ack_counter._assert_2459:precondition1          covered         Ht            5    7.079 s      
[4919] ack_counter.v_ack_counter._assert_2460                        cex             Bm          972    460.963 s    
[4920] ack_counter.v_ack_counter._assert_2460:precondition1          covered         Bm          972    449.272 s    
[4921] ack_counter.v_ack_counter._assert_2461                        cex             Ht            3    3.117 s      
[4922] ack_counter.v_ack_counter._assert_2461:precondition1          covered         Ht            3    3.117 s      
[4923] ack_counter.v_ack_counter._assert_2462                        cex             Ht            5    7.079 s      
[4924] ack_counter.v_ack_counter._assert_2462:precondition1          covered         Ht            5    7.079 s      
[4925] ack_counter.v_ack_counter._assert_2463                        cex             Ht            4    4.042 s      
[4926] ack_counter.v_ack_counter._assert_2463:precondition1          covered         Ht            4    4.042 s      
[4927] ack_counter.v_ack_counter._assert_2464                        cex             Ht            5    7.224 s      
[4928] ack_counter.v_ack_counter._assert_2464:precondition1          covered         Ht            5    7.224 s      
[4929] ack_counter.v_ack_counter._assert_2465                        cex             Ht            3    3.181 s      
[4930] ack_counter.v_ack_counter._assert_2465:precondition1          covered         Ht            3    3.181 s      
[4931] ack_counter.v_ack_counter._assert_2466                        cex             Ht            5    6.178 s      
[4932] ack_counter.v_ack_counter._assert_2466:precondition1          covered         Ht            5    6.178 s      
[4933] ack_counter.v_ack_counter._assert_2467                        cex             Ht            5    6.178 s      
[4934] ack_counter.v_ack_counter._assert_2467:precondition1          covered         Ht            5    6.178 s      
[4935] ack_counter.v_ack_counter._assert_2468                        cex             J      685 - 863   76.846 s     
[4936] ack_counter.v_ack_counter._assert_2468:precondition1          covered         J      685 - 863   76.846 s     
[4937] ack_counter.v_ack_counter._assert_2469                        cex             Bm          972    457.074 s    
[4938] ack_counter.v_ack_counter._assert_2469:precondition1          covered         Bm          972    448.025 s    
[4939] ack_counter.v_ack_counter._assert_2470                        cex             N         2 - 3    0.012 s      
[4940] ack_counter.v_ack_counter._assert_2470:precondition1          covered         PRE           3    0.000 s      
[4941] ack_counter.v_ack_counter._assert_2471                        cex             N         2 - 3    0.013 s      
[4942] ack_counter.v_ack_counter._assert_2471:precondition1          covered         PRE           3    0.000 s      
[4943] ack_counter.v_ack_counter._assert_2472                        proven          PRE    Infinite    0.000 s      
[4944] ack_counter.v_ack_counter._assert_2472:precondition1          unreachable     PRE    Infinite    0.000 s      
[4945] ack_counter.v_ack_counter._assert_2473                        cex             Bm            4    4.270 s      
[4946] ack_counter.v_ack_counter._assert_2473:precondition1          covered         Bm            4    4.270 s      
[4947] ack_counter.v_ack_counter._assert_2474                        cex             Ht          974    466.403 s    
[4948] ack_counter.v_ack_counter._assert_2474:precondition1          covered         Bm          974    465.989 s    
[4949] ack_counter.v_ack_counter._assert_2475                        cex             Bm          972    457.074 s    
[4950] ack_counter.v_ack_counter._assert_2475:precondition1          covered         Bm          972    448.025 s    
[4951] ack_counter.v_ack_counter._assert_2476                        cex             Ht          972    462.484 s    
[4952] ack_counter.v_ack_counter._assert_2476:precondition1          covered         Bm          972    450.251 s    
[4953] ack_counter.v_ack_counter._assert_2477                        cex             Bm            4    4.508 s      
[4954] ack_counter.v_ack_counter._assert_2477:precondition1          covered         Bm            4    4.508 s      
[4955] ack_counter.v_ack_counter._assert_2478                        cex             Ht          972    462.484 s    
[4956] ack_counter.v_ack_counter._assert_2478:precondition1          covered         Bm          972    450.251 s    
[4957] ack_counter.v_ack_counter._assert_2479                        cex             Ht          972    462.484 s    
[4958] ack_counter.v_ack_counter._assert_2479:precondition1          covered         Ht          972    462.484 s    
[4959] ack_counter.v_ack_counter._assert_2480                        cex             Ht            3    3.212 s      
[4960] ack_counter.v_ack_counter._assert_2480:precondition1          covered         Ht            3    3.212 s      
[4961] ack_counter.v_ack_counter._assert_2481                        cex             Ht            3    2.861 s      
[4962] ack_counter.v_ack_counter._assert_2481:precondition1          covered         Ht            3    2.861 s      
[4963] ack_counter.v_ack_counter._assert_2482                        cex             Ht            3    2.861 s      
[4964] ack_counter.v_ack_counter._assert_2482:precondition1          covered         Ht            3    2.861 s      
[4965] ack_counter.v_ack_counter._assert_2483                        cex             J      685 - 863   76.673 s     
[4966] ack_counter.v_ack_counter._assert_2483:precondition1          covered         J      685 - 863   76.673 s     
[4967] ack_counter.v_ack_counter._assert_2484                        cex             Ht            4    4.636 s      
[4968] ack_counter.v_ack_counter._assert_2484:precondition1          covered         Ht            4    4.636 s      
[4969] ack_counter.v_ack_counter._assert_2485                        cex             Ht            5    7.249 s      
[4970] ack_counter.v_ack_counter._assert_2485:precondition1          covered         Ht            5    7.249 s      
[4971] ack_counter.v_ack_counter._assert_2486                        cex             Ht            5    7.249 s      
[4972] ack_counter.v_ack_counter._assert_2486:precondition1          covered         Ht            5    7.249 s      
[4973] ack_counter.v_ack_counter._assert_2487                        cex             Ht            5    7.249 s      
[4974] ack_counter.v_ack_counter._assert_2487:precondition1          covered         Ht            5    7.249 s      
[4975] ack_counter.v_ack_counter._assert_2488                        cex             Ht            4    4.014 s      
[4976] ack_counter.v_ack_counter._assert_2488:precondition1          covered         Ht            4    4.014 s      
[4977] ack_counter.v_ack_counter._assert_2489                        cex             J      686 - 863   77.050 s     
[4978] ack_counter.v_ack_counter._assert_2489:precondition1          covered         J      686 - 863   77.050 s     
[4979] ack_counter.v_ack_counter._assert_2490                        cex             J      689 - 863   77.640 s     
[4980] ack_counter.v_ack_counter._assert_2490:precondition1          covered         J      689 - 863   77.640 s     
[4981] ack_counter.v_ack_counter._assert_2491                        cex             J      850 - 929   116.154 s    
[4982] ack_counter.v_ack_counter._assert_2491:precondition1          covered         J      850 - 929   116.154 s    
[4983] ack_counter.v_ack_counter._assert_2492                        cex             J      686 - 863   77.050 s     
[4984] ack_counter.v_ack_counter._assert_2492:precondition1          covered         J      686 - 863   77.050 s     
[4985] ack_counter.v_ack_counter._assert_2493                        cex             Bm          972    457.074 s    
[4986] ack_counter.v_ack_counter._assert_2493:precondition1          covered         Bm          972    448.025 s    
[4987] ack_counter.v_ack_counter._assert_2494                        cex             Bm            3    3.107 s      
[4988] ack_counter.v_ack_counter._assert_2494:precondition1          covered         Bm            3    3.107 s      
[4989] ack_counter.v_ack_counter._assert_2495                        cex             Ht            5    7.287 s      
[4990] ack_counter.v_ack_counter._assert_2495:precondition1          covered         Ht            5    7.287 s      
[4991] ack_counter.v_ack_counter._assert_2496                        cex             Ht            5    7.249 s      
[4992] ack_counter.v_ack_counter._assert_2496:precondition1          covered         Ht            5    7.249 s      
[4993] ack_counter.v_ack_counter._assert_2497                        cex             Ht            5    7.317 s      
[4994] ack_counter.v_ack_counter._assert_2497:precondition1          covered         Ht            5    7.317 s      
[4995] ack_counter.v_ack_counter._assert_2498                        cex             Ht            5    7.354 s      
[4996] ack_counter.v_ack_counter._assert_2498:precondition1          covered         Ht            5    7.354 s      
[4997] ack_counter.v_ack_counter._assert_2499                        cex             Ht            5    7.383 s      
[4998] ack_counter.v_ack_counter._assert_2499:precondition1          covered         Ht            5    7.383 s      
[4999] ack_counter.v_ack_counter._assert_2500                        cex             Bm          514    266.439 s    
[5000] ack_counter.v_ack_counter._assert_2500:precondition1          covered         J      501 - 514   3.162 s      
[5001] ack_counter.v_ack_counter._assert_2501                        cex             Ht          549    277.630 s    
[5002] ack_counter.v_ack_counter._assert_2501:precondition1          covered         J      502 - 549   4.630 s      
[5003] ack_counter.v_ack_counter._assert_2502                        cex             Ht            5    7.287 s      
[5004] ack_counter.v_ack_counter._assert_2502:precondition1          covered         Ht            5    7.287 s      
[5005] ack_counter.v_ack_counter._assert_2503                        cex             Ht            5    7.287 s      
[5006] ack_counter.v_ack_counter._assert_2503:precondition1          covered         Ht            5    7.287 s      
[5007] ack_counter.v_ack_counter._assert_2504                        cex             Ht            4    4.666 s      
[5008] ack_counter.v_ack_counter._assert_2504:precondition1          covered         Ht            4    4.666 s      
[5009] ack_counter.v_ack_counter._assert_2505                        cex             Ht            5    7.440 s      
[5010] ack_counter.v_ack_counter._assert_2505:precondition1          covered         Ht            5    7.440 s      
[5011] ack_counter.v_ack_counter._assert_2506                        cex             Ht            3    3.263 s      
[5012] ack_counter.v_ack_counter._assert_2506:precondition1          covered         Ht            3    3.263 s      
[5013] ack_counter.v_ack_counter._assert_2507                        cex             Ht            5    7.475 s      
[5014] ack_counter.v_ack_counter._assert_2507:precondition1          covered         Ht            5    7.475 s      
[5015] ack_counter.v_ack_counter._assert_2508                        cex             Ht            4    4.014 s      
[5016] ack_counter.v_ack_counter._assert_2508:precondition1          covered         Ht            4    4.014 s      
[5017] ack_counter.v_ack_counter._assert_2509                        cex             Ht            4    4.691 s      
[5018] ack_counter.v_ack_counter._assert_2509:precondition1          covered         Ht            4    4.691 s      
[5019] ack_counter.v_ack_counter._assert_2510                        cex             Ht            5    7.509 s      
[5020] ack_counter.v_ack_counter._assert_2510:precondition1          covered         Ht            5    7.509 s      
[5021] ack_counter.v_ack_counter._assert_2511                        cex             Ht            3    2.686 s      
[5022] ack_counter.v_ack_counter._assert_2511:precondition1          covered         Ht            3    2.686 s      
[5023] ack_counter.v_ack_counter._assert_2512                        cex             Ht            5    7.287 s      
[5024] ack_counter.v_ack_counter._assert_2512:precondition1          covered         Ht            5    7.287 s      
[5025] ack_counter.v_ack_counter._assert_2513                        cex             Ht          462    215.600 s    
[5026] ack_counter.v_ack_counter._assert_2513:precondition1          covered         Bm          462    215.503 s    
[5027] ack_counter.v_ack_counter._assert_2514                        cex             J      685 - 863   76.846 s     
[5028] ack_counter.v_ack_counter._assert_2514:precondition1          covered         J      685 - 863   76.846 s     
[5029] ack_counter.v_ack_counter._assert_2515                        cex             J      499 - 505   2.278 s      
[5030] ack_counter.v_ack_counter._assert_2515:precondition1          covered         J      498 - 499   1.192 s      
[5031] ack_counter.v_ack_counter._assert_2516                        cex             Bm          398    171.522 s    
[5032] ack_counter.v_ack_counter._assert_2516:precondition1          covered         Bm          398    170.156 s    
[5033] ack_counter.v_ack_counter._assert_2517                        proven          Mpcustom4  Infinite  93.364 s   
[5034] ack_counter.v_ack_counter._assert_2517:precondition1          covered         PRE           5    0.000 s      
[5035] ack_counter.v_ack_counter._assert_2518                        proven          PRE    Infinite    0.000 s      
[5036] ack_counter.v_ack_counter._assert_2518:precondition1          unreachable     PRE    Infinite    0.000 s      
[5037] ack_counter.v_ack_counter._assert_2519                        cex             Bm          252    79.109 s     
[5038] ack_counter.v_ack_counter._assert_2519:precondition1          covered         Ht            7    8.979 s      
[5039] ack_counter.v_ack_counter._assert_2520                        cex             Bm          252    79.109 s     
[5040] ack_counter.v_ack_counter._assert_2520:precondition1          covered         Ht            7    8.979 s      
[5041] ack_counter.v_ack_counter._assert_2521                        proven          Mpcustom4  Infinite  30.056 s   
[5042] ack_counter.v_ack_counter._assert_2521:precondition1          covered         PRE           2    0.000 s      
[5043] ack_counter.v_ack_counter._assert_2522                        proven          Mpcustom4  Infinite  30.056 s   
[5044] ack_counter.v_ack_counter._assert_2522:precondition1          covered         PRE           3    0.000 s      
[5045] ack_counter.v_ack_counter._assert_2523                        proven          Mpcustom4  Infinite  93.365 s   
[5046] ack_counter.v_ack_counter._assert_2523:precondition1          covered         PRE           4    0.000 s      
[5047] ack_counter.v_ack_counter._assert_2524                        cex             Bm          252    79.109 s     
[5048] ack_counter.v_ack_counter._assert_2524:precondition1          covered         Bm           21    11.343 s     
[5049] ack_counter.v_ack_counter._assert_2525                        cex             Ht            2    2.041 s      
[5050] ack_counter.v_ack_counter._assert_2525:precondition1          covered         Ht            2    2.041 s      
[5051] ack_counter.v_ack_counter._assert_2526                        cex             Bm          252    79.371 s     
[5052] ack_counter.v_ack_counter._assert_2526:precondition1          covered         PRE           1    0.000 s      
[5053] ack_counter.v_ack_counter._assert_2527                        cex             Bm          252    79.623 s     
[5054] ack_counter.v_ack_counter._assert_2527:precondition1          covered         Ht            5    7.536 s      
[5055] ack_counter.v_ack_counter._assert_2528                        cex             Ht            2    1.827 s      
[5056] ack_counter.v_ack_counter._assert_2528:precondition1          covered         Ht            2    1.827 s      
[5057] ack_counter.v_ack_counter._assert_2529                        cex             Ht            2    1.827 s      
[5058] ack_counter.v_ack_counter._assert_2529:precondition1          covered         Ht            2    1.827 s      
[5059] ack_counter.v_ack_counter._assert_2530                        cex             Ht            2    2.065 s      
[5060] ack_counter.v_ack_counter._assert_2530:precondition1          covered         Ht            2    2.065 s      
[5061] ack_counter.v_ack_counter._assert_2531                        cex             Bm            2    2.246 s      
[5062] ack_counter.v_ack_counter._assert_2531:precondition1          covered         Bm            2    2.246 s      
[5063] ack_counter.v_ack_counter._assert_2532                        cex             Ht            4    4.708 s      
[5064] ack_counter.v_ack_counter._assert_2532:precondition1          covered         Ht            4    4.708 s      
[5065] ack_counter.v_ack_counter._assert_2533                        cex             Bm          274    94.587 s     
[5066] ack_counter.v_ack_counter._assert_2533:precondition1          covered         Bm          274    94.587 s     
[5067] ack_counter.v_ack_counter._assert_2534                        cex             Ht          292    100.655 s    
[5068] ack_counter.v_ack_counter._assert_2534:precondition1          covered         Ht          292    100.655 s    
[5069] ack_counter.v_ack_counter._assert_2535                        cex             Bm          394    167.838 s    
[5070] ack_counter.v_ack_counter._assert_2535:precondition1          covered         Bm          394    167.296 s    
[5071] ack_counter.v_ack_counter._assert_2536                        cex             Bm          500    247.494 s    
[5072] ack_counter.v_ack_counter._assert_2536:precondition1          covered         J      498 - 500   1.521 s      
[5073] ack_counter.v_ack_counter._assert_2537                        cex             L        5 - 11    1.841 s      
[5074] ack_counter.v_ack_counter._assert_2537:precondition1          covered         L        5 - 11    1.841 s      
[5075] ack_counter.v_ack_counter._assert_2538                        cex             Bm          252    79.109 s     
[5076] ack_counter.v_ack_counter._assert_2538:precondition1          covered         Ht            5    7.536 s      
[5077] ack_counter.v_ack_counter._assert_2539                        cex             Bm          252    79.109 s     
[5078] ack_counter.v_ack_counter._assert_2539:precondition1          covered         Ht            7    8.979 s      
[5079] ack_counter.v_ack_counter._assert_2540                        cex             Bm          252    79.109 s     
[5080] ack_counter.v_ack_counter._assert_2540:precondition1          covered         Ht            5    7.536 s      
[5081] ack_counter.v_ack_counter._assert_2541                        cex             Ht          252    79.709 s     
[5082] ack_counter.v_ack_counter._assert_2541:precondition1          covered         Ht            5    7.573 s      
[5083] ack_counter.v_ack_counter._assert_2542                        cex             Bm          252    79.109 s     
[5084] ack_counter.v_ack_counter._assert_2542:precondition1          covered         Ht            7    8.979 s      
[5085] ack_counter.v_ack_counter._assert_2543                        proven          Mpcustom4  Infinite  30.198 s   
[5086] ack_counter.v_ack_counter._assert_2543:precondition1          covered         PRE           1    0.000 s      
[5087] ack_counter.v_ack_counter._assert_2544                        cex             Ht           11    9.771 s      
[5088] ack_counter.v_ack_counter._assert_2544:precondition1          covered         Ht           11    9.771 s      
[5089] ack_counter.v_ack_counter._assert_2545                        cex             Bm          252    79.109 s     
[5090] ack_counter.v_ack_counter._assert_2545:precondition1          covered         Ht            5    7.611 s      
[5091] ack_counter.v_ack_counter._assert_2546                        cex             Ht            5    7.647 s      
[5092] ack_counter.v_ack_counter._assert_2546:precondition1          covered         Ht            5    7.647 s      
[5093] ack_counter.v_ack_counter._assert_2547                        cex             Bm          398    171.963 s    
[5094] ack_counter.v_ack_counter._assert_2547:precondition1          covered         Bm          398    169.536 s    
[5095] ack_counter.v_ack_counter._assert_2548                        cex             Bm          252    79.623 s     
[5096] ack_counter.v_ack_counter._assert_2548:precondition1          covered         Ht            5    7.536 s      
[5097] ack_counter.v_ack_counter._assert_2549                        proven          PRE    Infinite    0.000 s      
[5098] ack_counter.v_ack_counter._assert_2549:precondition1          unreachable     PRE    Infinite    0.000 s      
[5099] ack_counter.v_ack_counter._assert_2550                        proven          PRE    Infinite    0.000 s      
[5100] ack_counter.v_ack_counter._assert_2550:precondition1          unreachable     PRE    Infinite    0.000 s      
[5101] ack_counter.v_ack_counter._assert_2551                        cex             Bm          252    80.139 s     
[5102] ack_counter.v_ack_counter._assert_2551:precondition1          covered         Ht            5    7.700 s      
[5103] ack_counter.v_ack_counter._assert_2552                        proven          PRE    Infinite    0.000 s      
[5104] ack_counter.v_ack_counter._assert_2552:precondition1          unreachable     PRE    Infinite    0.000 s      
[5105] ack_counter.v_ack_counter._assert_2553                        proven          Mpcustom4  Infinite  93.636 s   
[5106] ack_counter.v_ack_counter._assert_2553:precondition1          covered         PRE           5    0.000 s      
[5107] ack_counter.v_ack_counter._assert_2554                        proven          Mpcustom4  Infinite  93.636 s   
[5108] ack_counter.v_ack_counter._assert_2554:precondition1          covered         PRE           4    0.000 s      
[5109] ack_counter.v_ack_counter._assert_2555                        proven          Mpcustom4  Infinite  30.398 s   
[5110] ack_counter.v_ack_counter._assert_2555:precondition1          covered         PRE           3    0.000 s      
[5111] ack_counter.v_ack_counter._assert_2556                        proven          Mpcustom4  Infinite  30.398 s   
[5112] ack_counter.v_ack_counter._assert_2556:precondition1          covered         PRE           2    0.000 s      
[5113] ack_counter.v_ack_counter._assert_2557                        cex             Ht          252    79.709 s     
[5114] ack_counter.v_ack_counter._assert_2557:precondition1          covered         Ht            5    7.536 s      
[5115] ack_counter.v_ack_counter._assert_2558                        proven          PRE    Infinite    0.000 s      
[5116] ack_counter.v_ack_counter._assert_2558:precondition1          unreachable     PRE    Infinite    0.000 s      
[5117] ack_counter.v_ack_counter._assert_2559                        cex             Ht           11    9.630 s      
[5118] ack_counter.v_ack_counter._assert_2559:precondition1          covered         Ht           11    9.630 s      
[5119] ack_counter.v_ack_counter._assert_2560                        cex             PRE           1    0.000 s      
[5120] ack_counter.v_ack_counter._assert_2560:precondition1          covered         PRE           1    0.000 s      
[5121] ack_counter.v_ack_counter._assert_2561                        cex             Ht            1    0.031 s      
[5122] ack_counter.v_ack_counter._assert_2561:precondition1          covered         PRE           1    0.000 s      
[5123] ack_counter.v_ack_counter._assert_2562                        cex             Ht           17    10.807 s     
[5124] ack_counter.v_ack_counter._assert_2562:precondition1          covered         Ht           17    10.832 s     
[5125] ack_counter.v_ack_counter._assert_2563                        cex             Ht            5    7.725 s      
[5126] ack_counter.v_ack_counter._assert_2563:precondition1          covered         Ht            5    7.725 s      
[5127] ack_counter.v_ack_counter._assert_2564                        proven          PRE    Infinite    0.000 s      
[5128] ack_counter.v_ack_counter._assert_2564:precondition1          unreachable     PRE    Infinite    0.000 s      
[5129] ack_counter.v_ack_counter._assert_2565                        cex             Ht           17    10.832 s     
[5130] ack_counter.v_ack_counter._assert_2565:precondition1          covered         Ht           17    10.832 s     
[5131] ack_counter.v_ack_counter._assert_2566                        cex             Ht           11    9.630 s      
[5132] ack_counter.v_ack_counter._assert_2566:precondition1          covered         N        4 - 12    0.019 s      
[5133] ack_counter.v_ack_counter._assert_2567                        cex             Ht           11    9.809 s      
[5134] ack_counter.v_ack_counter._assert_2567:precondition1          covered         Ht           11    9.809 s      
[5135] ack_counter.v_ack_counter._assert_2568                        cex             Ht           11    9.630 s      
[5136] ack_counter.v_ack_counter._assert_2568:precondition1          covered         N        4 - 11    0.019 s      
[5137] ack_counter.v_ack_counter._assert_2569                        cex             Ht            5    5.372 s      
[5138] ack_counter.v_ack_counter._assert_2569:precondition1          covered         PRE           5    0.000 s      
[5139] ack_counter.v_ack_counter._assert_2570                        cex             N         2 - 5    0.012 s      
[5140] ack_counter.v_ack_counter._assert_2570:precondition1          covered         PRE           5    0.000 s      
[5141] ack_counter.v_ack_counter._assert_2571                        proven          PRE    Infinite    0.000 s      
[5142] ack_counter.v_ack_counter._assert_2571:precondition1          unreachable     PRE    Infinite    0.000 s      
[5143] ack_counter.v_ack_counter._assert_2572                        proven          PRE    Infinite    0.000 s      
[5144] ack_counter.v_ack_counter._assert_2572:precondition1          unreachable     PRE    Infinite    0.000 s      
[5145] ack_counter.v_ack_counter._assert_2573                        proven          PRE    Infinite    0.000 s      
[5146] ack_counter.v_ack_counter._assert_2573:precondition1          unreachable     PRE    Infinite    0.000 s      
[5147] ack_counter.v_ack_counter._assert_2574                        cex             N             2    0.036 s      
[5148] ack_counter.v_ack_counter._assert_2574:precondition1          covered         PRE           2    0.000 s      
[5149] ack_counter.v_ack_counter._assert_2575                        cex             Ht           11    9.715 s      
[5150] ack_counter.v_ack_counter._assert_2575:precondition1          covered         Ht           11    9.715 s      
[5151] ack_counter.v_ack_counter._assert_2576                        cex             N         2 - 4    0.013 s      
[5152] ack_counter.v_ack_counter._assert_2576:precondition1          covered         PRE           4    0.000 s      
[5153] ack_counter.v_ack_counter._assert_2577                        cex             Ht            4    3.361 s      
[5154] ack_counter.v_ack_counter._assert_2577:precondition1          covered         PRE           4    0.000 s      
[5155] ack_counter.v_ack_counter._assert_2578                        cex             N             2    0.019 s      
[5156] ack_counter.v_ack_counter._assert_2578:precondition1          covered         PRE           2    0.000 s      
[5157] ack_counter.v_ack_counter._assert_2579                        cex             J      694 - 865   79.838 s     
[5158] ack_counter.v_ack_counter._assert_2579:precondition1          covered         J      693 - 866   79.533 s     
[5159] ack_counter.v_ack_counter._assert_2580                        cex             J      685 - 863   76.673 s     
[5160] ack_counter.v_ack_counter._assert_2580:precondition1          covered         J      685 - 863   76.673 s     
[5161] ack_counter.v_ack_counter._assert_2581                        cex             Ht           11    9.715 s      
[5162] ack_counter.v_ack_counter._assert_2581:precondition1          covered         Ht           11    9.715 s      
[5163] ack_counter.v_ack_counter._assert_2582                        cex             J      506 - 690   15.419 s     
[5164] ack_counter.v_ack_counter._assert_2582:precondition1          covered         J      506 - 690   15.419 s     
[5165] ack_counter.v_ack_counter._assert_2583                        cex             Ht            5    7.751 s      
[5166] ack_counter.v_ack_counter._assert_2583:precondition1          covered         Ht            5    7.751 s      
[5167] ack_counter.v_ack_counter._assert_2584                        cex             J      501 - 530   4.005 s      
[5168] ack_counter.v_ack_counter._assert_2584:precondition1          covered         J      501 - 530   4.005 s      
[5169] ack_counter.v_ack_counter._assert_2585                        cex             Bm          400    176.705 s    
[5170] ack_counter.v_ack_counter._assert_2585:precondition1          covered         Bm          400    175.036 s    
[5171] ack_counter.v_ack_counter._assert_2586                        cex             Bm          401    178.316 s    
[5172] ack_counter.v_ack_counter._assert_2586:precondition1          covered         Bm          401    178.316 s    
[5173] ack_counter.v_ack_counter._assert_2587                        cex             J      501 - 517   3.467 s      
[5174] ack_counter.v_ack_counter._assert_2587:precondition1          covered         J      501 - 508   2.846 s      
[5175] ack_counter.v_ack_counter._assert_2588                        cex             Bm          388    164.915 s    
[5176] ack_counter.v_ack_counter._assert_2588:precondition1          covered         Bm          388    164.193 s    
[5177] ack_counter.v_ack_counter._assert_2589                        cex             Ht            5    7.751 s      
[5178] ack_counter.v_ack_counter._assert_2589:precondition1          covered         Ht            5    7.751 s      
[5179] ack_counter.v_ack_counter._assert_2590                        cex             Ht            3    3.293 s      
[5180] ack_counter.v_ack_counter._assert_2590:precondition1          covered         Ht            3    3.293 s      
[5181] ack_counter.v_ack_counter._assert_2591                        cex             Bm          293    101.491 s    
[5182] ack_counter.v_ack_counter._assert_2591:precondition1          covered         Bm          293    101.491 s    
[5183] ack_counter.v_ack_counter._assert_2592                        cex             Ht            4    4.595 s      
[5184] ack_counter.v_ack_counter._assert_2592:precondition1          covered         Ht            4    4.595 s      
[5185] ack_counter.v_ack_counter._assert_2593                        cex             Ht            3    3.293 s      
[5186] ack_counter.v_ack_counter._assert_2593:precondition1          covered         Ht            3    3.293 s      
[5187] ack_counter.v_ack_counter._assert_2594                        cex             Bm          366    155.072 s    
[5188] ack_counter.v_ack_counter._assert_2594:precondition1          covered         Bm          366    155.072 s    
[5189] ack_counter.v_ack_counter._assert_2595                        cex             Ht            8    9.393 s      
[5190] ack_counter.v_ack_counter._assert_2595:precondition1          covered         Ht            8    9.415 s      
[5191] ack_counter.v_ack_counter._assert_2596                        cex             Ht            8    9.415 s      
[5192] ack_counter.v_ack_counter._assert_2596:precondition1          covered         Ht            8    9.415 s      
[5193] ack_counter.v_ack_counter._assert_2597                        cex             J      503 - 574   6.222 s      
[5194] ack_counter.v_ack_counter._assert_2597:precondition1          covered         J      503 - 574   6.222 s      
[5195] ack_counter.v_ack_counter._assert_2598                        cex             J      685 - 863   76.673 s     
[5196] ack_counter.v_ack_counter._assert_2598:precondition1          covered         J      685 - 863   76.673 s     
[5197] ack_counter.v_ack_counter._assert_2599                        cex             J      685 - 863   76.673 s     
[5198] ack_counter.v_ack_counter._assert_2599:precondition1          covered         J      685 - 863   76.673 s     
[5199] ack_counter.v_ack_counter._assert_2600                        cex             Ht          338    140.900 s    
[5200] ack_counter.v_ack_counter._assert_2600:precondition1          covered         Bm          338    141.214 s    
[5201] ack_counter.v_ack_counter._assert_2601                        cex             Ht            3    3.324 s      
[5202] ack_counter.v_ack_counter._assert_2601:precondition1          covered         Ht            3    3.324 s      
[5203] ack_counter.v_ack_counter._assert_2602                        cex             Ht            4    4.729 s      
[5204] ack_counter.v_ack_counter._assert_2602:precondition1          covered         Ht            4    4.729 s      
[5205] ack_counter.v_ack_counter._assert_2603                        cex             J      504 - 605   8.631 s      
[5206] ack_counter.v_ack_counter._assert_2603:precondition1          covered         J      504 - 605   8.631 s      
[5207] ack_counter.v_ack_counter._assert_2604                        cex             Ht            3    3.293 s      
[5208] ack_counter.v_ack_counter._assert_2604:precondition1          covered         Ht            3    3.293 s      
[5209] ack_counter.v_ack_counter._assert_2605                        cex             Ht            4    4.747 s      
[5210] ack_counter.v_ack_counter._assert_2605:precondition1          covered         Ht            4    4.747 s      
[5211] ack_counter.v_ack_counter._assert_2606                        cex             Ht            4    4.042 s      
[5212] ack_counter.v_ack_counter._assert_2606:precondition1          covered         Ht            4    4.042 s      
[5213] ack_counter.v_ack_counter._assert_2607                        cex             Ht            4    4.747 s      
[5214] ack_counter.v_ack_counter._assert_2607:precondition1          covered         Ht            4    4.747 s      
[5215] ack_counter.v_ack_counter._assert_2608                        cex             Ht            4    4.042 s      
[5216] ack_counter.v_ack_counter._assert_2608:precondition1          covered         Ht            4    4.042 s      
[5217] ack_counter.v_ack_counter._assert_2609                        cex             Ht            8    9.415 s      
[5218] ack_counter.v_ack_counter._assert_2609:precondition1          covered         Ht            8    9.415 s      
[5219] ack_counter.v_ack_counter._assert_2610                        cex             Ht            4    4.747 s      
[5220] ack_counter.v_ack_counter._assert_2610:precondition1          covered         Ht            4    4.747 s      
[5221] ack_counter.v_ack_counter._assert_2611                        cex             Ht            5    7.773 s      
[5222] ack_counter.v_ack_counter._assert_2611:precondition1          covered         Ht            5    7.773 s      
[5223] ack_counter.v_ack_counter._assert_2612                        cex             Ht            4    4.747 s      
[5224] ack_counter.v_ack_counter._assert_2612:precondition1          covered         Ht            4    4.747 s      
[5225] ack_counter.v_ack_counter._assert_2613                        cex             Ht            4    4.885 s      
[5226] ack_counter.v_ack_counter._assert_2613:precondition1          covered         Ht            4    4.885 s      
[5227] ack_counter.v_ack_counter._assert_2614                        cex             Ht            4    4.925 s      
[5228] ack_counter.v_ack_counter._assert_2614:precondition1          covered         Ht            4    4.925 s      
[5229] ack_counter.v_ack_counter._assert_2615                        cex             Ht            4    4.954 s      
[5230] ack_counter.v_ack_counter._assert_2615:precondition1          covered         Ht            4    4.954 s      
[5231] ack_counter.v_ack_counter._assert_2616                        cex             J      685 - 863   76.673 s     
[5232] ack_counter.v_ack_counter._assert_2616:precondition1          covered         J      685 - 863   76.673 s     
[5233] ack_counter.v_ack_counter._assert_2617                        cex             Bm          972    457.074 s    
[5234] ack_counter.v_ack_counter._assert_2617:precondition1          covered         Bm          972    448.025 s    
[5235] ack_counter.v_ack_counter._assert_2618                        cex             J      685 - 863   76.673 s     
[5236] ack_counter.v_ack_counter._assert_2618:precondition1          covered         J      685 - 863   76.673 s     
[5237] ack_counter.v_ack_counter._assert_2619                        cex             Bm          972    457.074 s    
[5238] ack_counter.v_ack_counter._assert_2619:precondition1          covered         Bm          972    448.025 s    
[5239] ack_counter.v_ack_counter._assert_2620                        cex             Ht            4    4.042 s      
[5240] ack_counter.v_ack_counter._assert_2620:precondition1          covered         Ht            4    4.042 s      
[5241] ack_counter.v_ack_counter._assert_2621                        cex             Bm          439    203.276 s    
[5242] ack_counter.v_ack_counter._assert_2621:precondition1          covered         Bm          439    203.276 s    
[5243] ack_counter.v_ack_counter._assert_2622                        cex             Bm          439    203.276 s    
[5244] ack_counter.v_ack_counter._assert_2622:precondition1          covered         Bm          439    203.276 s    
[5245] ack_counter.v_ack_counter._assert_2623                        cex             Bm          439    203.276 s    
[5246] ack_counter.v_ack_counter._assert_2623:precondition1          covered         Bm          439    203.276 s    
[5247] ack_counter.v_ack_counter._assert_2624                        cex             Ht            5    7.806 s      
[5248] ack_counter.v_ack_counter._assert_2624:precondition1          covered         Ht            5    7.806 s      
[5249] ack_counter.v_ack_counter._assert_2625                        cex             Bm          439    203.276 s    
[5250] ack_counter.v_ack_counter._assert_2625:precondition1          covered         Bm          439    203.276 s    
[5251] ack_counter.v_ack_counter._assert_2626                        cex             Ht            5    7.806 s      
[5252] ack_counter.v_ack_counter._assert_2626:precondition1          covered         Ht            5    7.806 s      
[5253] ack_counter.v_ack_counter._assert_2627                        cex             Ht            5    6.265 s      
[5254] ack_counter.v_ack_counter._assert_2627:precondition1          covered         Ht            5    6.265 s      
[5255] ack_counter.v_ack_counter._assert_2628                        cex             Ht            5    7.831 s      
[5256] ack_counter.v_ack_counter._assert_2628:precondition1          covered         Ht            5    7.831 s      
[5257] ack_counter.v_ack_counter._assert_2629                        cex             Ht            5    7.852 s      
[5258] ack_counter.v_ack_counter._assert_2629:precondition1          covered         Ht            5    7.852 s      
[5259] ack_counter.v_ack_counter._assert_2630                        cex             Bm           71    17.535 s     
[5260] ack_counter.v_ack_counter._assert_2630:precondition1          covered         Bm           71    17.535 s     
[5261] ack_counter.v_ack_counter._assert_2631                        cex             Bm           71    17.535 s     
[5262] ack_counter.v_ack_counter._assert_2631:precondition1          covered         Bm           71    17.535 s     
[5263] ack_counter.v_ack_counter._assert_2632                        cex             Bm          972    457.074 s    
[5264] ack_counter.v_ack_counter._assert_2632:precondition1          covered         Bm          972    451.517 s    
[5265] ack_counter.v_ack_counter._assert_2633                        cex             Ht            5    6.265 s      
[5266] ack_counter.v_ack_counter._assert_2633:precondition1          covered         Ht            5    6.265 s      
[5267] ack_counter.v_ack_counter._assert_2634                        cex             Ht            5    6.265 s      
[5268] ack_counter.v_ack_counter._assert_2634:precondition1          covered         Ht            5    6.265 s      
[5269] ack_counter.v_ack_counter._assert_2635                        cex             Bm          972    457.074 s    
[5270] ack_counter.v_ack_counter._assert_2635:precondition1          covered         Bm          972    448.025 s    
[5271] ack_counter.v_ack_counter._assert_2636                        cex             Ht            5    7.878 s      
[5272] ack_counter.v_ack_counter._assert_2636:precondition1          covered         Ht            5    7.878 s      
[5273] ack_counter.v_ack_counter._assert_2637                        cex             Ht            4    4.747 s      
[5274] ack_counter.v_ack_counter._assert_2637:precondition1          covered         Ht            4    4.747 s      
[5275] ack_counter.v_ack_counter._assert_2638                        cex             Ht          972    463.971 s    
[5276] ack_counter.v_ack_counter._assert_2638:precondition1          covered         Bm          972    452.869 s    
[5277] ack_counter.v_ack_counter._assert_2639                        cex             Ht          972    463.971 s    
[5278] ack_counter.v_ack_counter._assert_2639:precondition1          covered         Bm          972    452.869 s    
[5279] ack_counter.v_ack_counter._assert_2640                        cex             Ht            4    4.984 s      
[5280] ack_counter.v_ack_counter._assert_2640:precondition1          covered         Ht            4    4.984 s      
[5281] ack_counter.v_ack_counter._assert_2641                        cex             J      686 - 863   77.050 s     
[5282] ack_counter.v_ack_counter._assert_2641:precondition1          covered         J      686 - 863   77.050 s     
[5283] ack_counter.v_ack_counter._assert_2642                        cex             Ht            4    5.012 s      
[5284] ack_counter.v_ack_counter._assert_2642:precondition1          covered         Ht            4    5.012 s      
[5285] ack_counter.v_ack_counter._assert_2643                        cex             Ht            5    7.901 s      
[5286] ack_counter.v_ack_counter._assert_2643:precondition1          covered         Ht            5    7.901 s      
[5287] ack_counter.v_ack_counter._assert_2644                        cex             Ht            5    7.901 s      
[5288] ack_counter.v_ack_counter._assert_2644:precondition1          covered         Ht            5    7.901 s      
[5289] ack_counter.v_ack_counter._assert_2645                        cex             J      686 - 863   77.050 s     
[5290] ack_counter.v_ack_counter._assert_2645:precondition1          covered         J      686 - 863   77.050 s     
[5291] ack_counter.v_ack_counter._assert_2646                        cex             J      500 - 511   3.061 s      
[5292] ack_counter.v_ack_counter._assert_2646:precondition1          covered         J      500 - 511   3.061 s      
[5293] ack_counter.v_ack_counter._assert_2647                        cex             Bm            4    4.538 s      
[5294] ack_counter.v_ack_counter._assert_2647:precondition1          covered         Bm            4    4.538 s      
[5295] ack_counter.v_ack_counter._assert_2648                        cex             J      686 - 863   77.050 s     
[5296] ack_counter.v_ack_counter._assert_2648:precondition1          covered         J      686 - 863   77.050 s     
[5297] ack_counter.v_ack_counter._assert_2649                        cex             Bm          458    214.228 s    
[5298] ack_counter.v_ack_counter._assert_2649:precondition1          covered         Bm          458    214.228 s    
[5299] ack_counter.v_ack_counter._assert_2650                        cex             Ht            5    7.942 s      
[5300] ack_counter.v_ack_counter._assert_2650:precondition1          covered         Ht            5    7.942 s      
[5301] ack_counter.v_ack_counter._assert_2651                        cex             Ht            5    7.725 s      
[5302] ack_counter.v_ack_counter._assert_2651:precondition1          covered         Ht            5    7.725 s      
[5303] ack_counter.v_ack_counter._assert_2652                        cex             Ht            5    7.725 s      
[5304] ack_counter.v_ack_counter._assert_2652:precondition1          covered         Ht            5    7.725 s      
[5305] ack_counter.v_ack_counter._assert_2653                        cex             Ht            5    7.725 s      
[5306] ack_counter.v_ack_counter._assert_2653:precondition1          covered         Ht            5    7.725 s      
[5307] ack_counter.v_ack_counter._assert_2654                        cex             Ht            5    6.347 s      
[5308] ack_counter.v_ack_counter._assert_2654:precondition1          covered         Ht            5    6.347 s      
[5309] ack_counter.v_ack_counter._assert_2655                        cex             Bm          433    199.510 s    
[5310] ack_counter.v_ack_counter._assert_2655:precondition1          covered         Bm          433    199.510 s    
[5311] ack_counter.v_ack_counter._assert_2656                        proven          PRE    Infinite    0.000 s      
[5312] ack_counter.v_ack_counter._assert_2656:precondition1          unreachable     PRE    Infinite    0.000 s      
[5313] ack_counter.v_ack_counter._assert_2657                        cex             N         2 - 3    0.012 s      
[5314] ack_counter.v_ack_counter._assert_2657:precondition1          covered         PRE           3    0.000 s      
[5315] ack_counter.v_ack_counter._assert_2658                        cex             N         2 - 3    0.013 s      
[5316] ack_counter.v_ack_counter._assert_2658:precondition1          covered         PRE           3    0.000 s      
[5317] ack_counter.v_ack_counter._assert_2659                        cex             Ht            1    0.031 s      
[5318] ack_counter.v_ack_counter._assert_2659:precondition1          covered         PRE           1    0.000 s      
[5319] ack_counter.v_ack_counter._assert_2660                        cex             PRE           1    0.000 s      
[5320] ack_counter.v_ack_counter._assert_2660:precondition1          covered         PRE           1    0.000 s      
[5321] ack_counter.v_ack_counter._assert_2661                        proven          PRE    Infinite    0.000 s      
[5322] ack_counter.v_ack_counter._assert_2661:precondition1          unreachable     PRE    Infinite    0.000 s      
[5323] ack_counter.v_ack_counter._assert_2662                        cex             Ht          102    22.702 s     
[5324] ack_counter.v_ack_counter._assert_2662:precondition1          covered         Ht          102    22.702 s     
[5325] ack_counter.v_ack_counter._assert_2663                        cex             Ht            5    5.639 s      
[5326] ack_counter.v_ack_counter._assert_2663:precondition1          covered         Ht            5    5.639 s      
[5327] ack_counter.v_ack_counter._assert_2664                        cex             Bm          332    129.328 s    
[5328] ack_counter.v_ack_counter._assert_2664:precondition1          covered         Ht            5    6.296 s      
[5329] ack_counter.v_ack_counter._assert_2665                        cex             Bm          332    129.328 s    
[5330] ack_counter.v_ack_counter._assert_2665:precondition1          covered         Bm          279    96.493 s     
[5331] ack_counter.v_ack_counter._assert_2666                        cex             Bm          332    129.328 s    
[5332] ack_counter.v_ack_counter._assert_2666:precondition1          covered         Ht            5    6.296 s      
[5333] ack_counter.v_ack_counter._assert_2667                        cex             Bm          332    129.328 s    
[5334] ack_counter.v_ack_counter._assert_2667:precondition1          covered         Bm          279    96.493 s     
[5335] ack_counter.v_ack_counter._assert_2668                        proven          PRE    Infinite    0.000 s      
[5336] ack_counter.v_ack_counter._assert_2668:precondition1          unreachable     PRE    Infinite    0.000 s      
[5337] ack_counter.v_ack_counter._assert_2669                        proven          Mpcustom4  Infinite  31.197 s   
[5338] ack_counter.v_ack_counter._assert_2669:precondition1          covered         PRE           1    0.000 s      
[5339] ack_counter.v_ack_counter._assert_2670                        cex             Bm          332    129.328 s    
[5340] ack_counter.v_ack_counter._assert_2670:precondition1          covered         Ht            4    5.053 s      
[5341] ack_counter.v_ack_counter._assert_2671                        cex             Ht          332    130.912 s    
[5342] ack_counter.v_ack_counter._assert_2671:precondition1          covered         Ht            5    7.966 s      
[5343] ack_counter.v_ack_counter._assert_2672                        cex             Ht          332    130.912 s    
[5344] ack_counter.v_ack_counter._assert_2672:precondition1          covered         Ht            5    7.966 s      
[5345] ack_counter.v_ack_counter._assert_2673                        cex             Ht          332    131.152 s    
[5346] ack_counter.v_ack_counter._assert_2673:precondition1          covered         Ht            5    7.966 s      
[5347] ack_counter.v_ack_counter._assert_2674                        cex             Ht          332    130.912 s    
[5348] ack_counter.v_ack_counter._assert_2674:precondition1          covered         Ht            5    7.966 s      
[5349] ack_counter.v_ack_counter._assert_2675                        proven          PRE    Infinite    0.000 s      
[5350] ack_counter.v_ack_counter._assert_2675:precondition1          unreachable     PRE    Infinite    0.000 s      
[5351] ack_counter.v_ack_counter._assert_2676                        proven          PRE    Infinite    0.000 s      
[5352] ack_counter.v_ack_counter._assert_2676:precondition1          unreachable     PRE    Infinite    0.000 s      
[5353] ack_counter.v_ack_counter._assert_2677                        proven          PRE    Infinite    0.000 s      
[5354] ack_counter.v_ack_counter._assert_2677:precondition1          unreachable     PRE    Infinite    0.000 s      
[5355] ack_counter.v_ack_counter._assert_2678                        proven          Mpcustom4  Infinite  31.225 s   
[5356] ack_counter.v_ack_counter._assert_2678:precondition1          covered         PRE           3    0.000 s      
[5357] ack_counter.v_ack_counter._assert_2679                        proven          Mpcustom4  Infinite  31.225 s   
[5358] ack_counter.v_ack_counter._assert_2679:precondition1          covered         PRE           2    0.000 s      
[5359] ack_counter.v_ack_counter._assert_2680                        proven          PRE    Infinite    0.000 s      
[5360] ack_counter.v_ack_counter._assert_2680:precondition1          unreachable     PRE    Infinite    0.000 s      
[5361] ack_counter.v_ack_counter._assert_2681                        cex             Ht          332    130.912 s    
[5362] ack_counter.v_ack_counter._assert_2681:precondition1          covered         Ht            5    7.991 s      
[5363] ack_counter.v_ack_counter._assert_2682                        cex             Ht          332    130.912 s    
[5364] ack_counter.v_ack_counter._assert_2682:precondition1          covered         Ht            5    7.966 s      
[5365] ack_counter.v_ack_counter._assert_2683                        cex             Ht          332    117.992 s    
[5366] ack_counter.v_ack_counter._assert_2683:precondition1          covered         PRE           1    0.000 s      
[5367] ack_counter.v_ack_counter._assert_2684                        proven          Mpcustom4  Infinite  31.225 s   
[5368] ack_counter.v_ack_counter._assert_2684:precondition1          covered         PRE           2    0.000 s      
[5369] ack_counter.v_ack_counter._assert_2685                        proven          Mpcustom4  Infinite  31.226 s   
[5370] ack_counter.v_ack_counter._assert_2685:precondition1          covered         PRE           4    0.000 s      
[5371] ack_counter.v_ack_counter._assert_2686                        proven          Mpcustom4  Infinite  93.987 s   
[5372] ack_counter.v_ack_counter._assert_2686:precondition1          covered         PRE           5    0.000 s      
[5373] ack_counter.v_ack_counter._assert_2687                        proven          Mpcustom4  Infinite  93.987 s   
[5374] ack_counter.v_ack_counter._assert_2687:precondition1          covered         PRE           5    0.000 s      
[5375] ack_counter.v_ack_counter._assert_2688                        proven          Mpcustom4  Infinite  31.226 s   
[5376] ack_counter.v_ack_counter._assert_2688:precondition1          covered         PRE           4    0.000 s      
[5377] ack_counter.v_ack_counter._assert_2689                        cex             Ht          332    131.442 s    
[5378] ack_counter.v_ack_counter._assert_2689:precondition1          covered         Ht            5    7.966 s      
[5379] ack_counter.v_ack_counter._assert_2690                        proven          Mpcustom4  Infinite  31.274 s   
[5380] ack_counter.v_ack_counter._assert_2690:precondition1          covered         PRE           3    0.000 s      
[5381] ack_counter.v_ack_counter._assert_2691                        cex             Ht            5    8.070 s      
[5382] ack_counter.v_ack_counter._assert_2691:precondition1          covered         Ht            5    8.070 s      
[5383] ack_counter.v_ack_counter._assert_2692                        cex             Ht            5    8.099 s      
[5384] ack_counter.v_ack_counter._assert_2692:precondition1          covered         Ht            5    8.099 s      
[5385] ack_counter.v_ack_counter._assert_2693                        cex             Ht            5    8.099 s      
[5386] ack_counter.v_ack_counter._assert_2693:precondition1          covered         Ht            5    8.099 s      
[5387] ack_counter.v_ack_counter._assert_2694                        cex             Ht            5    8.132 s      
[5388] ack_counter.v_ack_counter._assert_2694:precondition1          covered         Ht            5    8.132 s      
[5389] ack_counter.v_ack_counter._assert_2695                        cex             Ht            5    8.156 s      
[5390] ack_counter.v_ack_counter._assert_2695:precondition1          covered         Ht            5    8.156 s      
[5391] ack_counter.v_ack_counter._assert_2696                        cex             Ht            5    8.070 s      
[5392] ack_counter.v_ack_counter._assert_2696:precondition1          covered         Ht            5    8.070 s      
[5393] ack_counter.v_ack_counter._assert_2697                        cex             J      501 - 516   3.271 s      
[5394] ack_counter.v_ack_counter._assert_2697:precondition1          covered         J      501 - 516   3.271 s      
[5395] ack_counter.v_ack_counter._assert_2698                        cex             J      501 - 516   3.271 s      
[5396] ack_counter.v_ack_counter._assert_2698:precondition1          covered         J      501 - 516   3.271 s      
[5397] ack_counter.v_ack_counter._assert_2699                        cex             J      501 - 516   3.271 s      
[5398] ack_counter.v_ack_counter._assert_2699:precondition1          covered         J      501 - 516   3.271 s      
[5399] ack_counter.v_ack_counter._assert_2700                        cex             Ht            5    8.070 s      
[5400] ack_counter.v_ack_counter._assert_2700:precondition1          covered         Ht            5    8.070 s      
[5401] ack_counter.v_ack_counter._assert_2701                        cex             Ht            5    8.070 s      
[5402] ack_counter.v_ack_counter._assert_2701:precondition1          covered         Ht            5    8.070 s      
[5403] ack_counter.v_ack_counter._assert_2702                        cex             Ht            5    8.070 s      
[5404] ack_counter.v_ack_counter._assert_2702:precondition1          covered         Ht            5    8.070 s      
[5405] ack_counter.v_ack_counter._assert_2703                        cex             Ht            5    8.179 s      
[5406] ack_counter.v_ack_counter._assert_2703:precondition1          covered         Ht            5    8.179 s      
[5407] ack_counter.v_ack_counter._assert_2704                        cex             Ht            5    8.179 s      
[5408] ack_counter.v_ack_counter._assert_2704:precondition1          covered         Ht            5    8.179 s      
[5409] ack_counter.v_ack_counter._assert_2705                        cex             Ht            5    8.203 s      
[5410] ack_counter.v_ack_counter._assert_2705:precondition1          covered         Ht            5    8.203 s      
[5411] ack_counter.v_ack_counter._assert_2706                        cex             Ht            5    8.203 s      
[5412] ack_counter.v_ack_counter._assert_2706:precondition1          covered         Ht            5    8.203 s      
[5413] ack_counter.v_ack_counter._assert_2707                        cex             Ht            5    8.203 s      
[5414] ack_counter.v_ack_counter._assert_2707:precondition1          covered         Ht            5    8.203 s      
[5415] ack_counter.v_ack_counter._assert_2708                        cex             Ht            5    8.070 s      
[5416] ack_counter.v_ack_counter._assert_2708:precondition1          covered         Ht            5    8.070 s      
[5417] ack_counter.v_ack_counter._assert_2709                        cex             Ht            5    7.725 s      
[5418] ack_counter.v_ack_counter._assert_2709:precondition1          covered         Ht            5    7.725 s      
[5419] ack_counter.v_ack_counter._assert_2710                        cex             Bm          433    199.982 s    
[5420] ack_counter.v_ack_counter._assert_2710:precondition1          covered         Bm          433    199.982 s    
[5421] ack_counter.v_ack_counter._assert_2711                        cex             Ht            5    7.725 s      
[5422] ack_counter.v_ack_counter._assert_2711:precondition1          covered         Ht            5    7.725 s      
[5423] ack_counter.v_ack_counter._assert_2712                        cex             Bm          433    199.982 s    
[5424] ack_counter.v_ack_counter._assert_2712:precondition1          covered         Bm          433    199.982 s    
[5425] ack_counter.v_ack_counter._assert_2713                        cex             Bm          497    232.408 s    
[5426] ack_counter.v_ack_counter._assert_2713:precondition1          covered         Bm          497    232.408 s    
[5427] ack_counter.v_ack_counter._assert_2714                        cex             Bm          497    240.086 s    
[5428] ack_counter.v_ack_counter._assert_2714:precondition1          covered         Bm          497    240.086 s    
[5429] ack_counter.v_ack_counter._assert_2715                        cex             J           497    0.373 s      
[5430] ack_counter.v_ack_counter._assert_2715:precondition1          covered         J           497    0.373 s      
[5431] ack_counter.v_ack_counter._assert_2716                        cex             J      497 - 498   1.109 s      
[5432] ack_counter.v_ack_counter._assert_2716:precondition1          covered         J      497 - 498   1.109 s      
[5433] ack_counter.v_ack_counter._assert_2717                        cex             J           497    0.373 s      
[5434] ack_counter.v_ack_counter._assert_2717:precondition1          covered         J           497    0.373 s      
[5435] ack_counter.v_ack_counter._assert_2718                        cex             Bm          433    199.982 s    
[5436] ack_counter.v_ack_counter._assert_2718:precondition1          covered         Bm          433    199.982 s    
[5437] ack_counter.v_ack_counter._assert_2719                        cex             Bm          433    199.982 s    
[5438] ack_counter.v_ack_counter._assert_2719:precondition1          covered         Bm          433    199.982 s    
[5439] ack_counter.v_ack_counter._assert_2720                        cex             Ht            4    5.081 s      
[5440] ack_counter.v_ack_counter._assert_2720:precondition1          covered         Ht            4    5.081 s      
[5441] ack_counter.v_ack_counter._assert_2721                        cex             Bm            4    4.538 s      
[5442] ack_counter.v_ack_counter._assert_2721:precondition1          covered         Bm            4    4.538 s      
[5443] ack_counter.v_ack_counter._assert_2722                        cex             N             2    0.036 s      
[5444] ack_counter.v_ack_counter._assert_2722:precondition1          covered         PRE           2    0.000 s      
[5445] ack_counter.v_ack_counter._assert_2723                        cex             Ht            4    3.361 s      
[5446] ack_counter.v_ack_counter._assert_2723:precondition1          covered         PRE           4    0.000 s      
[5447] ack_counter.v_ack_counter._assert_2724                        cex             Ht            5    5.372 s      
[5448] ack_counter.v_ack_counter._assert_2724:precondition1          covered         PRE           5    0.000 s      
[5449] ack_counter.v_ack_counter._assert_2725                        proven          PRE    Infinite    0.000 s      
[5450] ack_counter.v_ack_counter._assert_2725:precondition1          unreachable     PRE    Infinite    0.000 s      
[5451] ack_counter.v_ack_counter._assert_2726                        proven          PRE    Infinite    0.000 s      
[5452] ack_counter.v_ack_counter._assert_2726:precondition1          unreachable     PRE    Infinite    0.000 s      
[5453] ack_counter.v_ack_counter._assert_2727                        proven          PRE    Infinite    0.000 s      
[5454] ack_counter.v_ack_counter._assert_2727:precondition1          unreachable     PRE    Infinite    0.000 s      
[5455] ack_counter.v_ack_counter._assert_2728                        cex             Bm            4    4.562 s      
[5456] ack_counter.v_ack_counter._assert_2728:precondition1          covered         Bm            4    4.562 s      
[5457] ack_counter.v_ack_counter._assert_2729                        cex             N         2 - 5    0.012 s      
[5458] ack_counter.v_ack_counter._assert_2729:precondition1          covered         PRE           5    0.000 s      
[5459] ack_counter.v_ack_counter._assert_2730                        cex             N         2 - 4    0.013 s      
[5460] ack_counter.v_ack_counter._assert_2730:precondition1          covered         PRE           4    0.000 s      
[5461] ack_counter.v_ack_counter._assert_2731                        cex             N             2    0.019 s      
[5462] ack_counter.v_ack_counter._assert_2731:precondition1          covered         PRE           2    0.000 s      
[5463] ack_counter.v_ack_counter._assert_2732                        cex             J      689 - 863   77.640 s     
[5464] ack_counter.v_ack_counter._assert_2732:precondition1          covered         J      689 - 863   77.640 s     
[5465] ack_counter.v_ack_counter._assert_2733                        cex             J      685 - 863   76.460 s     
[5466] ack_counter.v_ack_counter._assert_2733:precondition1          covered         J      685 - 863   76.460 s     
[5467] ack_counter.v_ack_counter._assert_2734                        cex             J      705 - 875   82.793 s     
[5468] ack_counter.v_ack_counter._assert_2734:precondition1          covered         J      705 - 875   82.793 s     
[5469] ack_counter.v_ack_counter._assert_2735                        cex             J      850 - 929   116.154 s    
[5470] ack_counter.v_ack_counter._assert_2735:precondition1          covered         J      850 - 929   116.154 s    
[5471] ack_counter.v_ack_counter._assert_2736                        cex             J      852 - 930   116.483 s    
[5472] ack_counter.v_ack_counter._assert_2736:precondition1          covered         J      852 - 930   116.483 s    
[5473] ack_counter.v_ack_counter._assert_2737                        cex             Bm            4    4.610 s      
[5474] ack_counter.v_ack_counter._assert_2737:precondition1          covered         Bm            4    4.610 s      
[5475] ack_counter.v_ack_counter._assert_2738                        cex             Bm            4    4.905 s      
[5476] ack_counter.v_ack_counter._assert_2738:precondition1          covered         Bm            4    4.905 s      
[5477] ack_counter.v_ack_counter._assert_2739                        cex             Bm            4    4.927 s      
[5478] ack_counter.v_ack_counter._assert_2739:precondition1          covered         Bm            4    4.927 s      
[5479] ack_counter.v_ack_counter._assert_2740                        cex             Ht          988    469.046 s    
[5480] ack_counter.v_ack_counter._assert_2740:precondition1          covered         Ht          988    470.814 s    
[5481] ack_counter.v_ack_counter._assert_2741                        cex             U2          988    226.715 s    
[5482] ack_counter.v_ack_counter._assert_2741:precondition1          covered         U2          988    226.715 s    
[5483] ack_counter.v_ack_counter._assert_2742                        cex             J      696 - 866   80.743 s     
[5484] ack_counter.v_ack_counter._assert_2742:precondition1          covered         J      696 - 868   80.548 s     
[5485] ack_counter.v_ack_counter._assert_2743                        cex             Ht          988    470.814 s    
[5486] ack_counter.v_ack_counter._assert_2743:precondition1          covered         Ht          988    470.814 s    
[5487] ack_counter.v_ack_counter._assert_2744                        cex             Ht            4    5.108 s      
[5488] ack_counter.v_ack_counter._assert_2744:precondition1          covered         Ht            4    5.108 s      
[5489] ack_counter.v_ack_counter._assert_2745                        cex             Ht          988    470.814 s    
[5490] ack_counter.v_ack_counter._assert_2745:precondition1          covered         Ht          988    470.814 s    
[5491] ack_counter.v_ack_counter._assert_2746                        cex             J      691 - 863   78.549 s     
[5492] ack_counter.v_ack_counter._assert_2746:precondition1          covered         J      691 - 863   78.549 s     
[5493] ack_counter.v_ack_counter._assert_2747                        cex             Bm          433    199.982 s    
[5494] ack_counter.v_ack_counter._assert_2747:precondition1          covered         Bm          433    199.982 s    
[5495] ack_counter.v_ack_counter._assert_2748                        cex             Bm          433    199.982 s    
[5496] ack_counter.v_ack_counter._assert_2748:precondition1          covered         Bm          433    199.982 s    
[5497] ack_counter.v_ack_counter._assert_2749                        cex             Bm          433    199.982 s    
[5498] ack_counter.v_ack_counter._assert_2749:precondition1          covered         Bm          433    199.982 s    
[5499] ack_counter.v_ack_counter._assert_2750                        cex             Bm          433    199.982 s    
[5500] ack_counter.v_ack_counter._assert_2750:precondition1          covered         Bm          433    199.982 s    
[5501] ack_counter.v_ack_counter._assert_2751                        cex             Bm          433    199.982 s    
[5502] ack_counter.v_ack_counter._assert_2751:precondition1          covered         Bm          433    199.982 s    
[5503] ack_counter.v_ack_counter._assert_2752                        cex             J      689 - 863   77.807 s     
[5504] ack_counter.v_ack_counter._assert_2752:precondition1          covered         J      689 - 863   77.807 s     
[5505] ack_counter.v_ack_counter._assert_2753                        cex             Bm          433    200.580 s    
[5506] ack_counter.v_ack_counter._assert_2753:precondition1          covered         Bm          433    200.580 s    
[5507] ack_counter.v_ack_counter._assert_2754                        cex             Bm          433    201.090 s    
[5508] ack_counter.v_ack_counter._assert_2754:precondition1          covered         Bm          433    201.090 s    
[5509] ack_counter.v_ack_counter._assert_2755                        cex             Ht          433    200.210 s    
[5510] ack_counter.v_ack_counter._assert_2755:precondition1          covered         Ht          433    200.210 s    
[5511] ack_counter.v_ack_counter._assert_2756                        cex             Ht          433    200.210 s    
[5512] ack_counter.v_ack_counter._assert_2756:precondition1          covered         Ht          433    200.210 s    
[5513] ack_counter.v_ack_counter._assert_2757                        cex             Ht            4    5.149 s      
[5514] ack_counter.v_ack_counter._assert_2757:precondition1          covered         Ht            4    5.149 s      
[5515] ack_counter.v_ack_counter._assert_2758                        cex             Ht          433    200.210 s    
[5516] ack_counter.v_ack_counter._assert_2758:precondition1          covered         Ht          433    200.210 s    
[5517] ack_counter.v_ack_counter._assert_2759                        cex             Bm          433    199.982 s    
[5518] ack_counter.v_ack_counter._assert_2759:precondition1          covered         Bm          433    199.982 s    
[5519] ack_counter.v_ack_counter._assert_2760                        cex             J           497    0.646 s      
[5520] ack_counter.v_ack_counter._assert_2760:precondition1          covered         J           497    0.646 s      
[5521] ack_counter.v_ack_counter._assert_2761                        cex             Ht          433    200.210 s    
[5522] ack_counter.v_ack_counter._assert_2761:precondition1          covered         Ht          433    200.210 s    
[5523] ack_counter.v_ack_counter._assert_2762                        cex             J      691 - 863   78.549 s     
[5524] ack_counter.v_ack_counter._assert_2762:precondition1          covered         J      691 - 863   78.549 s     
[5525] ack_counter.v_ack_counter._assert_2763                        cex             Bm          497    240.086 s    
[5526] ack_counter.v_ack_counter._assert_2763:precondition1          covered         Bm          497    240.086 s    
[5527] ack_counter.v_ack_counter._assert_2764                        cex             Ht          433    200.210 s    
[5528] ack_counter.v_ack_counter._assert_2764:precondition1          covered         Ht          433    200.210 s    
[5529] ack_counter.v_ack_counter._assert_2765                        cex             J      497 - 499   1.276 s      
[5530] ack_counter.v_ack_counter._assert_2765:precondition1          covered         J      497 - 499   1.276 s      
[5531] ack_counter.v_ack_counter._assert_2766                        cex             Ht          433    200.210 s    
[5532] ack_counter.v_ack_counter._assert_2766:precondition1          covered         Ht          433    200.210 s    
[5533] ack_counter.v_ack_counter._assert_2767                        cex             Ht            5    8.225 s      
[5534] ack_counter.v_ack_counter._assert_2767:precondition1          covered         Ht            5    8.225 s      
[5535] ack_counter.v_ack_counter._assert_2768                        cex             J      691 - 863   78.549 s     
[5536] ack_counter.v_ack_counter._assert_2768:precondition1          covered         J      689 - 863   77.957 s     
[5537] ack_counter.v_ack_counter._assert_2769                        cex             L        8 - 30    7.319 s      
[5538] ack_counter.v_ack_counter._assert_2769:precondition1          covered         L        7 - 30    7.105 s      
[5539] ack_counter.v_ack_counter._assert_2770                        cex             Ht            4    5.167 s      
[5540] ack_counter.v_ack_counter._assert_2770:precondition1          covered         Ht            4    5.167 s      
[5541] ack_counter.v_ack_counter._assert_2771                        cex             J      502 - 556   5.190 s      
[5542] ack_counter.v_ack_counter._assert_2771:precondition1          covered         J      502 - 556   5.190 s      
[5543] ack_counter.v_ack_counter._assert_2772                        cex             Ht            5    8.225 s      
[5544] ack_counter.v_ack_counter._assert_2772:precondition1          covered         Ht            5    8.225 s      
[5545] ack_counter.v_ack_counter._assert_2773                        cex             J      689 - 863   77.807 s     
[5546] ack_counter.v_ack_counter._assert_2773:precondition1          covered         J      689 - 863   77.807 s     
[5547] ack_counter.v_ack_counter._assert_2774                        cex             J      502 - 556   5.190 s      
[5548] ack_counter.v_ack_counter._assert_2774:precondition1          covered         J      502 - 556   5.190 s      
[5549] ack_counter.v_ack_counter._assert_2775                        cex             L        8 - 30    7.319 s      
[5550] ack_counter.v_ack_counter._assert_2775:precondition1          covered         L        7 - 30    7.105 s      
[5551] ack_counter.v_ack_counter._assert_2776                        cex             Ht            4    5.149 s      
[5552] ack_counter.v_ack_counter._assert_2776:precondition1          covered         Ht            4    5.149 s      
[5553] ack_counter.v_ack_counter._assert_2777                        cex             J      688 - 863   77.459 s     
[5554] ack_counter.v_ack_counter._assert_2777:precondition1          covered         J      688 - 863   77.459 s     
[5555] ack_counter.v_ack_counter._assert_2778                        cex             J      686 - 863   77.050 s     
[5556] ack_counter.v_ack_counter._assert_2778:precondition1          covered         J      686 - 863   77.050 s     
[5557] ack_counter.v_ack_counter._assert_2779                        cex             J           497    0.646 s      
[5558] ack_counter.v_ack_counter._assert_2779:precondition1          covered         J           497    0.646 s      
[5559] ack_counter.v_ack_counter._assert_2780                        cex             Ht          102    22.835 s     
[5560] ack_counter.v_ack_counter._assert_2780:precondition1          covered         Bm          102    22.933 s     
[5561] ack_counter.v_ack_counter._assert_2781                        cex             Ht            4    3.989 s      
[5562] ack_counter.v_ack_counter._assert_2781:precondition1          covered         Ht            4    3.989 s      
[5563] ack_counter.v_ack_counter._assert_2782                        cex             Ht            4    5.211 s      
[5564] ack_counter.v_ack_counter._assert_2782:precondition1          covered         Ht            4    5.211 s      
[5565] ack_counter.v_ack_counter._assert_2783                        cex             N         4 - 6    0.019 s      
[5566] ack_counter.v_ack_counter._assert_2783:precondition1          covered         B         4 - 6    0.023 s      
[5567] ack_counter.v_ack_counter._assert_2784                        cex             Ht          432    192.921 s    
[5568] ack_counter.v_ack_counter._assert_2784:precondition1          covered         Ht          432    193.638 s    
[5569] ack_counter.v_ack_counter._assert_2785                        cex             Ht            4    3.989 s      
[5570] ack_counter.v_ack_counter._assert_2785:precondition1          covered         Ht            4    3.989 s      
[5571] ack_counter.v_ack_counter._assert_2786                        cex             Ht            4    5.081 s      
[5572] ack_counter.v_ack_counter._assert_2786:precondition1          covered         Ht            4    5.081 s      
[5573] ack_counter.v_ack_counter._assert_2787                        cex             J      497 - 498   0.998 s      
[5574] ack_counter.v_ack_counter._assert_2787:precondition1          covered         J      497 - 498   0.998 s      
[5575] ack_counter.v_ack_counter._assert_2788                        cex             Ht            4    4.014 s      
[5576] ack_counter.v_ack_counter._assert_2788:precondition1          covered         Ht            4    4.014 s      
[5577] ack_counter.v_ack_counter._assert_2789                        cex             J      677 - 853   74.336 s     
[5578] ack_counter.v_ack_counter._assert_2789:precondition1          covered         J      677 - 853   74.336 s     
[5579] ack_counter.v_ack_counter._assert_2790                        cex             Ht            4    5.264 s      
[5580] ack_counter.v_ack_counter._assert_2790:precondition1          covered         Ht            4    5.264 s      
[5581] ack_counter.v_ack_counter._assert_2791                        cex             J      677 - 853   74.336 s     
[5582] ack_counter.v_ack_counter._assert_2791:precondition1          covered         J      677 - 853   74.336 s     
[5583] ack_counter.v_ack_counter._assert_2792                        cex             J      499 - 503   1.988 s      
[5584] ack_counter.v_ack_counter._assert_2792:precondition1          covered         J      499 - 503   1.988 s      
[5585] ack_counter.v_ack_counter._assert_2793                        cex             Ht            4    5.264 s      
[5586] ack_counter.v_ack_counter._assert_2793:precondition1          covered         Ht            4    5.264 s      
[5587] ack_counter.v_ack_counter._assert_2794                        cex             J      677 - 853   74.614 s     
[5588] ack_counter.v_ack_counter._assert_2794:precondition1          covered         J      677 - 853   74.614 s     
[5589] ack_counter.v_ack_counter._assert_2795                        cex             J      498 - 500   1.521 s      
[5590] ack_counter.v_ack_counter._assert_2795:precondition1          covered         J      498 - 500   1.521 s      
[5591] ack_counter.v_ack_counter._assert_2796                        cex             J      691 - 863   78.549 s     
[5592] ack_counter.v_ack_counter._assert_2796:precondition1          covered         J      689 - 863   77.957 s     
[5593] ack_counter.v_ack_counter._assert_2797                        cex             J      691 - 863   78.549 s     
[5594] ack_counter.v_ack_counter._assert_2797:precondition1          covered         J      689 - 863   77.957 s     
[5595] ack_counter.v_ack_counter._assert_2798                        cex             J      691 - 863   78.549 s     
[5596] ack_counter.v_ack_counter._assert_2798:precondition1          covered         J      689 - 863   77.957 s     
[5597] ack_counter.v_ack_counter._assert_2799                        cex             J      689 - 863   77.807 s     
[5598] ack_counter.v_ack_counter._assert_2799:precondition1          covered         J      689 - 863   77.807 s     
[5599] ack_counter.v_ack_counter._assert_2800                        cex             J      691 - 863   78.549 s     
[5600] ack_counter.v_ack_counter._assert_2800:precondition1          covered         J      689 - 863   77.957 s     
[5601] ack_counter.v_ack_counter._assert_2801                        cex             J      689 - 863   77.807 s     
[5602] ack_counter.v_ack_counter._assert_2801:precondition1          covered         J      689 - 863   77.807 s     
[5603] ack_counter.v_ack_counter._assert_2802                        cex             Ht            4    3.395 s      
[5604] ack_counter.v_ack_counter._assert_2802:precondition1          covered         L             4    0.436 s      
[5605] ack_counter.v_ack_counter._assert_2803                        cex             Ht            1    0.103 s      
[5606] ack_counter.v_ack_counter._assert_2803:precondition1          covered         Ht            1    0.103 s      
[5607] ack_counter.v_ack_counter._assert_2804                        cex             Ht            2    1.344 s      
[5608] ack_counter.v_ack_counter._assert_2804:precondition1          covered         Ht            2    1.344 s      
[5609] ack_counter.v_ack_counter._assert_2805                        cex             Ht            3    2.336 s      
[5610] ack_counter.v_ack_counter._assert_2805:precondition1          covered         L             3    0.411 s      
[5611] ack_counter.v_ack_counter._assert_2806                        cex             Ht            2    1.344 s      
[5612] ack_counter.v_ack_counter._assert_2806:precondition1          covered         Ht            2    1.344 s      
[5613] ack_counter.v_ack_counter._assert_2807                        cex             N             1    0.013 s      
[5614] ack_counter.v_ack_counter._assert_2807:precondition1          covered         N             1    0.013 s      
[5615] ack_counter.v_ack_counter._assert_2808                        cex             N             1    0.012 s      
[5616] ack_counter.v_ack_counter._assert_2808:precondition1          covered         N             1    0.013 s      
[5617] ack_counter.v_ack_counter._assert_2809                        cex             Ht            3    2.359 s      
[5618] ack_counter.v_ack_counter._assert_2809:precondition1          covered         L             3    0.411 s      
[5619] ack_counter.v_ack_counter._assert_2810                        cex             B             4    0.023 s      
[5620] ack_counter.v_ack_counter._assert_2810:precondition1          covered         L             4    0.436 s      
[5621] ack_counter.v_ack_counter._assert_2811                        cex             Ht            1    0.103 s      
[5622] ack_counter.v_ack_counter._assert_2811:precondition1          covered         Ht            1    0.103 s      
[5623] ack_counter.v_ack_counter._assert_2812                        cex             Ht          432    193.638 s    
[5624] ack_counter.v_ack_counter._assert_2812:precondition1          covered         Ht          432    193.638 s    
[5625] ack_counter.v_ack_counter._assert_2813                        cex             J      497 - 498   0.901 s      
[5626] ack_counter.v_ack_counter._assert_2813:precondition1          covered         J      497 - 498   0.901 s      
[5627] ack_counter.v_ack_counter._assert_2814                        cex             Ht          432    194.230 s    
[5628] ack_counter.v_ack_counter._assert_2814:precondition1          covered         Ht          432    194.230 s    
[5629] ack_counter.v_ack_counter._assert_2815                        cex             J      798 - 901   105.031 s    
[5630] ack_counter.v_ack_counter._assert_2815:precondition1          covered         J      797 - 901   104.744 s    
[5631] ack_counter.v_ack_counter._assert_2816                        cex             J      679 - 855   75.340 s     
[5632] ack_counter.v_ack_counter._assert_2816:precondition1          covered         J      678 - 853   74.843 s     
[5633] ack_counter.v_ack_counter._assert_2817                        cex             J      501 - 525   3.943 s      
[5634] ack_counter.v_ack_counter._assert_2817:precondition1          covered         J      501 - 525   3.943 s      
[5635] ack_counter.v_ack_counter._assert_2818                        cex             J      501 - 525   3.943 s      
[5636] ack_counter.v_ack_counter._assert_2818:precondition1          covered         J      501 - 525   3.943 s      
[5637] ack_counter.v_ack_counter._assert_2819                        cex             J      787 - 891   101.522 s    
[5638] ack_counter.v_ack_counter._assert_2819:precondition1          covered         J      787 - 891   101.522 s    
[5639] ack_counter.v_ack_counter._assert_2820                        cex             J      819 - 913   109.976 s    
[5640] ack_counter.v_ack_counter._assert_2820:precondition1          covered         J      819 - 913   109.771 s    
[5641] ack_counter.v_ack_counter._assert_2821                        cex             J      852 - 930   116.483 s    
[5642] ack_counter.v_ack_counter._assert_2821:precondition1          covered         J      852 - 930   116.483 s    
[5643] ack_counter.v_ack_counter._assert_2822                        cex             J      682 - 859   75.795 s     
[5644] ack_counter.v_ack_counter._assert_2822:precondition1          covered         J      678 - 853   75.005 s     
[5645] ack_counter.v_ack_counter._assert_2823                        cex             J      501 - 525   3.943 s      
[5646] ack_counter.v_ack_counter._assert_2823:precondition1          covered         J      501 - 525   3.943 s      
[5647] ack_counter.v_ack_counter._assert_2824                        cex             Ht            5    5.471 s      
[5648] ack_counter.v_ack_counter._assert_2824:precondition1          covered         B             5    0.023 s      
[5649] ack_counter.v_ack_counter._assert_2825                        cex             Ht            5    5.471 s      
[5650] ack_counter.v_ack_counter._assert_2825:precondition1          covered         B             5    0.023 s      
[5651] ack_counter.v_ack_counter._assert_2826                        cex             J      501 - 525   3.943 s      
[5652] ack_counter.v_ack_counter._assert_2826:precondition1          covered         J      501 - 525   3.943 s      
[5653] ack_counter.v_ack_counter._assert_2827                        cex             J      501 - 525   3.943 s      
[5654] ack_counter.v_ack_counter._assert_2827:precondition1          covered         J      501 - 525   3.943 s      
[5655] ack_counter.v_ack_counter._assert_2828                        cex             Ht            4    3.989 s      
[5656] ack_counter.v_ack_counter._assert_2828:precondition1          covered         Ht            4    3.989 s      
[5657] ack_counter.v_ack_counter._assert_2829                        cex             J           497    0.373 s      
[5658] ack_counter.v_ack_counter._assert_2829:precondition1          covered         J           497    0.373 s      
[5659] ack_counter.v_ack_counter._assert_2830                        cex             Ht          432    194.884 s    
[5660] ack_counter.v_ack_counter._assert_2830:precondition1          covered         Ht          432    194.884 s    
[5661] ack_counter.v_ack_counter._assert_2831                        cex             Ht          432    195.660 s    
[5662] ack_counter.v_ack_counter._assert_2831:precondition1          covered         Ht          432    195.660 s    
[5663] ack_counter.v_ack_counter._assert_2832                        cex             J      501 - 525   3.943 s      
[5664] ack_counter.v_ack_counter._assert_2832:precondition1          covered         J      501 - 525   3.943 s      
[5665] ack_counter.v_ack_counter._assert_2833                        cex             Ht          432    196.288 s    
[5666] ack_counter.v_ack_counter._assert_2833:precondition1          covered         Bm          432    195.716 s    
[5667] ack_counter.v_ack_counter._assert_2834                        cex             Ht          432    194.230 s    
[5668] ack_counter.v_ack_counter._assert_2834:precondition1          covered         Ht          432    194.230 s    
[5669] ack_counter.v_ack_counter._assert_2835                        cex             J      789 - 892   102.466 s    
[5670] ack_counter.v_ack_counter._assert_2835:precondition1          covered         J      787 - 891   101.737 s    
[5671] ack_counter.v_ack_counter._assert_2836                        cex             J      818 - 911   109.409 s    
[5672] ack_counter.v_ack_counter._assert_2836:precondition1          covered         J      818 - 911   109.409 s    
[5673] ack_counter.v_ack_counter._assert_2837                        cex             J      836 - 921   113.264 s    
[5674] ack_counter.v_ack_counter._assert_2837:precondition1          covered         J      836 - 921   113.264 s    
[5675] ack_counter.v_ack_counter._assert_2838                        cex             J      789 - 892   102.466 s    
[5676] ack_counter.v_ack_counter._assert_2838:precondition1          covered         J      787 - 891   101.966 s    
[5677] ack_counter.v_ack_counter._assert_2839                        proven          PRE    Infinite    0.000 s      
[5678] ack_counter.v_ack_counter._assert_2839:precondition1          unreachable     PRE    Infinite    0.000 s      
[5679] ack_counter.v_ack_counter._assert_2840                        proven          PRE    Infinite    0.000 s      
[5680] ack_counter.v_ack_counter._assert_2840:precondition1          unreachable     PRE    Infinite    0.000 s      
[5681] ack_counter.v_ack_counter._assert_2841                        proven          PRE    Infinite    0.000 s      
[5682] ack_counter.v_ack_counter._assert_2841:precondition1          unreachable     PRE    Infinite    0.000 s      
[5683] ack_counter.v_ack_counter._assert_2842                        proven          PRE    Infinite    0.000 s      
[5684] ack_counter.v_ack_counter._assert_2842:precondition1          unreachable     PRE    Infinite    0.000 s      
[5685] ack_counter.v_ack_counter._assert_2843                        cex             Ht            5    5.372 s      
[5686] ack_counter.v_ack_counter._assert_2843:precondition1          covered         PRE           5    0.000 s      
[5687] ack_counter.v_ack_counter._assert_2844                        cex             N             2    0.019 s      
[5688] ack_counter.v_ack_counter._assert_2844:precondition1          covered         PRE           2    0.000 s      
[5689] ack_counter.v_ack_counter._assert_2845                        cex             J      788 - 891   102.286 s    
[5690] ack_counter.v_ack_counter._assert_2845:precondition1          covered         J      787 - 891   101.966 s    
[5691] ack_counter.v_ack_counter._assert_2846                        cex             J      864 - 944   121.022 s    
[5692] ack_counter.v_ack_counter._assert_2846:precondition1          covered         J      864 - 944   121.022 s    
[5693] ack_counter.v_ack_counter._assert_2847                        cex             N         2 - 4    0.013 s      
[5694] ack_counter.v_ack_counter._assert_2847:precondition1          covered         PRE           4    0.000 s      
[5695] ack_counter.v_ack_counter._assert_2848                        cex             N         2 - 5    0.012 s      
[5696] ack_counter.v_ack_counter._assert_2848:precondition1          covered         PRE           5    0.000 s      
[5697] ack_counter.v_ack_counter._assert_2849                        cex             J      787 - 891   101.522 s    
[5698] ack_counter.v_ack_counter._assert_2849:precondition1          covered         J      787 - 891   101.522 s    
[5699] ack_counter.v_ack_counter._assert_2850                        cex             N             2    0.036 s      
[5700] ack_counter.v_ack_counter._assert_2850:precondition1          covered         PRE           2    0.000 s      
[5701] ack_counter.v_ack_counter._assert_2851                        cex             J      828 - 917   111.768 s    
[5702] ack_counter.v_ack_counter._assert_2851:precondition1          covered         J      828 - 917   111.768 s    
[5703] ack_counter.v_ack_counter._assert_2852                        cex             N         2 - 3    0.012 s      
[5704] ack_counter.v_ack_counter._assert_2852:precondition1          covered         PRE           3    0.000 s      
[5705] ack_counter.v_ack_counter._assert_2853                        cex             Ht            4    3.361 s      
[5706] ack_counter.v_ack_counter._assert_2853:precondition1          covered         PRE           4    0.000 s      
[5707] ack_counter.v_ack_counter._assert_2854                        cex             J      789 - 892   102.466 s    
[5708] ack_counter.v_ack_counter._assert_2854:precondition1          covered         J      788 - 891   102.125 s    
[5709] ack_counter.v_ack_counter._assert_2855                        cex             N         2 - 3    0.013 s      
[5710] ack_counter.v_ack_counter._assert_2855:precondition1          covered         PRE           3    0.000 s      
[5711] ack_counter.v_ack_counter._assert_2856                        cex             J      787 - 891   101.522 s    
[5712] ack_counter.v_ack_counter._assert_2856:precondition1          covered         J      787 - 891   101.522 s    
[5713] ack_counter.v_ack_counter._assert_2857                        cex             Bm          432    196.227 s    
[5714] ack_counter.v_ack_counter._assert_2857:precondition1          covered         Bm          432    195.100 s    
[5715] ack_counter.v_ack_counter._assert_2858                        cex             N         4 - 5    0.019 s      
[5716] ack_counter.v_ack_counter._assert_2858:precondition1          covered         N         4 - 5    0.019 s      
[5717] ack_counter.v_ack_counter._assert_2859                        cex             Ht          432    193.638 s    
[5718] ack_counter.v_ack_counter._assert_2859:precondition1          covered         Ht          432    193.638 s    
[5719] ack_counter.v_ack_counter._assert_2860                        cex             Bm          336    138.735 s    
[5720] ack_counter.v_ack_counter._assert_2860:precondition1          covered         Bm          336    137.767 s    
[5721] ack_counter.v_ack_counter._assert_2861                        proven          Mpcustom4  Infinite  32.888 s   
[5722] ack_counter.v_ack_counter._assert_2861:precondition1          covered         Bm          336    137.767 s    
[5723] ack_counter.v_ack_counter._assert_2862                        cex             J      678 - 854   75.190 s     
[5724] ack_counter.v_ack_counter._assert_2862:precondition1          covered         J      678 - 853   74.843 s     
[5725] ack_counter.v_ack_counter._assert_2863                        cex             J      676 - 853   74.154 s     
[5726] ack_counter.v_ack_counter._assert_2863:precondition1          covered         J      676 - 853   74.154 s     
[5727] ack_counter.v_ack_counter._assert_2864                        proven          PRE    Infinite    0.000 s      
[5728] ack_counter.v_ack_counter._assert_2864:precondition1          unreachable     PRE    Infinite    0.000 s      
[5729] ack_counter.v_ack_counter._assert_2865                        cex             Ht            5    8.267 s      
[5730] ack_counter.v_ack_counter._assert_2865:precondition1          covered         N        4 - 12    0.019 s      
[5731] ack_counter.v_ack_counter._assert_2866                        cex             N         4 - 5    0.019 s      
[5732] ack_counter.v_ack_counter._assert_2866:precondition1          covered         B         4 - 5    0.023 s      
[5733] ack_counter.v_ack_counter._assert_2867                        proven          PRE    Infinite    0.000 s      
[5734] ack_counter.v_ack_counter._assert_2867:precondition1          unreachable     PRE    Infinite    0.000 s      
[5735] ack_counter.v_ack_counter._assert_2868                        proven          PRE    Infinite    0.000 s      
[5736] ack_counter.v_ack_counter._assert_2868:precondition1          unreachable     PRE    Infinite    0.000 s      
[5737] ack_counter.v_ack_counter._assert_2869                        cex             Ht            4    4.885 s      
[5738] ack_counter.v_ack_counter._assert_2869:precondition1          covered         PRE           4    0.000 s      
[5739] ack_counter.v_ack_counter._assert_2870                        cex             N         2 - 4    0.013 s      
[5740] ack_counter.v_ack_counter._assert_2870:precondition1          covered         PRE           4    0.000 s      
[5741] ack_counter.v_ack_counter._assert_2871                        cex             N         4 - 5    0.019 s      
[5742] ack_counter.v_ack_counter._assert_2871:precondition1          covered         B         4 - 5    0.023 s      
[5743] ack_counter.v_ack_counter._assert_2872                        cex             N         2 - 5    0.012 s      
[5744] ack_counter.v_ack_counter._assert_2872:precondition1          covered         PRE           5    0.000 s      
[5745] ack_counter.v_ack_counter._assert_2873                        cex             N         2 - 3    0.012 s      
[5746] ack_counter.v_ack_counter._assert_2873:precondition1          covered         PRE           3    0.000 s      
[5747] ack_counter.v_ack_counter._assert_2874                        cex             Ht            5    8.291 s      
[5748] ack_counter.v_ack_counter._assert_2874:precondition1          covered         PRE           5    0.000 s      
[5749] ack_counter.v_ack_counter._assert_2875                        cex             N         2 - 3    0.013 s      
[5750] ack_counter.v_ack_counter._assert_2875:precondition1          covered         PRE           3    0.000 s      
[5751] ack_counter.v_ack_counter._assert_2876                        cex             Ht            5    5.528 s      
[5752] ack_counter.v_ack_counter._assert_2876:precondition1          covered         Ht            5    5.528 s      
[5753] ack_counter.v_ack_counter._assert_2877                        cex             Ht            5    8.267 s      
[5754] ack_counter.v_ack_counter._assert_2877:precondition1          covered         N        4 - 12    0.019 s      
[5755] ack_counter.v_ack_counter._assert_2878                        cex             Ht          432    193.638 s    
[5756] ack_counter.v_ack_counter._assert_2878:precondition1          covered         Bm          432    192.156 s    
[5757] ack_counter.v_ack_counter._assert_2879                        cex             Bm          168    40.886 s     
[5758] ack_counter.v_ack_counter._assert_2879:precondition1          covered         Bm          168    40.886 s     
[5759] ack_counter.v_ack_counter._assert_2880                        cex             Ht            5    8.317 s      
[5760] ack_counter.v_ack_counter._assert_2880:precondition1          covered         Ht            5    8.317 s      
[5761] ack_counter.v_ack_counter._assert_2881                        cex             Bm          168    40.886 s     
[5762] ack_counter.v_ack_counter._assert_2881:precondition1          covered         Bm          168    40.886 s     
[5763] ack_counter.v_ack_counter._assert_2882                        cex             Ht            5    8.267 s      
[5764] ack_counter.v_ack_counter._assert_2882:precondition1          covered         N        4 - 12    0.019 s      
[5765] ack_counter.v_ack_counter._assert_2883                        cex             Ht          177    43.684 s     
[5766] ack_counter.v_ack_counter._assert_2883:precondition1          covered         Bm          177    43.866 s     
[5767] ack_counter.v_ack_counter._assert_2884                        cex             Ht          130    29.393 s     
[5768] ack_counter.v_ack_counter._assert_2884:precondition1          covered         Bm          130    29.494 s     
[5769] ack_counter.v_ack_counter._assert_2885                        cex             Bm          153    36.051 s     
[5770] ack_counter.v_ack_counter._assert_2885:precondition1          covered         Bm          153    36.051 s     
[5771] ack_counter.v_ack_counter._assert_2886                        cex             Ht            5    5.528 s      
[5772] ack_counter.v_ack_counter._assert_2886:precondition1          covered         B         4 - 8    0.023 s      
[5773] ack_counter.v_ack_counter._assert_2887                        cex             Ht          106    24.612 s     
[5774] ack_counter.v_ack_counter._assert_2887:precondition1          covered         Bm          106    24.679 s     
[5775] ack_counter.v_ack_counter._assert_2888                        cex             Ht          106    24.612 s     
[5776] ack_counter.v_ack_counter._assert_2888:precondition1          covered         Bm          106    24.679 s     
[5777] ack_counter.v_ack_counter._assert_2889                        cex             Ht            5    5.528 s      
[5778] ack_counter.v_ack_counter._assert_2889:precondition1          covered         B         4 - 8    0.023 s      
[5779] ack_counter.v_ack_counter._assert_2890                        cex             Ht          432    196.820 s    
[5780] ack_counter.v_ack_counter._assert_2890:precondition1          covered         Bm          432    194.516 s    
[5781] ack_counter.v_ack_counter._assert_2891                        cex             Ht            5    5.528 s      
[5782] ack_counter.v_ack_counter._assert_2891:precondition1          covered         Ht            5    5.528 s      
[5783] ack_counter.v_ack_counter._assert_2892                        cex             Ht            5    5.528 s      
[5784] ack_counter.v_ack_counter._assert_2892:precondition1          covered         Ht            5    5.528 s      
[5785] ack_counter.v_ack_counter._assert_2893                        cex             Ht          432    197.593 s    
[5786] ack_counter.v_ack_counter._assert_2893:precondition1          covered         Bm          432    194.049 s    
[5787] ack_counter.v_ack_counter._assert_2894                        cex             Ht            5    5.528 s      
[5788] ack_counter.v_ack_counter._assert_2894:precondition1          covered         B         4 - 7    0.023 s      
[5789] ack_counter.v_ack_counter._assert_2895                        cex             Ht            5    8.225 s      
[5790] ack_counter.v_ack_counter._assert_2895:precondition1          covered         Ht            5    8.225 s      
[5791] ack_counter.v_ack_counter._assert_2896                        cex             Ht          102    22.835 s     
[5792] ack_counter.v_ack_counter._assert_2896:precondition1          covered         Bm          102    22.882 s     
[5793] ack_counter.v_ack_counter._assert_2897                        cex             Ht            5    5.528 s      
[5794] ack_counter.v_ack_counter._assert_2897:precondition1          covered         B         4 - 7    0.023 s      
[5795] ack_counter.v_ack_counter._assert_2898                        cex             Ht            5    5.528 s      
[5796] ack_counter.v_ack_counter._assert_2898:precondition1          covered         B         4 - 8    0.023 s      
[5797] ack_counter.v_ack_counter._assert_2899                        cex             Bm          153    36.051 s     
[5798] ack_counter.v_ack_counter._assert_2899:precondition1          covered         Bm          153    36.051 s     
[5799] ack_counter.v_ack_counter._assert_2900                        cex             Ht          432    198.193 s    
[5800] ack_counter.v_ack_counter._assert_2900:precondition1          covered         Bm          432    193.633 s    
[5801] ack_counter.v_ack_counter._assert_2901                        cex             Bm          432    198.868 s    
[5802] ack_counter.v_ack_counter._assert_2901:precondition1          covered         Bm          432    195.100 s    
[5803] ack_counter.v_ack_counter._assert_2902                        cex             Bm          168    40.886 s     
[5804] ack_counter.v_ack_counter._assert_2902:precondition1          covered         Bm          168    40.886 s     
[5805] ack_counter.v_ack_counter._assert_2903                        cex             Ht            5    5.528 s      
[5806] ack_counter.v_ack_counter._assert_2903:precondition1          covered         B         4 - 8    0.023 s      
[5807] ack_counter.v_ack_counter._assert_2904                        cex             Ht            5    5.528 s      
[5808] ack_counter.v_ack_counter._assert_2904:precondition1          covered         B         4 - 8    0.023 s      
[5809] ack_counter.v_ack_counter._assert_2905                        cex             Bm          168    40.886 s     
[5810] ack_counter.v_ack_counter._assert_2905:precondition1          covered         Bm          168    40.886 s     
[5811] ack_counter.v_ack_counter._assert_2906                        cex             N         4 - 5    0.019 s      
[5812] ack_counter.v_ack_counter._assert_2906:precondition1          covered         B         4 - 5    0.023 s      
[5813] ack_counter.v_ack_counter._assert_2907                        cex             Ht            5    8.343 s      
[5814] ack_counter.v_ack_counter._assert_2907:precondition1          covered         Ht            5    8.343 s      
[5815] ack_counter.v_ack_counter._assert_2908                        cex             Ht          106    24.612 s     
[5816] ack_counter.v_ack_counter._assert_2908:precondition1          covered         Bm          106    24.679 s     
[5817] ack_counter.v_ack_counter._assert_2909                        cex             Ht          130    29.393 s     
[5818] ack_counter.v_ack_counter._assert_2909:precondition1          covered         Bm          130    29.494 s     
[5819] ack_counter.v_ack_counter._assert_2910                        cex             Bm          432    196.227 s    
[5820] ack_counter.v_ack_counter._assert_2910:precondition1          covered         Bm          432    192.911 s    
[5821] ack_counter.v_ack_counter._assert_2911                        cex             Ht            5    5.528 s      
[5822] ack_counter.v_ack_counter._assert_2911:precondition1          covered         B         4 - 8    0.023 s      
[5823] ack_counter.v_ack_counter._assert_2912                        cex             Ht          432    193.638 s    
[5824] ack_counter.v_ack_counter._assert_2912:precondition1          covered         Bm          432    192.654 s    
[5825] ack_counter.v_ack_counter._assert_2913                        cex             Ht          432    193.638 s    
[5826] ack_counter.v_ack_counter._assert_2913:precondition1          covered         Bm          432    192.654 s    
[5827] ack_counter.v_ack_counter._assert_2914                        cex             Ht          432    193.638 s    
[5828] ack_counter.v_ack_counter._assert_2914:precondition1          covered         Bm          432    192.654 s    
[5829] ack_counter.v_ack_counter._assert_2915                        cex             Bm          177    43.866 s     
[5830] ack_counter.v_ack_counter._assert_2915:precondition1          covered         Bm          177    43.866 s     
[5831] ack_counter.v_ack_counter._assert_2916                        cex             Ht          106    24.612 s     
[5832] ack_counter.v_ack_counter._assert_2916:precondition1          covered         Bm          106    24.679 s     
[5833] ack_counter.v_ack_counter._assert_2917                        cex             Bm          489    228.972 s    
[5834] ack_counter.v_ack_counter._assert_2917:precondition1          covered         Bm          489    228.972 s    
[5835] ack_counter.v_ack_counter._assert_2918                        cex             J      634 - 804   61.568 s     
[5836] ack_counter.v_ack_counter._assert_2918:precondition1          covered         J      634 - 804   61.568 s     
[5837] ack_counter.v_ack_counter._assert_2919                        cex             Ht            5    5.528 s      
[5838] ack_counter.v_ack_counter._assert_2919:precondition1          covered         Ht            5    5.528 s      
[5839] ack_counter.v_ack_counter._assert_2920                        cex             J      634 - 804   61.568 s     
[5840] ack_counter.v_ack_counter._assert_2920:precondition1          covered         J      634 - 804   61.568 s     
[5841] ack_counter.v_ack_counter._assert_2921                        cex             Ht            5    5.528 s      
[5842] ack_counter.v_ack_counter._assert_2921:precondition1          covered         Ht            5    5.528 s      
[5843] ack_counter.v_ack_counter._assert_2922                        cex             J      634 - 804   61.568 s     
[5844] ack_counter.v_ack_counter._assert_2922:precondition1          covered         J      634 - 804   61.568 s     
[5845] ack_counter.v_ack_counter._assert_2923                        cex             Ht            5    5.528 s      
[5846] ack_counter.v_ack_counter._assert_2923:precondition1          covered         Ht            5    5.528 s      
[5847] ack_counter.v_ack_counter._assert_2924                        cex             Ht            4    5.284 s      
[5848] ack_counter.v_ack_counter._assert_2924:precondition1          covered         Ht            4    5.284 s      
[5849] ack_counter.v_ack_counter._assert_2925                        cex             J      640 - 804   63.306 s     
[5850] ack_counter.v_ack_counter._assert_2925:precondition1          covered         J      638 - 804   62.576 s     
[5851] ack_counter.v_ack_counter._assert_2926                        cex             Bm          203    63.495 s     
[5852] ack_counter.v_ack_counter._assert_2926:precondition1          covered         Bm          203    63.495 s     
[5853] ack_counter.v_ack_counter._assert_2927                        cex             J           497    1.464 s      
[5854] ack_counter.v_ack_counter._assert_2927:precondition1          covered         J           497    1.464 s      
[5855] ack_counter.v_ack_counter._assert_2928                        cex             Ht            4    5.317 s      
[5856] ack_counter.v_ack_counter._assert_2928:precondition1          covered         Ht            4    5.317 s      
[5857] ack_counter.v_ack_counter._assert_2929                        cex             Ht            4    5.317 s      
[5858] ack_counter.v_ack_counter._assert_2929:precondition1          covered         Ht            4    5.317 s      
[5859] ack_counter.v_ack_counter._assert_2930                        cex             J      497 - 499   1.464 s      
[5860] ack_counter.v_ack_counter._assert_2930:precondition1          covered         J      497 - 499   1.464 s      
[5861] ack_counter.v_ack_counter._assert_2931                        proven          Mpcustom4  Infinite  33.699 s   
[5862] ack_counter.v_ack_counter._assert_2931:precondition1          covered         PRE           5    0.000 s      
[5863] ack_counter.v_ack_counter._assert_2932                        proven          Mpcustom4  Infinite  33.700 s   
[5864] ack_counter.v_ack_counter._assert_2932:precondition1          covered         PRE           2    0.000 s      
[5865] ack_counter.v_ack_counter._assert_2933                        proven          Mpcustom4  Infinite  33.700 s   
[5866] ack_counter.v_ack_counter._assert_2933:precondition1          covered         PRE           3    0.000 s      
[5867] ack_counter.v_ack_counter._assert_2934                        proven          Mpcustom4  Infinite  33.700 s   
[5868] ack_counter.v_ack_counter._assert_2934:precondition1          covered         PRE           4    0.000 s      
[5869] ack_counter.v_ack_counter._assert_2935                        proven          PRE    Infinite    0.000 s      
[5870] ack_counter.v_ack_counter._assert_2935:precondition1          unreachable     PRE    Infinite    0.000 s      
[5871] ack_counter.v_ack_counter._assert_2936                        proven          PRE    Infinite    0.000 s      
[5872] ack_counter.v_ack_counter._assert_2936:precondition1          unreachable     PRE    Infinite    0.000 s      
[5873] ack_counter.v_ack_counter._assert_2937                        proven          PRE    Infinite    0.000 s      
[5874] ack_counter.v_ack_counter._assert_2937:precondition1          unreachable     PRE    Infinite    0.000 s      
[5875] ack_counter.v_ack_counter._assert_2938                        proven          PRE    Infinite    0.000 s      
[5876] ack_counter.v_ack_counter._assert_2938:precondition1          unreachable     PRE    Infinite    0.000 s      
[5877] ack_counter.v_ack_counter._assert_2939                        proven          Mpcustom4  Infinite  33.700 s   
[5878] ack_counter.v_ack_counter._assert_2939:precondition1          covered         PRE           5    0.000 s      
[5879] ack_counter.v_ack_counter._assert_2940                        proven          PRE    Infinite    0.000 s      
[5880] ack_counter.v_ack_counter._assert_2940:precondition1          unreachable     PRE    Infinite    0.000 s      
[5881] ack_counter.v_ack_counter._assert_2941                        cex             Bm          502    250.858 s    
[5882] ack_counter.v_ack_counter._assert_2941:precondition1          covered         PRE           1    0.000 s      
[5883] ack_counter.v_ack_counter._assert_2942                        proven          Mpcustom4  Infinite  33.700 s   
[5884] ack_counter.v_ack_counter._assert_2942:precondition1          covered         PRE           1    0.000 s      
[5885] ack_counter.v_ack_counter._assert_2943                        proven          Mpcustom4  Infinite  33.701 s   
[5886] ack_counter.v_ack_counter._assert_2943:precondition1          covered         PRE           3    0.000 s      
[5887] ack_counter.v_ack_counter._assert_2944                        proven          Mpcustom4  Infinite  33.701 s   
[5888] ack_counter.v_ack_counter._assert_2944:precondition1          covered         PRE           2    0.000 s      
[5889] ack_counter.v_ack_counter._assert_2945                        proven          Mpcustom4  Infinite  33.701 s   
[5890] ack_counter.v_ack_counter._assert_2945:precondition1          covered         PRE           4    0.000 s      
[5891] ack_counter.v_ack_counter._assert_2946                        cex             J      635 - 804   62.080 s     
[5892] ack_counter.v_ack_counter._assert_2946:precondition1          covered         J      634 - 804   61.785 s     
[5893] ack_counter.v_ack_counter._assert_2947                        cex             Ht            4    3.989 s      
[5894] ack_counter.v_ack_counter._assert_2947:precondition1          covered         Ht            4    3.989 s      
[5895] ack_counter.v_ack_counter._assert_2948                        cex             J      640 - 804   63.306 s     
[5896] ack_counter.v_ack_counter._assert_2948:precondition1          covered         J      638 - 804   62.576 s     
[5897] ack_counter.v_ack_counter._assert_2949                        cex             Ht          432    193.638 s    
[5898] ack_counter.v_ack_counter._assert_2949:precondition1          covered         Bm          432    192.156 s    
[5899] ack_counter.v_ack_counter._assert_2950                        cex             J      634 - 804   61.568 s     
[5900] ack_counter.v_ack_counter._assert_2950:precondition1          covered         J      634 - 804   61.568 s     
[5901] ack_counter.v_ack_counter._assert_2951                        cex             Bm          168    40.886 s     
[5902] ack_counter.v_ack_counter._assert_2951:precondition1          covered         Bm          168    40.886 s     
[5903] ack_counter.v_ack_counter._assert_2952                        cex             Ht            5    8.225 s      
[5904] ack_counter.v_ack_counter._assert_2952:precondition1          covered         Ht            5    8.225 s      
[5905] ack_counter.v_ack_counter._assert_2953                        cex             N         2 - 3    0.013 s      
[5906] ack_counter.v_ack_counter._assert_2953:precondition1          covered         PRE           3    0.000 s      
[5907] ack_counter.v_ack_counter._assert_2954                        proven          PRE    Infinite    0.000 s      
[5908] ack_counter.v_ack_counter._assert_2954:precondition1          unreachable     PRE    Infinite    0.000 s      
[5909] ack_counter.v_ack_counter._assert_2955                        proven          PRE    Infinite    0.000 s      
[5910] ack_counter.v_ack_counter._assert_2955:precondition1          unreachable     PRE    Infinite    0.000 s      
[5911] ack_counter.v_ack_counter._assert_2956                        cex             N         2 - 3    0.012 s      
[5912] ack_counter.v_ack_counter._assert_2956:precondition1          covered         PRE           3    0.000 s      
[5913] ack_counter.v_ack_counter._assert_2957                        cex             N             2    0.036 s      
[5914] ack_counter.v_ack_counter._assert_2957:precondition1          covered         PRE           2    0.000 s      
[5915] ack_counter.v_ack_counter._assert_2958                        cex             N             2    0.019 s      
[5916] ack_counter.v_ack_counter._assert_2958:precondition1          covered         PRE           2    0.000 s      
[5917] ack_counter.v_ack_counter._assert_2959                        cex             J      669 - 844   71.982 s     
[5918] ack_counter.v_ack_counter._assert_2959:precondition1          covered         J      669 - 844   71.982 s     
[5919] ack_counter.v_ack_counter._assert_2960                        cex             J      634 - 804   61.568 s     
[5920] ack_counter.v_ack_counter._assert_2960:precondition1          covered         J      634 - 804   61.568 s     
[5921] ack_counter.v_ack_counter._assert_2961                        cex             Bm          177    43.866 s     
[5922] ack_counter.v_ack_counter._assert_2961:precondition1          covered         Bm          177    43.866 s     
[5923] ack_counter.v_ack_counter._assert_2962                        cex             Ht            5    8.225 s      
[5924] ack_counter.v_ack_counter._assert_2962:precondition1          covered         Ht            5    8.225 s      
[5925] ack_counter.v_ack_counter._assert_2963                        cex             J      640 - 804   63.134 s     
[5926] ack_counter.v_ack_counter._assert_2963:precondition1          covered         J      636 - 804   62.326 s     
[5927] ack_counter.v_ack_counter._assert_2964                        cex             J      640 - 804   63.306 s     
[5928] ack_counter.v_ack_counter._assert_2964:precondition1          covered         J      636 - 804   62.326 s     
[5929] ack_counter.v_ack_counter._assert_2965                        cex             PRE           1    0.000 s      
[5930] ack_counter.v_ack_counter._assert_2965:precondition1          covered         PRE           1    0.000 s      
[5931] ack_counter.v_ack_counter._assert_2966                        cex             Ht            1    0.031 s      
[5932] ack_counter.v_ack_counter._assert_2966:precondition1          covered         PRE           1    0.000 s      
[5933] ack_counter.v_ack_counter._assert_2967                        proven          PRE    Infinite    0.000 s      
[5934] ack_counter.v_ack_counter._assert_2967:precondition1          unreachable     PRE    Infinite    0.000 s      
[5935] ack_counter.v_ack_counter._assert_2968                        proven          Mpcustom4  Infinite  34.122 s   
[5936] ack_counter.v_ack_counter._assert_2968:precondition1          covered         Ht          163    38.621 s     
[5937] ack_counter.v_ack_counter._assert_2969                        cex             Bm          163    38.876 s     
[5938] ack_counter.v_ack_counter._assert_2969:precondition1          covered         Ht          163    38.621 s     
[5939] ack_counter.v_ack_counter._assert_2970                        cex             N             1    0.019 s      
[5940] ack_counter.v_ack_counter._assert_2970:precondition1          covered         N             1    0.019 s      
[5941] ack_counter.v_ack_counter._assert_2971                        cex             Ht            1    0.103 s      
[5942] ack_counter.v_ack_counter._assert_2971:precondition1          covered         Ht            1    0.103 s      
[5943] ack_counter.v_ack_counter._assert_2972                        cex             Ht            1    0.103 s      
[5944] ack_counter.v_ack_counter._assert_2972:precondition1          covered         Ht            1    0.103 s      
[5945] ack_counter.v_ack_counter._assert_2973                        cex             Ht            1    0.120 s      
[5946] ack_counter.v_ack_counter._assert_2973:precondition1          covered         N             1    0.019 s      
[5947] ack_counter.v_ack_counter._assert_2974                        cex             J      690 - 836   78.282 s     
[5948] ack_counter.v_ack_counter._assert_2974:precondition1          covered         J      652 - 826   66.931 s     
[5949] ack_counter.v_ack_counter._assert_2975                        proven          Oh     Infinite    6.876 s      
[5950] ack_counter.v_ack_counter._assert_2975:precondition1          covered         J      652 - 826   66.931 s     
[5951] ack_counter.v_ack_counter._assert_2976                        cex             Bm          161    38.082 s     
[5952] ack_counter.v_ack_counter._assert_2976:precondition1          covered         Bm          161    38.005 s     
[5953] ack_counter.v_ack_counter._assert_2977                        proven          Mpcustom4  Infinite  34.176 s   
[5954] ack_counter.v_ack_counter._assert_2977:precondition1          covered         Bm          161    38.005 s     
[5955] ack_counter.v_ack_counter._assert_2978                        proven          Oh     Infinite    6.876 s      
[5956] ack_counter.v_ack_counter._assert_2978:precondition1          covered         J      501 - 516   3.368 s      
[5957] ack_counter.v_ack_counter._assert_2979                        cex             J      506 - 532   19.334 s     
[5958] ack_counter.v_ack_counter._assert_2979:precondition1          covered         J      501 - 516   3.368 s      
[5959] ack_counter.v_ack_counter._assert_2980                        proven          Oh     Infinite    1.841 s      
[5960] ack_counter.v_ack_counter._assert_2980:precondition1          covered         Ht          326    116.155 s    
[5961] ack_counter.v_ack_counter._assert_2981                        cex             Ht          326    116.225 s    
[5962] ack_counter.v_ack_counter._assert_2981:precondition1          covered         Ht          326    116.155 s    
[5963] ack_counter.v_ack_counter._assert_2982                        cex             Ht            5    8.365 s      
[5964] ack_counter.v_ack_counter._assert_2982:precondition1          covered         Ht            5    8.365 s      
[5965] ack_counter.v_ack_counter._assert_2983                        cex             B         2 - 4    0.016 s      
[5966] ack_counter.v_ack_counter._assert_2983:precondition1          covered         N         2 - 4    0.026 s      
[5967] ack_counter.v_ack_counter._assert_2984                        proven          Mpcustom4  Infinite  34.177 s   
[5968] ack_counter.v_ack_counter._assert_2984:precondition1          covered         N         2 - 4    0.026 s      
[5969] ack_counter.v_ack_counter._assert_2985                        cex             Ht            5    8.343 s      
[5970] ack_counter.v_ack_counter._assert_2985:precondition1          covered         Ht            5    8.343 s      
[5971] ack_counter.v_ack_counter._assert_2986                        cex             Ht            5    8.390 s      
[5972] ack_counter.v_ack_counter._assert_2986:precondition1          covered         Ht            5    8.390 s      
[5973] ack_counter.v_ack_counter._assert_2987                        cex             J      506 - 512   19.334 s     
[5974] ack_counter.v_ack_counter._assert_2987:precondition1          covered         J      500 - 507   2.619 s      
[5975] ack_counter.v_ack_counter._assert_2988                        proven          Mpcustom4  Infinite  34.178 s   
[5976] ack_counter.v_ack_counter._assert_2988:precondition1          covered         J      500 - 507   2.619 s      
[5977] ack_counter.v_ack_counter._assert_2989                        proven          Mpcustom4  Infinite  34.178 s   
[5978] ack_counter.v_ack_counter._assert_2989:precondition1          covered         N         2 - 4    0.026 s      
[5979] ack_counter.v_ack_counter._assert_2990                        cex             B         2 - 4    0.016 s      
[5980] ack_counter.v_ack_counter._assert_2990:precondition1          covered         N         2 - 4    0.026 s      
[5981] ack_counter.v_ack_counter._assert_2991                        cex             Bm          163    38.876 s     
[5982] ack_counter.v_ack_counter._assert_2991:precondition1          covered         Bm          163    38.820 s     
[5983] ack_counter.v_ack_counter._assert_2992                        proven          Mpcustom4  Infinite  34.179 s   
[5984] ack_counter.v_ack_counter._assert_2992:precondition1          covered         Bm          163    38.820 s     
[5985] ack_counter.v_ack_counter._assert_2993                        proven          Oh     Infinite    18.611 s     
[5986] ack_counter.v_ack_counter._assert_2993:precondition1          covered         J      505 - 686   14.226 s     
[5987] ack_counter.v_ack_counter._assert_2994                        cex             J      596 - 751   49.073 s     
[5988] ack_counter.v_ack_counter._assert_2994:precondition1          covered         J      505 - 686   14.226 s     
[5989] ack_counter.v_ack_counter._assert_2995                        cex             J      703 - 873   82.292 s     
[5990] ack_counter.v_ack_counter._assert_2995:precondition1          covered         J      668 - 844   71.982 s     
[5991] ack_counter.v_ack_counter._assert_2996                        proven          Oh     Infinite    6.876 s      
[5992] ack_counter.v_ack_counter._assert_2996:precondition1          covered         J      668 - 844   71.982 s     
[5993] ack_counter.v_ack_counter._assert_2997                        cex             Ht            5    8.365 s      
[5994] ack_counter.v_ack_counter._assert_2997:precondition1          covered         Ht            5    8.365 s      
[5995] ack_counter.v_ack_counter._assert_2998                        proven          Mpcustom4  Infinite  34.255 s   
[5996] ack_counter.v_ack_counter._assert_2998:precondition1          covered         B        4 - 13    0.023 s      
[5997] ack_counter.v_ack_counter._assert_2999                        cex             B        4 - 13    0.023 s      
[5998] ack_counter.v_ack_counter._assert_2999:precondition1          covered         B        4 - 13    0.023 s      
[5999] ack_counter.v_ack_counter._assert_3000                        proven          Oh     Infinite    22.381 s     
[6000] ack_counter.v_ack_counter._assert_3000:precondition1          covered         J      505 - 678   13.559 s     
[6001] ack_counter.v_ack_counter._assert_3001                        cex             J      596 - 751   49.073 s     
[6002] ack_counter.v_ack_counter._assert_3001:precondition1          covered         J      505 - 678   13.559 s     
[6003] ack_counter.v_ack_counter._assert_3002                        cex             Ht            5    8.343 s      
[6004] ack_counter.v_ack_counter._assert_3002:precondition1          covered         Ht            5    8.343 s      
[6005] ack_counter.v_ack_counter._assert_3003                        cex             N             3    0.012 s      
[6006] ack_counter.v_ack_counter._assert_3003:precondition1          covered         PRE           3    0.000 s      
[6007] ack_counter.v_ack_counter._assert_3004                        cex             N         3 - 4    0.012 s      
[6008] ack_counter.v_ack_counter._assert_3004:precondition1          covered         PRE           4    0.000 s      
[6009] ack_counter.v_ack_counter._assert_3005                        cex             N         3 - 5    0.012 s      
[6010] ack_counter.v_ack_counter._assert_3005:precondition1          covered         PRE           5    0.000 s      
[6011] ack_counter.v_ack_counter._assert_3006                        cex             PRE           2    0.000 s      
[6012] ack_counter.v_ack_counter._assert_3006:precondition1          covered         PRE           2    0.000 s      
[6013] ack_counter.v_ack_counter._assert_3007                        cex             N             3    0.012 s      
[6014] ack_counter.v_ack_counter._assert_3007:precondition1          covered         PRE           3    0.000 s      
[6015] ack_counter.v_ack_counter._assert_3008                        cex             Ht            4    3.361 s      
[6016] ack_counter.v_ack_counter._assert_3008:precondition1          covered         PRE           4    0.000 s      
[6017] ack_counter.v_ack_counter._assert_3009                        cex             Ht            5    5.372 s      
[6018] ack_counter.v_ack_counter._assert_3009:precondition1          covered         PRE           5    0.000 s      
[6019] ack_counter.v_ack_counter._assert_3010                        proven          PRE    Infinite    0.000 s      
[6020] ack_counter.v_ack_counter._assert_3010:precondition1          unreachable     PRE    Infinite    0.000 s      
[6021] ack_counter.v_ack_counter._assert_3011                        proven          PRE    Infinite    0.000 s      
[6022] ack_counter.v_ack_counter._assert_3011:precondition1          unreachable     PRE    Infinite    0.000 s      
[6023] ack_counter.v_ack_counter._assert_3012                        proven          PRE    Infinite    0.000 s      
[6024] ack_counter.v_ack_counter._assert_3012:precondition1          unreachable     PRE    Infinite    0.000 s      
[6025] ack_counter.v_ack_counter._assert_3013                        cex             N             2    0.036 s      
[6026] ack_counter.v_ack_counter._assert_3013:precondition1          covered         PRE           2    0.000 s      
[6027] ack_counter.v_ack_counter._assert_3014                        proven          PRE    Infinite    0.000 s      
[6028] ack_counter.v_ack_counter._assert_3014:precondition1          unreachable     PRE    Infinite    0.000 s      
[6029] ack_counter.v_ack_counter._assert_3015                        proven          PRE    Infinite    0.000 s      
[6030] ack_counter.v_ack_counter._assert_3015:precondition1          unreachable     PRE    Infinite    0.000 s      
[6031] ack_counter.v_ack_counter._assert_3016                        proven          PRE    Infinite    0.000 s      
[6032] ack_counter.v_ack_counter._assert_3016:precondition1          unreachable     PRE    Infinite    0.000 s      
[6033] ack_counter.v_ack_counter._assert_3017                        cex             Ht            5    5.372 s      
[6034] ack_counter.v_ack_counter._assert_3017:precondition1          covered         PRE           5    0.000 s      
[6035] ack_counter.v_ack_counter._assert_3018                        cex             Ht            4    3.454 s      
[6036] ack_counter.v_ack_counter._assert_3018:precondition1          covered         PRE           4    0.000 s      
[6037] ack_counter.v_ack_counter._assert_3019                        cex             N         2 - 3    0.012 s      
[6038] ack_counter.v_ack_counter._assert_3019:precondition1          covered         PRE           3    0.000 s      
[6039] ack_counter.v_ack_counter._assert_3020                        cex             N             2    0.036 s      
[6040] ack_counter.v_ack_counter._assert_3020:precondition1          covered         PRE           2    0.000 s      
[6041] ack_counter.v_ack_counter._assert_3021                        cex             N         2 - 5    0.012 s      
[6042] ack_counter.v_ack_counter._assert_3021:precondition1          covered         PRE           5    0.000 s      
[6043] ack_counter.v_ack_counter._assert_3022                        cex             N         2 - 4    0.013 s      
[6044] ack_counter.v_ack_counter._assert_3022:precondition1          covered         PRE           4    0.000 s      
[6045] ack_counter.v_ack_counter._assert_3023                        cex             N         2 - 3    0.013 s      
[6046] ack_counter.v_ack_counter._assert_3023:precondition1          covered         PRE           3    0.000 s      
[6047] ack_counter.v_ack_counter._assert_3024                        cex             N             2    0.019 s      
[6048] ack_counter.v_ack_counter._assert_3024:precondition1          covered         PRE           2    0.000 s      
[6049] ack_counter.v_ack_counter._assert_3025                        proven          PRE    Infinite    0.000 s      
[6050] ack_counter.v_ack_counter._assert_3025:precondition1          unreachable     PRE    Infinite    0.000 s      
[6051] ack_counter.v_ack_counter._assert_3026                        proven          PRE    Infinite    0.000 s      
[6052] ack_counter.v_ack_counter._assert_3026:precondition1          unreachable     PRE    Infinite    0.000 s      

==============================================================
ASSUMPTIONS
==============================================================

-------------------------------------------------------------------------------
       Name    |  Expression  |  Location     |  Status      |  Dependencies                  
-------------------------------------------------------------------------------
[<embedded>] % 
[<embedded>] % 
[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 3.325 GB.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
