# RISC-V

![Single Core Processor](/doc/images/Pipelined_processor.png)
