(S (NP (NP (JJ Modern) (NN Hardware) (NN Description)) (SBAR (S (NP (NP (NP (NNPS Languages)) (-LRB- -LRB-) (NP (NNS HDLs)) (-RRB- -RRB-)) (PP (JJ such) (IN as) (NP (NN SystemVerilog) (CC or) (NN VHDL)))) (VP (VBP are) (, ,) (PP (IN due) (PP (IN to) (NP (PRP$ their) (JJ sheer) (NN complexity)))) (, ,) (S (ADJP (JJ insufficient) (S (VP (TO to) (VP (VB transport) (NP (NNS designs)) (PP (IN through) (NP (JJ modern) (NN circuit) (NN design)))))))))))) (VP (VBZ flows)) (. .))
(S (ADVP (RB Instead)) (, ,) (NP (DT each) (NML (NN design) (NN automation)) (NN tool)) (VP (VBZ lowers) (NP (NP (NNS HDLs)) (PP (IN to) (NP (PRP$ its) (JJ own) (JJ Intermediate) (NN Representation)))) (PRN (-LRB- -LRB-) (NP (NN IR)) (-RRB- -RRB-))) (. .))
(S (S (NP (DT These) (NNS tools)) (VP (VBP are) (NP (NP (JJ monolithic)) (CC and) (NP (RB mostly) (JJ proprietary))) (, ,) (S (VP (VB disagree) (PP (IN in) (NP (NP (PRP$ their) (NN implementation)) (PP (IN of) (NP (NNS HDLs))))))))) (, ,) (CC and) (S (SBAR (IN while) (S (NP (JJ many) (JJ redundant) (NNS IRs)) (VP (VBZ exists)))) (, ,) (NP (DT no) (NN IR) (NN today)) (VP (MD can) (VP (VB be) (VP (VBN used) (PP (IN through) (NP (DT the) (JJ entire) (NML (NN circuit) (NN design)) (NN flow))))))) (. .))
(S (S (VP (TO To) (VP (VB solve) (NP (DT this) (NN problem))))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (DT the) (NNP LLHD) (JJ multi-level) (NN IR))) (. .))
(S (NP (NNP LLHD)) (VP (VP (VBZ is) (VP (VBN designed) (UCP (ADJP (RB as) (JJ simple)) (, ,) (NP (NP (JJ unambiguous) (NN reference) (NN description)) (PP (IN of) (NP (DT a) (JJ digital) (NN circuit))))))) (, ,) (CC yet) (ADVP (RB fully)) (VP (VBZ captures) (NP (VBG existing) (NNS HDLs)))) (. .))
(S (NP (PRP We)) (VP (VBP show) (NP (NP (DT this)) (PP (IN with) (NP (PRP$ our) (NN reference) (NN compiler)))) (PP (IN on) (NP (NP (NNS designs)) (PP (IN as) (NP (ADJP (JJ complex) (PP (IN as) (NP (JJ full) (NN CPU)))) (NNS cores)))))) (. .))
(S (NP (NN LLHD)) (VP (VBZ comes) (PP (IN with) (S (VP (VBG lowering) (NP (NNS passes)) (PP (IN to) (NP (NP (DT a) (NML (NN hardware) (HYPH -) (JJ near)) (JJ structural) (NN IR)) (, ,) (SBAR (WHNP (WDT which)) (S (ADVP (RB readily)) (VP (VBZ integrates) (PP (IN with) (NP (VBG existing) (NNS tools)))))))))))) (. .))
(S (NP (NNP LLHD)) (VP (VBZ establishes) (NP (NP (DT the) (NN basis)) (PP (IN for) (NP (NP (NN innovation)) (PP (IN in) (NP (NNS HDLs) (CC and) (NNS tools)))))) (PP (IN without) (NP (NP (JJ redundant) (NNS compilers)) (CC or) (NP (NN disjoint) (NNS IRs))))) (. .))
(S (PP (IN For) (NP (NN instance))) (, ,) (NP (PRP we)) (VP (VP (VBP implement) (NP (NP (DT an) (NN LLHD) (NN simulator)) (SBAR (WHNP (WDT that)) (S (VP (VBZ runs) (PRT (RP up)) (PP (IN to) (NP (QP (CD 2.4) (SYM x)))) (ADVP (ADVP (RBR faster)) (PP (IN than) (NP (JJ commercial) (NNS simulators))))))))) (CC but) (VP (VBZ produces) (NP (JJ equivalent) (, ,) (ADJP (NP (NN cycle)) (HYPH -) (JJ accurate)) (NNS results)))) (. .))
(S (NP (DT An) (JJ initial) (ADJP (RB vertically) (HYPH -) (VBN integrated)) (NN research) (NN prototype)) (VP (VP (VBZ is) (ADJP (JJ capable) (PP (IN of) (S (VP (VBG representing) (NP (NP (DT all) (NNS levels)) (PP (IN of) (NP (NP (DT the) (NN IR)) (, ,) (NP (NP (NNS implements)) (VP (VBG lowering) (PP (IN from) (NP (DT the) (JJ behavioural))) (PP (IN to) (NP (DT the) (JJ structural) (NN IR))))))))))))) (, ,) (CC and) (VP (VBZ covers) (NP (NP (DT a) (JJ sufficient) (NN subset)) (PP (IN of) (NP (NNP SystemVerilog)))) (S (VP (TO to) (VP (VB support) (NP (DT a) (JJ full) (NN CPU) (NN design))))))) (. .))
