### RISC-V 
+ [[Instruction Set Architecture]]
+ properties
	+ ![[Pasted image 20221101170500.png]]
+ Instruction Set
	+ ![[Pasted image 20221101170610.png]]
+ ALU and register file are 32-bit
+ register files consists of 32 registers
	+ register x0 always stores zero
	+ allows operation transformation
