
<html><head><title>Verilog-AMS Connect Modules for VHDL-SPICE Connection</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668909" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Verilog-AMS Connect Modules for VHDL-SPICE Connection" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="Verilog-AMS, Verilog-AMS," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668909" />
<meta name="NextFile" content="Verilog-A_Modules_in_SPICE_Blocks.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Design_Configuration_Using_Mixed_Languages.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Verilog-AMS Connect Modules for VHDL-SPICE Connection" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Design_Configuration_Using_Mixed_Languages.html" title="Design_Configuration_Using_Mixed_Languages">Design_Configuration_Using_Mix ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Verilog-A_Modules_in_SPICE_Blocks.html" title="Verilog-A_Modules_in_SPICE_Blocks">Verilog-A_Modules_in_SPICE_Blo ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Verilog-AMS Connect Modules for VHDL-SPICE Connection</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="VerilogAMSConnectModulesforVHDLSPICEConnection-vhdl_spice_connection"></span>You can use the AMS Designer built-in CMs (<code> *_0_CE </code>) present in the AMSD built-in<code> connectLib </code>library instead of VHDL-AMS model in<code> std_logic </code>and electrical signal connections for VHDL-SPICE connections. This provides significant performance improvements for VHDL-SPICE applications.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>You can find the<code>&#160;*_0_CE&#160;</code>connect modules in the Cadence hierarchy at:</p>

<p><code><span style="">&lt;your_install_directory&gt;/tools.&lt;plat&gt;/affirma_ams/etc/connect_lib/connectLib</span></code></p>
</div>
</div>

<p>To use the Verilog-AMS CMs for VHDl-SPICE connections, you need to compile the AMSD built-in connect element (CE) into a test case library, as shown below.</p>

<p><code> xrun -compile `cds_root xrun`/tools/affirma_ams/etc/vhdlams_connectlib_samples/*.vhms </code></p>

<p>This feature does not change the use model of the<code> ce </code>statement in the<code> amsd </code>block and the CE report for VHDL-SPICE connections.</p>

<p>This feature is enabled by using the <code>xmelab</code> or <code>xrun</code> option<code> -use_cm.</code></p>

<p>Currently, this feature supports only<code> std_logic </code>and electrical connections.</p>

<p>The following are not supported:</p>
<ul><li>VHDL real and SPICE electrical connection</li><li>VHDL subtypes of std_logic and VHDL record types</li></ul><h4 id="VerilogAMSConnectModulesforVHDLSPICEConnection-RelatedTopics">Related Topics</h4>
<ul><li><a href="Connecting_VHDL_Blocks_to_SPICE_Blocks.html">Connecting VHDL Blocks to SPICE Blocks</a></li><li><a href="VHDL-SPICE_Conversion_Element_Optimization.html">VHDL-SPICE Conversion Element Optimization</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Design_Configuration_Using_Mixed_Languages.html" id="prev" title="Design_Configuration_Using_Mixed_Languages">Design_Configuration_Using_Mix ...</a></em></b><b><em><a href="Verilog-A_Modules_in_SPICE_Blocks.html" id="nex" title="Verilog-A_Modules_in_SPICE_Blocks">Verilog-A_Modules_in_SPICE_Blo ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>