INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Desktop/CSE100/Lab2/sfcCSE100Lab2.xpr/sfcCSE100Lab2/sfcCSE100Lab2.srcs/sources_1/new/4-Bit_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Desktop/CSE100/Lab2/sfcCSE100Lab2.xpr/sfcCSE100Lab2/sfcCSE100Lab2.srcs/sources_1/new/Converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Desktop/CSE100/Lab2/sfcCSE100Lab2.xpr/sfcCSE100Lab2/sfcCSE100Lab2.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Desktop/CSE100/Lab2/sfcCSE100Lab2.xpr/sfcCSE100Lab2/sfcCSE100Lab2.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Desktop/CSE100/Lab2/sfcCSE100Lab2.xpr/sfcCSE100Lab2/sfcCSE100Lab2.srcs/sim_1/imports/Verilog_Sources/lab2_7seg_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_7Seg_testbench
INFO: [VRFC 10-311] analyzing module show_7segDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Desktop/CSE100/Lab2/sfcCSE100Lab2.xpr/sfcCSE100Lab2/sfcCSE100Lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
