# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_2.gen/sources_1/ip/RAM_B/sim/RAM_B.v" \
"../../../../project_2.srcs/sources_1/new/cunchuqi.v" \
"../../../../project_2.srcs/sim_1/new/toptest.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
