
---------- Begin Simulation Statistics ----------
final_tick                                 2693928500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112259                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880288                       # Number of bytes of host memory used
host_op_rate                                   127675                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    89.08                       # Real time elapsed on the host
host_tick_rate                               30241612                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11373297                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002694                       # Number of seconds simulated
sim_ticks                                  2693928500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.140883                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1371141                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1397115                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             46564                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2472868                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28460                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           32233                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3773                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2876503                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  136956                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          850                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   6039902                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6042805                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             39578                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2506891                       # Number of branches committed
system.cpu.commit.bw_lim_events                497285                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            5294                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          751472                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10012014                       # Number of instructions committed
system.cpu.commit.committedOps               11385310                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5088263                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.237563                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.577412                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1627447     31.98%     31.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1128707     22.18%     54.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       795101     15.63%     69.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       394891      7.76%     77.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       137109      2.69%     80.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       151514      2.98%     83.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       296021      5.82%     89.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        60188      1.18%     90.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       497285      9.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5088263                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               116697                       # Number of function calls committed.
system.cpu.commit.int_insts                   9271243                       # Number of committed integer instructions.
system.cpu.commit.loads                       1741320                       # Number of loads committed
system.cpu.commit.membars                        5240                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8203252     72.05%     72.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           27722      0.24%     72.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1042      0.01%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          86244      0.76%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           5938      0.05%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            506      0.00%     73.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           719      0.01%     73.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        83053      0.73%     73.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             63      0.00%     73.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          5519      0.05%     73.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4214      0.04%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              22      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              22      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              10      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          28016      0.25%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1741320     15.29%     89.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1197623     10.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11385310                       # Class of committed instruction
system.cpu.commit.refs                        2938943                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    580319                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11373297                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.538786                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.538786                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                812774                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  7095                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1343978                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12529833                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1779299                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2470361                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  39856                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 26699                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                101972                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2876503                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1751504                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3255518                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 16344                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          253                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11361755                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   93684                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.533886                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1901580                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1536557                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.108770                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5204262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.468904                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.910263                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2471050     47.48%     47.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   169241      3.25%     50.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   598716     11.50%     62.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   169629      3.26%     65.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   500907      9.62%     75.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   158846      3.05%     78.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   351024      6.74%     84.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   209530      4.03%     88.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   575319     11.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5204262                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        17522                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit          483                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified        18609                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         70484                       # number of prefetches that crossed the page
system.cpu.idleCycles                          183597                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                49874                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2579068                       # Number of branches executed
system.cpu.iew.exec_nop                         13341                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.188786                       # Inst execution rate
system.cpu.iew.exec_refs                      3080023                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1223138                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  118084                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1871680                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               6117                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             25677                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1250538                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12137063                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1856885                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             64515                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11792871                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    444                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7993                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  39856                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  8692                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           351                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            22542                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          255                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        35748                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       130358                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        52915                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            255                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        32245                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          17629                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12363006                       # num instructions consuming a value
system.cpu.iew.wb_count                      11707788                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.493046                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6095536                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.172995                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11724915                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13401347                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7895024                       # number of integer regfile writes
system.cpu.ipc                               1.856025                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.856025                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8506689     71.74%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                28187      0.24%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1099      0.01%     71.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               86265      0.73%     72.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                6026      0.05%     72.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 515      0.00%     72.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                741      0.01%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           83064      0.70%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  64      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               5945      0.05%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4221      0.04%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   24      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   12      0.00%     73.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               28469      0.24%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1877265     15.83%     89.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1228756     10.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11857391                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      173800                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014658                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   38269     22.02%     22.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     60      0.03%     22.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     22.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     22.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     22.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     22.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  123      0.07%     22.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               104      0.06%     22.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                   238      0.14%     22.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   33      0.02%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                   27      0.02%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     22.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  48128     27.69%     50.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 86815     49.95%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11422436                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27901848                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11124385                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12277264                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12117605                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11857391                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                6117                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          750414                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3215                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            823                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       751014                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5204262                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.278400                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.223598                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1482966     28.50%     28.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1032355     19.84%     48.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              666621     12.81%     61.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              580926     11.16%     72.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              485485      9.33%     81.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              265379      5.10%     86.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              442661      8.51%     95.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              158737      3.05%     98.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               89132      1.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5204262                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.200761                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 608750                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            1194206                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       583403                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            597123                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             31980                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            64134                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1871680                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1250538                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9154388                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 202510                       # number of misc regfile writes
system.cpu.numCycles                          5387859                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  133981                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              14124428                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  44065                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1846489                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  87418                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   185                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22607781                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12376468                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            15361266                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2500106                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 156314                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  39856                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                329930                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1236811                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         14060139                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         353900                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              24589                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    491526                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           6125                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           634856                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     16726902                       # The number of ROB reads
system.cpu.rob.rob_writes                    24390501                       # The number of ROB writes
system.cpu.timesIdled                            4265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   627184                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  390040                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    53                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3756                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         9046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        20543                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3073                       # Transaction distribution
system.membus.trans_dist::ReadExReq               533                       # Transaction distribution
system.membus.trans_dist::ReadExResp              533                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3073                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           150                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       230784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  230784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3756                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3756    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3756                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4561500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19104500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2693928500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             10752                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7991                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             412                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              596                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             596                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          9485                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1267                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          152                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          152                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        26953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         5088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 32041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1117952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       159808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1277760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               8                       # Total snoops (count)
system.tol2bus.snoopTraffic                       512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            11506                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001564                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039523                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11488     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     18      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              11506                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19950211                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2875995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          14227500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2693928500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4210                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  374                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher         3150                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7734                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4210                       # number of overall hits
system.l2.overall_hits::.cpu.data                 374                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher         3150                       # number of overall hits
system.l2.overall_hits::total                    7734                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2117                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1489                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3606                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2117                       # number of overall misses
system.l2.overall_misses::.cpu.data              1489                       # number of overall misses
system.l2.overall_misses::total                  3606                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    166520000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    118387500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        284907500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    166520000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    118387500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       284907500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6327                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1863                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher         3150                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11340                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6327                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1863                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher         3150                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11340                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.334598                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.799249                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.317989                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.334598                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.799249                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.317989                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78658.478980                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79508.059100                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79009.290072                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78658.478980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79508.059100                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79009.290072                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3606                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3606                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    145350000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    103496502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    248846502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    145350000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    103496502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    248846502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.334598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.799249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.317989                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.334598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.799249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.317989                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68658.478980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69507.388852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69009.013311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68658.478980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69507.388852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69009.013311                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          634                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              634                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7991                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7991                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7991                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7991                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    63                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             533                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 533                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     43379500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      43379500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           596                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               596                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.894295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.894295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81387.429644                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81387.429644                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          533                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            533                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     38048502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     38048502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.894295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.894295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71385.557223                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71385.557223                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4210                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher         3150                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    166520000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    166520000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6327                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher         3150                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           9477                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.334598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.223383                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78658.478980                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78658.478980                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2117                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2117                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    145350000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    145350000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.334598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.223383                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68658.478980                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68658.478980                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     75008000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     75008000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.754538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.754538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78460.251046                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78460.251046                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     65448000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     65448000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.754538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.754538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68460.251046                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68460.251046                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          150                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             150                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          152                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           152                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.986842                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.986842                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          150                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          150                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2853000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2853000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.986842                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.986842                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19020                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19020                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2693928500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3379.962086                       # Cycle average of tags in use
system.l2.tags.total_refs                       20384                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3699                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.510679                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      84.194189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1948.885034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1346.882864                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.059475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.041104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.103148                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3697                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3681                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.112823                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    167971                       # Number of tag accesses
system.l2.tags.data_accesses                   167971                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2693928500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         135488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          95296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             230784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       135488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        135488                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3606                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          50293837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          35374361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              85668198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     50293837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         50293837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         50293837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         35374361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             85668198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000671500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7816                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3606                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3606                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     32954750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   18030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               100567250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9138.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27888.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2821                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3606                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    293.992357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   184.018836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   300.737537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          254     32.36%     32.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          223     28.41%     60.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           90     11.46%     72.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           61      7.77%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           29      3.69%     83.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           30      3.82%     87.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      2.29%     89.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      1.40%     91.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           69      8.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          785                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 230784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  230784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        85.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     85.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2664186500                       # Total gap between requests
system.mem_ctrls.avgGap                     738820.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       135488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        95296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 50293836.677551016212                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 35374361.272023364902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1489                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58287250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42280000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27532.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28394.90                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2784600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1480050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10895640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     212050800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        232638090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        838562880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1298412060                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        481.977179                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2177869000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     89700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    426359500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2820300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1499025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            14851200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     212050800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        196314840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        869150880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1296687045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        481.336845                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2257562500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     89700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    346666000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2693928500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1743867                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1743867                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1743867                       # number of overall hits
system.cpu.icache.overall_hits::total         1743867                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7636                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7636                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7636                       # number of overall misses
system.cpu.icache.overall_misses::total          7636                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    276176995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    276176995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    276176995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    276176995                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1751503                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1751503                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1751503                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1751503                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004360                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004360                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004360                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004360                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36167.757334                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36167.757334                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36167.757334                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36167.757334                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2978                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.739130                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches               731                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         7991                       # number of writebacks
system.cpu.icache.writebacks::total              7991                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1301                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1301                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1301                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1301                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6335                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6335                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6335                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher         3150                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9485                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    222762998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    222762998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    222762998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     37766189                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    260529187                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003617                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003617                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003617                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005415                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 35163.851302                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35163.851302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 35163.851302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11989.266349                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27467.494676                       # average overall mshr miss latency
system.cpu.icache.replacements                   7991                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1743867                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1743867                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7636                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7636                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    276176995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    276176995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1751503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1751503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004360                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004360                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36167.757334                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36167.757334                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1301                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1301                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    222762998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    222762998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003617                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003617                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 35163.851302                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35163.851302                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher         3150                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         3150                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     37766189                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     37766189                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11989.266349                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11989.266349                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2693928500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2693928500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1407.678860                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1753352                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9485                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            184.855245                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1345.679569                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    61.999291                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.657070                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.030273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.687343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           74                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024         1412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3         1385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.036133                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3512491                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3512491                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2693928500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2693928500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2693928500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2693928500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2693928500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2991361                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2991361                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3002873                       # number of overall hits
system.cpu.dcache.overall_hits::total         3002873                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6340                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6340                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6366                       # number of overall misses
system.cpu.dcache.overall_misses::total          6366                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    391575196                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    391575196                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    391575196                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    391575196                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2997701                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2997701                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3009239                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3009239                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002115                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002115                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002115                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002115                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61762.649211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61762.649211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61510.398366                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61510.398366                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12597                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          355                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               384                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.804688                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           71                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          634                       # number of writebacks
system.cpu.dcache.writebacks::total               634                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4345                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4345                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4345                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4345                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2019                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2019                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    127899890                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    127899890                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    129779390                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    129779390                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000666                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000666                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000671                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000671                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64110.220551                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64110.220551                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64279.044081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64279.044081                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1046                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1798813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1798813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    150971000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    150971000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1801407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1801407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58200.077101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58200.077101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1353                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1353                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     78187000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     78187000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000689                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000689                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63003.223207                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63003.223207                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1191511                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1191511                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3608                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3608                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    236195780                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    236195780                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1195119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1195119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65464.462306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65464.462306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2992                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2992                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          616                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          616                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     45442474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     45442474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73770.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73770.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        11512                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         11512                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        11538                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        11538                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002253                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002253                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1879500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1879500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002080                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002080                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78312.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78312.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data         1037                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total         1037                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          138                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          138                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4408416                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4408416                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1175                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1175                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.117447                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.117447                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31945.043478                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31945.043478                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          138                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          138                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4270416                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4270416                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.117447                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.117447                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30945.043478                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30945.043478                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6043                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6043                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         6045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000331                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000331                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        93250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        93250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000331                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000331                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        92250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        92250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5240                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5240                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5240                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5240                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2693928500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           919.342766                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3016216                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2013                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1498.368604                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   919.342766                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.897796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.897796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          967                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          949                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.944336                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6043061                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6043061                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2693928500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2693928500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
