# SPI-Slave-Module

This SPI slave module is designed in Verilog with 1-bit read/write flag bits, 16-bit address bits and 32-bit data bits, and is verified using UVM.

The timing diagram for writing data is shown in the following figure.

![image](https://user-images.githubusercontent.com/3644544/234032498-664857c9-2ead-4948-84c5-a715c665e1fd.png)

The timing diagram for reading data is shown in the following figure.

![image](https://user-images.githubusercontent.com/3644544/234032563-a6d8164d-6ff4-40ed-acf7-2965b4f6f3ff.png)
