ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Error_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	Error_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	Error_Handler:
  27              	.LFB128:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                             www.st.com/SLA0044
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "adc.h"
  23:Core/Src/main.c **** #include "can.h"
  24:Core/Src/main.c **** #include "dma.h"
  25:Core/Src/main.c **** #include "tim.h"
  26:Core/Src/main.c **** #include "usart.h"
  27:Core/Src/main.c **** #include "usb_device.h"
  28:Core/Src/main.c **** #include "gpio.h"
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s 			page 2


  31:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END Includes */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* USER CODE END PTD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PD */
  42:Core/Src/main.c **** /* USER CODE END PD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  45:Core/Src/main.c **** /* USER CODE BEGIN PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PM */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE BEGIN PV */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE END PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  56:Core/Src/main.c **** void SystemClock_Config(void);
  57:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END PFP */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  62:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END 0 */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /**
  67:Core/Src/main.c ****   * @brief  The application entry point.
  68:Core/Src/main.c ****   * @retval int
  69:Core/Src/main.c ****   */
  70:Core/Src/main.c **** int main(void)
  71:Core/Src/main.c **** {
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE END 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  79:Core/Src/main.c ****   HAL_Init();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END Init */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Configure the system clock */
  86:Core/Src/main.c ****   SystemClock_Config();
  87:Core/Src/main.c **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s 			page 3


  88:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END SysInit */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Initialize all configured peripherals */
  93:Core/Src/main.c ****   MX_GPIO_Init();
  94:Core/Src/main.c ****   MX_DMA_Init();
  95:Core/Src/main.c ****   MX_ADC1_Init();
  96:Core/Src/main.c ****   MX_CAN_Init();
  97:Core/Src/main.c ****   MX_TIM2_Init();
  98:Core/Src/main.c ****   MX_USART1_UART_Init();
  99:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 100:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 101:Core/Src/main.c ****   for(uint8_t i=0;i==10;i++){
 102:Core/Src/main.c ****   HAL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
 103:Core/Src/main.c ****   HAL_Delay(300);
 104:Core/Src/main.c ****   }
 105:Core/Src/main.c ****   
 106:Core/Src/main.c ****   /* USER CODE END 2 */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* Infinite loop */
 109:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 110:Core/Src/main.c ****   while (1)
 111:Core/Src/main.c ****   {
 112:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
 113:Core/Src/main.c ****     HAL_Delay(500);
 114:Core/Src/main.c ****     /* USER CODE END WHILE */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 117:Core/Src/main.c ****   }
 118:Core/Src/main.c ****   /* USER CODE END 3 */
 119:Core/Src/main.c **** }
 120:Core/Src/main.c **** 
 121:Core/Src/main.c **** /**
 122:Core/Src/main.c ****   * @brief System Clock Configuration
 123:Core/Src/main.c ****   * @retval None
 124:Core/Src/main.c ****   */
 125:Core/Src/main.c **** void SystemClock_Config(void)
 126:Core/Src/main.c **** {
 127:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 128:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 129:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 132:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 133:Core/Src/main.c ****   */
 134:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 136:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 137:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 141:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 142:Core/Src/main.c ****   {
 143:Core/Src/main.c ****     Error_Handler();
 144:Core/Src/main.c ****   }
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s 			page 4


 145:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 146:Core/Src/main.c ****   */
 147:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 148:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 149:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 150:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 151:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 152:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 155:Core/Src/main.c ****   {
 156:Core/Src/main.c ****     Error_Handler();
 157:Core/Src/main.c ****   }
 158:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 159:Core/Src/main.c ****                               |RCC_PERIPHCLK_ADC1;
 160:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 161:Core/Src/main.c ****   PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 162:Core/Src/main.c ****   PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 165:Core/Src/main.c ****   {
 166:Core/Src/main.c ****     Error_Handler();
 167:Core/Src/main.c ****   }
 168:Core/Src/main.c **** }
 169:Core/Src/main.c **** 
 170:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 171:Core/Src/main.c **** 
 172:Core/Src/main.c **** /* USER CODE END 4 */
 173:Core/Src/main.c **** 
 174:Core/Src/main.c **** /**
 175:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 176:Core/Src/main.c ****   * @retval None
 177:Core/Src/main.c ****   */
 178:Core/Src/main.c **** void Error_Handler(void)
 179:Core/Src/main.c **** {
  29              		.loc 1 179 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 180:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 181:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 182:Core/Src/main.c ****   __disable_irq();
  35              		.loc 1 182 3 view .LVU1
  36              	.LBB4:
  37              	.LBI4:
  38              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s 			page 5


  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s 			page 6


  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s 			page 7


 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  39              		.loc 2 140 27 view .LVU2
  40              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  41              		.loc 2 142 3 view .LVU3
  42              		.syntax unified
  43              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 72B6     		cpsid i
  45              	@ 0 "" 2
  46              		.thumb
  47              		.syntax unified
  48              	.L2:
  49              	.LBE5:
  50              	.LBE4:
 183:Core/Src/main.c ****   while (1)
  51              		.loc 1 183 3 discriminator 1 view .LVU4
 184:Core/Src/main.c ****   {
 185:Core/Src/main.c ****   }
  52              		.loc 1 185 3 discriminator 1 view .LVU5
 183:Core/Src/main.c ****   while (1)
  53              		.loc 1 183 9 discriminator 1 view .LVU6
  54 0002 FEE7     		b	.L2
  55              		.cfi_endproc
  56              	.LFE128:
  58              		.section	.text.SystemClock_Config,"ax",%progbits
  59              		.align	1
  60              		.global	SystemClock_Config
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  64              		.fpu fpv4-sp-d16
  66              	SystemClock_Config:
  67              	.LFB127:
 126:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  68              		.loc 1 126 1 view -0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 112
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72 0000 10B5     		push	{r4, lr}
  73              	.LCFI0:
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s 			page 8


  74              		.cfi_def_cfa_offset 8
  75              		.cfi_offset 4, -8
  76              		.cfi_offset 14, -4
  77 0002 9CB0     		sub	sp, sp, #112
  78              	.LCFI1:
  79              		.cfi_def_cfa_offset 120
 127:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  80              		.loc 1 127 3 view .LVU8
 127:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  81              		.loc 1 127 22 is_stmt 0 view .LVU9
  82 0004 0024     		movs	r4, #0
  83 0006 1594     		str	r4, [sp, #84]
  84 0008 1794     		str	r4, [sp, #92]
  85 000a 1894     		str	r4, [sp, #96]
 128:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  86              		.loc 1 128 3 is_stmt 1 view .LVU10
 128:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  87              		.loc 1 128 22 is_stmt 0 view .LVU11
  88 000c 0D94     		str	r4, [sp, #52]
  89 000e 0E94     		str	r4, [sp, #56]
  90 0010 0F94     		str	r4, [sp, #60]
  91 0012 1094     		str	r4, [sp, #64]
  92 0014 1194     		str	r4, [sp, #68]
 129:Core/Src/main.c **** 
  93              		.loc 1 129 3 is_stmt 1 view .LVU12
 129:Core/Src/main.c **** 
  94              		.loc 1 129 28 is_stmt 0 view .LVU13
  95 0016 3422     		movs	r2, #52
  96 0018 2146     		mov	r1, r4
  97 001a 6846     		mov	r0, sp
  98 001c FFF7FEFF 		bl	memset
  99              	.LVL0:
 134:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 100              		.loc 1 134 3 is_stmt 1 view .LVU14
 134:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 101              		.loc 1 134 36 is_stmt 0 view .LVU15
 102 0020 0122     		movs	r2, #1
 103 0022 1292     		str	r2, [sp, #72]
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 104              		.loc 1 135 3 is_stmt 1 view .LVU16
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 105              		.loc 1 135 30 is_stmt 0 view .LVU17
 106 0024 4FF48033 		mov	r3, #65536
 107 0028 1393     		str	r3, [sp, #76]
 136:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 108              		.loc 1 136 3 is_stmt 1 view .LVU18
 136:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 109              		.loc 1 136 36 is_stmt 0 view .LVU19
 110 002a 1494     		str	r4, [sp, #80]
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 111              		.loc 1 137 3 is_stmt 1 view .LVU20
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 112              		.loc 1 137 30 is_stmt 0 view .LVU21
 113 002c 1692     		str	r2, [sp, #88]
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 114              		.loc 1 138 3 is_stmt 1 view .LVU22
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s 			page 9


 115              		.loc 1 138 34 is_stmt 0 view .LVU23
 116 002e 0222     		movs	r2, #2
 117 0030 1992     		str	r2, [sp, #100]
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 118              		.loc 1 139 3 is_stmt 1 view .LVU24
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 119              		.loc 1 139 35 is_stmt 0 view .LVU25
 120 0032 1A93     		str	r3, [sp, #104]
 140:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 121              		.loc 1 140 3 is_stmt 1 view .LVU26
 140:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 122              		.loc 1 140 32 is_stmt 0 view .LVU27
 123 0034 4FF4E013 		mov	r3, #1835008
 124 0038 1B93     		str	r3, [sp, #108]
 141:Core/Src/main.c ****   {
 125              		.loc 1 141 3 is_stmt 1 view .LVU28
 141:Core/Src/main.c ****   {
 126              		.loc 1 141 7 is_stmt 0 view .LVU29
 127 003a 12A8     		add	r0, sp, #72
 128 003c FFF7FEFF 		bl	HAL_RCC_OscConfig
 129              	.LVL1:
 141:Core/Src/main.c ****   {
 130              		.loc 1 141 6 view .LVU30
 131 0040 D8B9     		cbnz	r0, .L8
 147:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 132              		.loc 1 147 3 is_stmt 1 view .LVU31
 147:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 133              		.loc 1 147 31 is_stmt 0 view .LVU32
 134 0042 0F23     		movs	r3, #15
 135 0044 0D93     		str	r3, [sp, #52]
 149:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 136              		.loc 1 149 3 is_stmt 1 view .LVU33
 149:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 137              		.loc 1 149 34 is_stmt 0 view .LVU34
 138 0046 0221     		movs	r1, #2
 139 0048 0E91     		str	r1, [sp, #56]
 150:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 140              		.loc 1 150 3 is_stmt 1 view .LVU35
 150:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 141              		.loc 1 150 35 is_stmt 0 view .LVU36
 142 004a 0023     		movs	r3, #0
 143 004c 0F93     		str	r3, [sp, #60]
 151:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 144              		.loc 1 151 3 is_stmt 1 view .LVU37
 151:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 145              		.loc 1 151 36 is_stmt 0 view .LVU38
 146 004e 4FF48062 		mov	r2, #1024
 147 0052 1092     		str	r2, [sp, #64]
 152:Core/Src/main.c **** 
 148              		.loc 1 152 3 is_stmt 1 view .LVU39
 152:Core/Src/main.c **** 
 149              		.loc 1 152 36 is_stmt 0 view .LVU40
 150 0054 1193     		str	r3, [sp, #68]
 154:Core/Src/main.c ****   {
 151              		.loc 1 154 3 is_stmt 1 view .LVU41
 154:Core/Src/main.c ****   {
 152              		.loc 1 154 7 is_stmt 0 view .LVU42
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s 			page 10


 153 0056 0DA8     		add	r0, sp, #52
 154 0058 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 155              	.LVL2:
 154:Core/Src/main.c ****   {
 156              		.loc 1 154 6 view .LVU43
 157 005c 78B9     		cbnz	r0, .L9
 158:Core/Src/main.c ****                               |RCC_PERIPHCLK_ADC1;
 158              		.loc 1 158 3 is_stmt 1 view .LVU44
 158:Core/Src/main.c ****                               |RCC_PERIPHCLK_ADC1;
 159              		.loc 1 158 38 is_stmt 0 view .LVU45
 160 005e 0A4B     		ldr	r3, .L11
 161 0060 0093     		str	r3, [sp]
 160:Core/Src/main.c ****   PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 162              		.loc 1 160 3 is_stmt 1 view .LVU46
 160:Core/Src/main.c ****   PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 163              		.loc 1 160 38 is_stmt 0 view .LVU47
 164 0062 0023     		movs	r3, #0
 165 0064 0293     		str	r3, [sp, #8]
 161:Core/Src/main.c ****   PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 166              		.loc 1 161 3 is_stmt 1 view .LVU48
 161:Core/Src/main.c ****   PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 167              		.loc 1 161 35 is_stmt 0 view .LVU49
 168 0066 0C93     		str	r3, [sp, #48]
 162:Core/Src/main.c **** 
 169              		.loc 1 162 3 is_stmt 1 view .LVU50
 162:Core/Src/main.c **** 
 170              		.loc 1 162 36 is_stmt 0 view .LVU51
 171 0068 4FF48073 		mov	r3, #256
 172 006c 0693     		str	r3, [sp, #24]
 164:Core/Src/main.c ****   {
 173              		.loc 1 164 3 is_stmt 1 view .LVU52
 164:Core/Src/main.c ****   {
 174              		.loc 1 164 7 is_stmt 0 view .LVU53
 175 006e 6846     		mov	r0, sp
 176 0070 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 177              	.LVL3:
 164:Core/Src/main.c ****   {
 178              		.loc 1 164 6 view .LVU54
 179 0074 28B9     		cbnz	r0, .L10
 168:Core/Src/main.c **** 
 180              		.loc 1 168 1 view .LVU55
 181 0076 1CB0     		add	sp, sp, #112
 182              	.LCFI2:
 183              		.cfi_remember_state
 184              		.cfi_def_cfa_offset 8
 185              		@ sp needed
 186 0078 10BD     		pop	{r4, pc}
 187              	.L8:
 188              	.LCFI3:
 189              		.cfi_restore_state
 143:Core/Src/main.c ****   }
 190              		.loc 1 143 5 is_stmt 1 view .LVU56
 191 007a FFF7FEFF 		bl	Error_Handler
 192              	.LVL4:
 193              	.L9:
 156:Core/Src/main.c ****   }
 194              		.loc 1 156 5 view .LVU57
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s 			page 11


 195 007e FFF7FEFF 		bl	Error_Handler
 196              	.LVL5:
 197              	.L10:
 166:Core/Src/main.c ****   }
 198              		.loc 1 166 5 view .LVU58
 199 0082 FFF7FEFF 		bl	Error_Handler
 200              	.LVL6:
 201              	.L12:
 202 0086 00BF     		.align	2
 203              	.L11:
 204 0088 81000200 		.word	131201
 205              		.cfi_endproc
 206              	.LFE127:
 208              		.section	.text.main,"ax",%progbits
 209              		.align	1
 210              		.global	main
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 214              		.fpu fpv4-sp-d16
 216              	main:
 217              	.LFB126:
  71:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 218              		.loc 1 71 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222 0000 08B5     		push	{r3, lr}
 223              	.LCFI4:
 224              		.cfi_def_cfa_offset 8
 225              		.cfi_offset 3, -8
 226              		.cfi_offset 14, -4
  79:Core/Src/main.c **** 
 227              		.loc 1 79 3 view .LVU60
 228 0002 FFF7FEFF 		bl	HAL_Init
 229              	.LVL7:
  86:Core/Src/main.c **** 
 230              		.loc 1 86 3 view .LVU61
 231 0006 FFF7FEFF 		bl	SystemClock_Config
 232              	.LVL8:
  93:Core/Src/main.c ****   MX_DMA_Init();
 233              		.loc 1 93 3 view .LVU62
 234 000a FFF7FEFF 		bl	MX_GPIO_Init
 235              	.LVL9:
  94:Core/Src/main.c ****   MX_ADC1_Init();
 236              		.loc 1 94 3 view .LVU63
 237 000e FFF7FEFF 		bl	MX_DMA_Init
 238              	.LVL10:
  95:Core/Src/main.c ****   MX_CAN_Init();
 239              		.loc 1 95 3 view .LVU64
 240 0012 FFF7FEFF 		bl	MX_ADC1_Init
 241              	.LVL11:
  96:Core/Src/main.c ****   MX_TIM2_Init();
 242              		.loc 1 96 3 view .LVU65
 243 0016 FFF7FEFF 		bl	MX_CAN_Init
 244              	.LVL12:
  97:Core/Src/main.c ****   MX_USART1_UART_Init();
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s 			page 12


 245              		.loc 1 97 3 view .LVU66
 246 001a FFF7FEFF 		bl	MX_TIM2_Init
 247              	.LVL13:
  98:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 248              		.loc 1 98 3 view .LVU67
 249 001e FFF7FEFF 		bl	MX_USART1_UART_Init
 250              	.LVL14:
  99:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 251              		.loc 1 99 3 view .LVU68
 252 0022 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 253              	.LVL15:
 101:Core/Src/main.c ****   HAL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
 254              		.loc 1 101 3 view .LVU69
 255              	.LBB6:
 101:Core/Src/main.c ****   HAL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
 256              		.loc 1 101 7 view .LVU70
 101:Core/Src/main.c ****   HAL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
 257              		.loc 1 101 19 view .LVU71
 258              	.L14:
 259              	.LBE6:
 110:Core/Src/main.c ****   {
 260              		.loc 1 110 3 discriminator 1 view .LVU72
 112:Core/Src/main.c ****     HAL_Delay(500);
 261              		.loc 1 112 5 discriminator 1 view .LVU73
 262 0026 1021     		movs	r1, #16
 263 0028 4FF09040 		mov	r0, #1207959552
 264 002c FFF7FEFF 		bl	HAL_GPIO_TogglePin
 265              	.LVL16:
 113:Core/Src/main.c ****     /* USER CODE END WHILE */
 266              		.loc 1 113 5 discriminator 1 view .LVU74
 267 0030 4FF4FA70 		mov	r0, #500
 268 0034 FFF7FEFF 		bl	HAL_Delay
 269              	.LVL17:
 110:Core/Src/main.c ****   {
 270              		.loc 1 110 9 discriminator 1 view .LVU75
 271 0038 F5E7     		b	.L14
 272              		.cfi_endproc
 273              	.LFE126:
 275              		.text
 276              	.Letext0:
 277              		.file 3 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc
 278              		.file 4 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc
 279              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 280              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 281              		.file 7 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f302x8.h"
 282              		.file 8 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 283              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 284              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 285              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 286              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 287              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc_ex.h"
 288              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc.h"
 289              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_can.h"
 290              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 291              		.file 17 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 292              		.file 18 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 293              		.file 19 "Core/Inc/adc.h"
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s 			page 13


 294              		.file 20 "Core/Inc/can.h"
 295              		.file 21 "Core/Inc/tim.h"
 296              		.file 22 "Core/Inc/usart.h"
 297              		.file 23 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgc
 298              		.file 24 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgc
 299              		.file 25 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgc
 300              		.file 26 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgc
 301              		.file 27 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgc
 302              		.file 28 "Core/Inc/gpio.h"
 303              		.file 29 "Core/Inc/dma.h"
 304              		.file 30 "USB_DEVICE/App/usb_device.h"
 305              		.file 31 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 306              		.file 32 "<built-in>"
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s:18     .text.Error_Handler:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s:26     .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s:59     .text.SystemClock_Config:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s:66     .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s:204    .text.SystemClock_Config:0000000000000088 $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s:209    .text.main:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccuApehX.s:216    .text.main:0000000000000000 main

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_ADC1_Init
MX_CAN_Init
MX_TIM2_Init
MX_USART1_UART_Init
MX_USB_DEVICE_Init
HAL_GPIO_TogglePin
HAL_Delay
