
---------- Begin Simulation Statistics ----------
final_tick                                 3495629538                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 267924                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678780                       # Number of bytes of host memory used
host_op_rate                                   267962                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    32.88                       # Real time elapsed on the host
host_tick_rate                              106322609                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8808623                       # Number of instructions simulated
sim_ops                                       8809916                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003496                       # Number of seconds simulated
sim_ticks                                  3495629538                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.765107                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  800608                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               802493                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               564                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            801942                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             152                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              136                       # Number of indirect misses.
system.cpu.branchPred.lookups                  803024                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     274                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           67                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     8808623                       # Number of instructions committed
system.cpu.committedOps                       8809916                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.191717                       # CPI: cycles per instruction
system.cpu.discardedOps                          1837                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2409238                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           4002058                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1601326                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           79825                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.839125                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         10497386                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3206880     36.40%     36.40% # Class of committed instruction
system.cpu.op_class_0::IntMult                     66      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     36.40% # Class of committed instruction
system.cpu.op_class_0::MemRead                4001377     45.42%     81.82% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1601572     18.18%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  8809916                       # Class of committed instruction
system.cpu.tickCycles                        10417561                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           697                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3495629538                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                528                       # Transaction distribution
system.membus.trans_dist::WritebackClean           98                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                70                       # Transaction distribution
system.membus.trans_dist::ReadExResp               70                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            419                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           109                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        33088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        11456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   44544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               598                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.043478                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.204102                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     572     95.65%     95.65% # Request fanout histogram
system.membus.snoop_fanout::1                      26      4.35%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 598                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1411257                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2229518                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy             965436                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3495629538                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          26816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          11456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              38272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26816                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 598                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7671293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3277235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10948529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7671293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7671293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7671293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3277235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             10948529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        92.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006952286620                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2144                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 60                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         598                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         93                       # Number of write requests accepted
system.mem_ctrls.readBursts                       598                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       93                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3717897                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                14630397                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6388.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25138.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      471                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      55                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   598                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   93                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    342.311927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   235.900277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   298.078932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           20     18.35%     18.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           34     31.19%     49.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20     18.35%     67.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      6.42%     74.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      7.34%     81.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      5.50%     87.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.83%     88.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.83%     90.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10      9.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          109                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     134.750000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     74.332374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    185.507188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             3     75.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  37248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   38272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        10.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3495573261                       # Total gap between requests
system.mem_ctrls.avgGap                    5058716.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        11392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 7396664.812139483169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3258926.575645613950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1171748.881131007336                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           93                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9829156                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4801241                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  90291526526                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23458.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26822.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 970876629.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               499800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               242880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2142000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             161820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     275358720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         65571660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1287103680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1631080560                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.605669                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3345616160                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    116480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     33533378                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               357000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               170775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2013480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             172260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     275358720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         64707540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1287831360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1630611135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.471380                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3347481786                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    116480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     31667752                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      3495629538                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3495629538                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3203162                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3203162                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3203162                       # number of overall hits
system.cpu.icache.overall_hits::total         3203162                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          419                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            419                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          419                       # number of overall misses
system.cpu.icache.overall_misses::total           419                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23459517                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23459517                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23459517                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23459517                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3203581                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3203581                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3203581                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3203581                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000131                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000131                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000131                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000131                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55989.300716                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55989.300716                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55989.300716                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55989.300716                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           98                       # number of writebacks
system.cpu.icache.writebacks::total                98                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          419                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          419                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          419                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          419                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23110474                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23110474                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23110474                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23110474                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000131                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000131                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000131                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000131                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55156.262530                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55156.262530                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55156.262530                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55156.262530                       # average overall mshr miss latency
system.cpu.icache.replacements                     98                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3203162                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3203162                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          419                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           419                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23459517                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23459517                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3203581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3203581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000131                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000131                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55989.300716                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55989.300716                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          419                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          419                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23110474                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23110474                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000131                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000131                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55156.262530                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55156.262530                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3495629538                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           226.550996                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3203581                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               419                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7645.778043                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   226.550996                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.442482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.442482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          169                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6407581                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6407581                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3495629538                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3495629538                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3495629538                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4802871                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4802871                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4802892                       # number of overall hits
system.cpu.dcache.overall_hits::total         4802892                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          226                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            226                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          234                       # number of overall misses
system.cpu.dcache.overall_misses::total           234                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     13493035                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13493035                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     13493035                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13493035                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4803097                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4803097                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4803126                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4803126                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000047                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000049                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59703.694690                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59703.694690                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57662.542735                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57662.542735                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           53                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          179                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          179                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10138643                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10138643                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10472724                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     10472724                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000036                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000037                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58604.872832                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58604.872832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58506.837989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58506.837989                       # average overall mshr miss latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3201470                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3201470                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6192151                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6192151                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3201577                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3201577                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000033                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57870.570093                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57870.570093                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5863863                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5863863                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56930.708738                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56930.708738                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1601401                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1601401                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          119                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          119                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7300884                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7300884                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1601520                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1601520                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61351.966387                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61351.966387                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           70                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4274780                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4274780                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61068.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61068.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.275862                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.275862                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       334081                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       334081                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.206897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.206897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 55680.166667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55680.166667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3495629538                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           133.694160                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4803107                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               179                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                 26833                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            144000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   133.694160                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.130561                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.130561                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          134                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.173828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9606503                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9606503                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3495629538                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3495629538                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
