{"classifiers": ["Development Status :: 3 - Alpha", "Intended Audience :: Developers", "Topic :: Software Development :: Build Tools", "License :: OSI Approved :: GNU General Public License v3 (GPLv3)", "Programming Language :: Python :: 3", "Programming Language :: Python :: 3.3", "Programming Language :: Python :: 3.4", "Programming Language :: Python :: 3.5"], "extensions": {"python.details": {"contacts": [{"email": "matthieu.payet@free.fr", "name": "Matthieu PAYET", "role": "author"}], "document_names": {"description": "DESCRIPTION.rst"}, "project_urls": {"Home": "https://gitlab.com/Yabolo/HdlLib"}}}, "extras": ["dev", "test"], "generator": "bdist_wheel (0.29.0)", "keywords": ["FPGA", "VHDL", "IP", "testbench", "test", "parser", "circuit", "system", "design", "RTL", "HDL"], "license": "GPLv3", "metadata_version": "2.0", "name": "HdlLib", "run_requires": [{"requires": ["cairosvg", "cffi", "lxml"]}, {"extra": "dev", "requires": ["check-manifest"]}, {"extra": "test", "requires": ["coverage"]}], "summary": "VHDL source management : parse, organize, assemble, generate testbenches", "version": "0.1.1"}