# Implementation-of-32-bit-MIPS-Processor-in-Verilog
MIPS 32 bit RISC-V processor implementation. 5-stage pipeline (Fetch, Decode, Execute, Memory, Writeback) using gate-level, dataflow, and behavioral modeling.
