
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120398                       # Number of seconds simulated
sim_ticks                                120397736634                       # Number of ticks simulated
final_tick                               1178256557947                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  93991                       # Simulator instruction rate (inst/s)
host_op_rate                                   118698                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3420589                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907428                       # Number of bytes of host memory used
host_seconds                                 35197.96                       # Real time elapsed on the host
sim_insts                                  3308291654                       # Number of instructions simulated
sim_ops                                    4177928540                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2192256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1105664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2312192                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5614976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1725440                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1725440                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17127                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8638                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        18064                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 43867                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13480                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13480                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11695                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18208449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14884                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9183428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13821                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19204614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                46636890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11695                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14884                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13821                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              40399                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14331166                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14331166                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14331166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11695                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18208449                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14884                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9183428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13821                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19204614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               60968056                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144535099                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23177211                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19086620                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932656                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9364227                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8668048                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437626                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87710                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104482769                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128053138                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23177211                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11105674                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27191049                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6262157                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5564947                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12104779                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573986                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141536310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.102083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.544097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114345261     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782965      1.97%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364656      1.67%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2379914      1.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2265604      1.60%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124955      0.79%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779570      0.55%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978893      1.40%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514492      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141536310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160357                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.885966                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103309176                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6983469                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26842908                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109667                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4291081                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731459                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6465                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154456457                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51171                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4291081                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103825604                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4336182                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1480231                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26426399                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1176805                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153001057                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2512                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402941                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623286                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        23984                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214069147                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713147587                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713147587                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45809922                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33815                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17793                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3811837                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15185835                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900636                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309841                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1699259                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149140381                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139202205                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108252                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25181159                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57153855                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1769                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141536310                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.983509                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582265                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84154026     59.46%     59.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23730291     16.77%     76.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11949216      8.44%     84.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7812697      5.52%     90.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6905991      4.88%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703137      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3066462      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118950      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95540      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141536310                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977313     74.82%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156658     11.99%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172280     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114970393     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012074      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14359807     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843909      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139202205                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.963103                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306251                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009384                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421355223                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174356033                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135085613                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140508456                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201005                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2973706                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1163                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          693                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158966                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          590                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4291081                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3642534                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       255977                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149174194                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1166573                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15185835                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900636                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17791                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        204292                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13110                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          693                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149120                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1086046                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235166                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136823943                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14108286                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2378262                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21950584                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19293931                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842298                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.946649                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135091414                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135085613                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81520684                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221169374                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.934622                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368589                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26760594                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957605                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137245229                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.891994                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.709125                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88142064     64.22%     64.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22508709     16.40%     80.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809202      7.88%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819688      3.51%     92.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764280      2.74%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537031      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563469      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093638      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007148      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137245229                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007148                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283420591                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302656348                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2998789                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.445351                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.445351                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.691873                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.691873                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618287393                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186402960                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145824096                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144535099                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22334867                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18411213                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1993319                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9201710                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8571930                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2344723                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88222                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108825507                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122655165                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22334867                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10916653                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25643113                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5896724                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3416280                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12625120                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1650193                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141755050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.062472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.482548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116111937     81.91%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1335102      0.94%     82.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1891787      1.33%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2477343      1.75%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2779731      1.96%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2066712      1.46%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1191116      0.84%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1749624      1.23%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12151698      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141755050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.154529                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.848619                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107626451                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5015828                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25184425                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58430                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3869915                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3568108                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     148010283                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1329                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3869915                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108370828                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1067166                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2613745                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24501279                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1332111                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     147025610                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          919                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        268133                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       551092                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          758                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    205030338                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    686854236                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    686854236                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167577743                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37452569                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38938                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22579                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4023291                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13971284                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7260798                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       120144                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1585809                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142904576                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38893                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133755356                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26184                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20528950                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48410417                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6177                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141755050                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.943567                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.504581                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85151370     60.07%     60.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22798216     16.08%     76.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12633357      8.91%     85.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8144679      5.75%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7473028      5.27%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2977748      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1810262      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       517155      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       249235      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141755050                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          64405     22.76%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         94393     33.36%     56.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       124132     43.87%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112295696     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2039900      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16359      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12198339      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7205062      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133755356                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.925418                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             282930                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    409574876                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    163472760                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131200441                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     134038286                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       326470                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2912923                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          139                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          341                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       172782                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           98                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3869915                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         806948                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       109633                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    142943469                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1335832                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13971284                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7260798                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22535                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         83890                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          341                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1173570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1123830                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2297400                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131946394                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12033407                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1808962                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19237136                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18493376                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7203729                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.912902                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131200707                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131200441                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76850690                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        208748498                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.907741                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368150                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98141853                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120620595                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22332183                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32716                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2025971                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137885135                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.874790                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.682245                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88988440     64.54%     64.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23510306     17.05%     81.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9233527      6.70%     88.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4753642      3.45%     91.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4143212      3.00%     94.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1991920      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1725005      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       812833      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2726250      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137885135                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98141853                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120620595                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18146377                       # Number of memory references committed
system.switch_cpus1.commit.loads             11058361                       # Number of loads committed
system.switch_cpus1.commit.membars              16358                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17299810                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108723124                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2461179                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2726250                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           278111663                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          289775521                       # The number of ROB writes
system.switch_cpus1.timesIdled                  46009                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2780049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98141853                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120620595                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98141853                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.472716                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.472716                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.679017                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.679017                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       594548269                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182030548                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138647895                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32716                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144535099                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23851228                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19328785                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2068451                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9647433                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9160990                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2550921                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92042                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    104081729                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131312388                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23851228                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11711911                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28688836                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6712741                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3236196                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12147136                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1670212                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140605054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.554316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111916218     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2697095      1.92%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2059971      1.47%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5054306      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1134642      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1631872      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1238432      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          775782      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14096736     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140605054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.165020                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.908516                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102862079                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4826602                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28247140                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       113224                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4556000                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4116548                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42296                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158393646                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        78801                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4556000                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103732310                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1337986                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2007062                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27480806                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1490882                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156771747                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        20030                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        274725                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       614592                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       164350                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    220274582                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    730190261                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    730190261                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173872909                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46401673                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38189                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21347                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5065708                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15115142                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7382817                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       124841                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1641100                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153995908                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143050108                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       194273                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28093043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60850943                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4488                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140605054                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.017390                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.564728                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80693366     57.39%     57.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25171632     17.90%     75.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11767036      8.37%     83.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8628970      6.14%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7667322      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3043110      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3014374      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       467540      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       151704      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140605054                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         574627     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        114879     13.77%     82.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144663     17.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120063196     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2150294      1.50%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16842      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13507598      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7312178      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143050108                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.989726                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             834169                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005831                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    427733712                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182127553                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139451720                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143884277                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       351499                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3672153                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1042                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          430                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       226307                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4556000                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         820883                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93406                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    154034080                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        48113                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15115142                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7382817                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21330                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81455                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          430                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1128508                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1176644                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2305152                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140472800                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12980787                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2577308                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20291139                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19950411                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7310352                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.971894                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139635407                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139451720                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83636577                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231697203                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.964829                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360974                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101860856                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125094788                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28940970                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33684                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2071882                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136049054                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.919483                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692766                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84742589     62.29%     62.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24001596     17.64%     79.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10578549      7.78%     87.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5548010      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4415217      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1591226      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1345968      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1007934      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2817965      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136049054                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101860856                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125094788                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18599499                       # Number of memory references committed
system.switch_cpus2.commit.loads             11442989                       # Number of loads committed
system.switch_cpus2.commit.membars              16842                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17973709                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112714915                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2546702                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2817965                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287266847                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312627770                       # The number of ROB writes
system.switch_cpus2.timesIdled                  71516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3930045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101860856                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125094788                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101860856                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.418946                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.418946                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.704748                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.704748                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       633437753                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      194249409                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148194114                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33684                       # number of misc regfile writes
system.l20.replacements                         17138                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          679161                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27378                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.806816                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.781887                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.451260                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5844.942942                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4376.823910                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001346                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000435                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.570795                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.427424                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        80459                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  80459                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18549                       # number of Writeback hits
system.l20.Writeback_hits::total                18549                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        80459                       # number of demand (read+write) hits
system.l20.demand_hits::total                   80459                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        80459                       # number of overall hits
system.l20.overall_hits::total                  80459                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17127                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17138                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17127                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17138                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17127                       # number of overall misses
system.l20.overall_misses::total                17138                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2577739                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4881958776                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4884536515                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2577739                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4881958776                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4884536515                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2577739                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4881958776                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4884536515                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97586                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97597                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18549                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18549                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97586                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97597                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97586                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97597                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.175507                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.175600                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.175507                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.175600                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.175507                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.175600                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 234339.909091                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 285044.594850                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 285012.050123                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 234339.909091                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 285044.594850                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 285012.050123                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 234339.909091                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 285044.594850                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 285012.050123                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4263                       # number of writebacks
system.l20.writebacks::total                     4263                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17127                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17138                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17127                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17138                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17127                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17138                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1896143                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3821426484                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3823322627                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1896143                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3821426484                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3823322627                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1896143                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3821426484                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3823322627                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.175507                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.175600                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.175507                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.175600                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.175507                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.175600                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 172376.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 223122.933614                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 223090.362178                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 172376.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 223122.933614                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 223090.362178                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 172376.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 223122.933614                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 223090.362178                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8652                       # number of replacements
system.l21.tagsinuse                     10239.981067                       # Cycle average of tags in use
system.l21.total_refs                          554166                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18892                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.333369                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          564.133926                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.013105                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3705.425705                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5961.408331                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.055091                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000880                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.361858                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.582169                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42686                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42686                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24966                       # number of Writeback hits
system.l21.Writeback_hits::total                24966                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42686                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42686                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42686                       # number of overall hits
system.l21.overall_hits::total                  42686                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8634                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8648                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8638                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8652                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8638                       # number of overall misses
system.l21.overall_misses::total                 8652                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3435255                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2390397488                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2393832743                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1124983                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1124983                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3435255                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2391522471                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2394957726                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3435255                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2391522471                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2394957726                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51320                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51334                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24966                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24966                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51324                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51338                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51324                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51338                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.168239                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168465                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.168303                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.168530                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.168303                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.168530                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 245375.357143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 276858.638870                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 276807.671485                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 281245.750000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 281245.750000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 245375.357143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 276860.670410                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 276809.723301                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 245375.357143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 276860.670410                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 276809.723301                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5775                       # number of writebacks
system.l21.writebacks::total                     5775                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8634                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8648                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8638                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8652                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8638                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8652                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2569031                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1855565373                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1858134404                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       877476                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       877476                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2569031                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1856442849                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1859011880                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2569031                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1856442849                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1859011880                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.168239                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168465                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.168303                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.168530                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.168303                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.168530                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 183502.214286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 214913.756428                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 214862.905180                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       219369                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       219369                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 183502.214286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 214915.819518                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 214864.988442                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 183502.214286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 214915.819518                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 214864.988442                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         18077                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          767842                       # Total number of references to valid blocks.
system.l22.sampled_refs                         30365                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.287074                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          402.946974                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.299538                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3880.611035                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.196797                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7994.945655                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032792                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000757                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.315805                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000016                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.650630                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        56333                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  56333                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           21002                       # number of Writeback hits
system.l22.Writeback_hits::total                21002                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        56333                       # number of demand (read+write) hits
system.l22.demand_hits::total                   56333                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        56333                       # number of overall hits
system.l22.overall_hits::total                  56333                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        18064                       # number of ReadReq misses
system.l22.ReadReq_misses::total                18077                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        18064                       # number of demand (read+write) misses
system.l22.demand_misses::total                 18077                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        18064                       # number of overall misses
system.l22.overall_misses::total                18077                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3326798                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   5012828521                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     5016155319                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3326798                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   5012828521                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      5016155319                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3326798                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   5012828521                       # number of overall miss cycles
system.l22.overall_miss_latency::total     5016155319                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        74397                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              74410                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        21002                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            21002                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        74397                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               74410                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        74397                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              74410                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.242805                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.242938                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.242805                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.242938                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.242805                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.242938                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 255907.538462                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 277503.793235                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 277488.262378                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 255907.538462                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 277503.793235                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 277488.262378                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 255907.538462                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 277503.793235                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 277488.262378                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3442                       # number of writebacks
system.l22.writebacks::total                     3442                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        18064                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           18077                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        18064                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            18077                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        18064                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           18077                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2522418                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3894212460                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3896734878                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2522418                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3894212460                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3896734878                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2522418                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3894212460                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3896734878                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.242805                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.242938                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.242805                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.242938                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.242805                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.242938                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 194032.153846                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 215578.634854                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 215563.139791                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 194032.153846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 215578.634854                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 215563.139791                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 194032.153846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 215578.634854                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 215563.139791                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.744282                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012112429                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1836864.662432                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.744282                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882603                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12104768                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12104768                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12104768                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12104768                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12104768                       # number of overall hits
system.cpu0.icache.overall_hits::total       12104768                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2784539                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2784539                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2784539                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2784539                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2784539                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2784539                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12104779                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12104779                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12104779                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12104779                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12104779                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12104779                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 253139.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 253139.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 253139.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 253139.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 253139.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 253139.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2669039                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2669039                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2669039                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2669039                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2669039                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2669039                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 242639.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 242639.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 242639.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 242639.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 242639.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 242639.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97586                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191220640                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97842                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1954.381963                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.515520                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.484480                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916076                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083924                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10956007                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10956007                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17359                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17359                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18665437                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18665437                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18665437                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18665437                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       406636                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       406636                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       406731                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        406731                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       406731                       # number of overall misses
system.cpu0.dcache.overall_misses::total       406731                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45018906638                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45018906638                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     16193541                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     16193541                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45035100179                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45035100179                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45035100179                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45035100179                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11362643                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11362643                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19072168                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19072168                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19072168                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19072168                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035787                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035787                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021326                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021326                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021326                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021326                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110710.578104                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110710.578104                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 170458.326316                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 170458.326316                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110724.533362                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110724.533362                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110724.533362                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110724.533362                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18549                       # number of writebacks
system.cpu0.dcache.writebacks::total            18549                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       309050                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       309050                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       309145                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       309145                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       309145                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       309145                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97586                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97586                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97586                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97586                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97586                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97586                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10364123333                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10364123333                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10364123333                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10364123333                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10364123333                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10364123333                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008588                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008588                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005117                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005117                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005117                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005117                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106205.022575                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106205.022575                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106205.022575                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106205.022575                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106205.022575                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106205.022575                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.995913                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015848525                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2043960.814889                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995913                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12625104                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12625104                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12625104                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12625104                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12625104                       # number of overall hits
system.cpu1.icache.overall_hits::total       12625104                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4233069                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4233069                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4233069                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4233069                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4233069                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4233069                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12625120                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12625120                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12625120                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12625120                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12625120                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12625120                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 264566.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 264566.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 264566.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 264566.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 264566.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 264566.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3551455                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3551455                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3551455                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3551455                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3551455                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3551455                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 253675.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 253675.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 253675.357143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 253675.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 253675.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 253675.357143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51324                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172514516                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51580                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3344.600931                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.221203                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.778797                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911020                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088980                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8960578                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8960578                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7051134                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7051134                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17285                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17285                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16358                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16358                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16011712                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16011712                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16011712                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16011712                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       148987                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       148987                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3177                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3177                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       152164                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        152164                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       152164                       # number of overall misses
system.cpu1.dcache.overall_misses::total       152164                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18426924412                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18426924412                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    700274517                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    700274517                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19127198929                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19127198929                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19127198929                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19127198929                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9109565                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9109565                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7054311                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7054311                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16163876                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16163876                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16163876                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16163876                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016355                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016355                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000450                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000450                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009414                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009414                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009414                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009414                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 123681.424634                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 123681.424634                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 220420.055713                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 220420.055713                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 125701.210069                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125701.210069                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 125701.210069                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125701.210069                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1414046                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 176755.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24966                       # number of writebacks
system.cpu1.dcache.writebacks::total            24966                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        97667                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        97667                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3173                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3173                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       100840                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       100840                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       100840                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       100840                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51320                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51320                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51324                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51324                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51324                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51324                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5256310031                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5256310031                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1158183                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1158183                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5257468214                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5257468214                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5257468214                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5257468214                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005634                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005634                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003175                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003175                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003175                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003175                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102422.253137                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102422.253137                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 289545.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 289545.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102436.836840                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102436.836840                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102436.836840                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102436.836840                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996217                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017227874                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050862.649194                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996217                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12147119                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12147119                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12147119                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12147119                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12147119                       # number of overall hits
system.cpu2.icache.overall_hits::total       12147119                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4426654                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4426654                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4426654                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4426654                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4426654                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4426654                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12147136                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12147136                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12147136                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12147136                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12147136                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12147136                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 260391.411765                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 260391.411765                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 260391.411765                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 260391.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 260391.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 260391.411765                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3434698                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3434698                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3434698                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3434698                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3434698                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3434698                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 264207.538462                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 264207.538462                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 264207.538462                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 264207.538462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 264207.538462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 264207.538462                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74397                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180666006                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74653                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2420.076969                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.738995                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.261005                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901324                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098676                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9771677                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9771677                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7122826                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7122826                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21101                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21101                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16842                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16842                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16894503                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16894503                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16894503                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16894503                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       180795                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       180795                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       180795                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        180795                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       180795                       # number of overall misses
system.cpu2.dcache.overall_misses::total       180795                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  23683746137                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  23683746137                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  23683746137                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  23683746137                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  23683746137                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  23683746137                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9952472                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9952472                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7122826                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7122826                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16842                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16842                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17075298                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17075298                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17075298                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17075298                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018166                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018166                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010588                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010588                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010588                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010588                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 130997.793838                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 130997.793838                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 130997.793838                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 130997.793838                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 130997.793838                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 130997.793838                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21002                       # number of writebacks
system.cpu2.dcache.writebacks::total            21002                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       106398                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       106398                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       106398                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       106398                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       106398                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       106398                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74397                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74397                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74397                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74397                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74397                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74397                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8845115081                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8845115081                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8845115081                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8845115081                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8845115081                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8845115081                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007475                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007475                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004357                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004357                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004357                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004357                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 118890.749372                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 118890.749372                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 118890.749372                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 118890.749372                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 118890.749372                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 118890.749372                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
