A2XX_MH_ARBITER_CONFIG_CP_CLNT_ENABLE,VAR_0
A2XX_MH_ARBITER_CONFIG_IN_FLIGHT_LIMIT,FUNC_0
A2XX_MH_ARBITER_CONFIG_IN_FLIGHT_LIMIT_ENABLE,VAR_1
A2XX_MH_ARBITER_CONFIG_L1_ARB_ENABLE,VAR_2
A2XX_MH_ARBITER_CONFIG_L1_ARB_HOLD_ENABLE,VAR_3
A2XX_MH_ARBITER_CONFIG_PAGE_SIZE,FUNC_1
A2XX_MH_ARBITER_CONFIG_PA_CLNT_ENABLE,VAR_4
A2XX_MH_ARBITER_CONFIG_RB_CLNT_ENABLE,VAR_5
A2XX_MH_ARBITER_CONFIG_SAME_PAGE_LIMIT,FUNC_2
A2XX_MH_ARBITER_CONFIG_TC_ARB_HOLD_ENABLE,VAR_6
A2XX_MH_ARBITER_CONFIG_TC_CLNT_ENABLE,VAR_7
A2XX_MH_ARBITER_CONFIG_TC_REORDER_ENABLE,VAR_8
A2XX_MH_ARBITER_CONFIG_VGT_CLNT_ENABLE,VAR_9
A2XX_MH_INTERRUPT_MASK_AXI_READ_ERROR,VAR_10
A2XX_MH_INTERRUPT_MASK_AXI_WRITE_ERROR,VAR_11
A2XX_MH_INTERRUPT_MASK_MMU_PAGE_FAULT,VAR_12
A2XX_MH_MMU_CONFIG_CP_R0_CLNT_BEHAVIOR,FUNC_3
A2XX_MH_MMU_CONFIG_CP_R1_CLNT_BEHAVIOR,FUNC_4
A2XX_MH_MMU_CONFIG_CP_R2_CLNT_BEHAVIOR,FUNC_5
A2XX_MH_MMU_CONFIG_CP_R3_CLNT_BEHAVIOR,FUNC_6
A2XX_MH_MMU_CONFIG_CP_R4_CLNT_BEHAVIOR,FUNC_7
A2XX_MH_MMU_CONFIG_CP_W_CLNT_BEHAVIOR,FUNC_8
A2XX_MH_MMU_CONFIG_MMU_ENABLE,VAR_13
A2XX_MH_MMU_CONFIG_PA_W_CLNT_BEHAVIOR,FUNC_9
A2XX_MH_MMU_CONFIG_RB_W_CLNT_BEHAVIOR,FUNC_10
A2XX_MH_MMU_CONFIG_TC_R_CLNT_BEHAVIOR,FUNC_11
A2XX_MH_MMU_CONFIG_VGT_R0_CLNT_BEHAVIOR,FUNC_12
A2XX_MH_MMU_CONFIG_VGT_R1_CLNT_BEHAVIOR,FUNC_13
A2XX_MH_MMU_INVALIDATE_INVALIDATE_ALL,VAR_14
A2XX_MH_MMU_INVALIDATE_INVALIDATE_TC,VAR_15
A2XX_MH_MMU_VA_RANGE_NUM_64KB_REGIONS,FUNC_14
A2XX_RBBM_INT_CNTL_RDERR_INT_MASK,VAR_16
ADRENO_FW_PFP,VAR_17
ADRENO_FW_PM4,VAR_18
AXXX_CP_DEBUG_MIU_128BIT_WRITE_ENABLE,VAR_19
AXXX_CP_INT_CNTL_IB1_INT_MASK,VAR_20
AXXX_CP_INT_CNTL_IB_ERROR_MASK,VAR_21
AXXX_CP_INT_CNTL_OPCODE_ERROR_MASK,VAR_22
AXXX_CP_INT_CNTL_PROTECTED_MODE_ERROR_MASK,VAR_23
AXXX_CP_INT_CNTL_RB_INT_MASK,VAR_24
AXXX_CP_INT_CNTL_RESERVED_BIT_ERROR_MASK,VAR_25
AXXX_CP_INT_CNTL_T0_PACKET_IN_IB_MASK,VAR_26
AXXX_CP_ME_CNTL_HALT,VAR_27
BEH_TRAN_RNG,VAR_28
DBG,FUNC_15
EINVAL,VAR_29
REG_A2XX_CP_PFP_UCODE_ADDR,VAR_30
REG_A2XX_CP_PFP_UCODE_DATA,VAR_31
REG_A2XX_MH_ARBITER_CONFIG,VAR_32
REG_A2XX_MH_CLNT_INTF_CTRL_CONFIG1,VAR_33
REG_A2XX_MH_INTERRUPT_MASK,VAR_34
REG_A2XX_MH_MMU_CONFIG,VAR_35
REG_A2XX_MH_MMU_INVALIDATE,VAR_36
REG_A2XX_MH_MMU_MPU_BASE,VAR_37
REG_A2XX_MH_MMU_MPU_END,VAR_38
REG_A2XX_MH_MMU_PT_BASE,VAR_39
REG_A2XX_MH_MMU_TRAN_ERROR,VAR_40
REG_A2XX_MH_MMU_VA_RANGE,VAR_41
REG_A2XX_RBBM_CNTL,VAR_42
REG_A2XX_RBBM_DEBUG,VAR_43
REG_A2XX_RBBM_INT_CNTL,VAR_44
REG_A2XX_RBBM_PM_OVERRIDE1,VAR_45
REG_A2XX_RBBM_PM_OVERRIDE2,VAR_46
REG_A2XX_RBBM_SOFT_RESET,VAR_47
REG_A2XX_RB_EDRAM_INFO,VAR_48
REG_A2XX_SQ_FLOW_CONTROL,VAR_49
REG_A2XX_SQ_INT_CNTL,VAR_50
REG_A2XX_SQ_PS_PROGRAM,VAR_51
REG_A2XX_SQ_VS_PROGRAM,VAR_52
REG_AXXX_CP_DEBUG,VAR_53
REG_AXXX_CP_INT_CNTL,VAR_54
REG_AXXX_CP_ME_CNTL,VAR_55
REG_AXXX_CP_ME_RAM_DATA,VAR_56
REG_AXXX_CP_ME_RAM_WADDR,VAR_57
REG_AXXX_CP_QUEUE_THRESHOLDS,VAR_58
SZ_16K,VAR_59
SZ_16M,VAR_60
a2xx_me_init,FUNC_16
adreno_hw_init,FUNC_17
adreno_is_a20x,FUNC_18
adreno_is_a225,FUNC_19
gpu_write,FUNC_20
msleep,FUNC_21
msm_gpummu_params,FUNC_22
to_adreno_gpu,FUNC_23
a2xx_hw_init,FUNC_24
gpu,VAR_61
adreno_gpu,VAR_62
pt_base,VAR_63
tran_error,VAR_64
ptr,VAR_65
len,VAR_66
i,VAR_67
ret,VAR_68
