// Seed: 3555165485
module module_0 (
    output uwire id_0,
    output tri1 id_1,
    output wand id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri id_5,
    input supply0 id_6,
    input wire id_7,
    output supply0 id_8,
    input wand id_9,
    input tri0 id_10,
    output uwire id_11
);
  always @(posedge id_5) #1;
  assign module_1.id_0 = 0;
  assign id_4 = id_5;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output tri1 id_2,
    input tri1 id_3
    , id_17,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    input uwire id_7,
    inout uwire id_8,
    output tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    output tri0 id_12,
    input supply1 id_13,
    input tri0 id_14,
    output tri0 id_15
);
  assign id_12 = id_5;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_2,
      id_5,
      id_15,
      id_5,
      id_8,
      id_1,
      id_2,
      id_7,
      id_4,
      id_9
  );
endmodule
