-- Project:   C:\Users\Jona\Documents\GitHub\Signaalverwerking\Labo1\Labo1_opg2\basisDSPproject_labo1_opg2.cydsn\basisDSPproject_labo1_opg2.cyprj
-- Generated: 02/21/2018 09:05:50
-- PSoC Creator  4.1 Update 1

ENTITY basisDSPproject_labo1_opg2 IS
    PORT(
        \LCD:LCDPort(0)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(1)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(2)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(3)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(4)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(5)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(6)_PAD\ : OUT std_ulogic;
        SDO(0)_PAD : OUT std_ulogic;
        SCK(0)_PAD : OUT std_ulogic;
        WS(0)_PAD : OUT std_ulogic;
        SDI(0)_PAD : IN std_ulogic;
        L2(0)_PAD : OUT std_ulogic;
        Codec_en(0)_PAD : OUT std_ulogic;
        L1(0)_PAD : OUT std_ulogic;
        L0(0)_PAD : OUT std_ulogic;
        CLIP_LED(0)_PAD : OUT std_ulogic;
        AudioCodecClk(0)_PAD : IN std_ulogic;
        SDA(0)_PAD : INOUT std_ulogic;
        SCL(0)_PAD : INOUT std_ulogic;
        L3(0)_PAD : OUT std_ulogic;
        S0(0)_PAD : IN std_ulogic;
        S1(0)_PAD : IN std_ulogic;
        S2(0)_PAD : IN std_ulogic;
        S3(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END basisDSPproject_labo1_opg2;

ARCHITECTURE __DEFAULT__ OF basisDSPproject_labo1_opg2 IS
    SIGNAL AudioCodecClk(0)__PA : bit;
    SIGNAL CLIP_LED(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Codec_en(0)__PA : bit;
    SIGNAL L0(0)__PA : bit;
    SIGNAL L1(0)__PA : bit;
    SIGNAL L2(0)__PA : bit;
    SIGNAL L3(0)__PA : bit;
    SIGNAL Net_1032 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1032 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1032 : SIGNAL IS true;
    SIGNAL Net_1032_local : bit;
    SIGNAL Net_1033 : bit;
    ATTRIBUTE placement_force OF Net_1033 : SIGNAL IS "U(0,1,A)0";
    SIGNAL Net_1034 : bit;
    ATTRIBUTE placement_force OF Net_1034 : SIGNAL IS "U(0,2,A)0";
    SIGNAL Net_1036 : bit;
    ATTRIBUTE placement_force OF Net_1036 : SIGNAL IS "U(0,1,B)0";
    SIGNAL Net_1037 : bit;
    ATTRIBUTE placement_force OF Net_1037 : SIGNAL IS "U(0,1,A)3";
    SIGNAL Net_1050 : bit;
    ATTRIBUTE placement_force OF Net_1050 : SIGNAL IS "U(3,2,A)1";
    SIGNAL Net_1086 : bit;
    SIGNAL Net_1089 : bit;
    SIGNAL Net_1092 : bit;
    SIGNAL Net_1095 : bit;
    SIGNAL Net_15_0 : bit;
    ATTRIBUTE placement_force OF Net_15_0 : SIGNAL IS "U(3,1,A)0";
    SIGNAL Net_167 : bit;
    ATTRIBUTE placement_force OF Net_167 : SIGNAL IS "U(3,2,B)2";
    SIGNAL Net_168 : bit;
    SIGNAL Net_283_0 : bit;
    SIGNAL Net_285_0 : bit;
    SIGNAL Net_367 : bit;
    SIGNAL Net_418 : bit;
    SIGNAL Net_423 : bit;
    SIGNAL Net_50 : bit;
    SIGNAL Net_54 : bit;
    SIGNAL Net_54_SYNCOUT : bit;
    SIGNAL Net_671 : bit;
    SIGNAL Net_727 : bit;
    SIGNAL Net_727_SYNCOUT : bit;
    SIGNAL Net_766 : bit;
    SIGNAL Net_818 : bit;
    SIGNAL Net_835 : bit;
    SIGNAL Net_835_SYNCOUT : bit;
    SIGNAL Net_87 : bit;
    SIGNAL Net_878 : bit;
    SIGNAL Net_878_SYNCOUT : bit;
    SIGNAL Net_895 : bit;
    ATTRIBUTE placement_force OF Net_895 : SIGNAL IS "U(1,1,B)0";
    SIGNAL Net_896 : bit;
    ATTRIBUTE placement_force OF Net_896 : SIGNAL IS "U(2,1,A)1";
    SIGNAL Net_917 : bit;
    ATTRIBUTE placement_force OF Net_917 : SIGNAL IS "U(2,4,B)0";
    SIGNAL Net_920 : bit;
    ATTRIBUTE placement_force OF Net_920 : SIGNAL IS "U(1,2,A)1";
    SIGNAL Net_925 : bit;
    ATTRIBUTE placement_force OF Net_925 : SIGNAL IS "U(2,4,A)0";
    SIGNAL Net_950 : bit;
    ATTRIBUTE placement_force OF Net_950 : SIGNAL IS "U(0,2,A)1";
    SIGNAL Net_951 : bit;
    ATTRIBUTE placement_force OF Net_951 : SIGNAL IS "U(2,4,A)3";
    SIGNAL Net_952 : bit;
    ATTRIBUTE placement_force OF Net_952 : SIGNAL IS "U(0,2,A)2";
    SIGNAL Net_959 : bit;
    SIGNAL Net_959_SYNCOUT : bit;
    SIGNAL Net_961 : bit;
    ATTRIBUTE placement_force OF Net_961 : SIGNAL IS "U(0,1,A)2";
    SIGNAL Net_973 : bit;
    ATTRIBUTE placement_force OF Net_973 : SIGNAL IS "U(2,4,A)2";
    SIGNAL Net_979 : bit;
    ATTRIBUTE placement_force OF Net_979 : SIGNAL IS "U(0,1,B)3";
    SIGNAL Net_984 : bit;
    SIGNAL Net_984_SYNCOUT : bit;
    SIGNAL Net_985 : bit;
    ATTRIBUTE placement_force OF Net_985 : SIGNAL IS "U(0,1,B)2";
    SIGNAL POT_1(0)__PA : bit;
    SIGNAL POT_2(0)__PA : bit;
    SIGNAL S0(0)__PA : bit;
    SIGNAL S1(0)__PA : bit;
    SIGNAL S2(0)__PA : bit;
    SIGNAL S3(0)__PA : bit;
    SIGNAL SCK(0)__PA : bit;
    SIGNAL SCL(0)__PA : bit;
    SIGNAL SDA(0)__PA : bit;
    SIGNAL SDI(0)__PA : bit;
    SIGNAL SDO(0)__PA : bit;
    SIGNAL WS(0)__PA : bit;
    SIGNAL \CLIP:control_1\ : bit;
    SIGNAL \CLIP:control_2\ : bit;
    SIGNAL \CLIP:control_3\ : bit;
    SIGNAL \CLIP:control_4\ : bit;
    SIGNAL \CLIP:control_5\ : bit;
    SIGNAL \CLIP:control_6\ : bit;
    SIGNAL \CLIP:control_7\ : bit;
    SIGNAL \Debouncer_0:DEBOUNCER[0]:d_sync_1\ : bit;
    ATTRIBUTE placement_force OF \Debouncer_0:DEBOUNCER[0]:d_sync_1\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_1\ : bit;
    ATTRIBUTE placement_force OF \Debouncer_1:DEBOUNCER[0]:d_sync_1\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \Debouncer_2:DEBOUNCER[0]:d_sync_1\ : bit;
    ATTRIBUTE placement_force OF \Debouncer_2:DEBOUNCER[0]:d_sync_1\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \Debouncer_3:DEBOUNCER[0]:d_sync_1\ : bit;
    ATTRIBUTE placement_force OF \Debouncer_3:DEBOUNCER[0]:d_sync_1\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \Div2:count_0\ : bit;
    ATTRIBUTE placement_force OF \Div2:count_0\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \Div2:not_last_reset\ : bit;
    ATTRIBUTE placement_force OF \Div2:not_last_reset\ : SIGNAL IS "U(3,2,A)3";
    SIGNAL \I2C_Codec_control:Net_1109_0\ : bit;
    SIGNAL \I2C_Codec_control:Net_1109_0_SYNCOUT\ : bit;
    SIGNAL \I2C_Codec_control:Net_1109_1\ : bit;
    SIGNAL \I2C_Codec_control:Net_1109_1_SYNCOUT\ : bit;
    SIGNAL \I2C_Codec_control:Net_643_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:Net_643_3\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \I2C_Codec_control:Net_697\ : bit;
    SIGNAL \I2C_Codec_control:Net_970\ : bit;
    ATTRIBUTE udbclken_assigned OF \I2C_Codec_control:Net_970\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \I2C_Codec_control:Net_970\ : SIGNAL IS true;
    SIGNAL \I2C_Codec_control:Net_970_local\ : bit;
    SIGNAL \I2C_Codec_control:bI2C_UDB:bus_busy_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:bus_busy_reg\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \I2C_Codec_control:bI2C_UDB:clk_eq_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:clk_eq_reg\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \I2C_Codec_control:bI2C_UDB:clkgen_cl1\ : bit;
    SIGNAL \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\ : SIGNAL IS "U(3,4,A)1";
    SIGNAL \I2C_Codec_control:bI2C_UDB:clkgen_tc\ : bit;
    SIGNAL \I2C_Codec_control:bI2C_UDB:cnt_reset\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:cnt_reset\ : SIGNAL IS "U(2,2,B)0";
    ATTRIBUTE soft OF \I2C_Codec_control:bI2C_UDB:cnt_reset\ : SIGNAL IS 1;
    SIGNAL \I2C_Codec_control:bI2C_UDB:control_0\ : bit;
    SIGNAL \I2C_Codec_control:bI2C_UDB:control_1\ : bit;
    SIGNAL \I2C_Codec_control:bI2C_UDB:control_2\ : bit;
    SIGNAL \I2C_Codec_control:bI2C_UDB:control_3\ : bit;
    SIGNAL \I2C_Codec_control:bI2C_UDB:control_4\ : bit;
    SIGNAL \I2C_Codec_control:bI2C_UDB:control_5\ : bit;
    SIGNAL \I2C_Codec_control:bI2C_UDB:control_6\ : bit;
    SIGNAL \I2C_Codec_control:bI2C_UDB:control_7\ : bit;
    SIGNAL \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS "U(0,2,B)1";
    ATTRIBUTE soft OF \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS 1;
    SIGNAL \I2C_Codec_control:bI2C_UDB:lost_arb_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:lost_arb_reg\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \I2C_Codec_control:bI2C_UDB:m_reset\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:m_reset\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \I2C_Codec_control:bI2C_UDB:m_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:m_state_0\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \I2C_Codec_control:bI2C_UDB:m_state_0_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:m_state_0_split\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \I2C_Codec_control:bI2C_UDB:m_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:m_state_1\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \I2C_Codec_control:bI2C_UDB:m_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:m_state_2\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \I2C_Codec_control:bI2C_UDB:m_state_2_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:m_state_2_split\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \I2C_Codec_control:bI2C_UDB:m_state_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:m_state_3\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \I2C_Codec_control:bI2C_UDB:m_state_4\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:m_state_4\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \I2C_Codec_control:bI2C_UDB:m_state_4_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:m_state_4_split\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \I2C_Codec_control:bI2C_UDB:scl_in_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:scl_in_reg\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \I2C_Codec_control:bI2C_UDB:sda_in_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:sda_in_reg\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \I2C_Codec_control:bI2C_UDB:shift_data_out\ : bit;
    SIGNAL \I2C_Codec_control:bI2C_UDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:status_0\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \I2C_Codec_control:bI2C_UDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:status_1\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \I2C_Codec_control:bI2C_UDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:status_2\ : SIGNAL IS "U(2,2,A)3";
    SIGNAL \I2C_Codec_control:bI2C_UDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:status_3\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \I2C_Codec_control:bI2C_UDB:status_4\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:status_4\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \I2C_Codec_control:bI2C_UDB:status_5\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:bI2C_UDB:status_5\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ : bit;
    SIGNAL \I2C_Codec_control:sda_x_wire\ : bit;
    ATTRIBUTE placement_force OF \I2C_Codec_control:sda_x_wire\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \I2S_Codec_audio:bI2S:count_1\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:count_2\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:count_3\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:count_4\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:count_5\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:count_6\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:ctrl_reg_out_0\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:ctrl_reg_out_1\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:ctrl_reg_out_3\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:ctrl_reg_out_4\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:ctrl_reg_out_5\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:ctrl_reg_out_6\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:ctrl_reg_out_7\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:reset\ : bit;
    ATTRIBUTE placement_force OF \I2S_Codec_audio:bI2S:reset\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \I2S_Codec_audio:bI2S:rx_data_in_0\ : bit;
    ATTRIBUTE placement_force OF \I2S_Codec_audio:bI2S:rx_data_in_0\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \I2S_Codec_audio:bI2S:rx_f0_full_0\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:rx_f0_load\ : bit;
    ATTRIBUTE placement_force OF \I2S_Codec_audio:bI2S:rx_f0_load\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \I2S_Codec_audio:bI2S:rx_int_out_0\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:rx_overflow_0\ : bit;
    ATTRIBUTE placement_force OF \I2S_Codec_audio:bI2S:rx_overflow_0\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \I2S_Codec_audio:bI2S:rx_overflow_sticky\ : bit;
    ATTRIBUTE placement_force OF \I2S_Codec_audio:bI2S:rx_overflow_sticky\ : SIGNAL IS "U(3,2,B)3";
    SIGNAL \I2S_Codec_audio:bI2S:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2S_Codec_audio:bI2S:rx_state_0\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \I2S_Codec_audio:bI2S:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2S_Codec_audio:bI2S:rx_state_1\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \I2S_Codec_audio:bI2S:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2S_Codec_audio:bI2S:rx_state_2\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \I2S_Codec_audio:bI2S:rxenable\ : bit;
    ATTRIBUTE placement_force OF \I2S_Codec_audio:bI2S:rxenable\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \I2S_Codec_audio:bI2S:tx_data_out_0\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:tx_f0_empty_0\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:tx_int_out_0\ : bit;
    SIGNAL \I2S_Codec_audio:bI2S:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2S_Codec_audio:bI2S:tx_state_0\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \I2S_Codec_audio:bI2S:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2S_Codec_audio:bI2S:tx_state_1\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \I2S_Codec_audio:bI2S:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2S_Codec_audio:bI2S:tx_state_2\ : SIGNAL IS "U(2,0,B)3";
    SIGNAL \I2S_Codec_audio:bI2S:tx_underflow_0\ : bit;
    ATTRIBUTE placement_force OF \I2S_Codec_audio:bI2S:tx_underflow_0\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \I2S_Codec_audio:bI2S:tx_underflow_sticky\ : bit;
    ATTRIBUTE placement_force OF \I2S_Codec_audio:bI2S:tx_underflow_sticky\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \I2S_Codec_audio:bI2S:txenable\ : bit;
    ATTRIBUTE placement_force OF \I2S_Codec_audio:bI2S:txenable\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \I2S_EN:control_1\ : bit;
    SIGNAL \I2S_EN:control_2\ : bit;
    SIGNAL \I2S_EN:control_3\ : bit;
    SIGNAL \I2S_EN:control_4\ : bit;
    SIGNAL \I2S_EN:control_5\ : bit;
    SIGNAL \I2S_EN:control_6\ : bit;
    SIGNAL \I2S_EN:control_7\ : bit;
    SIGNAL \\\LCD:LCDPort(0)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(1)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(2)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(3)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(4)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(5)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(6)\\__PA\ : bit;
    SIGNAL \LEDs:control_4\ : bit;
    SIGNAL \LEDs:control_5\ : bit;
    SIGNAL \LEDs:control_6\ : bit;
    SIGNAL \LEDs:control_7\ : bit;
    SIGNAL \LINE:Net_207_0\ : bit;
    SIGNAL \LINE:Net_207_10\ : bit;
    SIGNAL \LINE:Net_207_11\ : bit;
    SIGNAL \LINE:Net_207_1\ : bit;
    SIGNAL \LINE:Net_207_2\ : bit;
    SIGNAL \LINE:Net_207_3\ : bit;
    SIGNAL \LINE:Net_207_4\ : bit;
    SIGNAL \LINE:Net_207_5\ : bit;
    SIGNAL \LINE:Net_207_6\ : bit;
    SIGNAL \LINE:Net_207_7\ : bit;
    SIGNAL \LINE:Net_207_8\ : bit;
    SIGNAL \LINE:Net_207_9\ : bit;
    SIGNAL \LINE:Net_252\ : bit;
    SIGNAL \LINE:Net_381\ : bit;
    SIGNAL \LINE:Net_381_local\ : bit;
    SIGNAL \LINE:Net_385\ : bit;
    ATTRIBUTE global_signal OF \LINE:Net_385\ : SIGNAL IS true;
    SIGNAL \LINE:Net_385_local\ : bit;
    SIGNAL \VOL:Net_207_0\ : bit;
    SIGNAL \VOL:Net_207_10\ : bit;
    SIGNAL \VOL:Net_207_11\ : bit;
    SIGNAL \VOL:Net_207_1\ : bit;
    SIGNAL \VOL:Net_207_2\ : bit;
    SIGNAL \VOL:Net_207_3\ : bit;
    SIGNAL \VOL:Net_207_4\ : bit;
    SIGNAL \VOL:Net_207_5\ : bit;
    SIGNAL \VOL:Net_207_6\ : bit;
    SIGNAL \VOL:Net_207_7\ : bit;
    SIGNAL \VOL:Net_207_8\ : bit;
    SIGNAL \VOL:Net_207_9\ : bit;
    SIGNAL \VOL:Net_252\ : bit;
    SIGNAL \VOL:Net_381\ : bit;
    SIGNAL \VOL:Net_381_local\ : bit;
    SIGNAL \VOL:Net_385\ : bit;
    ATTRIBUTE global_signal OF \VOL:Net_385\ : SIGNAL IS true;
    SIGNAL \VOL:Net_385_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(2,0,A)0";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_1__sig\ : bit;
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:m_state_4_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:m_state_4_split\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF POT_2(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF POT_2(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(0)\ : LABEL IS "iocell2";
    ATTRIBUTE Location OF \LCD:LCDPort(0)\ : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(1)\ : LABEL IS "iocell3";
    ATTRIBUTE Location OF \LCD:LCDPort(1)\ : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(2)\ : LABEL IS "iocell4";
    ATTRIBUTE Location OF \LCD:LCDPort(2)\ : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(3)\ : LABEL IS "iocell5";
    ATTRIBUTE Location OF \LCD:LCDPort(3)\ : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(4)\ : LABEL IS "iocell6";
    ATTRIBUTE Location OF \LCD:LCDPort(4)\ : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(5)\ : LABEL IS "iocell7";
    ATTRIBUTE Location OF \LCD:LCDPort(5)\ : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(6)\ : LABEL IS "iocell8";
    ATTRIBUTE Location OF \LCD:LCDPort(6)\ : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF SDO(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF SDO(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF SCK(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF SCK(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF WS(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF WS(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF SDI(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF SDI(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF L2(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF L2(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF Codec_en(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Codec_en(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF L1(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF L1(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF L0(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF L0(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF CLIP_LED(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF CLIP_LED(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF AudioCodecClk(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF AudioCodecClk(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF SDA(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF SDA(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF SCL(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF SCL(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF POT_1(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF POT_1(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF L3(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF L3(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF S0(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF S0(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF S1(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF S1(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF S2(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF S2(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF S3(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF S3(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:tx_underflow_0\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:tx_underflow_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:rx_overflow_0\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:rx_overflow_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:status_5\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:status_5\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:status_4\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:status_4\ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF AudioCodecClk(0)_SYNC : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:cnt_reset\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:cnt_reset\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF SDI(0)_SYNC : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_1033 : LABEL IS "macrocell12";
    ATTRIBUTE Location OF Net_1033 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_950 : LABEL IS "macrocell13";
    ATTRIBUTE Location OF Net_950 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_951 : LABEL IS "macrocell14";
    ATTRIBUTE Location OF Net_951 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_952 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_952 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:CtlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:CtlReg\ : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:BitCounter\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF RxDMA : LABEL IS "drqcell1";
    ATTRIBUTE Location OF RxDMA : LABEL IS "[DrqContainer=(0)][DrqId=(0)]";
    ATTRIBUTE lib_model OF TxDMA : LABEL IS "drqcell2";
    ATTRIBUTE Location OF TxDMA : LABEL IS "[DrqContainer=(0)][DrqId=(1)]";
    ATTRIBUTE Location OF SampleKlaar : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \LEDs:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \LEDs:Sync:ctrl_reg\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF \I2C_Codec_control:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:StsReg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:StsReg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:Shifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:Shifter:u0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF \VOL:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF \VOL:ADC_SAR\ : LABEL IS "F(SAR,1)";
    ATTRIBUTE lib_model OF \I2S_EN:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \I2S_EN:Sync:ctrl_reg\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \LINE:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \LINE:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE lib_model OF \CLIP:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \CLIP:Sync:ctrl_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \KNOP:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \KNOP:sts:sts_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \KNOP_TOGGLE:sts:sts_reg\ : LABEL IS "statuscell2";
    ATTRIBUTE Location OF \KNOP_TOGGLE:sts:sts_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF SampleVraag : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF Net_1050 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Net_1050 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:reset\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:reset\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_167 : LABEL IS "macrocell18";
    ATTRIBUTE Location OF Net_167 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:tx_underflow_sticky\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:tx_underflow_sticky\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:txenable\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:txenable\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:tx_state_2\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:tx_state_2\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:tx_state_1\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:tx_state_1\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:tx_state_0\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:tx_state_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_15_0 : LABEL IS "macrocell24";
    ATTRIBUTE Location OF Net_15_0 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:rx_f0_load\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:rx_f0_load\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:rx_state_2\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:rx_state_2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:rx_state_1\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:rx_state_1\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:rx_state_0\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:rx_state_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:m_state_0_split\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:m_state_0_split\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:rx_overflow_sticky\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:rx_overflow_sticky\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:rxenable\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:rxenable\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2S_Codec_audio:bI2S:rx_data_in_0\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \I2S_Codec_audio:bI2S:rx_data_in_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:sda_in_reg\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:sda_in_reg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:m_state_4\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:m_state_4\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:m_state_3\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:m_state_3\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:m_state_2\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:m_state_2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:m_state_1\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:m_state_1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:m_state_0\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:m_state_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:status_3\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:status_3\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:status_2\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:status_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:status_1\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:status_1\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:status_0\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:status_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:scl_in_reg\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:scl_in_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:lost_arb_reg\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:lost_arb_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:m_state_2_split\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:m_state_2_split\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:bus_busy_reg\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:bus_busy_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:clk_eq_reg\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:clk_eq_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:Net_643_3\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \I2C_Codec_control:Net_643_3\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:sda_x_wire\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \I2C_Codec_control:sda_x_wire\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \I2C_Codec_control:bI2C_UDB:m_reset\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \I2C_Codec_control:bI2C_UDB:m_reset\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_961 : LABEL IS "macrocell57";
    ATTRIBUTE Location OF Net_961 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Debouncer_0:DEBOUNCER[0]:d_sync_1\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \Debouncer_0:DEBOUNCER[0]:d_sync_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_1037 : LABEL IS "macrocell59";
    ATTRIBUTE Location OF Net_1037 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_1036 : LABEL IS "macrocell60";
    ATTRIBUTE Location OF Net_1036 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_896 : LABEL IS "macrocell61";
    ATTRIBUTE Location OF Net_896 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_925 : LABEL IS "macrocell62";
    ATTRIBUTE Location OF Net_925 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_917 : LABEL IS "macrocell63";
    ATTRIBUTE Location OF Net_917 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_1034 : LABEL IS "macrocell64";
    ATTRIBUTE Location OF Net_1034 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_920 : LABEL IS "macrocell65";
    ATTRIBUTE Location OF Net_920 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_895 : LABEL IS "macrocell66";
    ATTRIBUTE Location OF Net_895 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_985 : LABEL IS "macrocell67";
    ATTRIBUTE Location OF Net_985 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Debouncer_1:DEBOUNCER[0]:d_sync_1\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \Debouncer_1:DEBOUNCER[0]:d_sync_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF S3(0)_SYNC : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF S2(0)_SYNC : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_973 : LABEL IS "macrocell69";
    ATTRIBUTE Location OF Net_973 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Debouncer_2:DEBOUNCER[0]:d_sync_1\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \Debouncer_2:DEBOUNCER[0]:d_sync_1\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF S1(0)_SYNC : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF S0(0)_SYNC : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_979 : LABEL IS "macrocell71";
    ATTRIBUTE Location OF Net_979 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Debouncer_3:DEBOUNCER[0]:d_sync_1\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \Debouncer_3:DEBOUNCER[0]:d_sync_1\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF SCL(0)_SYNC : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF SDA(0)_SYNC : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Div2:not_last_reset\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \Div2:not_last_reset\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Div2:count_0\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \Div2:count_0\ : LABEL IS "U(3,2)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
BEGIN

    \I2C_Codec_control:bI2C_UDB:m_state_4_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_6 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * !main_9) + (main_4 * !main_5 * !main_7 * !main_9) + (main_4 * !main_5 * !main_8 * !main_9) + (main_4 * !main_9 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:m_state_4_split\,
            main_0 => \I2C_Codec_control:bI2C_UDB:control_6\,
            main_1 => \I2C_Codec_control:bI2C_UDB:control_5\,
            main_2 => \I2C_Codec_control:bI2C_UDB:control_2\,
            main_3 => \I2C_Codec_control:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_5 => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            main_6 => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            main_7 => \I2C_Codec_control:bI2C_UDB:m_state_1\,
            main_8 => \I2C_Codec_control:bI2C_UDB:m_state_0\,
            main_9 => \I2C_Codec_control:bI2C_UDB:m_reset\,
            main_10 => \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_Codec_control:bI2C_UDB:lost_arb_reg\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \I2C_Codec_control:Net_970\,
            dclk_0 => \I2C_Codec_control:Net_970_local\,
            aclk_glb_0 => \LINE:Net_385\,
            aclk_0 => \LINE:Net_385_local\,
            clk_a_dig_glb_0 => \LINE:Net_381\,
            clk_a_dig_0 => \LINE:Net_381_local\,
            aclk_glb_1 => \VOL:Net_385\,
            aclk_1 => \VOL:Net_385_local\,
            clk_a_dig_glb_1 => \VOL:Net_381\,
            clk_a_dig_1 => \VOL:Net_381_local\,
            dclk_glb_1 => Net_1032,
            dclk_1 => Net_1032_local,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\,
            aclk_glb_ff_1 => \ClockBlock.aclk_glb_ff_1__sig\);

    POT_2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "f805f0bd-6f6f-4afa-b267-1d5c5398dc99",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    POT_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "POT_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => POT_2(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort\:logicalport
        GENERIC MAP(
            drive_mode => "110110110110110110110",
            ibuf_enabled => "1111111",
            id => "4be6ff12-31f6-4547-bbc9-7b4465701279/ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0000000",
            input_buffer_sel => "00000000000000",
            input_clk_en => 0,
            input_sync => "1111111",
            input_sync_mode => "0000000",
            intr_mode => "00000000000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,,,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000000",
            oe_reset => 0,
            oe_sync => "0000000",
            output_clk_en => 0,
            output_clock_mode => "0000000",
            output_conn => "0000000",
            output_mode => "0000000",
            output_reset => 0,
            output_sync => "0000000",
            ovt_hyst_trim => "0000000",
            ovt_needed => "0000000",
            ovt_slew_control => "00000000000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,,,,",
            pin_mode => "OOOOOOO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1111111",
            sio_ibuf => "00000000",
            sio_info => "00000000000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000000",
            vtrip => "10101010101010",
            width => 7,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \LCD:LCDPort(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(0)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(1)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(1)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(1)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(2)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(2)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(2)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(3)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(3)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(3)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(4)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(4)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(4)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(5)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(5)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(5)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(6)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(6)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(6)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDO:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f3d84a9e-fb2f-4a30-abd8-6e393f7d0dfe",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SDO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDO(0)__PA,
            oe => open,
            pin_input => Net_15_0,
            pad_out => SDO(0)_PAD,
            pad_in => SDO(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "88141c2d-0163-4f66-a8ce-8826769f2f78",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCK(0)__PA,
            oe => open,
            pin_input => Net_168,
            pad_out => SCK(0)_PAD,
            pad_in => SCK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    WS:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1977f7ec-b48d-4305-9ab9-fb40cb17f7da",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    WS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "WS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => WS(0)__PA,
            oe => open,
            pin_input => Net_167,
            pad_out => WS(0)_PAD,
            pad_in => WS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDI:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDI(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDI",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDI(0)__PA,
            oe => open,
            fb => Net_54,
            pad_in => SDI(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    L2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "248fd475-79e4-4267-b70d-842f9c2079b1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    L2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "L2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => L2(0)__PA,
            oe => open,
            pin_input => Net_671,
            pad_out => L2(0)_PAD,
            pad_in => L2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Codec_en:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b0ecfe11-fec6-40bb-a477-d87249020fb7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Codec_en(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Codec_en",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Codec_en(0)__PA,
            oe => open,
            pin_input => __ONE__,
            pad_out => Codec_en(0)_PAD,
            pad_in => Codec_en(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    L1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "16f204b6-3bc6-4b86-bfd3-a5b1466e48ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    L1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "L1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => L1(0)__PA,
            oe => open,
            pin_input => Net_87,
            pad_out => L1(0)_PAD,
            pad_in => L1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    L0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "73839acd-2af1-4752-88f3-e35ae8d708e3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    L0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "L0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => L0(0)__PA,
            oe => open,
            pin_input => Net_423,
            pad_out => L0(0)_PAD,
            pad_in => L0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CLIP_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a2a396c9-b584-4402-ad7a-903f1ab65031",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CLIP_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CLIP_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => CLIP_LED(0)__PA,
            oe => open,
            pin_input => Net_418,
            pad_out => CLIP_LED(0)_PAD,
            pad_in => CLIP_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    AudioCodecClk:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "0d1d65b0-88b9-4312-acf4-caf207986a29",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    AudioCodecClk(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "AudioCodecClk",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => AudioCodecClk(0)__PA,
            oe => open,
            fb => Net_727,
            pad_in => AudioCodecClk(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA(0)__PA,
            oe => open,
            fb => \I2C_Codec_control:Net_1109_1\,
            pin_input => \I2C_Codec_control:sda_x_wire\,
            pad_out => SDA(0)_PAD,
            pad_in => SDA(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SCL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL(0)__PA,
            oe => open,
            fb => \I2C_Codec_control:Net_1109_0\,
            pin_input => \I2C_Codec_control:Net_643_3\,
            pad_out => SCL(0)_PAD,
            pad_in => SCL(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    POT_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    POT_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "POT_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => POT_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    L3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f277d088-682c-4139-a65f-8bbc0376a8f0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    L3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "L3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => L3(0)__PA,
            oe => open,
            pin_input => Net_818,
            pad_out => L3(0)_PAD,
            pad_in => L3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    S0:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "d349804a-53df-4c29-8aa5-6c7558a753bf",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    S0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "S0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => S0(0)__PA,
            oe => open,
            fb => Net_959,
            pad_in => S0(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    S1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "6e16dcc7-1a6e-4c63-95ae-a74b4f2a76ca",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    S1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "S1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => S1(0)__PA,
            oe => open,
            fb => Net_984,
            pad_in => S1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    S2:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "03d7e147-c2d9-44ff-8c9c-a10bf18cfd98",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    S2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "S2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => S2(0)__PA,
            oe => open,
            fb => Net_835,
            pad_in => S2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    S3:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "2de7f489-8260-4923-8a59-14aa44c397ca",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    S3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "S3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => S3(0)__PA,
            oe => open,
            fb => Net_878,
            pad_in => S3(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \I2S_Codec_audio:bI2S:tx_underflow_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2S_Codec_audio:bI2S:tx_underflow_0\,
            main_0 => \I2S_Codec_audio:bI2S:tx_state_2\,
            main_1 => \I2S_Codec_audio:bI2S:tx_state_1\,
            main_2 => \I2S_Codec_audio:bI2S:tx_state_0\,
            main_3 => \I2S_Codec_audio:bI2S:tx_f0_empty_0\);

    \I2S_Codec_audio:bI2S:rx_overflow_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2S_Codec_audio:bI2S:rx_overflow_0\,
            main_0 => \I2S_Codec_audio:bI2S:rx_f0_load\,
            main_1 => \I2S_Codec_audio:bI2S:rx_f0_full_0\);

    \I2C_Codec_control:bI2C_UDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:status_5\,
            main_0 => \I2C_Codec_control:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\);

    \I2C_Codec_control:bI2C_UDB:status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:status_4\,
            main_0 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_1 => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            main_2 => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            main_3 => \I2C_Codec_control:bI2C_UDB:m_state_1\,
            main_4 => \I2C_Codec_control:bI2C_UDB:m_state_0\);

    AudioCodecClk(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_727,
            out => Net_727_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \I2C_Codec_control:bI2C_UDB:cnt_reset\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_5 * main_6 * !main_7 * main_8) + (main_1 * !main_5 * main_6 * !main_7 * main_8) + (main_2 * !main_5 * main_6 * !main_7 * main_8) + (main_3 * main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:cnt_reset\,
            main_0 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_1 => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            main_2 => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            main_3 => \I2C_Codec_control:bI2C_UDB:m_state_1\,
            main_4 => \I2C_Codec_control:bI2C_UDB:m_state_0\,
            main_5 => \I2C_Codec_control:bI2C_UDB:scl_in_reg\,
            main_6 => \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\,
            main_7 => \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_Codec_control:Net_643_3\);

    \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\,
            main_0 => \I2C_Codec_control:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_Codec_control:bI2C_UDB:cnt_reset\);

    \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\,
            main_0 => \I2C_Codec_control:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_2 => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            main_3 => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            main_4 => \I2C_Codec_control:bI2C_UDB:m_state_1\,
            main_5 => \I2C_Codec_control:bI2C_UDB:m_state_0\,
            main_6 => \I2C_Codec_control:bI2C_UDB:clk_eq_reg\);

    \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (!main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\,
            main_0 => \I2C_Codec_control:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_2 => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            main_3 => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            main_4 => \I2C_Codec_control:bI2C_UDB:m_state_1\,
            main_5 => \I2C_Codec_control:bI2C_UDB:m_state_0\,
            main_6 => \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3) + (!main_1 * !main_2) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\,
            main_0 => \I2C_Codec_control:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_2 => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            main_3 => \I2C_Codec_control:bI2C_UDB:cnt_reset\);

    SDI(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_54,
            out => Net_54_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Net_1033:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1033,
            main_0 => Net_961);

    Net_950:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_950,
            main_0 => Net_985);

    Net_951:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_951,
            main_0 => Net_973);

    Net_952:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_952,
            main_0 => Net_979);

    \I2S_Codec_audio:bI2S:CtlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00011111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \I2S_Codec_audio:bI2S:ctrl_reg_out_7\,
            control_6 => \I2S_Codec_audio:bI2S:ctrl_reg_out_6\,
            control_5 => \I2S_Codec_audio:bI2S:ctrl_reg_out_5\,
            control_4 => \I2S_Codec_audio:bI2S:ctrl_reg_out_4\,
            control_3 => \I2S_Codec_audio:bI2S:ctrl_reg_out_3\,
            control_2 => \I2S_Codec_audio:bI2S:ctrl_reg_out_2\,
            control_1 => \I2S_Codec_audio:bI2S:ctrl_reg_out_1\,
            control_0 => \I2S_Codec_audio:bI2S:ctrl_reg_out_0\,
            clk_en => Net_1050,
            busclk => ClockBlock_BUS_CLK);

    \I2S_Codec_audio:bI2S:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0111111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            load => open,
            enable => \I2S_Codec_audio:bI2S:ctrl_reg_out_2\,
            count_6 => \I2S_Codec_audio:bI2S:count_6\,
            count_5 => \I2S_Codec_audio:bI2S:count_5\,
            count_4 => \I2S_Codec_audio:bI2S:count_4\,
            count_3 => \I2S_Codec_audio:bI2S:count_3\,
            count_2 => \I2S_Codec_audio:bI2S:count_2\,
            count_1 => \I2S_Codec_audio:bI2S:count_1\,
            count_0 => Net_168,
            clk_en => Net_1050);

    \I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Net_285_0,
            status_0 => \I2S_Codec_audio:bI2S:tx_underflow_0\,
            interrupt => \I2S_Codec_audio:bI2S:tx_int_out_0\,
            clk_en => Net_1050);

    \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000000000010000000000000000011000000010000010000000000000000010000101010000100000011111111000000001111111111111111000000000000000000000000000000000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \I2S_Codec_audio:bI2S:tx_state_2\,
            cs_addr_1 => \I2S_Codec_audio:bI2S:tx_state_1\,
            cs_addr_0 => \I2S_Codec_audio:bI2S:tx_state_0\,
            d0_load => open,
            so_comb => \I2S_Codec_audio:bI2S:tx_data_out_0\,
            f0_bus_stat_comb => Net_285_0,
            f0_blk_stat_comb => \I2S_Codec_audio:bI2S:tx_f0_empty_0\,
            clk_en => Net_1050,
            busclk => ClockBlock_BUS_CLK);

    \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Net_283_0,
            status_0 => \I2S_Codec_audio:bI2S:rx_overflow_0\,
            interrupt => \I2S_Codec_audio:bI2S:rx_int_out_0\,
            clk_en => Net_1050);

    \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \I2S_Codec_audio:bI2S:rx_state_2\,
            cs_addr_1 => \I2S_Codec_audio:bI2S:rx_state_1\,
            cs_addr_0 => \I2S_Codec_audio:bI2S:rx_state_0\,
            route_si => \I2S_Codec_audio:bI2S:rx_data_in_0\,
            f0_load => \I2S_Codec_audio:bI2S:rx_f0_load\,
            f1_load => open,
            f0_bus_stat_comb => Net_283_0,
            f0_blk_stat_comb => \I2S_Codec_audio:bI2S:rx_f0_full_0\,
            clk_en => Net_1050,
            busclk => ClockBlock_BUS_CLK);

    RxDMA:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_283_0,
            termin => '0',
            termout => Net_367,
            clock => ClockBlock_BUS_CLK);

    TxDMA:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_285_0,
            termin => '0',
            termout => Net_50,
            clock => ClockBlock_BUS_CLK);

    SampleKlaar:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_367,
            clock => ClockBlock_BUS_CLK);

    \LEDs:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \LEDs:control_7\,
            control_6 => \LEDs:control_6\,
            control_5 => \LEDs:control_5\,
            control_4 => \LEDs:control_4\,
            control_3 => Net_818,
            control_2 => Net_671,
            control_1 => Net_87,
            control_0 => Net_423,
            busclk => ClockBlock_BUS_CLK);

    \I2C_Codec_control:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \I2C_Codec_control:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_Codec_control:Net_970\,
            control_7 => \I2C_Codec_control:bI2C_UDB:control_7\,
            control_6 => \I2C_Codec_control:bI2C_UDB:control_6\,
            control_5 => \I2C_Codec_control:bI2C_UDB:control_5\,
            control_4 => \I2C_Codec_control:bI2C_UDB:control_4\,
            control_3 => \I2C_Codec_control:bI2C_UDB:control_3\,
            control_2 => \I2C_Codec_control:bI2C_UDB:control_2\,
            control_1 => \I2C_Codec_control:bI2C_UDB:control_1\,
            control_0 => \I2C_Codec_control:bI2C_UDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_Codec_control:bI2C_UDB:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0100000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_Codec_control:Net_970\,
            status_6 => open,
            status_5 => \I2C_Codec_control:bI2C_UDB:status_5\,
            status_4 => \I2C_Codec_control:bI2C_UDB:status_4\,
            status_3 => \I2C_Codec_control:bI2C_UDB:status_3\,
            status_2 => \I2C_Codec_control:bI2C_UDB:status_2\,
            status_1 => \I2C_Codec_control:bI2C_UDB:status_1\,
            status_0 => \I2C_Codec_control:bI2C_UDB:status_0\,
            interrupt => \I2C_Codec_control:Net_697\);

    \I2C_Codec_control:bI2C_UDB:Shifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
            d0_init => "00000100",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_Codec_control:Net_970\,
            cs_addr_1 => \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\,
            cs_addr_0 => \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\,
            route_si => \I2C_Codec_control:bI2C_UDB:sda_in_reg\,
            so_comb => \I2C_Codec_control:bI2C_UDB:shift_data_out\,
            f1_blk_stat_comb => \I2C_Codec_control:bI2C_UDB:tx_reg_empty\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
            d0_init => "00001111",
            d1_init => "00001000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_Codec_control:Net_970\,
            cs_addr_1 => \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\,
            cs_addr_0 => \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\,
            z0_comb => \I2C_Codec_control:bI2C_UDB:clkgen_tc\,
            cl1_comb => \I2C_Codec_control:bI2C_UDB:clkgen_cl1\,
            busclk => ClockBlock_BUS_CLK);

    \VOL:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1086,
            clock => ClockBlock_BUS_CLK);

    \VOL:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.aclk_glb_ff_1__sig\,
            pump_clock => \ClockBlock.aclk_glb_ff_1__sig\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \VOL:Net_252\,
            next => Net_1089,
            data_out_udb_11 => \VOL:Net_207_11\,
            data_out_udb_10 => \VOL:Net_207_10\,
            data_out_udb_9 => \VOL:Net_207_9\,
            data_out_udb_8 => \VOL:Net_207_8\,
            data_out_udb_7 => \VOL:Net_207_7\,
            data_out_udb_6 => \VOL:Net_207_6\,
            data_out_udb_5 => \VOL:Net_207_5\,
            data_out_udb_4 => \VOL:Net_207_4\,
            data_out_udb_3 => \VOL:Net_207_3\,
            data_out_udb_2 => \VOL:Net_207_2\,
            data_out_udb_1 => \VOL:Net_207_1\,
            data_out_udb_0 => \VOL:Net_207_0\,
            eof_udb => Net_1086);

    \I2S_EN:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \I2S_EN:control_7\,
            control_6 => \I2S_EN:control_6\,
            control_5 => \I2S_EN:control_5\,
            control_4 => \I2S_EN:control_4\,
            control_3 => \I2S_EN:control_3\,
            control_2 => \I2S_EN:control_2\,
            control_1 => \I2S_EN:control_1\,
            control_0 => Net_766,
            busclk => ClockBlock_BUS_CLK);

    \LINE:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1092,
            clock => ClockBlock_BUS_CLK);

    \LINE:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.aclk_glb_ff_0__sig\,
            pump_clock => \ClockBlock.aclk_glb_ff_0__sig\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \LINE:Net_252\,
            next => Net_1095,
            data_out_udb_11 => \LINE:Net_207_11\,
            data_out_udb_10 => \LINE:Net_207_10\,
            data_out_udb_9 => \LINE:Net_207_9\,
            data_out_udb_8 => \LINE:Net_207_8\,
            data_out_udb_7 => \LINE:Net_207_7\,
            data_out_udb_6 => \LINE:Net_207_6\,
            data_out_udb_5 => \LINE:Net_207_5\,
            data_out_udb_4 => \LINE:Net_207_4\,
            data_out_udb_3 => \LINE:Net_207_3\,
            data_out_udb_2 => \LINE:Net_207_2\,
            data_out_udb_1 => \LINE:Net_207_1\,
            data_out_udb_0 => \LINE:Net_207_0\,
            eof_udb => Net_1092);

    \CLIP:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \CLIP:control_7\,
            control_6 => \CLIP:control_6\,
            control_5 => \CLIP:control_5\,
            control_4 => \CLIP:control_4\,
            control_3 => \CLIP:control_3\,
            control_2 => \CLIP:control_2\,
            control_1 => \CLIP:control_1\,
            control_0 => Net_418,
            busclk => ClockBlock_BUS_CLK);

    \KNOP:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => Net_952,
            status_2 => Net_951,
            status_1 => Net_950,
            status_0 => Net_1033);

    \KNOP_TOGGLE:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => Net_920,
            status_2 => Net_917,
            status_1 => Net_896,
            status_0 => Net_895);

    SampleVraag:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_50,
            clock => ClockBlock_BUS_CLK);

    Net_1050:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_1050,
            clk_en => Net_727_SYNCOUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1050,
            main_1 => Net_766,
            main_2 => \Div2:not_last_reset\,
            main_3 => \Div2:count_0\);

    \I2S_Codec_audio:bI2S:reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \I2S_Codec_audio:bI2S:reset\,
            clk_en => Net_1050,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \I2S_Codec_audio:bI2S:ctrl_reg_out_2\);

    Net_167:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_167,
            clk_en => Net_1050,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \I2S_Codec_audio:bI2S:reset\,
            main_1 => \I2S_Codec_audio:bI2S:count_5\);

    \I2S_Codec_audio:bI2S:tx_underflow_sticky\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_0 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \I2S_Codec_audio:bI2S:tx_underflow_sticky\,
            clk_en => Net_1050,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \I2S_Codec_audio:bI2S:ctrl_reg_out_0\,
            main_1 => \I2S_Codec_audio:bI2S:tx_underflow_sticky\,
            main_2 => \I2S_Codec_audio:bI2S:tx_state_2\,
            main_3 => \I2S_Codec_audio:bI2S:tx_state_1\,
            main_4 => \I2S_Codec_audio:bI2S:tx_state_0\,
            main_5 => \I2S_Codec_audio:bI2S:tx_f0_empty_0\);

    \I2S_Codec_audio:bI2S:txenable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * !main_9 * main_10) + (main_0 * main_3 * !main_9 * main_10) + (main_0 * main_4 * !main_9 * main_10) + (main_0 * main_5 * !main_9 * main_10) + (main_0 * main_6 * !main_9 * main_10) + (main_0 * main_7 * !main_9 * main_10) + (main_0 * main_8 * !main_9 * main_10) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \I2S_Codec_audio:bI2S:txenable\,
            clk_en => Net_1050,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \I2S_Codec_audio:bI2S:ctrl_reg_out_2\,
            main_1 => \I2S_Codec_audio:bI2S:ctrl_reg_out_0\,
            main_2 => \I2S_Codec_audio:bI2S:count_6\,
            main_3 => \I2S_Codec_audio:bI2S:count_5\,
            main_4 => \I2S_Codec_audio:bI2S:count_4\,
            main_5 => \I2S_Codec_audio:bI2S:count_3\,
            main_6 => \I2S_Codec_audio:bI2S:count_2\,
            main_7 => \I2S_Codec_audio:bI2S:count_1\,
            main_8 => Net_168,
            main_9 => \I2S_Codec_audio:bI2S:tx_underflow_sticky\,
            main_10 => \I2S_Codec_audio:bI2S:txenable\);

    \I2S_Codec_audio:bI2S:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \I2S_Codec_audio:bI2S:tx_state_2\,
            clk_en => Net_1050,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \I2S_Codec_audio:bI2S:txenable\);

    \I2S_Codec_audio:bI2S:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_4 * !main_5 * !main_6) + (!main_2 * !main_4 * !main_5 * !main_6) + (!main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \I2S_Codec_audio:bI2S:tx_state_1\,
            clk_en => Net_1050,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \I2S_Codec_audio:bI2S:count_3\,
            main_1 => \I2S_Codec_audio:bI2S:count_2\,
            main_2 => \I2S_Codec_audio:bI2S:count_1\,
            main_3 => \I2S_Codec_audio:bI2S:txenable\,
            main_4 => \I2S_Codec_audio:bI2S:tx_state_2\,
            main_5 => \I2S_Codec_audio:bI2S:tx_state_1\,
            main_6 => \I2S_Codec_audio:bI2S:tx_state_0\);

    \I2S_Codec_audio:bI2S:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_4 * !main_5 * !main_6) + (!main_3) + (main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \I2S_Codec_audio:bI2S:tx_state_0\,
            clk_en => Net_1050,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \I2S_Codec_audio:bI2S:count_3\,
            main_1 => \I2S_Codec_audio:bI2S:count_2\,
            main_2 => \I2S_Codec_audio:bI2S:count_1\,
            main_3 => \I2S_Codec_audio:bI2S:txenable\,
            main_4 => \I2S_Codec_audio:bI2S:tx_state_2\,
            main_5 => \I2S_Codec_audio:bI2S:tx_state_1\,
            main_6 => \I2S_Codec_audio:bI2S:tx_state_0\);

    Net_15_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_15_0,
            clk_en => Net_1050,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_168,
            main_1 => \I2S_Codec_audio:bI2S:tx_data_out_0\,
            main_2 => Net_15_0);

    \I2S_Codec_audio:bI2S:rx_f0_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \I2S_Codec_audio:bI2S:rx_f0_load\,
            clk_en => Net_1050,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \I2S_Codec_audio:bI2S:rx_state_2\,
            main_1 => \I2S_Codec_audio:bI2S:rx_state_1\,
            main_2 => \I2S_Codec_audio:bI2S:rx_state_0\);

    \I2S_Codec_audio:bI2S:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \I2S_Codec_audio:bI2S:rx_state_2\,
            clk_en => Net_1050,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \I2S_Codec_audio:bI2S:rx_state_2\,
            main_1 => \I2S_Codec_audio:bI2S:rx_state_1\,
            main_2 => \I2S_Codec_audio:bI2S:rx_state_0\,
            main_3 => \I2S_Codec_audio:bI2S:rxenable\);

    \I2S_Codec_audio:bI2S:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \I2S_Codec_audio:bI2S:rx_state_1\,
            clk_en => Net_1050,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \I2S_Codec_audio:bI2S:count_3\,
            main_1 => \I2S_Codec_audio:bI2S:count_2\,
            main_2 => \I2S_Codec_audio:bI2S:count_1\,
            main_3 => \I2S_Codec_audio:bI2S:rx_state_2\,
            main_4 => \I2S_Codec_audio:bI2S:rx_state_1\,
            main_5 => \I2S_Codec_audio:bI2S:rx_state_0\,
            main_6 => \I2S_Codec_audio:bI2S:rxenable\);

    \I2S_Codec_audio:bI2S:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_6) + (!main_3 * main_4 * main_6) + (main_3 * !main_4 * main_6) + (main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \I2S_Codec_audio:bI2S:rx_state_0\,
            clk_en => Net_1050,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \I2S_Codec_audio:bI2S:count_3\,
            main_1 => \I2S_Codec_audio:bI2S:count_2\,
            main_2 => \I2S_Codec_audio:bI2S:count_1\,
            main_3 => \I2S_Codec_audio:bI2S:rx_state_2\,
            main_4 => \I2S_Codec_audio:bI2S:rx_state_1\,
            main_5 => \I2S_Codec_audio:bI2S:rx_state_0\,
            main_6 => \I2S_Codec_audio:bI2S:rxenable\);

    \I2C_Codec_control:bI2C_UDB:m_state_0_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_5 * !main_6 * main_7 * !main_8 * !main_9 * main_10) + (main_1 * !main_4 * main_6 * main_7 * main_8 * !main_9 * !main_11) + (!main_2 * main_3 * main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_4 * !main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_4 * main_5 * main_6 * main_7 * !main_9 * main_10) + (main_4 * !main_5 * !main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:m_state_0_split\,
            main_0 => \I2C_Codec_control:bI2C_UDB:control_7\,
            main_1 => \I2C_Codec_control:bI2C_UDB:control_6\,
            main_2 => \I2C_Codec_control:bI2C_UDB:control_5\,
            main_3 => \I2C_Codec_control:bI2C_UDB:control_4\,
            main_4 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_5 => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            main_6 => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            main_7 => \I2C_Codec_control:bI2C_UDB:m_state_1\,
            main_8 => \I2C_Codec_control:bI2C_UDB:m_state_0\,
            main_9 => \I2C_Codec_control:bI2C_UDB:m_reset\,
            main_10 => \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_Codec_control:bI2C_UDB:lost_arb_reg\);

    \I2S_Codec_audio:bI2S:rx_overflow_sticky\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \I2S_Codec_audio:bI2S:rx_overflow_sticky\,
            clk_en => Net_1050,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \I2S_Codec_audio:bI2S:ctrl_reg_out_1\,
            main_1 => \I2S_Codec_audio:bI2S:rx_f0_load\,
            main_2 => \I2S_Codec_audio:bI2S:rx_overflow_sticky\,
            main_3 => \I2S_Codec_audio:bI2S:rx_f0_full_0\);

    \I2S_Codec_audio:bI2S:rxenable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * !main_9 * main_10) + (main_0 * !main_3 * !main_9 * main_10) + (main_0 * !main_4 * !main_9 * main_10) + (main_0 * !main_5 * !main_9 * main_10) + (main_0 * !main_6 * !main_9 * main_10) + (main_0 * main_7 * !main_9 * main_10) + (main_1 * !main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_8 * !main_9) + (!main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \I2S_Codec_audio:bI2S:rxenable\,
            clk_en => Net_1050,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \I2S_Codec_audio:bI2S:ctrl_reg_out_2\,
            main_1 => \I2S_Codec_audio:bI2S:ctrl_reg_out_1\,
            main_2 => \I2S_Codec_audio:bI2S:count_6\,
            main_3 => \I2S_Codec_audio:bI2S:count_5\,
            main_4 => \I2S_Codec_audio:bI2S:count_4\,
            main_5 => \I2S_Codec_audio:bI2S:count_3\,
            main_6 => \I2S_Codec_audio:bI2S:count_2\,
            main_7 => \I2S_Codec_audio:bI2S:count_1\,
            main_8 => Net_168,
            main_9 => \I2S_Codec_audio:bI2S:rx_overflow_sticky\,
            main_10 => \I2S_Codec_audio:bI2S:rxenable\);

    \I2S_Codec_audio:bI2S:rx_data_in_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \I2S_Codec_audio:bI2S:rx_data_in_0\,
            clk_en => Net_1050,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_168,
            main_1 => \I2S_Codec_audio:bI2S:rx_data_in_0\,
            main_2 => Net_54_SYNCOUT);

    \I2C_Codec_control:bI2C_UDB:sda_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:sda_in_reg\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:Net_1109_1_SYNCOUT\);

    \I2C_Codec_control:bI2C_UDB:m_state_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:control_4\,
            main_1 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_2 => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            main_3 => \I2C_Codec_control:bI2C_UDB:m_state_1\,
            main_4 => \I2C_Codec_control:bI2C_UDB:m_state_0\,
            main_5 => \I2C_Codec_control:bI2C_UDB:m_reset\,
            main_6 => \I2C_Codec_control:bI2C_UDB:m_state_4_split\);

    \I2C_Codec_control:bI2C_UDB:m_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_4 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * !main_9) + (!main_4 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_5 * !main_9 * !main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:control_6\,
            main_1 => \I2C_Codec_control:bI2C_UDB:control_5\,
            main_2 => \I2C_Codec_control:bI2C_UDB:control_2\,
            main_3 => \I2C_Codec_control:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_5 => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            main_6 => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            main_7 => \I2C_Codec_control:bI2C_UDB:m_state_1\,
            main_8 => \I2C_Codec_control:bI2C_UDB:m_state_0\,
            main_9 => \I2C_Codec_control:bI2C_UDB:m_reset\,
            main_10 => \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_Codec_control:bI2C_UDB:lost_arb_reg\);

    \I2C_Codec_control:bI2C_UDB:m_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_4) + (main_2 * main_3) + (main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_1 => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            main_2 => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            main_3 => \I2C_Codec_control:bI2C_UDB:m_reset\,
            main_4 => \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\,
            main_5 => \I2C_Codec_control:bI2C_UDB:m_state_2_split\);

    \I2C_Codec_control:bI2C_UDB:m_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3 * main_4 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_1 * main_2 * !main_4 * main_5 * !main_6 * main_7) + (!main_1 * main_2 * main_4 * !main_5 * !main_6) + (main_1 * !main_2 * main_3 * main_5 * !main_6 * main_7) + (main_1 * !main_2 * main_4 * !main_5 * !main_6) + (!main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:m_state_1\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_2 => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            main_3 => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            main_4 => \I2C_Codec_control:bI2C_UDB:m_state_1\,
            main_5 => \I2C_Codec_control:bI2C_UDB:m_state_0\,
            main_6 => \I2C_Codec_control:bI2C_UDB:m_reset\,
            main_7 => \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_Codec_control:bI2C_UDB:m_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_5 * !main_6 * main_7) + (main_5 * !main_6 * !main_7) + (main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:m_state_0\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_2 => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            main_3 => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            main_4 => \I2C_Codec_control:bI2C_UDB:m_state_1\,
            main_5 => \I2C_Codec_control:bI2C_UDB:m_state_0\,
            main_6 => \I2C_Codec_control:bI2C_UDB:m_reset\,
            main_7 => \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_Codec_control:bI2C_UDB:m_state_0_split\);

    \I2C_Codec_control:bI2C_UDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * main_1) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (main_0 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:status_3\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:status_3\,
            main_1 => \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_3 => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            main_4 => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            main_5 => \I2C_Codec_control:bI2C_UDB:m_state_1\,
            main_6 => \I2C_Codec_control:bI2C_UDB:m_state_0\,
            main_7 => \I2C_Codec_control:bI2C_UDB:m_reset\);

    \I2C_Codec_control:bI2C_UDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:status_2\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:status_2\,
            main_1 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_2 => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            main_3 => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            main_4 => \I2C_Codec_control:bI2C_UDB:m_state_1\,
            main_5 => \I2C_Codec_control:bI2C_UDB:m_state_0\,
            main_6 => \I2C_Codec_control:bI2C_UDB:m_reset\);

    \I2C_Codec_control:bI2C_UDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * main_8) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_7 * !main_8) + (main_0 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:status_1\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:status_1\,
            main_1 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_2 => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            main_3 => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            main_4 => \I2C_Codec_control:bI2C_UDB:m_state_1\,
            main_5 => \I2C_Codec_control:bI2C_UDB:m_state_0\,
            main_6 => \I2C_Codec_control:bI2C_UDB:m_reset\,
            main_7 => \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_Codec_control:Net_1109_1_SYNCOUT\);

    \I2C_Codec_control:bI2C_UDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_6) + (!main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:status_0\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:status_0\,
            main_1 => \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_3 => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            main_4 => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            main_5 => \I2C_Codec_control:bI2C_UDB:m_state_1\,
            main_6 => \I2C_Codec_control:bI2C_UDB:m_reset\);

    \I2C_Codec_control:bI2C_UDB:scl_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:scl_in_reg\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:Net_1109_0_SYNCOUT\);

    \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:scl_in_reg\);

    \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\);

    \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:sda_in_reg\);

    \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\);

    \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_Codec_control:bI2C_UDB:m_reset\,
            main_2 => \I2C_Codec_control:bI2C_UDB:cnt_reset\);

    \I2C_Codec_control:bI2C_UDB:lost_arb_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:lost_arb_reg\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\,
            main_1 => \I2C_Codec_control:bI2C_UDB:m_reset\,
            main_2 => \I2C_Codec_control:bI2C_UDB:lost_arb_reg\);

    \I2C_Codec_control:bI2C_UDB:m_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6 * main_10) + (main_2 * main_4 * main_5 * !main_7 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * !main_8 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_10 * main_11) + (!main_4 * !main_5 * main_6 * !main_7 * main_10) + (!main_4 * main_5 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_7 * main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:m_state_2_split\,
            main_0 => \I2C_Codec_control:bI2C_UDB:control_6\,
            main_1 => \I2C_Codec_control:bI2C_UDB:control_5\,
            main_2 => \I2C_Codec_control:bI2C_UDB:control_4\,
            main_3 => \I2C_Codec_control:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_5 => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            main_6 => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            main_7 => \I2C_Codec_control:bI2C_UDB:m_state_1\,
            main_8 => \I2C_Codec_control:bI2C_UDB:m_state_0\,
            main_9 => \I2C_Codec_control:bI2C_UDB:m_reset\,
            main_10 => \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_Codec_control:bI2C_UDB:lost_arb_reg\);

    \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:m_reset\,
            main_1 => \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_Codec_control:bI2C_UDB:bus_busy_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_6) + (main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:bus_busy_reg\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\,
            main_5 => \I2C_Codec_control:bI2C_UDB:m_reset\,
            main_6 => \I2C_Codec_control:bI2C_UDB:bus_busy_reg\);

    \I2C_Codec_control:bI2C_UDB:clk_eq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:clk_eq_reg\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:Net_643_3\,
            main_1 => \I2C_Codec_control:Net_1109_0_SYNCOUT\);

    \I2C_Codec_control:Net_643_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_6) + (!main_0 * main_2 * !main_6) + (!main_0 * main_3 * !main_6 * !main_7) + (!main_0 * main_4 * main_5 * !main_6 * main_7) + (!main_1 * !main_2 * main_3 * main_4 * !main_6) + (!main_6 * main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:Net_643_3\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:clkgen_cl1\,
            main_1 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_2 => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            main_3 => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            main_4 => \I2C_Codec_control:bI2C_UDB:m_state_1\,
            main_5 => \I2C_Codec_control:bI2C_UDB:m_state_0\,
            main_6 => \I2C_Codec_control:bI2C_UDB:m_reset\,
            main_7 => \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_Codec_control:bI2C_UDB:cnt_reset\);

    \I2C_Codec_control:sda_x_wire\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_8 * !main_10) + (!main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_2 * !main_3 * main_4 * !main_8 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * main_10) + (!main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:sda_x_wire\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:sda_x_wire\,
            main_1 => \I2C_Codec_control:bI2C_UDB:control_4\,
            main_2 => \I2C_Codec_control:bI2C_UDB:shift_data_out\,
            main_3 => \I2C_Codec_control:bI2C_UDB:m_state_4\,
            main_4 => \I2C_Codec_control:bI2C_UDB:m_state_3\,
            main_5 => \I2C_Codec_control:bI2C_UDB:m_state_2\,
            main_6 => \I2C_Codec_control:bI2C_UDB:m_state_1\,
            main_7 => \I2C_Codec_control:bI2C_UDB:m_state_0\,
            main_8 => \I2C_Codec_control:bI2C_UDB:m_reset\,
            main_9 => \I2C_Codec_control:bI2C_UDB:lost_arb_reg\,
            main_10 => \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\);

    \I2C_Codec_control:bI2C_UDB:m_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_Codec_control:bI2C_UDB:m_reset\,
            clock_0 => \I2C_Codec_control:Net_970\,
            main_0 => \I2C_Codec_control:bI2C_UDB:control_1\);

    Net_961:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_961,
            clock_0 => Net_1032,
            main_0 => Net_959_SYNCOUT);

    \Debouncer_0:DEBOUNCER[0]:d_sync_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debouncer_0:DEBOUNCER[0]:d_sync_1\,
            clock_0 => Net_1032,
            main_0 => Net_961);

    Net_1037:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1037,
            clock_0 => Net_1032,
            main_0 => \Debouncer_0:DEBOUNCER[0]:d_sync_1\,
            main_1 => Net_961);

    Net_1036:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1036,
            clock_0 => Net_1032,
            main_0 => \Debouncer_1:DEBOUNCER[0]:d_sync_1\,
            main_1 => Net_985);

    Net_896:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_896,
            clk_en => Net_1036,
            clock_0 => Net_1032);

    Net_925:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_925,
            clock_0 => Net_1032,
            main_0 => \Debouncer_2:DEBOUNCER[0]:d_sync_1\,
            main_1 => Net_973);

    Net_917:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_917,
            clk_en => Net_925,
            clock_0 => Net_1032);

    Net_1034:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1034,
            clock_0 => Net_1032,
            main_0 => \Debouncer_3:DEBOUNCER[0]:d_sync_1\,
            main_1 => Net_979);

    Net_920:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_920,
            clk_en => Net_1034,
            clock_0 => Net_1032);

    Net_895:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_895,
            clk_en => Net_1037,
            clock_0 => Net_1032);

    Net_985:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_985,
            clock_0 => Net_1032,
            main_0 => Net_984_SYNCOUT);

    \Debouncer_1:DEBOUNCER[0]:d_sync_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debouncer_1:DEBOUNCER[0]:d_sync_1\,
            clock_0 => Net_1032,
            main_0 => Net_985);

    S3(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_878,
            out => Net_878_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    S2(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_835,
            out => Net_835_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Net_973:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_973,
            clock_0 => Net_1032,
            main_0 => Net_835_SYNCOUT);

    \Debouncer_2:DEBOUNCER[0]:d_sync_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debouncer_2:DEBOUNCER[0]:d_sync_1\,
            clock_0 => Net_1032,
            main_0 => Net_973);

    S1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_984,
            out => Net_984_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    S0(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_959,
            out => Net_959_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Net_979:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_979,
            clock_0 => Net_1032,
            main_0 => Net_878_SYNCOUT);

    \Debouncer_3:DEBOUNCER[0]:d_sync_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debouncer_3:DEBOUNCER[0]:d_sync_1\,
            clock_0 => Net_1032,
            main_0 => Net_979);

    SCL(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C_Codec_control:Net_1109_0\,
            out => \I2C_Codec_control:Net_1109_0_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    SDA(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C_Codec_control:Net_1109_1\,
            out => \I2C_Codec_control:Net_1109_1_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    \Div2:not_last_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \Div2:not_last_reset\,
            clk_en => Net_727_SYNCOUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_766,
            main_1 => \Div2:not_last_reset\);

    \Div2:count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \Div2:count_0\,
            clk_en => Net_727_SYNCOUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_766,
            main_1 => \Div2:not_last_reset\);

END __DEFAULT__;
