=====
SETUP
1.685
10.166
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s4
6.867
7.320
u_sdram/n744_s2
7.742
8.069
u_sdram/ff_sdr_read_data_16_s0
10.166
=====
SETUP
1.685
10.166
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s4
6.867
7.320
u_sdram/n744_s2
7.742
8.069
u_sdram/ff_sdr_read_data_17_s0
10.166
=====
SETUP
1.789
15.920
17.709
u_v9958/u_cpu_interface/ff_display_adjust_5_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s
7.411
7.782
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
7.782
7.817
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
7.817
8.287
u_v9958/u_timing_control/u_screen_mode/n262_s
9.276
9.846
u_v9958/u_timing_control/u_screen_mode/n261_s
9.846
9.881
u_v9958/u_timing_control/u_screen_mode/n260_s
9.881
10.351
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.007
11.378
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.378
11.413
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.413
11.448
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
11.448
11.918
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s
12.336
12.707
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_12_s
12.707
12.742
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_13_s
12.742
12.777
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_14_s
12.777
13.247
u_v9958/u_timing_control/u_screen_mode/n703_s6
13.660
14.215
u_v9958/u_timing_control/u_screen_mode/n703_s4
14.628
15.198
u_v9958/u_timing_control/u_screen_mode/n703_s1
15.371
15.920
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0
15.920
=====
SETUP
1.898
9.953
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s4
6.867
7.320
u_sdram/n744_s2
7.742
8.069
u_sdram/ff_sdr_read_data_20_s0
9.953
=====
SETUP
1.898
9.953
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s4
6.867
7.320
u_sdram/n744_s2
7.742
8.069
u_sdram/ff_sdr_read_data_21_s0
9.953
=====
SETUP
1.900
15.809
17.709
u_v9958/u_cpu_interface/ff_display_adjust_5_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s
7.411
7.782
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
7.782
7.817
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
7.817
8.287
u_v9958/u_timing_control/u_screen_mode/n262_s
9.276
9.846
u_v9958/u_timing_control/u_screen_mode/n261_s
9.846
9.881
u_v9958/u_timing_control/u_screen_mode/n260_s
9.881
10.351
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.007
11.378
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.378
11.413
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.413
11.448
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
11.448
11.918
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
12.336
12.707
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
12.707
12.742
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
12.742
12.777
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
12.777
12.812
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s
12.812
12.847
u_v9958/u_timing_control/u_screen_mode/n702_s4
13.565
14.120
u_v9958/u_timing_control/u_screen_mode/n702_s2
14.775
15.345
u_v9958/u_timing_control/u_screen_mode/n702_s1
15.347
15.809
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0
15.809
=====
SETUP
1.900
9.951
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s4
6.867
7.320
u_sdram/n744_s2
7.742
8.069
u_sdram/ff_sdr_read_data_18_s0
9.951
=====
SETUP
1.900
9.951
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s4
6.867
7.320
u_sdram/n744_s2
7.742
8.069
u_sdram/ff_sdr_read_data_19_s0
9.951
=====
SETUP
1.903
9.948
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s4
6.867
7.320
u_sdram/n744_s2
7.742
8.069
u_sdram/ff_sdr_read_data_0_s0
9.948
=====
SETUP
1.903
9.948
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s4
6.867
7.320
u_sdram/n744_s2
7.742
8.069
u_sdram/ff_sdr_read_data_1_s0
9.948
=====
SETUP
2.082
15.626
17.709
u_v9958/u_cpu_interface/ff_display_adjust_5_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s
7.411
7.782
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
7.782
7.817
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
7.817
8.287
u_v9958/u_timing_control/u_screen_mode/n262_s
9.276
9.846
u_v9958/u_timing_control/u_screen_mode/n261_s
9.846
9.881
u_v9958/u_timing_control/u_screen_mode/n260_s
9.881
10.351
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.007
11.378
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.378
11.413
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.413
11.448
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
11.448
11.918
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s
12.336
12.707
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_12_s
12.707
12.742
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_13_s
12.742
13.212
u_v9958/u_timing_control/u_screen_mode/n704_s6
13.625
14.180
u_v9958/u_timing_control/u_screen_mode/n704_s3
14.593
15.055
u_v9958/u_timing_control/u_screen_mode/n704_s1
15.056
15.626
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0
15.626
=====
SETUP
2.116
9.735
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s4
6.867
7.320
u_sdram/n744_s2
7.742
8.069
u_sdram/ff_sdr_read_data_2_s0
9.735
=====
SETUP
2.116
9.735
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s4
6.867
7.320
u_sdram/n744_s2
7.742
8.069
u_sdram/ff_sdr_read_data_3_s0
9.735
=====
SETUP
2.119
9.732
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s4
6.867
7.320
u_sdram/n744_s2
7.742
8.069
u_sdram/ff_sdr_read_data_6_s0
9.732
=====
SETUP
2.119
9.732
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s4
6.867
7.320
u_sdram/n744_s2
7.742
8.069
u_sdram/ff_sdr_read_data_7_s0
9.732
=====
SETUP
2.155
9.696
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s4
6.867
7.320
u_sdram/n744_s2
7.742
8.069
u_sdram/ff_sdr_read_data_30_s0
9.696
=====
SETUP
2.155
9.696
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s4
6.867
7.320
u_sdram/n744_s2
7.742
8.069
u_sdram/ff_sdr_read_data_31_s0
9.696
=====
SETUP
2.164
9.687
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s4
6.867
7.320
u_sdram/n744_s2
7.742
8.069
u_sdram/ff_sdr_read_data_22_s0
9.687
=====
SETUP
2.166
15.542
17.709
u_v9958/u_cpu_interface/ff_display_adjust_5_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s
7.411
7.782
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
7.782
7.817
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
7.817
8.287
u_v9958/u_timing_control/u_screen_mode/n262_s
9.276
9.846
u_v9958/u_timing_control/u_screen_mode/n261_s
9.846
9.881
u_v9958/u_timing_control/u_screen_mode/n260_s
9.881
10.351
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.007
11.378
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.378
11.848
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s
12.249
12.620
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_10_s
12.620
13.090
u_v9958/u_timing_control/u_screen_mode/n707_s7
13.260
13.815
u_v9958/u_timing_control/u_screen_mode/n707_s4
14.063
14.516
u_v9958/u_timing_control/u_screen_mode/n707_s1
15.171
15.542
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0
15.542
=====
SETUP
2.180
11.991
14.171
u_v9958/u_video_out/ff_v_en_s0
6.103
6.335
u_v9958/u_video_out/w_video_r_1_s0
7.039
7.492
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9
8.417
8.966
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6
8.969
9.431
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10
9.434
9.983
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3
10.127
10.697
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1
10.700
11.270
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0
11.442
11.991
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0
11.991
=====
SETUP
2.225
15.484
17.709
u_v9958/u_cpu_interface/ff_display_adjust_5_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s
7.411
7.782
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
7.782
7.817
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
7.817
8.287
u_v9958/u_timing_control/u_screen_mode/n262_s
9.276
9.846
u_v9958/u_timing_control/u_screen_mode/n261_s
9.846
9.881
u_v9958/u_timing_control/u_screen_mode/n260_s
9.881
10.351
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.007
11.378
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.378
11.413
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.413
11.448
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
11.448
11.918
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
12.336
12.707
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
12.707
13.177
u_v9958/u_timing_control/u_screen_mode/n706_s7
13.816
14.278
u_v9958/u_timing_control/u_screen_mode/n706_s4
14.280
14.850
u_v9958/u_timing_control/u_screen_mode/n706_s1
15.022
15.484
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0
15.484
=====
SETUP
2.274
15.435
17.709
u_v9958/u_cpu_interface/ff_display_adjust_5_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s
7.411
7.782
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
7.782
7.817
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
7.817
8.287
u_v9958/u_timing_control/u_screen_mode/n262_s
9.276
9.846
u_v9958/u_timing_control/u_screen_mode/n261_s
9.846
9.881
u_v9958/u_timing_control/u_screen_mode/n260_s
9.881
10.351
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.007
11.378
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.378
11.413
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.413
11.448
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
11.448
11.918
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
12.336
12.707
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
12.707
12.742
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
12.742
13.212
u_v9958/u_timing_control/u_screen_mode/n705_s6
13.852
14.422
u_v9958/u_timing_control/u_screen_mode/n705_s4
14.423
14.972
u_v9958/u_timing_control/u_screen_mode/n705_s1
14.973
15.435
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0
15.435
=====
SETUP
2.290
9.561
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s4
6.867
7.320
u_sdram/n744_s2
7.742
8.069
u_sdram/ff_sdr_read_data_4_s0
9.561
=====
SETUP
2.290
9.561
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s4
6.867
7.320
u_sdram/n744_s2
7.742
8.069
u_sdram/ff_sdr_read_data_5_s0
9.561
=====
SETUP
2.333
9.518
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n744_s4
6.867
7.320
u_sdram/n744_s2
7.742
8.069
u_sdram/ff_sdr_read_data_23_s0
9.518
=====
HOLD
0.205
5.666
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_4_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.666
=====
HOLD
0.208
5.669
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.669
=====
HOLD
0.208
5.669
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_1_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.669
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.673
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_22_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_19_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.229
5.821
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.821
=====
HOLD
0.229
5.821
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.821
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_5_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.666
=====
HOLD
0.315
5.669
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_4_s0
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.669
=====
HOLD
0.326
5.681
5.354
u_v9958/u_timing_control/u_ssg/ff_h_count_0_s0
5.343
5.545
u_v9958/u_video_out/ff_hold4_s0
5.681
=====
HOLD
0.326
5.681
5.354
u_v9958/u_timing_control/u_ssg/ff_h_count_0_s0
5.343
5.545
u_v9958/u_video_out/ff_hold3_s0
5.681
=====
HOLD
0.326
5.681
5.354
u_v9958/u_timing_control/u_ssg/ff_h_count_0_s0
5.343
5.545
u_v9958/u_video_out/ff_hold2_s0
5.681
=====
HOLD
0.326
5.681
5.354
u_v9958/u_timing_control/u_ssg/ff_h_count_0_s0
5.343
5.545
u_v9958/u_video_out/ff_hold1_s0
5.681
=====
HOLD
0.327
5.681
5.354
u_v9958/u_video_out/ff_hold4_s0
5.343
5.545
u_v9958/u_video_out/ff_tap1_r_5_s0
5.681
=====
HOLD
0.332
5.686
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_1_s0
5.686
=====
HOLD
0.332
5.686
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_2_s0
5.686
=====
HOLD
0.332
5.686
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_3_s0
5.686
=====
HOLD
0.337
5.798
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_1_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.798
=====
HOLD
0.338
5.930
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_17_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.930
=====
HOLD
0.338
5.930
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_18_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.930
=====
HOLD
0.338
5.930
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_16_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.930
=====
HOLD
0.346
5.807
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.346
5.807
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_5_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.346
5.807
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.807
