
"C:/lscc/radiant/2023.1/tcltk/windows/bin/tclsh" "ES4_Lab_7_impl_1_synthesize.tcl"

cpe -f ES4_Lab_7_impl_1.cprj pll_component.cprj -a iCE40UP -o ES4_Lab_7_impl_1_cpe.ldc
WARNING <35831026> - No user LDC/SDC file specified in the project.
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Top module name (Verilog): pll_component
INFO <35901018> - Z:/ES4-Final/VGA Test/pll_component/rtl/pll_component.v(11): compiling module pll_component. VERI-1018
INFO <35901018> - Z:/ES4-Final/VGA Test/pll_component/rtl/pll_component.v(105): compiling module pll_component_ipgen_lscc_pll(DIVR=&quot;0&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
INFO <35901018> - C:/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): compiling module PLL_B(PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
WARNING <35935049> - input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - input port sdi_i remains unconnected for this instance. VDB-5049
Last elaborated design is pll_component()
Source compile complete.
INFO <35831038> - Setting master as top module.
WARNING <35831026> - No user LDC/SDC file specified in the project.
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
Analyzing Verilog file pll_component.v. VERI-1482
Top module language type = VHDL.
INFO <35901018> - pll_component.v(63): compiling module pll_component. VERI-1018
INFO <35901018> - C:/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC. VERI-1018
Top module name (VHDL, mixed language): master
Source compile complete.
Starting IP constraint check for pll_component.
Writing output files.
CPE Completed. ES4_Lab_7_impl_1_cpe.ldc and CPEReport.txt produced.


synthesis -f ES4_Lab_7_impl_1_lattice.synproj
synthesis:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Thu Nov 30 21:26:47 2023


Command Line:  C:\lscc\radiant\2023.1\ispfpga\bin\nt64\synthesis.exe -f ES4_Lab_7_impl_1_lattice.synproj -gui -msgset Z:/ES4-Final/VGA Test/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = master.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = ES4_Lab_7_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is ES4_Lab_7_impl_1_cpe.ldc.
-vh2008

-path C:/lscc/radiant/2023.1/ispfpga/ice40tp/data (searchpath added)
-path Z:/ES4-Final/VGA Test (searchpath added)
-path Z:/ES4-Final/VGA Test/impl_1 (searchpath added)
-path Z:/ES4-Final/VGA Test/pll_component (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.v
Verilog design file = Z:/ES4-Final/VGA Test/pll_component/rtl/pll_component.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = Z:/ES4-Final/VGA Test/impl_1/vhdl/master.vhd
VHDL library = work
VHDL design file = Z:/ES4-Final/VGA Test/impl_1/vhdl/pattern_gen.vhd
VHDL library = work
VHDL design file = Z:/ES4-Final/VGA Test/impl_1/vhdl/vga.vhd
VHDL library = work
VHDL design file = Z:/ES4-Final/VGA Test/impl_1/vhdl/bottom_check.vhd
VHDL library = work
VHDL design file = Z:/ES4-Final/VGA Test/impl_1/vhdl/clock.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file z:/es4-final/vga test/pll_component/rtl/pll_component.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file z:/es4-final/vga test/impl_1/vhdl/master.vhd. VHDL-1481
Analyzing VHDL file z:/es4-final/vga test/impl_1/vhdl/master.vhd

INFO <35921012> - z:/es4-final/vga test/impl_1/vhdl/master.vhd(5): analyzing entity master. VHDL-1012
INFO <35921010> - z:/es4-final/vga test/impl_1/vhdl/master.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4-final/vga test/impl_1/vhdl/pattern_gen.vhd. VHDL-1481
Analyzing VHDL file z:/es4-final/vga test/impl_1/vhdl/pattern_gen.vhd

INFO <35921014> - z:/es4-final/vga test/impl_1/vhdl/pattern_gen.vhd(5): analyzing package my_types_package. VHDL-1014
INFO <35921012> - z:/es4-final/vga test/impl_1/vhdl/pattern_gen.vhd(15): analyzing entity pattern_gen. VHDL-1012
INFO <35921010> - z:/es4-final/vga test/impl_1/vhdl/pattern_gen.vhd(25): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4-final/vga test/impl_1/vhdl/vga.vhd. VHDL-1481
Analyzing VHDL file z:/es4-final/vga test/impl_1/vhdl/vga.vhd

INFO <35921012> - z:/es4-final/vga test/impl_1/vhdl/vga.vhd(5): analyzing entity vga. VHDL-1012
INFO <35921010> - z:/es4-final/vga test/impl_1/vhdl/vga.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4-final/vga test/impl_1/vhdl/bottom_check.vhd. VHDL-1481
Analyzing VHDL file z:/es4-final/vga test/impl_1/vhdl/bottom_check.vhd

INFO <35921014> - z:/es4-final/vga test/impl_1/vhdl/bottom_check.vhd(5): analyzing package my_types_package. VHDL-1014
INFO <35921012> - z:/es4-final/vga test/impl_1/vhdl/bottom_check.vhd(15): analyzing entity bottom_check. VHDL-1012
INFO <35921010> - z:/es4-final/vga test/impl_1/vhdl/bottom_check.vhd(26): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4-final/vga test/impl_1/vhdl/clock.vhd. VHDL-1481
Analyzing VHDL file z:/es4-final/vga test/impl_1/vhdl/clock.vhd

INFO <35921012> - z:/es4-final/vga test/impl_1/vhdl/clock.vhd(5): analyzing entity clock. VHDL-1012
INFO <35921010> - z:/es4-final/vga test/impl_1/vhdl/clock.vhd(11): analyzing architecture synth. VHDL-1010
The default VHDL library search path is now "Z:/ES4-Final/VGA Test/impl_1". VHDL-1504
Top module language type = VHDL.
WARNING <35935049> - input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - input port sdi_i remains unconnected for this instance. VDB-5049
Top module name (VHDL, mixed language): master
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING <35001771> - Initial value found on net game_clock will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net collision_temp will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net hit_bottom will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[9] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[8] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[7] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[6] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[5] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[4] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[3] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[2] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[1] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_col[0] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[9] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[8] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[7] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[6] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[5] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[4] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[3] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[2] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[1] will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net next_row[0] will be ignored due to unrecognized driver type
WARNING <35935049> - input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - input port sdi_i remains unconnected for this instance. VDB-5049
z:/es4-final/vga test/pll_component/rtl/pll_component.v(139): net \my_pll/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
z:/es4-final/vga test/pll_component/rtl/pll_component.v(140): net \my_pll/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \my_pll/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \my_pll/lscc_pll_inst/sdi_i. Patching with GND.




################### Begin Area Report (master)######################
Number of register bits => 50 of 5280 (0 % )
CCU2 => 26
FD1P3XZ => 50
HSOSC_CORE => 1
IB => 1
LUT4 => 79
OB => 10
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 0
Number of even-length carry chains : 3

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : osc_c, loads : 1
  Net : my_pll/lscc_pll_inst/clk_test_c, loads : 1
  Net : my_pll/lscc_pll_inst/outglobal_o, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : my_pattern_gen/piece_drop_clock/clk, loads : 26
  Net : my_vga/col_0__N_50, loads : 21
  Net : my_vga/row[4], loads : 14
  Net : my_vga/col[5], loads : 13
  Net : my_pattern_gen/piece_loc_y[0], loads : 13
  Net : my_vga/col[6], loads : 12
  Net : my_pattern_gen/piece_loc_y[1], loads : 12
  Net : my_vga/row[5], loads : 11
  Net : my_vga/col[7], loads : 11
  Net : my_vga/row[7], loads : 10
################### End Clock Report ##################

Peak Memory Usage: 124 MB

--------------------------------------------------------------
Total CPU Time: 0 secs 
Total REAL Time: 2 secs 
--------------------------------------------------------------


postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o ES4_Lab_7_impl_1_syn.udb ES4_Lab_7_impl_1.vm -ldc "Z:/ES4-Final/VGA Test/impl_1/ES4_Lab_7_impl_1.ldc"
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2023.1.0.43.3
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o ES4_Lab_7_impl_1_syn.udb -ldc Z:/ES4-Final/VGA Test/impl_1/ES4_Lab_7_impl_1.ldc -gui -msgset Z:/ES4-Final/VGA Test/promote.xml ES4_Lab_7_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'ES4_Lab_7_impl_1.vm' ...
CPU Time to convert: 0.046875
REAL Time to convert: 0
convert PEAK Memory Usage: 29 MB
convert CURRENT Memory Usage: 29 MB
Reading constraint file 'Z:/ES4-Final/VGA Test/impl_1/ES4_Lab_7_impl_1.ldc' ...
Removing unused logic ...
Starting design annotation....
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {outglobal_o} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk_test_c} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .
 
Constraint Summary:
   Total number of constraints: 3
   Total number of constraints dropped: 0
 
Writing output file 'ES4_Lab_7_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 37 MB


map -i "ES4_Lab_7_impl_1_syn.udb" -pdc "Z:/ES4-Final/VGA Test/pins.pdc" -o "ES4_Lab_7_impl_1_map.udb" -mp "ES4_Lab_7_impl_1.mrp" -hierrpt     
map:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i ES4_Lab_7_impl_1_syn.udb -pdc Z:/ES4-Final/VGA Test/pins.pdc -o ES4_Lab_7_impl_1_map.udb -mp ES4_Lab_7_impl_1.mrp -hierrpt -gui 

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.



   Remove unused logic

   Do not produce over sized UDBs.

Design:  master
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of slice registers:  50 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           132 out of  5280 (3%)
      Number of logic LUT4s:              80
      Number of ripple logic:             26 (52 LUT4s)
   Number of IO sites used:   11 out of 39 (28%)
      Number of IO sites used for general PIO: 11
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 11 out of 36 (31%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 11 out of 39 (28%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  4
      Net outglobal_o: 12 loads, 12 rising, 0 falling (Driver: Pin my_pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net my_pattern_gen.game_clock: 4 loads, 4 rising, 0 falling (Driver: Pin my_pattern_gen.piece_drop_clock.game_clock_I_0/Q)
      Net my_pattern_gen.piece_drop_clock.clk: 14 loads, 14 rising, 0 falling (Driver: Pin my_pattern_gen.piece_drop_clock.osc/CLKHF)
      Net osc_c: 1 loads, 1 rising, 0 falling (Driver: Port osc)
   Number of Clock Enables:  2
      Net my_vga.col_0__N_50: 6 loads, 6 SLICEs
      Net valid_test_pad.vcc: 1 loads, 0 SLICEs
   Number of LSRs:  2
      Net my_vga.col_0__N_50: 6 loads, 6 SLICEs
      Net my_vga.row_0__N_30: 6 loads, 6 SLICEs
   Top 10 highest fanout non-clock nets:
      Net row[4]: 15 loads
      Net col[5]: 14 loads
      Net col[6]: 14 loads
      Net piece_loc_y[0]: 14 loads
      Net my_vga.col_0__N_50: 13 loads
      Net piece_loc_y[1]: 13 loads
      Net col[7]: 12 loads
      Net row[5]: 12 loads
      Net col[4]: 11 loads
      Net row[6]: 11 loads
Running physical design DRC...

CRITICAL <71003005> - The clock port [osc] is assigned to a non clock dedicated pin [12], which might affect the clock performance. Use dedicated clock resources for the port.
 

   Number of warnings:  0
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 13
   Total number of constraints dropped: 0


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 59 MB


par -f "ES4_Lab_7_impl_1.p2t" "ES4_Lab_7_impl_1_map.udb" "ES4_Lab_7_impl_1.udb"

Lattice Place and Route Report for Design "ES4_Lab_7_impl_1_map.udb"
Thu Nov 30 21:26:50 2023

PAR: Place And Route Radiant Software (64-bit) 2023.1.0.43.3.
Command Line: par -w -t 1 -cores 1 -exp parPathBased=ON \
	ES4_Lab_7_impl_1_map.udb ES4_Lab_7_impl_1_par.dir/5_1.udb 

Loading ES4_Lab_7_impl_1_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  master
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {outglobal_o} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk_test_c} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .

WARNING: Database constraint "create_generated_clock -name {clk_test_c} -source [get_pins my_pll.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins my_pll.lscc_pll_inst.u_PLL_B/OUTCORE]" does not have corresponding timing constraint. Please check if the resource objects of the constraint are valid carefully!
CRITICAL <71003005> - The clock port [osc] is assigned to a non clock dedicated pin [12], which might affect the clock performance. Use dedicated clock resources for the port.
Number of Signals: 230
Number of Connections: 526
Device utilization summary:

   SLICE (est.)      68/2640          3% used
     LUT            132/5280          3% used
     REG             50/5280          1% used
   PIO               11/56           20% used
                     11/36           30% bonded
   IOLOGIC            0/56            0% used
   DSP                0/8             0% used
   I2C                0/2             0% used
   HFOSC              1/1           100% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                0/30            0% used
   PLL                1/1           100% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   10 out of 11 pins locked (90% locked).
.
.........
Finished Placer Phase 0 (HIER). CPU time: 0 secs , REAL time: 0 secs 


................
Finished Placer Phase 0 (AP).  CPU time: 0 secs , REAL time: 0 secs 

Starting Placer Phase 1. CPU time: 0 secs , REAL time: 0 secs 
..  ..
....................

Placer score = 15877.

Device SLICE utilization summary after final SLICE packing:
   SLICE             68/2640          2% used

WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {outglobal_o} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk_test_c} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .
Finished Placer Phase 1. CPU time: 2 secs , REAL time: 5 secs 

Starting Placer Phase 2.
.

Placer score =  22608
Finished Placer Phase 2.  CPU time: 2 secs , REAL time: 5 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "my_pattern_gen.piece_drop_clock.clk" from comp "my_pattern_gen.piece_drop_clock.osc" on site "HFOSC_R1C32", clk load = 14, ce load = 0, sr load = 0
  PRIMARY "outglobal_o" from OUTGLOBAL on comp "my_pll.lscc_pll_inst.u_PLL_B" on site "PLL_R13C32", clk load = 12, ce load = 0, sr load = 0

  PRIMARY  : 2 out of 8 (25%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   11 out of 56 (19.6%) I/O sites used.
   11 out of 36 (30.6%) bonded I/O sites used.
   Number of I/O components: 11; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 10 / 14 ( 71%) | 3.3V       |            |            |
| 1        | 1 / 14 (  7%)  | 3.3V       |            |            |
| 2        | 0 / 8 (  0%)   | OFF        |            |            |
+----------+----------------+------------+------------+------------+

Total Placer CPU time: 2 secs , REAL time: 5 secs 

Writing design to file ES4_Lab_7_impl_1_par.dir/5_1.udb ...


Start NBR router at 21:26:55 11/30/23

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
95 connections routed with dedicated routing resources
2 global clock signals routed
121 connections routed (of 524 total) (23.09%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (2 used out of 8 available):
#4  Signal "my_pattern_gen.piece_drop_clock.clk"
       Clock   loads: 14    out of    14 routed (100.00%)
#7  Signal "outglobal_o"
       Clock   loads: 12    out of    12 routed (100.00%)
Other clocks:
    Signal "my_pattern_gen.game_clock"
       Clock   loads: 0     out of     2 routed (  0.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
    Signal "osc_c"
       Clock   loads: 0     out of     1 routed (  0.00%)
    Signal "my_pll.lscc_pll_inst.feedback_w"
       Clock   loads: 1     out of     1 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {outglobal_o} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk_test_c} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .
    TimerIf::skewscore 0
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Start NBR section for initial routing at 21:26:55 11/30/23
Level 4, iteration 1
16(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.432ns/0.000ns; real time: 0 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 21:26:55 11/30/23
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.432ns/0.000ns; real time: 0 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.432ns/0.000ns; real time: 0 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.432ns/0.000ns; real time: 0 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.432ns/0.000ns; real time: 0 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 21:26:55 11/30/23
Changing speed to M

Starting full timing analysis...
Changing speed to M;   changing temperature to -40
Changing speed to 6;   changing temperature to 100

Start NBR section for post-routing at 21:26:56 11/30/23

End NBR router with 0 unrouted connection
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {outglobal_o} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk_test_c} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .
Requested speed is the same as database speed
Changing speed to M

Starting full timing analysis...
Requested speed is the same as database speed
Changing speed to 6;   changing temperature to 100

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Estimated worst slack<setup> : 7.432ns
  Estimated worst slack<hold > : 1.913ns
  Timing score<setup> : 0
  Timing score<hold > : 0
  Number of connections with timing violations<setup> : 0 (0.00%)
  Number of connections with timing violations<hold > : 0 (0.00%)
-----------


Total CPU time 0 secs 
Total REAL time: 0 secs 
Completely routed.
End of route.  524 routed (100.00%); 0 unrouted.

Writing design to file ES4_Lab_7_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 7.432
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 1.913
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 2 secs 
Total REAL Time: 6 secs 
Peak Memory Usage: 115.31 MB


par done!

Note: user must run 'timing' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m   -pwrprd -html -rpt "ES4_Lab_7_impl_1.twr" "ES4_Lab_7_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt ES4_Lab_7_impl_1.twr ES4_Lab_7_impl_1.udb -gui
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  master
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.00 seconds

Initializing timer
Starting design annotation....
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {outglobal_o} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk_test_c} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  30  counted  483  covered  101
Changing speed to m;   changing temperature to -40

STA Runtime and Peak Memory Usage :
Total CPU Time: 0 secs 
Total REAL Time: 9 secs 
Peak Memory Usage: 94 MB

 8.480982s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (2.4%)


tmcheck -par "ES4_Lab_7_impl_1.par" 

bitgen -w "ES4_Lab_7_impl_1.udb" -f "ES4_Lab_7_impl_1.t2b" 
Loading ES4_Lab_7_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  master
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2023.1.0.43.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "Z:\ES4-Final\VGA Test\impl_1\ES4_Lab_7_impl_1.bin".
INFO <1081100> - Bitstream authenticated.
Bitstream generation complete!

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 112 MB


ibisgen "ES4_Lab_7_impl_1.udb" "C:/lscc/radiant/2023.1/cae_library/ibis/iCE40UP.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 2023.1.0.43.3

Thu Nov 30 21:27:05 2023

Loading ES4_Lab_7_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  master
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 

Created design models.


Generating: Z:\ES4-Final\VGA Test\impl_1\IBIS\ES4_Lab_7_impl_1.ibs


INFO <1191031> - Design IBIS models are generated for board level analysis.


backanno "ES4_Lab_7_impl_1.udb"  -o "ES4_Lab_7_impl_1_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant Software (64-bit) 2023.1.0.43.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Loading udb::Database ...
Design:  master
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Performance Hardware Data Status:   Advanced       Version 1.0.



Writing a verilog netlist based on the ES4_Lab_7_impl_1 design file.

Writing Verilog netlist to file ES4_Lab_7_impl_1_vo.vo
Writing SDF timing to file ES4_Lab_7_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 84 MB
