// Seed: 718220934
module module_0 (
    input wand id_0
);
  assign module_2.id_2 = 0;
  wire id_2;
  assign module_1.id_1 = 0;
  wire id_3;
endmodule
module module_1 (
    input  supply1 id_0,
    output logic   id_1
);
  parameter id_3 = id_3;
  supply1 id_4 = -1 !== -1;
  initial id_1 <= -1;
  module_0 modCall_1 (id_0);
endmodule
module module_2 (
    output wor id_0,
    input supply1 id_1,
    input tri void id_2,
    output tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    output wor id_6,
    input wire id_7
);
  wire id_9;
  assign id_6 = id_2;
  module_0 modCall_1 (id_4);
endmodule
