<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T02:19:37.834+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'EQ_Pipeline_VITIS_LOOP_98_1' (loop 'VITIS_LOOP_98_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('buf_im_V_addr_3_write_ln135', EQ_HLS/EQ.cpp:135) of variable 'sext_ln1534_3' on array 'buf_im_V' and 'load' operation ('buf_im_V_load_2') on array 'buf_im_V'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T02:19:28.307+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'EQ_Pipeline_VITIS_LOOP_98_1' (loop 'VITIS_LOOP_98_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('buf_im_V_addr_3_write_ln135', EQ_HLS/EQ.cpp:135) of variable 'sext_ln1534_3' on array 'buf_im_V' and 'load' operation ('buf_im_V_load_2') on array 'buf_im_V'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T02:19:28.243+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'EQ_Pipeline_VITIS_LOOP_98_1' (loop 'VITIS_LOOP_98_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('buf_im_V_addr_3_write_ln135', EQ_HLS/EQ.cpp:135) of variable 'sext_ln1534_3' on array 'buf_im_V' and 'load' operation ('buf_im_V_load_3') on array 'buf_im_V'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T02:19:28.182+0900" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_66_4': contains subloop(s) that are not unrolled or flattened." projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T02:19:26.664+0900" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos&lt;double>' to 'sin_or_cos_double_s'." projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T02:19:19.647+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_3' (EQ_HLS/EQ.cpp:63:31) in function 'fft' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T02:19:17.691+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_66_4' (EQ_HLS/EQ.cpp:68:28) in function 'fft' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T02:19:17.615+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (EQ_HLS/EQ.cpp:53:31) in function 'fft' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T02:19:17.561+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_68_5' (EQ_HLS/EQ.cpp:68) in function 'fft': cannot completely unroll a loop with a variable trip count.&#xD;&#xA;Resolution: For help on HLS 200-936 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-936.html" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T02:19:16.220+0900" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:594: variable-indexed range selection may cause suboptimal QoR." projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T02:19:15.082+0900" type="Warning"/>
        <logs message="WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:552:88)" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T02:19:12.754+0900" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set sample_rate__return_group [add_wave_group sample_rate__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/interrupt -into $sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/s_axi_CTRL_BRESP -into $sample_rate__return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/s_axi_CTRL_BREADY -into $sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/s_axi_CTRL_BVALID -into $sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/s_axi_CTRL_RRESP -into $sample_rate__return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/s_axi_CTRL_RDATA -into $sample_rate__return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/s_axi_CTRL_RREADY -into $sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/s_axi_CTRL_RVALID -into $sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/s_axi_CTRL_ARREADY -into $sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/s_axi_CTRL_ARVALID -into $sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/s_axi_CTRL_ARADDR -into $sample_rate__return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/s_axi_CTRL_WSTRB -into $sample_rate__return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/s_axi_CTRL_WDATA -into $sample_rate__return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/s_axi_CTRL_WREADY -into $sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/s_axi_CTRL_WVALID -into $sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/s_axi_CTRL_AWREADY -into $sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/s_axi_CTRL_AWVALID -into $sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/s_axi_CTRL_AWADDR -into $sample_rate__return_group -radix hex&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/out_stream_TDEST -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/out_stream_TID -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/out_stream_TLAST -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/out_stream_TUSER -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/out_stream_TSTRB -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/out_stream_TKEEP -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/out_stream_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/out_stream_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/out_stream_TDATA -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/in_stream_TDEST -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/in_stream_TID -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/in_stream_TLAST -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/in_stream_TUSER -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/in_stream_TSTRB -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/in_stream_TKEEP -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/in_stream_TREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/in_stream_TVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/in_stream_TDATA -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_EQ_top/AESL_inst_EQ/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_EQ_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/LENGTH_in_stream_V_data_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/LENGTH_in_stream_V_keep_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/LENGTH_in_stream_V_strb_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/LENGTH_in_stream_V_user_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/LENGTH_in_stream_V_last_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/LENGTH_in_stream_V_id_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/LENGTH_in_stream_V_dest_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/LENGTH_out_stream_V_data_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/LENGTH_out_stream_V_keep_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/LENGTH_out_stream_V_strb_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/LENGTH_out_stream_V_user_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/LENGTH_out_stream_V_last_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/LENGTH_out_stream_V_id_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/LENGTH_out_stream_V_dest_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/LENGTH_sample_rate -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_sample_rate__return_group [add_wave_group sample_rate__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_EQ_top/CTRL_INTERRUPT -into $tb_sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/CTRL_BRESP -into $tb_sample_rate__return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/CTRL_BREADY -into $tb_sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/CTRL_BVALID -into $tb_sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/CTRL_RRESP -into $tb_sample_rate__return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/CTRL_RDATA -into $tb_sample_rate__return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/CTRL_RREADY -into $tb_sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/CTRL_RVALID -into $tb_sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/CTRL_ARREADY -into $tb_sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/CTRL_ARVALID -into $tb_sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/CTRL_ARADDR -into $tb_sample_rate__return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/CTRL_WSTRB -into $tb_sample_rate__return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/CTRL_WDATA -into $tb_sample_rate__return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/CTRL_WREADY -into $tb_sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/CTRL_WVALID -into $tb_sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/CTRL_AWREADY -into $tb_sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/CTRL_AWVALID -into $tb_sample_rate__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/CTRL_AWADDR -into $tb_sample_rate__return_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_EQ_top/out_stream_TDEST -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/out_stream_TID -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/out_stream_TLAST -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/out_stream_TUSER -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/out_stream_TSTRB -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/out_stream_TKEEP -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/out_stream_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/out_stream_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/out_stream_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_EQ_top/in_stream_TDEST -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/in_stream_TID -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/in_stream_TLAST -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/in_stream_TUSER -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/in_stream_TSTRB -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/in_stream_TKEEP -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/in_stream_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/in_stream_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_EQ_top/in_stream_TDATA -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config EQ.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 5 [n/a] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 5 [n/a] @ &quot;241445000&quot;&#xD;&#xA;// RTL Simulation : 2 / 5 [n/a] @ &quot;482755000&quot;&#xD;&#xA;// RTL Simulation : 3 / 5 [n/a] @ &quot;724065000&quot;&#xD;&#xA;// RTL Simulation : 4 / 5 [n/a] @ &quot;965375000&quot;&#xD;&#xA;// RTL Simulation : 5 / 5 [n/a] @ &quot;1206685000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 1206745 ns : File &quot;C:/Users/liuwe/EQ/Vitis/EQ_HLS/solution1/sim/verilog/EQ.autotb.v&quot; Line 449&#xD;&#xA;run: Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1221.152 ; gain = 0.000&#xD;&#xA;## quit" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T04:59:57.963+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/liuwe/EQ/Vitis/EQ_HLS/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:53]&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=8)&#xD;&#xA;Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=18)&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_EQ_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot EQ&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/EQ/xsim_script.tcl&#xD;&#xA;# xsim {EQ} -view {{EQ_dataflow_ana.wcfg}} -tclbatch {EQ.tcl} -protoinst {EQ.protoinst}" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T04:59:03.118+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/liuwe/EQ/Vitis/EQ_HLS/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:45]" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T04:58:57.929+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/liuwe/EQ/Vitis/EQ_HLS/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:53]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xD;&#xA;Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...&#xD;&#xA;Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg&#xD;&#xA;Compiling package floating_point_v7_1_14.flt_utils&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling package floating_point_v7_1_14.vt2mutils&#xD;&#xA;Compiling package floating_point_v7_1_14.vt2mcomps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.EQ_buf_re_V_RAM_AUTO_1R1W&#xD;&#xA;Compiling module xil_defaultlib.EQ_flow_control_loop_pipe_sequen...&#xD;&#xA;Compiling module xil_defaultlib.EQ_EQ_Pipeline_VITIS_LOOP_165_1&#xD;&#xA;Compiling module xil_defaultlib.EQ_fft_twiddle_re_V_RAM_AUTO_1R1...&#xD;&#xA;Compiling module xil_defaultlib.EQ_sin_or_cos_double_s_ref_4oPi_...&#xD;&#xA;Compiling module xil_defaultlib.EQ_sin_or_cos_double_s_fourth_or...&#xD;&#xA;Compiling module xil_defaultlib.EQ_mul_170s_53ns_170_5_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.EQ_mux_83_1_1_1(ID=1,din0_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.EQ_mux_164_1_1_1(ID=1,din0_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.EQ_mul_49ns_49ns_98_5_1(NUM_STAG...&#xD;&#xA;Compiling module xil_defaultlib.EQ_mul_56ns_52s_108_5_1(NUM_STAG...&#xD;&#xA;Compiling module xil_defaultlib.EQ_mul_49ns_44s_93_5_1(NUM_STAGE...&#xD;&#xA;Compiling module xil_defaultlib.EQ_mul_42ns_33ns_75_2_1(NUM_STAG...&#xD;&#xA;Compiling module xil_defaultlib.EQ_mul_35ns_25ns_60_2_1(NUM_STAG...&#xD;&#xA;Compiling module xil_defaultlib.EQ_mul_64s_63ns_126_5_1(NUM_STAG...&#xD;&#xA;Compiling module xil_defaultlib.EQ_sin_or_cos_double_s&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=19,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=64,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=3)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=29)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling module unisims_ver.x_lut1_mux2&#xD;&#xA;Compiling module unisims_ver.LUT1&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]&#xD;&#xA;Compiling module xil_defaultlib.EQ_dmul_64ns_64ns_64_7_max_dsp_1...&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=52)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=53,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=55)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=55,length=0)\]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=2,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=54,fast_input=true...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=55,fast_input=true...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=53)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=53,fast_input=true...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=52,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=53,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=52,fast_input=true...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily=&quot;no...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xD;&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,fast_input=true)...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=29,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]&#xD;&#xA;Compiling module xil_defaultlib.EQ_ddiv_64ns_64ns_64_59_no_dsp_1...&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,dist...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]&#xD;&#xA;Compiling module xil_defaultlib.EQ_sitodp_32ns_64_6_no_dsp_1_ip&#xD;&#xA;Compiling module xil_defaultlib.EQ_sitodp_32ns_64_6_no_dsp_1(NUM...&#xD;&#xA;Compiling module xil_defaultlib.EQ_init_twiddle&#xD;&#xA;Compiling module xil_defaultlib.EQ_fft_Pipeline_VITIS_LOOP_50_1&#xD;&#xA;Compiling module xil_defaultlib.EQ_fft_Pipeline_VITIS_LOOP_38_1&#xD;&#xA;Compiling module xil_defaultlib.EQ_sdiv_40ns_12ns_40_44_1_divide...&#xD;&#xA;Compiling module xil_defaultlib.EQ_sdiv_40ns_12ns_40_44_1(NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.EQ_fft_Pipeline_VITIS_LOOP_90_6&#xD;&#xA;Compiling module xil_defaultlib.EQ_mul_40s_24s_62_2_1(NUM_STAGE=...&#xD;&#xA;Compiling module xil_defaultlib.EQ_fft&#xD;&#xA;Compiling module xil_defaultlib.EQ_EQ_Pipeline_VITIS_LOOP_98_1&#xD;&#xA;Compiling module xil_defaultlib.EQ_EQ_Pipeline_VITIS_LOOP_187_2&#xD;&#xA;Compiling module xil_defaultlib.EQ_CTRL_s_axi&#xD;&#xA;Compiling module xil_defaultlib.EQ_regslice_both&#xD;&#xA;Compiling module xil_defaultlib.EQ_regslice_both(DataWidth=4)&#xD;&#xA;Compiling module xil_defaultlib.EQ_regslice_both(DataWidth=2)&#xD;&#xA;Compiling module xil_defaultlib.EQ_regslice_both(DataWidth=1)&#xD;&#xA;Compiling module xil_defaultlib.EQ_regslice_both(DataWidth=5)&#xD;&#xA;Compiling module xil_defaultlib.EQ_regslice_both(DataWidth=6)&#xD;&#xA;Compiling module xil_defaultlib.EQ&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=32)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=4)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=2)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=5)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=6)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_in_stream&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_out_stream&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_CTRL" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T04:58:57.917+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/liuwe/EQ/Vitis/EQ_HLS/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:45]" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T04:58:46.101+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/liuwe/EQ/Vitis/EQ_HLS/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:21]" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T04:58:46.090+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Users/liuwe/EQ/Vitis/EQ_HLS/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:31]" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T04:58:41.037+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'EQ_sitodp_32ns_64_6_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T04:58:39.490+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'EQ_dmul_64ns_64ns_64_7_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T04:58:38.222+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'EQ_ddiv_64ns_64ns_64_59_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T04:58:34.222+0900" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'EQ_sitodp_32ns_64_6_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T02:20:50.064+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'EQ_dmul_64ns_64ns_64_7_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T02:20:48.064+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'EQ_ddiv_64ns_64ns_64_59_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="EQ_HLS" solutionName="solution1" date="2025-09-12T02:20:46.065+0900" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
