
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: D:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.2

Hostname: STARGATE-COMMAN

Implementation : synthesis

# Written on Tue Nov 28 20:02:24 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_2b\HW5_2b\designer\SlowFast\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start             Requested     Requested     Clock        Clock                   Clock
Level     Clock             Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------
0 -       SlowFast|Bclk     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     9    
                                                                                                  
0 -       SlowFast|Aclk     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     6    
==================================================================================================


Clock Load Summary
******************

                  Clock     Source         Clock Pin        Non-clock Pin       Non-clock Pin
Clock             Load      Pin            Seq Example      Seq Example         Comb Example 
---------------------------------------------------------------------------------------------
SlowFast|Bclk     9         Bclk(port)     syncSignal.C     -                   -            
                                                                                             
SlowFast|Aclk     6         Aclk(port)     data.C           syncSignal.D[0]     -            
=============================================================================================
