Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,7962
design__instance__area,67658.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,82
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.00581339793279767
power__switching__total,0.0029378936160355806
power__leakage__total,7.750828245889352E-8
power__total,0.008751369081437588
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5558295092625355
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.6061583628828452
timing__hold__ws__corner:nom_tt_025C_1v80,0.31856918005253354
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.318569
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,94
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,82
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.8254316352952789
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.89758314432711
timing__hold__ws__corner:nom_ss_100C_1v60,0.8604743827687165
timing__setup__ws__corner:nom_ss_100C_1v60,-6.082679421205194
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-397.00382771603023
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-6.082679421205194
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.860474
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,243
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-6.082679
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,209
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,82
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4501349143057681
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.49496319555058127
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11033863024454106
timing__setup__ws__corner:nom_ff_n40C_1v95,0.0
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110339
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,148
design__max_fanout_violation__count,82
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.4468057439388205
clock__skew__worst_setup,0.48463190388044053
timing__hold__ws,0.10834783377163089
timing__setup__ws,-6.426071412433544
timing__hold__tns,0.0
timing__setup__tns,-469.7129005365597
timing__hold__wns,0
timing__setup__wns,-6.426071412433544
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108348
timing__hold_r2r_vio__count,0
timing__setup_vio__count,736
timing__setup_r2r__ws,-6.426072
timing__setup_r2r_vio__count,634
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,7962
design__instance__area__stdcell,67658.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.610231
design__instance__utilization__stdcell,0.610231
design__instance__count__class:buffer,8
design__instance__count__class:inverter,144
design__instance__count__class:clock_gate_cell,5
design__instance__count__class:sequential_cell,1175
design__instance__count__class:multi_input_combinational_cell,3455
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,6015
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,166850
design__violations,0
design__instance__count__class:timing_repair_buffer,1166
design__instance__count__class:clock_buffer,76
design__instance__count__class:clock_inverter,41
design__instance__count__setup_buffer,66
design__instance__count__hold_buffer,762
antenna__violating__nets,6
antenna__violating__pins,7
route__antenna_violation__count,6
design__instance__count__class:antenna_cell,315
antenna_diodes_count,16
route__net,6044
route__net__special,2
route__drc_errors__iter:1,4379
route__wirelength__iter:1,191899
route__drc_errors__iter:2,2407
route__wirelength__iter:2,190134
route__drc_errors__iter:3,2246
route__wirelength__iter:3,189797
route__drc_errors__iter:4,473
route__wirelength__iter:4,189568
route__drc_errors__iter:5,0
route__wirelength__iter:5,189565
route__drc_errors,0
route__wirelength,189565
route__vias,46348
route__vias__singlecut,46348
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,782.56
timing__unannotated_net__count__corner:nom_tt_025C_1v80,50
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,50
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,50
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,82
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5515607016121216
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.592721000168865
timing__hold__ws__corner:min_tt_025C_1v80,0.3145497285005028
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.314550
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,50
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,71
design__max_fanout_violation__count__corner:min_ss_100C_1v60,82
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8186058729245351
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.8760459272632924
timing__hold__ws__corner:min_ss_100C_1v60,0.8529269754115569
timing__setup__ws__corner:min_ss_100C_1v60,-5.694628929592874
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-326.64127971414865
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-5.694628929592874
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.852927
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,232
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-5.694629
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,198
timing__unannotated_net__count__corner:min_ss_100C_1v60,50
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,82
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4468057439388205
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.48463190388044053
timing__hold__ws__corner:min_ff_n40C_1v95,0.10834783377163089
timing__setup__ws__corner:min_ff_n40C_1v95,0.0
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108348
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,50
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,82
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5619290747323336
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.623165314766555
timing__hold__ws__corner:max_tt_025C_1v80,0.32237291526477874
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.322373
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,50
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,148
design__max_fanout_violation__count__corner:max_ss_100C_1v60,82
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.8368743712668056
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.9219196778043873
timing__hold__ws__corner:max_ss_100C_1v60,0.8683167763918617
timing__setup__ws__corner:max_ss_100C_1v60,-6.426071412433544
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-469.7129005365597
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-6.426071412433544
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.868317
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,261
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-6.426072
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,227
timing__unannotated_net__count__corner:max_ss_100C_1v60,50
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,82
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.45471813712564807
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5088114518175961
timing__hold__ws__corner:max_ff_n40C_1v95,0.11287132659109675
timing__setup__ws__corner:max_ff_n40C_1v95,0.0
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.112871
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,50
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,50
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79982
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000177256
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000191089
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000222406
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000191089
design_powergrid__voltage__worst,0.000191089
design_powergrid__voltage__worst__net:VPWR,1.79982
design_powergrid__drop__worst,0.000191089
design_powergrid__drop__worst__net:VPWR,0.000177256
design_powergrid__voltage__worst__net:VGND,0.000191089
design_powergrid__drop__worst__net:VGND,0.000191089
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000021699999999999998912154908214944271094282157719135284423828125
ir__drop__worst,0.00017699999999999999262569050362259304165490902960300445556640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
