$date
	Tue Sep  7 05:59:19 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gates_A4 $end
$var wire 2 ! a [1:0] $end
$var wire 2 " b [1:0] $end
$var wire 2 # y1 [1:0] $end
$var wire 2 $ y2 [1:0] $end
$var wire 2 % y3 [1:0] $end
$var wire 2 & y4 [1:0] $end
$var wire 2 ' y5 [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 '
b10 &
b0 %
b1 $
b1 #
b1 "
b1 !
$end
#2001
b11 &
b0 #
b1 %
b0 !
#6001
b0 '
b11 $
b11 %
b10 !
#8001
b1 '
b10 $
b10 %
b0 "
#10001
b0 !
b10 "
#14001
b0 '
b11 $
b11 %
b10 !
b1 "
#18001
b11 '
b0 $
b0 %
b0 !
b0 "
#20001
b1 &
b1 '
b10 #
b10 $
b10 !
b10 "
#22001
b11 &
b0 #
b10 %
b0 "
#24001
b11 '
b0 $
b0 %
b0 !
#26001
b10 '
b1 $
b1 %
b1 "
#28001
b1 '
b10 $
b10 %
b10 "
#30001
b1 &
b10 #
b0 %
b10 !
#32001
b11 &
b0 '
b0 #
b11 $
b11 %
b1 !
#34001
b1 '
b10 $
b10 %
b10 !
b0 "
#36001
b11 '
b0 $
b0 %
b0 !
#38001
b1 '
b10 $
b10 %
b10 "
#40001
b10 !
b0 "
#42001
b10 &
b10 '
b1 #
b1 $
b0 %
b1 !
b1 "
#44001
b11 &
b11 '
b0 #
b0 $
b0 !
b0 "
#46001
b10 &
b10 '
b1 #
b1 $
b1 !
b1 "
#50001
b11 &
b0 '
b0 #
b11 $
b11 %
b10 !
#52001
b1 !
b10 "
#54001
b10 '
b1 $
b1 %
b0 "
#56001
b0 '
b11 $
b11 %
b10 "
#58001
b10 &
b10 '
b1 #
b1 $
b0 %
b1 "
#60001
b1 &
b1 '
b10 #
b10 $
b10 !
b10 "
#62001
b11 &
b0 #
b10 %
b0 "
#64001
b10 '
b1 $
b1 %
b1 !
#66001
b10 &
b1 #
b0 %
b1 "
#68001
b11 &
b1 '
b0 #
b10 $
b10 %
b0 !
b10 "
#70001
b0 '
b11 $
b11 %
b10 !
b1 "
#72001
b1 '
b10 $
b10 %
b0 !
b10 "
#74001
b10 &
b10 '
b1 #
b1 $
b0 %
b1 !
b1 "
#76001
b11 &
b0 #
b1 %
b0 "
#78001
b1 '
b10 $
b10 %
b10 !
#80001
b0 !
b10 "
#84001
b10 !
b0 "
#86001
b11 '
b0 $
b0 %
b0 !
#88001
b0 '
b11 $
b11 %
b10 !
b1 "
#90001
b11 '
b0 $
b0 %
b0 !
b0 "
#92001
b0 '
b11 $
b11 %
b10 !
b1 "
#96001
b1 !
b10 "
#98001
b1 '
b10 $
b10 %
b0 !
#100001
b10 !
b0 "
#102002
