INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aditya/vivado_projects/fifo_dipesh_git/fifo_dipesh_git.srcs/sources_1/new/design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
