"""Memory Mapping for the DRP port of the channel auto-generated from
https://www.xilinx.com/support/documentation/user_guides/ug576-ultrascale-gth-transceivers.pdf P373
UG576 (v1.6) August 26, 2019"""

from aenum import Enum, NoAlias
from enum import IntEnum

class Gthe3ChannelAddress(Enum):
    """
    Class implementing the address as distinct elements.
    Iteration will run through all addresses.
    """
    _settings_ = NoAlias

    CDR_SWAP_MODE_EN = 2
    RXBUFRESET_TIME = 3
    EYE_SCAN_SWAP_EN = 3
    RX_DATA_WIDTH = 3
    RXCDRFREQRESET_TIME = 3
    RXCDRPHRESET_TIME = 4
    PCI3_RX_ELECIDLE_H2L_DISABLE = 4
    RXDFELPMRESET_TIME = 4
    RX_FABINT_USRCLK_FLOP = 4
    RXPMARESET_TIME = 5
    PCI3_RX_ELECIDLE_LP4_DISABLE = 5
    PCI3_RX_ELECIDLE_EI2_ENABLE = 5
    PCI3_RX_FIFO_DISABLE = 5
    RXPCSRESET_TIME = 5
    RXELECIDLE_CFG = 5
    RXDFE_HB_CFG1 = 6
    TXPMARESET_TIME = 9
    RX_PMA_POWER_SAVE = 9
    TX_PMA_POWER_SAVE = 9
    TXPCSRESET_TIME = 9
    WB_MODE = 11
    RXPMACLK_SEL = 11
    TX_FABINT_USRCLK_FLOP = 11
    TX_PROGCLK_SEL = 12
    RXISCANRESET_TIME = 12
    RXCDR_CFG0 = 14
    RXCDR_CFG1 = 15
    RXCDR_CFG2 = 16
    RXCDR_CFG3 = 17
    RXCDR_CFG4 = 18
    RXCDR_LOCK_CFG0 = 19
    CHAN_BOND_MAX_SKEW = 20
    CHAN_BOND_SEQ_LEN = 20
    CHAN_BOND_SEQ_1_1 = 20
    PCI3_RX_ELECIDLE_HI_COUNT = 21
    CHAN_BOND_SEQ_1_3 = 21
    PCI3_RX_ELECIDLE_H2L_COUNT = 22
    CHAN_BOND_SEQ_1_4 = 22
    RX_BUFFER_CFG = 23
    RX_DEFER_RESET_BUF_EN = 23
    OOBDIVCTL = 23
    PCI3_AUTO_REALIGN = 23
    PCI3_PIPE_RX_ELECIDLE = 23
    CHAN_BOND_SEQ_1_ENABLE = 24
    PCI3_RX_ASYNC_EBUF_BYPASS = 24
    CHAN_BOND_SEQ_2_1 = 24
    CHAN_BOND_SEQ_2_2 = 25
    CHAN_BOND_SEQ_2_3 = 26
    CHAN_BOND_SEQ_2_4 = 27
    CHAN_BOND_SEQ_2_ENABLE = 28
    CHAN_BOND_SEQ_2_USE = 28
    CLK_COR_KEEP_IDLE = 28
    CLK_COR_MIN_LAT = 28
    CLK_COR_MAX_LAT = 29
    CLK_COR_PRECEDENCE = 29
    CLK_COR_REPEAT_WAIT = 29
    CLK_COR_SEQ_LEN = 29
    CHAN_BOND_KEEP_ALIGN = 29
    CLK_COR_SEQ_1_1 = 30
    CLK_COR_SEQ_1_2 = 31
    CLK_COR_SEQ_1_3 = 32
    CLK_COR_SEQ_1_4 = 33
    CLK_COR_SEQ_1_ENABLE = 34
    CLK_COR_SEQ_2_1 = 34
    CLK_COR_SEQ_2_2 = 35
    CLK_COR_SEQ_2_ENABLE = 36
    CLK_COR_SEQ_2_USE = 36
    CLK_CORRECT_USE = 36
    CLK_COR_SEQ_2_3 = 36
    CLK_COR_SEQ_2_4 = 37
    RXDFE_HE_CFG0 = 38
    ALIGN_COMMA_WORD = 39
    ALIGN_COMMA_DOUBLE = 39
    SHOW_REALIGN_COMMA = 39
    ALIGN_COMMA_ENABLE = 39
    CPLL_FBDIV = 40
    CPLL_FBDIV_45 = 40
    TXDRVBIAS_N = 40
    CPLL_LOCK_CFG = 41
    CPLL_REFCLK_DIV = 42
    SATA_CPLL_CFG = 42
    TXDRVBIAS_P = 42
    CPLL_INIT_CFG0 = 43
    DEC_PCOMMA_DETECT = 44
    TX_DIVRESET_TIME = 44
    RX_DIVRESET_TIME = 44
    A_TXPROGDIVRESET = 44
    A_RXPROGDIVRESET = 44
    RXCDR_LOCK_CFG1 = 45
    RXCFOK_CFG1 = 46
    RXDFE_H2_CFG0 = 47
    RXDFE_H2_CFG1 = 48
    RXCFOK_CFG2 = 49
    RXLPM_CFG = 50
    RXLPM_KH_CFG0 = 51
    RXLPM_KH_CFG1 = 52
    RXDFELPM_KL_CFG0 = 53
    RXDFELPM_KL_CFG1 = 54
    RXLPM_OS_CFG0 = 55
    RXLPM_OS_CFG1 = 56
    RXLPM_GC_CFG = 57
    DMONITOR_CFG1 = 58
    ES_CONTROL = 60
    ES_ERRDET_EN = 60
    ES_EYE_SCAN_EN = 60
    ES_PRESCALE = 60
    RXDFE_HC_CFG0 = 61
    TX_PROGDIV_CFG = 62
    ES_QUALIFIER0 = 63
    ES_QUALIFIER1 = 64
    ES_QUALIFIER2 = 65
    ES_QUALIFIER3 = 66
    ES_QUALIFIER4 = 67
    ES_QUAL_MASK0 = 68
    ES_QUAL_MASK1 = 69
    ES_QUAL_MASK2 = 70
    ES_QUAL_MASK3 = 71
    ES_QUAL_MASK4 = 72
    ES_SDATA_MASK0 = 73
    ES_SDATA_MASK1 = 74
    ES_SDATA_MASK2 = 75
    ES_SDATA_MASK3 = 76
    ES_SDATA_MASK4 = 77
    FTS_LANE_DESKEW_EN = 78
    FTS_DESKEW_SEQ_ENABLE = 78
    ES_HORZ_OFFSET = 79
    FTS_LANE_DESKEW_CFG = 79
    RXDFE_HC_CFG1 = 80
    ES_PMA_CFG = 81
    RX_EN_HI_LR = 82
    RX_DFE_AGC_CFG1 = 82
    RX_DFE_AGC_CFG0 = 82
    RXDFE_CFG0 = 83
    RXDFE_CFG1 = 84
    LOCAL_MASTER = 85
    PCS_PCIE_EN = 85
    ALIGN_MCOMMA_DET = 85
    ALIGN_MCOMMA_VALUE = 85
    ALIGN_PCOMMA_DET = 86
    ALIGN_PCOMMA_VALUE = 86
    TXDLY_LCFG = 87
    RXDFE_OS_CFG0 = 88
    RXPHDLY_CFG = 89
    RXDFE_OS_CFG1 = 90
    RXDLY_CFG = 91
    RXDLY_LCFG = 92
    RXDFE_HF_CFG0 = 93
    RXDFE_HD_CFG0 = 94
    RX_BIAS_CFG0 = 95
    PCS_RSVD0 = 96
    RXPH_MONITOR_SEL = 97
    RX_CM_BUF_PD = 97
    RX_CM_BUF_CFG = 97
    RX_CM_TRIM = 97
    RX_CM_SEL = 97
    RX_SUM_DFETAPREP_EN = 98
    RX_SUM_VCM_OVWR = 98
    RX_SUM_IREF_TUNE = 98
    RX_SUM_RES_CTRL = 98
    RX_SUM_VCMTUNE = 98
    RX_SUM_VREF_TUNE = 98
    CBCC_DATA_SOURCE_SEL = 99
    OOB_PWRUP = 99
    RXOOB_CFG = 99
    RXOUT_DIV = 99
    RX_SIG_VALID_DLY = 100
    RXSLIDE_MODE = 100
    RXPRBS_ERR_LOOPBACK = 100
    RXSLIDE_AUTO_WAIT = 100
    RXBUF_EN = 100
    RX_XCLK_SEL = 100
    RXGEARBOX_EN = 100
    RXBUF_THRESH_OVFLW = 101
    DMONITOR_CFG0 = 101
    RXBUF_THRESH_OVRD = 102
    RXBUF_RESET_ON_COMMAALIGN = 102
    RXBUF_RESET_ON_RATE_CHANGE = 102
    RXBUF_RESET_ON_CB_CHANGE = 102
    RXBUF_THRESH_UNDFLW = 102
    RX_CLKMUX_EN = 102
    RX_DISPERR_SEQ_MATCH = 102
    RXBUF_ADDR_MODE = 102
    RX_WIDEMODE_CDR = 102
    RX_INT_DATAWIDTH = 102
    RXBUF_EIDLE_HI_CNT = 103
    RXCDR_HOLD_DURING_EIDLE = 103
    RX_DFE_LPM_HOLD_DURING_EIDLE = 103
    RXBUF_EIDLE_LO_CNT = 103
    RXBUF_RESET_ON_EIDLE = 103
    RXCDR_FR_RESET_ON_EIDLE = 103
    RXCDR_PH_RESET_ON_EIDLE = 103
    SATA_BURST_VAL = 104
    SATA_BURST_SEQ_LEN = 104
    SATA_EIDLE_VAL = 104
    SATA_MIN_BURST = 105
    SAS_MIN_COM = 105
    SATA_MIN_INIT = 106
    SATA_MIN_WAKE = 106
    SATA_MAX_BURST = 107
    SAS_MAX_COM = 107
    SATA_MAX_INIT = 108
    SATA_MAX_WAKE = 108
    RX_CLK25_DIV = 109
    TXPHDLY_CFG0 = 110
    TXPHDLY_CFG1 = 111
    TXDLY_CFG = 112
    TXPH_MONITOR_SEL = 113
    TAPDLY_SET_TX = 113
    RXCDR_LOCK_CFG2 = 114
    TXPH_CFG = 115
    TERM_RCAL_CFG = 116
    RXDFE_HF_CFG1 = 117
    PD_TRANS_TIME_FROM_P2 = 118
    TERM_RCAL_OVRD = 118
    PD_TRANS_TIME_NONE_P2 = 119
    PD_TRANS_TIME_TO_P2 = 119
    TRANS_TIME_RATE = 120
    TST_RSV0 = 121
    TST_RSV1 = 121
    TX_CLK25_DIV = 122
    TX_XCLK_SEL = 122
    TX_DATA_WIDTH = 122
    TX_DEEMPH0 = 123
    TX_DEEMPH1 = 123
    TX_MAINCURSOR_SEL = 124
    TXGEARBOX_EN = 124
    TXOUT_DIV = 124
    TXBUF_EN = 124
    TXBUF_RESET_ON_RATE_CHANGE = 124
    TX_RXDETECT_REF = 124
    TXFIFO_ADDR_CFG = 124
    TX_RXDETECT_CFG = 125
    TX_CLKMUX_EN = 126
    TX_LOOPBACK_DRIVE_HIZ = 126
    TX_DRIVE_MODE = 126
    TX_EIDLE_ASSERT_DELAY = 126
    TX_EIDLE_DEASSERT_DELAY = 126
    TX_MARGIN_FULL_0 = 127
    TX_MARGIN_FULL_1 = 127
    TX_MARGIN_FULL_2 = 128
    TX_MARGIN_FULL_3 = 128
    TX_MARGIN_FULL_4 = 129
    TX_MARGIN_LOW_0 = 129
    TX_MARGIN_LOW_1 = 130
    TX_MARGIN_LOW_2 = 130
    TX_MARGIN_LOW_3 = 131
    TX_MARGIN_LOW_4 = 131
    RXDFE_HD_CFG1 = 132
    TX_QPI_STATUS_EN = 133
    TX_INT_DATAWIDTH = 133
    RXPRBS_LINKACQ_CNT = 137
    TX_PMADATA_OPT = 138
    RXSYNC_OVRD = 138
    TXSYNC_OVRD = 138
    TX_IDLE_DATA_ZERO = 138
    A_RXOSCALRESET = 138
    RXOOB_CLK_CFG = 138
    TXSYNC_SKIP_DA = 138
    RXSYNC_SKIP_DA = 138
    RXOSCALRESET_TIME = 138
    TXSYNC_MULTILANE = 139
    RXSYNC_MULTILANE = 139
    RX_CTLE3_LPF = 139
    ACJTAG_MODE = 140
    ACJTAG_DEBUG_MODE = 140
    ACJTAG_RESET = 140
    RESET_POWERSAVE_DISABLE = 140
    RX_TUNE_AFE_OS = 140
    RX_DFE_KL_LPM_KL_CFG0 = 140
    RX_DFE_KL_LPM_KL_CFG1 = 140
    RXDFELPM_KL_CFG2 = 141
    RXDFE_VP_CFG0 = 142
    RXDFE_VP_CFG1 = 143
    RXDFE_UT_CFG1 = 144
    ADAPT_CFG0 = 145
    ADAPT_CFG1 = 146
    RXCFOK_CFG0 = 147
    ES_CLK_PHASE_SEL = 148
    USE_PCS_CLK_PHASE_SEL = 148
    PMA_RSV1 = 149
    RX_AFE_CM_EN = 151
    RX_CAPFF_SARC_ENB = 151
    RX_EYESCAN_VS_NEG_DIR = 151
    RX_EYESCAN_VS_UT_SIGN = 151
    RX_EYESCAN_VS_CODE = 151
    RX_EYESCAN_VS_RANGE = 151
    RXDFE_HE_CFG1 = 152
    GEARBOX_MODE = 153
    TXPI_SYNFREQ_PPM = 153
    TXPI_PPMCLK_SEL = 153
    TXPI_INVSTROBE_SEL = 153
    TXPI_GRAY_SEL = 153
    TXPI_LPM = 153
    TXPI_VREFSEL = 153
    TXPI_PPM_CFG = 154
    RX_DFELPM_KLKH_AGC_STUP_EN = 155
    RX_DFELPM_CFG0 = 155
    RX_DFELPM_CFG1 = 155
    RX_DFE_KL_LPM_KH_CFG0 = 155
    RX_DFE_KL_LPM_KH_CFG1 = 155
    TXPI_CFG0 = 156
    TXPI_CFG1 = 156
    TXPI_CFG2 = 156
    TXPI_CFG3 = 156
    TXPI_CFG4 = 156
    TXPI_CFG5 = 156
    RXPI_CFG1 = 157
    RXPI_CFG2 = 157
    RXPI_CFG3 = 157
    RXPI_CFG4 = 157
    RXPI_CFG5 = 157
    RXPI_CFG6 = 157
    RXPI_CFG0 = 157
    RXDFE_UT_CFG0 = 158
    RXDFE_GC_CFG0 = 159
    RXDFE_GC_CFG1 = 160
    RXDFE_GC_CFG2 = 161
    RXCDR_CFG0_GEN3 = 162
    RXCDR_CFG1_GEN3 = 163
    RXCDR_CFG2_GEN3 = 164
    RXCDR_CFG3_GEN3 = 165
    RXCDR_CFG4_GEN3 = 166
    RXCDR_CFG5_GEN3 = 167
    RXCDR_CFG5 = 168
    PCIE_RXPMA_CFG = 169
    PCIE_TXPCS_CFG_GEN3 = 170
    PCIE_TXPMA_CFG = 171
    RX_CLK_SLIP_OVRD = 172
    PCS_RSVD1 = 172
    PLL_SEL_MODE_GEN3 = 173
    PLL_SEL_MODE_GEN12 = 173
    RATE_SW_USE_DRP = 173
    RXPI_LPM = 173
    RXPI_VREFSEL = 173
    RXDFE_H3_CFG0 = 174
    DFE_D_X_REL_POS = 175
    DFE_VCM_COMP_EN = 175
    GM_BIAS_SELECT = 175
    EVODD_PHI_CFG = 175
    RXDFE_H3_CFG1 = 176
    RXDFE_H4_CFG0 = 177
    RXDFE_H4_CFG1 = 178
    RXDFE_H5_CFG0 = 179
    PROCESS_PAR = 180
    TEMPERATUR_PAR = 180
    TX_MODE_SEL = 180
    TX_SARC_LPBK_ENB = 180
    RXDFE_H5_CFG1 = 181
    TX_DCD_CFG = 182
    TX_DCD_EN = 182
    TX_EML_PHI_TUNE = 182
    CPLL_CFG3 = 182
    RXDFE_H6_CFG0 = 183
    RXDFE_H6_CFG1 = 184
    RXDFE_H7_CFG0 = 185
    DDI_REALIGN_WAIT = 186
    DDI_CTRL = 186
    TXGBOX_FIFO_INIT_RD_ADDR = 187
    TX_SAMPLE_PERIOD = 187
    RXGBOX_FIFO_INIT_RD_ADDR = 187
    RX_SAMPLE_PERIOD = 187
    CPLL_CFG2 = 188
    RXPHSAMP_CFG = 189
    RXPHSLIP_CFG = 190
    RXPHBEACON_CFG = 191
    RXDFE_H7_CFG1 = 192
    RXDFE_H8_CFG0 = 193
    RXDFE_H8_CFG1 = 194
    PCIE_BUFG_DIV_CTRL = 195
    PCIE_RXPCS_CFG_GEN3 = 196
    RXDFE_H9_CFG0 = 197
    RX_PROGDIV_CFG = 198
    RXDFE_H9_CFG1 = 199
    RXDFE_HA_CFG0 = 200
    CHAN_BOND_SEQ_1_2 = 202
    CPLL_CFG0 = 203
    CPLL_CFG1 = 204
    CPLL_INIT_CFG1 = 205
    RX_DDI_SEL = 205
    DEC_VALID_COMMA_ONLY = 205
    DEC_MCOMMA_DETECT = 205
    RXDFE_HA_CFG1 = 206
    RXDFE_HB_CFG0 = 207
    COMMA_ALIGN_LATENCY = 336
    es_error_count = 337
    es_sample_count = 338
    es_control_status = 339
    es_rdata_byte4 = 340
    es_rdata_byte3 = 341
    es_rdata_byte2 = 342
    es_rdata_byte1 = 343
    es_rdata_byte0 = 344
    es_sdata_byte4 = 345
    es_sdata_byte3 = 346
    es_sdata_byte2 = 347
    es_sdata_byte1 = 348
    es_sdata_byte0 = 349
    RX_PRBS_ERR_CNT_LOW = 350
    RX_PRBS_ERR_CNT_HIGH = 351
    TXGBOX_FIFO_LATENCY = 355
    RXGBOX_FIFO_LATENCY = 361


class Gthe3ChannelAddressAliases(IntEnum):
    """
    Class implementing the address as distinct elements.
    Iteration will run through each address only once.
    """
    CDR_SWAP_MODE_EN = 2
    RXBUFRESET_TIME = 3
    EYE_SCAN_SWAP_EN = 3
    RX_DATA_WIDTH = 3
    RXCDRFREQRESET_TIME = 3
    RXCDRPHRESET_TIME = 4
    PCI3_RX_ELECIDLE_H2L_DISABLE = 4
    RXDFELPMRESET_TIME = 4
    RX_FABINT_USRCLK_FLOP = 4
    RXPMARESET_TIME = 5
    PCI3_RX_ELECIDLE_LP4_DISABLE = 5
    PCI3_RX_ELECIDLE_EI2_ENABLE = 5
    PCI3_RX_FIFO_DISABLE = 5
    RXPCSRESET_TIME = 5
    RXELECIDLE_CFG = 5
    RXDFE_HB_CFG1 = 6
    TXPMARESET_TIME = 9
    RX_PMA_POWER_SAVE = 9
    TX_PMA_POWER_SAVE = 9
    TXPCSRESET_TIME = 9
    WB_MODE = 11
    RXPMACLK_SEL = 11
    TX_FABINT_USRCLK_FLOP = 11
    TX_PROGCLK_SEL = 12
    RXISCANRESET_TIME = 12
    RXCDR_CFG0 = 14
    RXCDR_CFG1 = 15
    RXCDR_CFG2 = 16
    RXCDR_CFG3 = 17
    RXCDR_CFG4 = 18
    RXCDR_LOCK_CFG0 = 19
    CHAN_BOND_MAX_SKEW = 20
    CHAN_BOND_SEQ_LEN = 20
    CHAN_BOND_SEQ_1_1 = 20
    PCI3_RX_ELECIDLE_HI_COUNT = 21
    CHAN_BOND_SEQ_1_3 = 21
    PCI3_RX_ELECIDLE_H2L_COUNT = 22
    CHAN_BOND_SEQ_1_4 = 22
    RX_BUFFER_CFG = 23
    RX_DEFER_RESET_BUF_EN = 23
    OOBDIVCTL = 23
    PCI3_AUTO_REALIGN = 23
    PCI3_PIPE_RX_ELECIDLE = 23
    CHAN_BOND_SEQ_1_ENABLE = 24
    PCI3_RX_ASYNC_EBUF_BYPASS = 24
    CHAN_BOND_SEQ_2_1 = 24
    CHAN_BOND_SEQ_2_2 = 25
    CHAN_BOND_SEQ_2_3 = 26
    CHAN_BOND_SEQ_2_4 = 27
    CHAN_BOND_SEQ_2_ENABLE = 28
    CHAN_BOND_SEQ_2_USE = 28
    CLK_COR_KEEP_IDLE = 28
    CLK_COR_MIN_LAT = 28
    CLK_COR_MAX_LAT = 29
    CLK_COR_PRECEDENCE = 29
    CLK_COR_REPEAT_WAIT = 29
    CLK_COR_SEQ_LEN = 29
    CHAN_BOND_KEEP_ALIGN = 29
    CLK_COR_SEQ_1_1 = 30
    CLK_COR_SEQ_1_2 = 31
    CLK_COR_SEQ_1_3 = 32
    CLK_COR_SEQ_1_4 = 33
    CLK_COR_SEQ_1_ENABLE = 34
    CLK_COR_SEQ_2_1 = 34
    CLK_COR_SEQ_2_2 = 35
    CLK_COR_SEQ_2_ENABLE = 36
    CLK_COR_SEQ_2_USE = 36
    CLK_CORRECT_USE = 36
    CLK_COR_SEQ_2_3 = 36
    CLK_COR_SEQ_2_4 = 37
    RXDFE_HE_CFG0 = 38
    ALIGN_COMMA_WORD = 39
    ALIGN_COMMA_DOUBLE = 39
    SHOW_REALIGN_COMMA = 39
    ALIGN_COMMA_ENABLE = 39
    CPLL_FBDIV = 40
    CPLL_FBDIV_45 = 40
    TXDRVBIAS_N = 40
    CPLL_LOCK_CFG = 41
    CPLL_REFCLK_DIV = 42
    SATA_CPLL_CFG = 42
    TXDRVBIAS_P = 42
    CPLL_INIT_CFG0 = 43
    DEC_PCOMMA_DETECT = 44
    TX_DIVRESET_TIME = 44
    RX_DIVRESET_TIME = 44
    A_TXPROGDIVRESET = 44
    A_RXPROGDIVRESET = 44
    RXCDR_LOCK_CFG1 = 45
    RXCFOK_CFG1 = 46
    RXDFE_H2_CFG0 = 47
    RXDFE_H2_CFG1 = 48
    RXCFOK_CFG2 = 49
    RXLPM_CFG = 50
    RXLPM_KH_CFG0 = 51
    RXLPM_KH_CFG1 = 52
    RXDFELPM_KL_CFG0 = 53
    RXDFELPM_KL_CFG1 = 54
    RXLPM_OS_CFG0 = 55
    RXLPM_OS_CFG1 = 56
    RXLPM_GC_CFG = 57
    DMONITOR_CFG1 = 58
    ES_CONTROL = 60
    ES_ERRDET_EN = 60
    ES_EYE_SCAN_EN = 60
    ES_PRESCALE = 60
    RXDFE_HC_CFG0 = 61
    TX_PROGDIV_CFG = 62
    ES_QUALIFIER0 = 63
    ES_QUALIFIER1 = 64
    ES_QUALIFIER2 = 65
    ES_QUALIFIER3 = 66
    ES_QUALIFIER4 = 67
    ES_QUAL_MASK0 = 68
    ES_QUAL_MASK1 = 69
    ES_QUAL_MASK2 = 70
    ES_QUAL_MASK3 = 71
    ES_QUAL_MASK4 = 72
    ES_SDATA_MASK0 = 73
    ES_SDATA_MASK1 = 74
    ES_SDATA_MASK2 = 75
    ES_SDATA_MASK3 = 76
    ES_SDATA_MASK4 = 77
    FTS_LANE_DESKEW_EN = 78
    FTS_DESKEW_SEQ_ENABLE = 78
    ES_HORZ_OFFSET = 79
    FTS_LANE_DESKEW_CFG = 79
    RXDFE_HC_CFG1 = 80
    ES_PMA_CFG = 81
    RX_EN_HI_LR = 82
    RX_DFE_AGC_CFG1 = 82
    RX_DFE_AGC_CFG0 = 82
    RXDFE_CFG0 = 83
    RXDFE_CFG1 = 84
    LOCAL_MASTER = 85
    PCS_PCIE_EN = 85
    ALIGN_MCOMMA_DET = 85
    ALIGN_MCOMMA_VALUE = 85
    ALIGN_PCOMMA_DET = 86
    ALIGN_PCOMMA_VALUE = 86
    TXDLY_LCFG = 87
    RXDFE_OS_CFG0 = 88
    RXPHDLY_CFG = 89
    RXDFE_OS_CFG1 = 90
    RXDLY_CFG = 91
    RXDLY_LCFG = 92
    RXDFE_HF_CFG0 = 93
    RXDFE_HD_CFG0 = 94
    RX_BIAS_CFG0 = 95
    PCS_RSVD0 = 96
    RXPH_MONITOR_SEL = 97
    RX_CM_BUF_PD = 97
    RX_CM_BUF_CFG = 97
    RX_CM_TRIM = 97
    RX_CM_SEL = 97
    RX_SUM_DFETAPREP_EN = 98
    RX_SUM_VCM_OVWR = 98
    RX_SUM_IREF_TUNE = 98
    RX_SUM_RES_CTRL = 98
    RX_SUM_VCMTUNE = 98
    RX_SUM_VREF_TUNE = 98
    CBCC_DATA_SOURCE_SEL = 99
    OOB_PWRUP = 99
    RXOOB_CFG = 99
    RXOUT_DIV = 99
    RX_SIG_VALID_DLY = 100
    RXSLIDE_MODE = 100
    RXPRBS_ERR_LOOPBACK = 100
    RXSLIDE_AUTO_WAIT = 100
    RXBUF_EN = 100
    RX_XCLK_SEL = 100
    RXGEARBOX_EN = 100
    RXBUF_THRESH_OVFLW = 101
    DMONITOR_CFG0 = 101
    RXBUF_THRESH_OVRD = 102
    RXBUF_RESET_ON_COMMAALIGN = 102
    RXBUF_RESET_ON_RATE_CHANGE = 102
    RXBUF_RESET_ON_CB_CHANGE = 102
    RXBUF_THRESH_UNDFLW = 102
    RX_CLKMUX_EN = 102
    RX_DISPERR_SEQ_MATCH = 102
    RXBUF_ADDR_MODE = 102
    RX_WIDEMODE_CDR = 102
    RX_INT_DATAWIDTH = 102
    RXBUF_EIDLE_HI_CNT = 103
    RXCDR_HOLD_DURING_EIDLE = 103
    RX_DFE_LPM_HOLD_DURING_EIDLE = 103
    RXBUF_EIDLE_LO_CNT = 103
    RXBUF_RESET_ON_EIDLE = 103
    RXCDR_FR_RESET_ON_EIDLE = 103
    RXCDR_PH_RESET_ON_EIDLE = 103
    SATA_BURST_VAL = 104
    SATA_BURST_SEQ_LEN = 104
    SATA_EIDLE_VAL = 104
    SATA_MIN_BURST = 105
    SAS_MIN_COM = 105
    SATA_MIN_INIT = 106
    SATA_MIN_WAKE = 106
    SATA_MAX_BURST = 107
    SAS_MAX_COM = 107
    SATA_MAX_INIT = 108
    SATA_MAX_WAKE = 108
    RX_CLK25_DIV = 109
    TXPHDLY_CFG0 = 110
    TXPHDLY_CFG1 = 111
    TXDLY_CFG = 112
    TXPH_MONITOR_SEL = 113
    TAPDLY_SET_TX = 113
    RXCDR_LOCK_CFG2 = 114
    TXPH_CFG = 115
    TERM_RCAL_CFG = 116
    RXDFE_HF_CFG1 = 117
    PD_TRANS_TIME_FROM_P2 = 118
    TERM_RCAL_OVRD = 118
    PD_TRANS_TIME_NONE_P2 = 119
    PD_TRANS_TIME_TO_P2 = 119
    TRANS_TIME_RATE = 120
    TST_RSV0 = 121
    TST_RSV1 = 121
    TX_CLK25_DIV = 122
    TX_XCLK_SEL = 122
    TX_DATA_WIDTH = 122
    TX_DEEMPH0 = 123
    TX_DEEMPH1 = 123
    TX_MAINCURSOR_SEL = 124
    TXGEARBOX_EN = 124
    TXOUT_DIV = 124
    TXBUF_EN = 124
    TXBUF_RESET_ON_RATE_CHANGE = 124
    TX_RXDETECT_REF = 124
    TXFIFO_ADDR_CFG = 124
    TX_RXDETECT_CFG = 125
    TX_CLKMUX_EN = 126
    TX_LOOPBACK_DRIVE_HIZ = 126
    TX_DRIVE_MODE = 126
    TX_EIDLE_ASSERT_DELAY = 126
    TX_EIDLE_DEASSERT_DELAY = 126
    TX_MARGIN_FULL_0 = 127
    TX_MARGIN_FULL_1 = 127
    TX_MARGIN_FULL_2 = 128
    TX_MARGIN_FULL_3 = 128
    TX_MARGIN_FULL_4 = 129
    TX_MARGIN_LOW_0 = 129
    TX_MARGIN_LOW_1 = 130
    TX_MARGIN_LOW_2 = 130
    TX_MARGIN_LOW_3 = 131
    TX_MARGIN_LOW_4 = 131
    RXDFE_HD_CFG1 = 132
    TX_QPI_STATUS_EN = 133
    TX_INT_DATAWIDTH = 133
    RXPRBS_LINKACQ_CNT = 137
    TX_PMADATA_OPT = 138
    RXSYNC_OVRD = 138
    TXSYNC_OVRD = 138
    TX_IDLE_DATA_ZERO = 138
    A_RXOSCALRESET = 138
    RXOOB_CLK_CFG = 138
    TXSYNC_SKIP_DA = 138
    RXSYNC_SKIP_DA = 138
    RXOSCALRESET_TIME = 138
    TXSYNC_MULTILANE = 139
    RXSYNC_MULTILANE = 139
    RX_CTLE3_LPF = 139
    ACJTAG_MODE = 140
    ACJTAG_DEBUG_MODE = 140
    ACJTAG_RESET = 140
    RESET_POWERSAVE_DISABLE = 140
    RX_TUNE_AFE_OS = 140
    RX_DFE_KL_LPM_KL_CFG0 = 140
    RX_DFE_KL_LPM_KL_CFG1 = 140
    RXDFELPM_KL_CFG2 = 141
    RXDFE_VP_CFG0 = 142
    RXDFE_VP_CFG1 = 143
    RXDFE_UT_CFG1 = 144
    ADAPT_CFG0 = 145
    ADAPT_CFG1 = 146
    RXCFOK_CFG0 = 147
    ES_CLK_PHASE_SEL = 148
    USE_PCS_CLK_PHASE_SEL = 148
    PMA_RSV1 = 149
    RX_AFE_CM_EN = 151
    RX_CAPFF_SARC_ENB = 151
    RX_EYESCAN_VS_NEG_DIR = 151
    RX_EYESCAN_VS_UT_SIGN = 151
    RX_EYESCAN_VS_CODE = 151
    RX_EYESCAN_VS_RANGE = 151
    RXDFE_HE_CFG1 = 152
    GEARBOX_MODE = 153
    TXPI_SYNFREQ_PPM = 153
    TXPI_PPMCLK_SEL = 153
    TXPI_INVSTROBE_SEL = 153
    TXPI_GRAY_SEL = 153
    TXPI_LPM = 153
    TXPI_VREFSEL = 153
    TXPI_PPM_CFG = 154
    RX_DFELPM_KLKH_AGC_STUP_EN = 155
    RX_DFELPM_CFG0 = 155
    RX_DFELPM_CFG1 = 155
    RX_DFE_KL_LPM_KH_CFG0 = 155
    RX_DFE_KL_LPM_KH_CFG1 = 155
    TXPI_CFG0 = 156
    TXPI_CFG1 = 156
    TXPI_CFG2 = 156
    TXPI_CFG3 = 156
    TXPI_CFG4 = 156
    TXPI_CFG5 = 156
    RXPI_CFG1 = 157
    RXPI_CFG2 = 157
    RXPI_CFG3 = 157
    RXPI_CFG4 = 157
    RXPI_CFG5 = 157
    RXPI_CFG6 = 157
    RXPI_CFG0 = 157
    RXDFE_UT_CFG0 = 158
    RXDFE_GC_CFG0 = 159
    RXDFE_GC_CFG1 = 160
    RXDFE_GC_CFG2 = 161
    RXCDR_CFG0_GEN3 = 162
    RXCDR_CFG1_GEN3 = 163
    RXCDR_CFG2_GEN3 = 164
    RXCDR_CFG3_GEN3 = 165
    RXCDR_CFG4_GEN3 = 166
    RXCDR_CFG5_GEN3 = 167
    RXCDR_CFG5 = 168
    PCIE_RXPMA_CFG = 169
    PCIE_TXPCS_CFG_GEN3 = 170
    PCIE_TXPMA_CFG = 171
    RX_CLK_SLIP_OVRD = 172
    PCS_RSVD1 = 172
    PLL_SEL_MODE_GEN3 = 173
    PLL_SEL_MODE_GEN12 = 173
    RATE_SW_USE_DRP = 173
    RXPI_LPM = 173
    RXPI_VREFSEL = 173
    RXDFE_H3_CFG0 = 174
    DFE_D_X_REL_POS = 175
    DFE_VCM_COMP_EN = 175
    GM_BIAS_SELECT = 175
    EVODD_PHI_CFG = 175
    RXDFE_H3_CFG1 = 176
    RXDFE_H4_CFG0 = 177
    RXDFE_H4_CFG1 = 178
    RXDFE_H5_CFG0 = 179
    PROCESS_PAR = 180
    TEMPERATUR_PAR = 180
    TX_MODE_SEL = 180
    TX_SARC_LPBK_ENB = 180
    RXDFE_H5_CFG1 = 181
    TX_DCD_CFG = 182
    TX_DCD_EN = 182
    TX_EML_PHI_TUNE = 182
    CPLL_CFG3 = 182
    RXDFE_H6_CFG0 = 183
    RXDFE_H6_CFG1 = 184
    RXDFE_H7_CFG0 = 185
    DDI_REALIGN_WAIT = 186
    DDI_CTRL = 186
    TXGBOX_FIFO_INIT_RD_ADDR = 187
    TX_SAMPLE_PERIOD = 187
    RXGBOX_FIFO_INIT_RD_ADDR = 187
    RX_SAMPLE_PERIOD = 187
    CPLL_CFG2 = 188
    RXPHSAMP_CFG = 189
    RXPHSLIP_CFG = 190
    RXPHBEACON_CFG = 191
    RXDFE_H7_CFG1 = 192
    RXDFE_H8_CFG0 = 193
    RXDFE_H8_CFG1 = 194
    PCIE_BUFG_DIV_CTRL = 195
    PCIE_RXPCS_CFG_GEN3 = 196
    RXDFE_H9_CFG0 = 197
    RX_PROGDIV_CFG = 198
    RXDFE_H9_CFG1 = 199
    RXDFE_HA_CFG0 = 200
    CHAN_BOND_SEQ_1_2 = 202
    CPLL_CFG0 = 203
    CPLL_CFG1 = 204
    CPLL_INIT_CFG1 = 205
    RX_DDI_SEL = 205
    DEC_VALID_COMMA_ONLY = 205
    DEC_MCOMMA_DETECT = 205
    RXDFE_HA_CFG1 = 206
    RXDFE_HB_CFG0 = 207
    COMMA_ALIGN_LATENCY = 336
    es_error_count = 337
    es_sample_count = 338
    es_control_status = 339
    es_rdata_byte4 = 340
    es_rdata_byte3 = 341
    es_rdata_byte2 = 342
    es_rdata_byte1 = 343
    es_rdata_byte0 = 344
    es_sdata_byte4 = 345
    es_sdata_byte3 = 346
    es_sdata_byte2 = 347
    es_sdata_byte1 = 348
    es_sdata_byte0 = 349
    RX_PRBS_ERR_CNT_LOW = 350
    RX_PRBS_ERR_CNT_HIGH = 351
    TXGBOX_FIFO_LATENCY = 355
    RXGBOX_FIFO_LATENCY = 361


class Gthe3ChannelLow(Enum):
    """
    Class indicating the lowest significant bit of a field
    Iteration will run through all addresses.
    """
    _settings_ = NoAlias

    CDR_SWAP_MODE_EN = 0
    RXBUFRESET_TIME = 11
    EYE_SCAN_SWAP_EN = 9
    RX_DATA_WIDTH = 5
    RXCDRFREQRESET_TIME = 0
    RXCDRPHRESET_TIME = 11
    PCI3_RX_ELECIDLE_H2L_DISABLE = 8
    RXDFELPMRESET_TIME = 1
    RX_FABINT_USRCLK_FLOP = 0
    RXPMARESET_TIME = 11
    PCI3_RX_ELECIDLE_LP4_DISABLE = 10
    PCI3_RX_ELECIDLE_EI2_ENABLE = 9
    PCI3_RX_FIFO_DISABLE = 8
    RXPCSRESET_TIME = 3
    RXELECIDLE_CFG = 0
    RXDFE_HB_CFG1 = 0
    TXPMARESET_TIME = 11
    RX_PMA_POWER_SAVE = 10
    TX_PMA_POWER_SAVE = 9
    TXPCSRESET_TIME = 3
    WB_MODE = 14
    RXPMACLK_SEL = 8
    TX_FABINT_USRCLK_FLOP = 4
    TX_PROGCLK_SEL = 10
    RXISCANRESET_TIME = 5
    RXCDR_CFG0 = 0
    RXCDR_CFG1 = 0
    RXCDR_CFG2 = 0
    RXCDR_CFG3 = 0
    RXCDR_CFG4 = 0
    RXCDR_LOCK_CFG0 = 0
    CHAN_BOND_MAX_SKEW = 12
    CHAN_BOND_SEQ_LEN = 10
    CHAN_BOND_SEQ_1_1 = 0
    PCI3_RX_ELECIDLE_HI_COUNT = 10
    CHAN_BOND_SEQ_1_3 = 0
    PCI3_RX_ELECIDLE_H2L_COUNT = 10
    CHAN_BOND_SEQ_1_4 = 0
    RX_BUFFER_CFG = 10
    RX_DEFER_RESET_BUF_EN = 9
    OOBDIVCTL = 7
    PCI3_AUTO_REALIGN = 5
    PCI3_PIPE_RX_ELECIDLE = 4
    CHAN_BOND_SEQ_1_ENABLE = 12
    PCI3_RX_ASYNC_EBUF_BYPASS = 10
    CHAN_BOND_SEQ_2_1 = 0
    CHAN_BOND_SEQ_2_2 = 0
    CHAN_BOND_SEQ_2_3 = 0
    CHAN_BOND_SEQ_2_4 = 0
    CHAN_BOND_SEQ_2_ENABLE = 12
    CHAN_BOND_SEQ_2_USE = 11
    CLK_COR_KEEP_IDLE = 6
    CLK_COR_MIN_LAT = 0
    CLK_COR_MAX_LAT = 10
    CLK_COR_PRECEDENCE = 9
    CLK_COR_REPEAT_WAIT = 4
    CLK_COR_SEQ_LEN = 2
    CHAN_BOND_KEEP_ALIGN = 0
    CLK_COR_SEQ_1_1 = 0
    CLK_COR_SEQ_1_2 = 0
    CLK_COR_SEQ_1_3 = 0
    CLK_COR_SEQ_1_4 = 0
    CLK_COR_SEQ_1_ENABLE = 12
    CLK_COR_SEQ_2_1 = 0
    CLK_COR_SEQ_2_2 = 0
    CLK_COR_SEQ_2_ENABLE = 12
    CLK_COR_SEQ_2_USE = 11
    CLK_CORRECT_USE = 10
    CLK_COR_SEQ_2_3 = 0
    CLK_COR_SEQ_2_4 = 0
    RXDFE_HE_CFG0 = 0
    ALIGN_COMMA_WORD = 13
    ALIGN_COMMA_DOUBLE = 12
    SHOW_REALIGN_COMMA = 11
    ALIGN_COMMA_ENABLE = 0
    CPLL_FBDIV = 8
    CPLL_FBDIV_45 = 7
    TXDRVBIAS_N = 0
    CPLL_LOCK_CFG = 0
    CPLL_REFCLK_DIV = 11
    SATA_CPLL_CFG = 5
    TXDRVBIAS_P = 0
    CPLL_INIT_CFG0 = 0
    DEC_PCOMMA_DETECT = 15
    TX_DIVRESET_TIME = 7
    RX_DIVRESET_TIME = 2
    A_TXPROGDIVRESET = 1
    A_RXPROGDIVRESET = 0
    RXCDR_LOCK_CFG1 = 0
    RXCFOK_CFG1 = 0
    RXDFE_H2_CFG0 = 0
    RXDFE_H2_CFG1 = 0
    RXCFOK_CFG2 = 0
    RXLPM_CFG = 0
    RXLPM_KH_CFG0 = 0
    RXLPM_KH_CFG1 = 0
    RXDFELPM_KL_CFG0 = 0
    RXDFELPM_KL_CFG1 = 0
    RXLPM_OS_CFG0 = 0
    RXLPM_OS_CFG1 = 0
    RXLPM_GC_CFG = 0
    DMONITOR_CFG1 = 8
    ES_CONTROL = 10
    ES_ERRDET_EN = 9
    ES_EYE_SCAN_EN = 8
    ES_PRESCALE = 0
    RXDFE_HC_CFG0 = 0
    TX_PROGDIV_CFG = 0
    ES_QUALIFIER0 = 0
    ES_QUALIFIER1 = 0
    ES_QUALIFIER2 = 0
    ES_QUALIFIER3 = 0
    ES_QUALIFIER4 = 0
    ES_QUAL_MASK0 = 0
    ES_QUAL_MASK1 = 0
    ES_QUAL_MASK2 = 0
    ES_QUAL_MASK3 = 0
    ES_QUAL_MASK4 = 0
    ES_SDATA_MASK0 = 0
    ES_SDATA_MASK1 = 0
    ES_SDATA_MASK2 = 0
    ES_SDATA_MASK3 = 0
    ES_SDATA_MASK4 = 0
    FTS_LANE_DESKEW_EN = 4
    FTS_DESKEW_SEQ_ENABLE = 0
    ES_HORZ_OFFSET = 4
    FTS_LANE_DESKEW_CFG = 0
    RXDFE_HC_CFG1 = 0
    ES_PMA_CFG = 0
    RX_EN_HI_LR = 10
    RX_DFE_AGC_CFG1 = 2
    RX_DFE_AGC_CFG0 = 0
    RXDFE_CFG0 = 0
    RXDFE_CFG1 = 0
    LOCAL_MASTER = 13
    PCS_PCIE_EN = 12
    ALIGN_MCOMMA_DET = 10
    ALIGN_MCOMMA_VALUE = 0
    ALIGN_PCOMMA_DET = 10
    ALIGN_PCOMMA_VALUE = 0
    TXDLY_LCFG = 0
    RXDFE_OS_CFG0 = 0
    RXPHDLY_CFG = 0
    RXDFE_OS_CFG1 = 0
    RXDLY_CFG = 0
    RXDLY_LCFG = 0
    RXDFE_HF_CFG0 = 0
    RXDFE_HD_CFG0 = 0
    RX_BIAS_CFG0 = 0
    PCS_RSVD0 = 0
    RXPH_MONITOR_SEL = 11
    RX_CM_BUF_PD = 10
    RX_CM_BUF_CFG = 6
    RX_CM_TRIM = 2
    RX_CM_SEL = 0
    RX_SUM_DFETAPREP_EN = 14
    RX_SUM_VCM_OVWR = 13
    RX_SUM_IREF_TUNE = 9
    RX_SUM_RES_CTRL = 7
    RX_SUM_VCMTUNE = 3
    RX_SUM_VREF_TUNE = 0
    CBCC_DATA_SOURCE_SEL = 15
    OOB_PWRUP = 14
    RXOOB_CFG = 5
    RXOUT_DIV = 0
    RX_SIG_VALID_DLY = 11
    RXSLIDE_MODE = 9
    RXPRBS_ERR_LOOPBACK = 8
    RXSLIDE_AUTO_WAIT = 4
    RXBUF_EN = 3
    RX_XCLK_SEL = 1
    RXGEARBOX_EN = 0
    RXBUF_THRESH_OVFLW = 10
    DMONITOR_CFG0 = 0
    RXBUF_THRESH_OVRD = 15
    RXBUF_RESET_ON_COMMAALIGN = 14
    RXBUF_RESET_ON_RATE_CHANGE = 13
    RXBUF_RESET_ON_CB_CHANGE = 12
    RXBUF_THRESH_UNDFLW = 6
    RX_CLKMUX_EN = 5
    RX_DISPERR_SEQ_MATCH = 4
    RXBUF_ADDR_MODE = 3
    RX_WIDEMODE_CDR = 2
    RX_INT_DATAWIDTH = 0
    RXBUF_EIDLE_HI_CNT = 12
    RXCDR_HOLD_DURING_EIDLE = 11
    RX_DFE_LPM_HOLD_DURING_EIDLE = 10
    RXBUF_EIDLE_LO_CNT = 4
    RXBUF_RESET_ON_EIDLE = 3
    RXCDR_FR_RESET_ON_EIDLE = 2
    RXCDR_PH_RESET_ON_EIDLE = 1
    SATA_BURST_VAL = 13
    SATA_BURST_SEQ_LEN = 4
    SATA_EIDLE_VAL = 0
    SATA_MIN_BURST = 10
    SAS_MIN_COM = 1
    SATA_MIN_INIT = 10
    SATA_MIN_WAKE = 1
    SATA_MAX_BURST = 10
    SAS_MAX_COM = 0
    SATA_MAX_INIT = 10
    SATA_MAX_WAKE = 1
    RX_CLK25_DIV = 3
    TXPHDLY_CFG0 = 0
    TXPHDLY_CFG1 = 0
    TXDLY_CFG = 0
    TXPH_MONITOR_SEL = 2
    TAPDLY_SET_TX = 0
    RXCDR_LOCK_CFG2 = 0
    TXPH_CFG = 0
    TERM_RCAL_CFG = 0
    RXDFE_HF_CFG1 = 0
    PD_TRANS_TIME_FROM_P2 = 4
    TERM_RCAL_OVRD = 1
    PD_TRANS_TIME_NONE_P2 = 8
    PD_TRANS_TIME_TO_P2 = 0
    TRANS_TIME_RATE = 8
    TST_RSV0 = 8
    TST_RSV1 = 0
    TX_CLK25_DIV = 11
    TX_XCLK_SEL = 10
    TX_DATA_WIDTH = 0
    TX_DEEMPH0 = 10
    TX_DEEMPH1 = 2
    TX_MAINCURSOR_SEL = 14
    TXGEARBOX_EN = 13
    TXOUT_DIV = 8
    TXBUF_EN = 7
    TXBUF_RESET_ON_RATE_CHANGE = 6
    TX_RXDETECT_REF = 3
    TXFIFO_ADDR_CFG = 2
    TX_RXDETECT_CFG = 2
    TX_CLKMUX_EN = 15
    TX_LOOPBACK_DRIVE_HIZ = 14
    TX_DRIVE_MODE = 8
    TX_EIDLE_ASSERT_DELAY = 5
    TX_EIDLE_DEASSERT_DELAY = 2
    TX_MARGIN_FULL_0 = 9
    TX_MARGIN_FULL_1 = 1
    TX_MARGIN_FULL_2 = 9
    TX_MARGIN_FULL_3 = 1
    TX_MARGIN_FULL_4 = 9
    TX_MARGIN_LOW_0 = 1
    TX_MARGIN_LOW_1 = 9
    TX_MARGIN_LOW_2 = 1
    TX_MARGIN_LOW_3 = 9
    TX_MARGIN_LOW_4 = 1
    RXDFE_HD_CFG1 = 0
    TX_QPI_STATUS_EN = 13
    TX_INT_DATAWIDTH = 10
    RXPRBS_LINKACQ_CNT = 0
    TX_PMADATA_OPT = 15
    RXSYNC_OVRD = 14
    TXSYNC_OVRD = 13
    TX_IDLE_DATA_ZERO = 12
    A_RXOSCALRESET = 11
    RXOOB_CLK_CFG = 10
    TXSYNC_SKIP_DA = 9
    RXSYNC_SKIP_DA = 8
    RXOSCALRESET_TIME = 0
    TXSYNC_MULTILANE = 10
    RXSYNC_MULTILANE = 9
    RX_CTLE3_LPF = 0
    ACJTAG_MODE = 15
    ACJTAG_DEBUG_MODE = 14
    ACJTAG_RESET = 13
    RESET_POWERSAVE_DISABLE = 12
    RX_TUNE_AFE_OS = 10
    RX_DFE_KL_LPM_KL_CFG0 = 8
    RX_DFE_KL_LPM_KL_CFG1 = 5
    RXDFELPM_KL_CFG2 = 0
    RXDFE_VP_CFG0 = 0
    RXDFE_VP_CFG1 = 0
    RXDFE_UT_CFG1 = 0
    ADAPT_CFG0 = 0
    ADAPT_CFG1 = 0
    RXCFOK_CFG0 = 0
    ES_CLK_PHASE_SEL = 11
    USE_PCS_CLK_PHASE_SEL = 10
    PMA_RSV1 = 0
    RX_AFE_CM_EN = 12
    RX_CAPFF_SARC_ENB = 11
    RX_EYESCAN_VS_NEG_DIR = 10
    RX_EYESCAN_VS_UT_SIGN = 9
    RX_EYESCAN_VS_CODE = 2
    RX_EYESCAN_VS_RANGE = 0
    RXDFE_HE_CFG1 = 0
    GEARBOX_MODE = 11
    TXPI_SYNFREQ_PPM = 8
    TXPI_PPMCLK_SEL = 7
    TXPI_INVSTROBE_SEL = 6
    TXPI_GRAY_SEL = 5
    TXPI_LPM = 3
    TXPI_VREFSEL = 2
    TXPI_PPM_CFG = 0
    RX_DFELPM_KLKH_AGC_STUP_EN = 15
    RX_DFELPM_CFG0 = 11
    RX_DFELPM_CFG1 = 10
    RX_DFE_KL_LPM_KH_CFG0 = 8
    RX_DFE_KL_LPM_KH_CFG1 = 5
    TXPI_CFG0 = 11
    TXPI_CFG1 = 9
    TXPI_CFG2 = 7
    TXPI_CFG3 = 6
    TXPI_CFG4 = 5
    TXPI_CFG5 = 2
    RXPI_CFG1 = 14
    RXPI_CFG2 = 12
    RXPI_CFG3 = 10
    RXPI_CFG4 = 9
    RXPI_CFG5 = 8
    RXPI_CFG6 = 5
    RXPI_CFG0 = 3
    RXDFE_UT_CFG0 = 0
    RXDFE_GC_CFG0 = 0
    RXDFE_GC_CFG1 = 0
    RXDFE_GC_CFG2 = 0
    RXCDR_CFG0_GEN3 = 0
    RXCDR_CFG1_GEN3 = 0
    RXCDR_CFG2_GEN3 = 0
    RXCDR_CFG3_GEN3 = 0
    RXCDR_CFG4_GEN3 = 0
    RXCDR_CFG5_GEN3 = 0
    RXCDR_CFG5 = 0
    PCIE_RXPMA_CFG = 0
    PCIE_TXPCS_CFG_GEN3 = 0
    PCIE_TXPMA_CFG = 0
    RX_CLK_SLIP_OVRD = 3
    PCS_RSVD1 = 0
    PLL_SEL_MODE_GEN3 = 11
    PLL_SEL_MODE_GEN12 = 9
    RATE_SW_USE_DRP = 8
    RXPI_LPM = 3
    RXPI_VREFSEL = 2
    RXDFE_H3_CFG0 = 0
    DFE_D_X_REL_POS = 15
    DFE_VCM_COMP_EN = 14
    GM_BIAS_SELECT = 13
    EVODD_PHI_CFG = 0
    RXDFE_H3_CFG1 = 0
    RXDFE_H4_CFG0 = 0
    RXDFE_H4_CFG1 = 0
    RXDFE_H5_CFG0 = 0
    PROCESS_PAR = 13
    TEMPERATUR_PAR = 8
    TX_MODE_SEL = 5
    TX_SARC_LPBK_ENB = 4
    RXDFE_H5_CFG1 = 0
    TX_DCD_CFG = 10
    TX_DCD_EN = 9
    TX_EML_PHI_TUNE = 8
    CPLL_CFG3 = 0
    RXDFE_H6_CFG0 = 0
    RXDFE_H6_CFG1 = 0
    RXDFE_H7_CFG0 = 0
    DDI_REALIGN_WAIT = 2
    DDI_CTRL = 0
    TXGBOX_FIFO_INIT_RD_ADDR = 9
    TX_SAMPLE_PERIOD = 6
    RXGBOX_FIFO_INIT_RD_ADDR = 3
    RX_SAMPLE_PERIOD = 0
    CPLL_CFG2 = 0
    RXPHSAMP_CFG = 0
    RXPHSLIP_CFG = 0
    RXPHBEACON_CFG = 0
    RXDFE_H7_CFG1 = 0
    RXDFE_H8_CFG0 = 0
    RXDFE_H8_CFG1 = 0
    PCIE_BUFG_DIV_CTRL = 0
    PCIE_RXPCS_CFG_GEN3 = 0
    RXDFE_H9_CFG0 = 0
    RX_PROGDIV_CFG = 0
    RXDFE_H9_CFG1 = 0
    RXDFE_HA_CFG0 = 0
    CHAN_BOND_SEQ_1_2 = 0
    CPLL_CFG0 = 0
    CPLL_CFG1 = 0
    CPLL_INIT_CFG1 = 8
    RX_DDI_SEL = 2
    DEC_VALID_COMMA_ONLY = 1
    DEC_MCOMMA_DETECT = 0
    RXDFE_HA_CFG1 = 0
    RXDFE_HB_CFG0 = 0
    COMMA_ALIGN_LATENCY = 0
    es_error_count = 0
    es_sample_count = 0
    es_control_status = 0
    es_rdata_byte4 = 0
    es_rdata_byte3 = 0
    es_rdata_byte2 = 0
    es_rdata_byte1 = 0
    es_rdata_byte0 = 0
    es_sdata_byte4 = 0
    es_sdata_byte3 = 0
    es_sdata_byte2 = 0
    es_sdata_byte1 = 0
    es_sdata_byte0 = 0
    RX_PRBS_ERR_CNT_LOW = 0
    RX_PRBS_ERR_CNT_HIGH = 0
    TXGBOX_FIFO_LATENCY = 0
    RXGBOX_FIFO_LATENCY = 0


class Gthe3ChannelWidth(Enum):
    """
    Class indicating the width of a field
    Iteration will run through all addresses.
    """
    _settings_ = NoAlias

    CDR_SWAP_MODE_EN = 1
    RXBUFRESET_TIME = 5
    EYE_SCAN_SWAP_EN = 1
    RX_DATA_WIDTH = 4
    RXCDRFREQRESET_TIME = 5
    RXCDRPHRESET_TIME = 5
    PCI3_RX_ELECIDLE_H2L_DISABLE = 3
    RXDFELPMRESET_TIME = 7
    RX_FABINT_USRCLK_FLOP = 1
    RXPMARESET_TIME = 5
    PCI3_RX_ELECIDLE_LP4_DISABLE = 1
    PCI3_RX_ELECIDLE_EI2_ENABLE = 1
    PCI3_RX_FIFO_DISABLE = 1
    RXPCSRESET_TIME = 5
    RXELECIDLE_CFG = 3
    RXDFE_HB_CFG1 = 16
    TXPMARESET_TIME = 5
    RX_PMA_POWER_SAVE = 1
    TX_PMA_POWER_SAVE = 1
    TXPCSRESET_TIME = 5
    WB_MODE = 2
    RXPMACLK_SEL = 2
    TX_FABINT_USRCLK_FLOP = 1
    TX_PROGCLK_SEL = 2
    RXISCANRESET_TIME = 5
    RXCDR_CFG0 = 16
    RXCDR_CFG1 = 16
    RXCDR_CFG2 = 16
    RXCDR_CFG3 = 16
    RXCDR_CFG4 = 16
    RXCDR_LOCK_CFG0 = 16
    CHAN_BOND_MAX_SKEW = 4
    CHAN_BOND_SEQ_LEN = 2
    CHAN_BOND_SEQ_1_1 = 10
    PCI3_RX_ELECIDLE_HI_COUNT = 6
    CHAN_BOND_SEQ_1_3 = 10
    PCI3_RX_ELECIDLE_H2L_COUNT = 6
    CHAN_BOND_SEQ_1_4 = 10
    RX_BUFFER_CFG = 6
    RX_DEFER_RESET_BUF_EN = 1
    OOBDIVCTL = 2
    PCI3_AUTO_REALIGN = 2
    PCI3_PIPE_RX_ELECIDLE = 1
    CHAN_BOND_SEQ_1_ENABLE = 4
    PCI3_RX_ASYNC_EBUF_BYPASS = 2
    CHAN_BOND_SEQ_2_1 = 10
    CHAN_BOND_SEQ_2_2 = 10
    CHAN_BOND_SEQ_2_3 = 10
    CHAN_BOND_SEQ_2_4 = 10
    CHAN_BOND_SEQ_2_ENABLE = 4
    CHAN_BOND_SEQ_2_USE = 1
    CLK_COR_KEEP_IDLE = 1
    CLK_COR_MIN_LAT = 6
    CLK_COR_MAX_LAT = 6
    CLK_COR_PRECEDENCE = 1
    CLK_COR_REPEAT_WAIT = 5
    CLK_COR_SEQ_LEN = 2
    CHAN_BOND_KEEP_ALIGN = 1
    CLK_COR_SEQ_1_1 = 10
    CLK_COR_SEQ_1_2 = 10
    CLK_COR_SEQ_1_3 = 10
    CLK_COR_SEQ_1_4 = 10
    CLK_COR_SEQ_1_ENABLE = 4
    CLK_COR_SEQ_2_1 = 10
    CLK_COR_SEQ_2_2 = 10
    CLK_COR_SEQ_2_ENABLE = 4
    CLK_COR_SEQ_2_USE = 1
    CLK_CORRECT_USE = 1
    CLK_COR_SEQ_2_3 = 10
    CLK_COR_SEQ_2_4 = 10
    RXDFE_HE_CFG0 = 16
    ALIGN_COMMA_WORD = 3
    ALIGN_COMMA_DOUBLE = 1
    SHOW_REALIGN_COMMA = 1
    ALIGN_COMMA_ENABLE = 10
    CPLL_FBDIV = 8
    CPLL_FBDIV_45 = 1
    TXDRVBIAS_N = 4
    CPLL_LOCK_CFG = 16
    CPLL_REFCLK_DIV = 5
    SATA_CPLL_CFG = 2
    TXDRVBIAS_P = 4
    CPLL_INIT_CFG0 = 16
    DEC_PCOMMA_DETECT = 1
    TX_DIVRESET_TIME = 5
    RX_DIVRESET_TIME = 5
    A_TXPROGDIVRESET = 1
    A_RXPROGDIVRESET = 1
    RXCDR_LOCK_CFG1 = 16
    RXCFOK_CFG1 = 16
    RXDFE_H2_CFG0 = 16
    RXDFE_H2_CFG1 = 16
    RXCFOK_CFG2 = 16
    RXLPM_CFG = 16
    RXLPM_KH_CFG0 = 16
    RXLPM_KH_CFG1 = 16
    RXDFELPM_KL_CFG0 = 16
    RXDFELPM_KL_CFG1 = 16
    RXLPM_OS_CFG0 = 16
    RXLPM_OS_CFG1 = 16
    RXLPM_GC_CFG = 16
    DMONITOR_CFG1 = 8
    ES_CONTROL = 6
    ES_ERRDET_EN = 1
    ES_EYE_SCAN_EN = 1
    ES_PRESCALE = 5
    RXDFE_HC_CFG0 = 16
    TX_PROGDIV_CFG = 16
    ES_QUALIFIER0 = 16
    ES_QUALIFIER1 = 16
    ES_QUALIFIER2 = 16
    ES_QUALIFIER3 = 16
    ES_QUALIFIER4 = 16
    ES_QUAL_MASK0 = 16
    ES_QUAL_MASK1 = 16
    ES_QUAL_MASK2 = 16
    ES_QUAL_MASK3 = 16
    ES_QUAL_MASK4 = 16
    ES_SDATA_MASK0 = 16
    ES_SDATA_MASK1 = 16
    ES_SDATA_MASK2 = 16
    ES_SDATA_MASK3 = 16
    ES_SDATA_MASK4 = 16
    FTS_LANE_DESKEW_EN = 1
    FTS_DESKEW_SEQ_ENABLE = 4
    ES_HORZ_OFFSET = 12
    FTS_LANE_DESKEW_CFG = 4
    RXDFE_HC_CFG1 = 16
    ES_PMA_CFG = 10
    RX_EN_HI_LR = 1
    RX_DFE_AGC_CFG1 = 3
    RX_DFE_AGC_CFG0 = 2
    RXDFE_CFG0 = 16
    RXDFE_CFG1 = 16
    LOCAL_MASTER = 1
    PCS_PCIE_EN = 1
    ALIGN_MCOMMA_DET = 1
    ALIGN_MCOMMA_VALUE = 10
    ALIGN_PCOMMA_DET = 1
    ALIGN_PCOMMA_VALUE = 10
    TXDLY_LCFG = 16
    RXDFE_OS_CFG0 = 16
    RXPHDLY_CFG = 16
    RXDFE_OS_CFG1 = 16
    RXDLY_CFG = 16
    RXDLY_LCFG = 16
    RXDFE_HF_CFG0 = 16
    RXDFE_HD_CFG0 = 16
    RX_BIAS_CFG0 = 16
    PCS_RSVD0 = 16
    RXPH_MONITOR_SEL = 5
    RX_CM_BUF_PD = 1
    RX_CM_BUF_CFG = 4
    RX_CM_TRIM = 4
    RX_CM_SEL = 2
    RX_SUM_DFETAPREP_EN = 1
    RX_SUM_VCM_OVWR = 1
    RX_SUM_IREF_TUNE = 4
    RX_SUM_RES_CTRL = 2
    RX_SUM_VCMTUNE = 4
    RX_SUM_VREF_TUNE = 3
    CBCC_DATA_SOURCE_SEL = 1
    OOB_PWRUP = 1
    RXOOB_CFG = 9
    RXOUT_DIV = 3
    RX_SIG_VALID_DLY = 5
    RXSLIDE_MODE = 2
    RXPRBS_ERR_LOOPBACK = 1
    RXSLIDE_AUTO_WAIT = 4
    RXBUF_EN = 1
    RX_XCLK_SEL = 2
    RXGEARBOX_EN = 1
    RXBUF_THRESH_OVFLW = 6
    DMONITOR_CFG0 = 10
    RXBUF_THRESH_OVRD = 1
    RXBUF_RESET_ON_COMMAALIGN = 1
    RXBUF_RESET_ON_RATE_CHANGE = 1
    RXBUF_RESET_ON_CB_CHANGE = 1
    RXBUF_THRESH_UNDFLW = 6
    RX_CLKMUX_EN = 1
    RX_DISPERR_SEQ_MATCH = 1
    RXBUF_ADDR_MODE = 1
    RX_WIDEMODE_CDR = 1
    RX_INT_DATAWIDTH = 2
    RXBUF_EIDLE_HI_CNT = 4
    RXCDR_HOLD_DURING_EIDLE = 1
    RX_DFE_LPM_HOLD_DURING_EIDLE = 1
    RXBUF_EIDLE_LO_CNT = 4
    RXBUF_RESET_ON_EIDLE = 1
    RXCDR_FR_RESET_ON_EIDLE = 1
    RXCDR_PH_RESET_ON_EIDLE = 1
    SATA_BURST_VAL = 3
    SATA_BURST_SEQ_LEN = 4
    SATA_EIDLE_VAL = 3
    SATA_MIN_BURST = 6
    SAS_MIN_COM = 6
    SATA_MIN_INIT = 6
    SATA_MIN_WAKE = 6
    SATA_MAX_BURST = 6
    SAS_MAX_COM = 7
    SATA_MAX_INIT = 6
    SATA_MAX_WAKE = 6
    RX_CLK25_DIV = 5
    TXPHDLY_CFG0 = 16
    TXPHDLY_CFG1 = 16
    TXDLY_CFG = 16
    TXPH_MONITOR_SEL = 5
    TAPDLY_SET_TX = 2
    RXCDR_LOCK_CFG2 = 16
    TXPH_CFG = 16
    TERM_RCAL_CFG = 15
    RXDFE_HF_CFG1 = 16
    PD_TRANS_TIME_FROM_P2 = 12
    TERM_RCAL_OVRD = 3
    PD_TRANS_TIME_NONE_P2 = 8
    PD_TRANS_TIME_TO_P2 = 8
    TRANS_TIME_RATE = 8
    TST_RSV0 = 8
    TST_RSV1 = 8
    TX_CLK25_DIV = 5
    TX_XCLK_SEL = 1
    TX_DATA_WIDTH = 4
    TX_DEEMPH0 = 6
    TX_DEEMPH1 = 6
    TX_MAINCURSOR_SEL = 1
    TXGEARBOX_EN = 1
    TXOUT_DIV = 3
    TXBUF_EN = 1
    TXBUF_RESET_ON_RATE_CHANGE = 1
    TX_RXDETECT_REF = 3
    TXFIFO_ADDR_CFG = 1
    TX_RXDETECT_CFG = 14
    TX_CLKMUX_EN = 1
    TX_LOOPBACK_DRIVE_HIZ = 1
    TX_DRIVE_MODE = 5
    TX_EIDLE_ASSERT_DELAY = 3
    TX_EIDLE_DEASSERT_DELAY = 3
    TX_MARGIN_FULL_0 = 7
    TX_MARGIN_FULL_1 = 7
    TX_MARGIN_FULL_2 = 7
    TX_MARGIN_FULL_3 = 7
    TX_MARGIN_FULL_4 = 7
    TX_MARGIN_LOW_0 = 7
    TX_MARGIN_LOW_1 = 7
    TX_MARGIN_LOW_2 = 7
    TX_MARGIN_LOW_3 = 7
    TX_MARGIN_LOW_4 = 7
    RXDFE_HD_CFG1 = 16
    TX_QPI_STATUS_EN = 1
    TX_INT_DATAWIDTH = 2
    RXPRBS_LINKACQ_CNT = 8
    TX_PMADATA_OPT = 1
    RXSYNC_OVRD = 1
    TXSYNC_OVRD = 1
    TX_IDLE_DATA_ZERO = 1
    A_RXOSCALRESET = 1
    RXOOB_CLK_CFG = 1
    TXSYNC_SKIP_DA = 1
    RXSYNC_SKIP_DA = 1
    RXOSCALRESET_TIME = 5
    TXSYNC_MULTILANE = 1
    RXSYNC_MULTILANE = 1
    RX_CTLE3_LPF = 8
    ACJTAG_MODE = 1
    ACJTAG_DEBUG_MODE = 1
    ACJTAG_RESET = 1
    RESET_POWERSAVE_DISABLE = 1
    RX_TUNE_AFE_OS = 2
    RX_DFE_KL_LPM_KL_CFG0 = 2
    RX_DFE_KL_LPM_KL_CFG1 = 3
    RXDFELPM_KL_CFG2 = 16
    RXDFE_VP_CFG0 = 16
    RXDFE_VP_CFG1 = 16
    RXDFE_UT_CFG1 = 16
    ADAPT_CFG0 = 16
    ADAPT_CFG1 = 16
    RXCFOK_CFG0 = 16
    ES_CLK_PHASE_SEL = 1
    USE_PCS_CLK_PHASE_SEL = 1
    PMA_RSV1 = 16
    RX_AFE_CM_EN = 1
    RX_CAPFF_SARC_ENB = 1
    RX_EYESCAN_VS_NEG_DIR = 1
    RX_EYESCAN_VS_UT_SIGN = 1
    RX_EYESCAN_VS_CODE = 7
    RX_EYESCAN_VS_RANGE = 2
    RXDFE_HE_CFG1 = 16
    GEARBOX_MODE = 5
    TXPI_SYNFREQ_PPM = 3
    TXPI_PPMCLK_SEL = 1
    TXPI_INVSTROBE_SEL = 1
    TXPI_GRAY_SEL = 1
    TXPI_LPM = 1
    TXPI_VREFSEL = 1
    TXPI_PPM_CFG = 8
    RX_DFELPM_KLKH_AGC_STUP_EN = 1
    RX_DFELPM_CFG0 = 4
    RX_DFELPM_CFG1 = 1
    RX_DFE_KL_LPM_KH_CFG0 = 2
    RX_DFE_KL_LPM_KH_CFG1 = 3
    TXPI_CFG0 = 2
    TXPI_CFG1 = 2
    TXPI_CFG2 = 2
    TXPI_CFG3 = 1
    TXPI_CFG4 = 1
    TXPI_CFG5 = 3
    RXPI_CFG1 = 2
    RXPI_CFG2 = 2
    RXPI_CFG3 = 2
    RXPI_CFG4 = 1
    RXPI_CFG5 = 1
    RXPI_CFG6 = 3
    RXPI_CFG0 = 2
    RXDFE_UT_CFG0 = 16
    RXDFE_GC_CFG0 = 16
    RXDFE_GC_CFG1 = 16
    RXDFE_GC_CFG2 = 16
    RXCDR_CFG0_GEN3 = 16
    RXCDR_CFG1_GEN3 = 16
    RXCDR_CFG2_GEN3 = 16
    RXCDR_CFG3_GEN3 = 16
    RXCDR_CFG4_GEN3 = 16
    RXCDR_CFG5_GEN3 = 16
    RXCDR_CFG5 = 16
    PCIE_RXPMA_CFG = 16
    PCIE_TXPCS_CFG_GEN3 = 16
    PCIE_TXPMA_CFG = 16
    RX_CLK_SLIP_OVRD = 5
    PCS_RSVD1 = 3
    PLL_SEL_MODE_GEN3 = 2
    PLL_SEL_MODE_GEN12 = 2
    RATE_SW_USE_DRP = 1
    RXPI_LPM = 1
    RXPI_VREFSEL = 1
    RXDFE_H3_CFG0 = 16
    DFE_D_X_REL_POS = 1
    DFE_VCM_COMP_EN = 1
    GM_BIAS_SELECT = 1
    EVODD_PHI_CFG = 11
    RXDFE_H3_CFG1 = 16
    RXDFE_H4_CFG0 = 16
    RXDFE_H4_CFG1 = 16
    RXDFE_H5_CFG0 = 16
    PROCESS_PAR = 3
    TEMPERATUR_PAR = 4
    TX_MODE_SEL = 3
    TX_SARC_LPBK_ENB = 1
    RXDFE_H5_CFG1 = 16
    TX_DCD_CFG = 6
    TX_DCD_EN = 1
    TX_EML_PHI_TUNE = 1
    CPLL_CFG3 = 6
    RXDFE_H6_CFG0 = 16
    RXDFE_H6_CFG1 = 16
    RXDFE_H7_CFG0 = 16
    DDI_REALIGN_WAIT = 5
    DDI_CTRL = 2
    TXGBOX_FIFO_INIT_RD_ADDR = 3
    TX_SAMPLE_PERIOD = 3
    RXGBOX_FIFO_INIT_RD_ADDR = 3
    RX_SAMPLE_PERIOD = 3
    CPLL_CFG2 = 16
    RXPHSAMP_CFG = 16
    RXPHSLIP_CFG = 16
    RXPHBEACON_CFG = 16
    RXDFE_H7_CFG1 = 16
    RXDFE_H8_CFG0 = 16
    RXDFE_H8_CFG1 = 16
    PCIE_BUFG_DIV_CTRL = 16
    PCIE_RXPCS_CFG_GEN3 = 16
    RXDFE_H9_CFG0 = 16
    RX_PROGDIV_CFG = 16
    RXDFE_H9_CFG1 = 16
    RXDFE_HA_CFG0 = 16
    CHAN_BOND_SEQ_1_2 = 10
    CPLL_CFG0 = 16
    CPLL_CFG1 = 16
    CPLL_INIT_CFG1 = 8
    RX_DDI_SEL = 6
    DEC_VALID_COMMA_ONLY = 1
    DEC_MCOMMA_DETECT = 1
    RXDFE_HA_CFG1 = 16
    RXDFE_HB_CFG0 = 16
    COMMA_ALIGN_LATENCY = 7
    es_error_count = 16
    es_sample_count = 16
    es_control_status = 4
    es_rdata_byte4 = 16
    es_rdata_byte3 = 16
    es_rdata_byte2 = 16
    es_rdata_byte1 = 16
    es_rdata_byte0 = 16
    es_sdata_byte4 = 16
    es_sdata_byte3 = 16
    es_sdata_byte2 = 16
    es_sdata_byte1 = 16
    es_sdata_byte0 = 16
    RX_PRBS_ERR_CNT_LOW = 16
    RX_PRBS_ERR_CNT_HIGH = 16
    TXGBOX_FIFO_LATENCY = 16
    RXGBOX_FIFO_LATENCY = 16
