Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Oct  6 16:17:06 2020
| Host         : edev3 running 64-bit major release  (build 9200)
| Command      : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
| Design       : system_top
| Device       : xczu6egffvc900-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   |  9229 |     0 |    214604 |  4.30 |
|   LUT as Logic             |  7721 |     0 |    214604 |  3.60 |
|   LUT as Memory            |  1508 |     0 |    144000 |  1.05 |
|     LUT as Distributed RAM |   932 |     0 |           |       |
|     LUT as Shift Register  |   576 |     0 |           |       |
| CLB Registers              | 14173 |     0 |    429208 |  3.30 |
|   Register as Flip Flop    | 14173 |     0 |    429208 |  3.30 |
|   Register as Latch        |     0 |     0 |    429208 |  0.00 |
| CARRY8                     |    68 |     0 |     34260 |  0.20 |
| F7 Muxes                   |    17 |     0 |    137040 |  0.01 |
| F8 Muxes                   |     0 |     0 |     68520 |  0.00 |
| F9 Muxes                   |     0 |     0 |     34260 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 40    |          Yes |           - |          Set |
| 171   |          Yes |           - |        Reset |
| 439   |          Yes |         Set |            - |
| 13523 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  2362 |     0 |     34260 |  6.89 |
|   CLBL                                     |  1077 |     0 |           |       |
|   CLBM                                     |  1285 |     0 |           |       |
| LUT as Logic                               |  7721 |     0 |    214604 |  3.60 |
|   using O5 output only                     |   419 |       |           |       |
|   using O6 output only                     |  4755 |       |           |       |
|   using O5 and O6                          |  2547 |       |           |       |
| LUT as Memory                              |  1508 |     0 |    144000 |  1.05 |
|   LUT as Distributed RAM                   |   932 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     4 |       |           |       |
|     using O5 and O6                        |   928 |       |           |       |
|   LUT as Shift Register                    |   576 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   338 |       |           |       |
|     using O5 and O6                        |   238 |       |           |       |
| CLB Registers                              | 14173 |     0 |    429208 |  3.30 |
|   Register driven from within the CLB      |  8009 |       |           |       |
|   Register driven from outside the CLB     |  6164 |       |           |       |
|     LUT in front of the register is unused |  5176 |       |           |       |
|     LUT in front of the register is used   |   988 |       |           |       |
| Unique Control Sets                        |   759 |       |     68520 |  1.11 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    3 |     0 |       714 |  0.42 |
|   RAMB36/FIFO*    |    3 |     0 |       714 |  0.42 |
|     RAMB36E2 only |    3 |       |           |       |
|   RAMB18          |    0 |     0 |      1428 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1973 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   17 |    17 |       204 |  8.33 |
| HPIOB_M          |    7 |     7 |        72 |  9.72 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    7 |       |           |       |
| HPIOB_S          |    7 |     7 |        72 |  9.72 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    7 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    3 |     3 |        12 | 25.00 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    2 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       404 |  0.74 |
|   BUFGCE             |    1 |     0 |       116 |  0.86 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    2 |     0 |        72 |  2.78 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         4 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    1 |     1 |         1 | 100.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 13523 |            Register |
| LUT3     |  3114 |                 CLB |
| LUT6     |  2826 |                 CLB |
| RAMD32   |  1628 |                 CLB |
| LUT4     |  1562 |                 CLB |
| LUT5     |  1462 |                 CLB |
| LUT2     |   846 |                 CLB |
| SRL16E   |   473 |                 CLB |
| LUT1     |   458 |                 CLB |
| FDSE     |   439 |            Register |
| SRLC32E  |   339 |                 CLB |
| RAMS32   |   232 |                 CLB |
| FDCE     |   171 |            Register |
| CARRY8   |    68 |                 CLB |
| FDPE     |    40 |            Register |
| MUXF7    |    17 |                 CLB |
| OBUFT    |     9 |                 I/O |
| INBUF    |     9 |                 I/O |
| IBUFCTRL |     9 |              Others |
| OBUF     |     8 |                 I/O |
| RAMB36E2 |     3 |           Block Ram |
| SRLC16E  |     2 |                 CLB |
| BUFG_PS  |     2 |               Clock |
| SYSMONE4 |     1 |            Advanced |
| PS8      |     1 |            Advanced |
| BUFGCE   |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| u_ila_0  |    1 |
| dbg_hub  |    1 |
+----------+------+


