{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568841278593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568841278593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 18 16:14:38 2019 " "Processing started: Wed Sep 18 16:14:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568841278593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841278593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_spart -c lab1_spart " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_spart -c lab1_spart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841278593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568841279029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568841279029 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spart.sv(50) " "Verilog HDL information at spart.sv(50): always construct contains both blocking and non-blocking assignments" {  } { { "../../../../../../spart.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/spart.sv" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1568841286306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/documents/ece554p1/spart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/documents/ece554p1/spart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spart " "Found entity 1: spart" {  } { { "../../../../../../spart.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/spart.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841286306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841286306 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "driver.sv(112) " "Verilog HDL warning at driver.sv(112): extended using \"x\" or \"z\"" {  } { { "../../../../../../driver.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/driver.sv" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1568841286306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ece_student/documents/ece554p1/driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ece_student/documents/ece554p1/driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "../../../../../../driver.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/driver.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841286306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841286306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_spart.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_spart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_spart " "Found entity 1: lab1_spart" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/lab1_spart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568841286306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841286306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_databus spart.sv(45) " "Verilog HDL Implicit Net warning at spart.sv(45): created implicit net for \"write_databus\"" {  } { { "../../../../../../spart.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/spart.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568841286306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_spart " "Elaborating entity \"lab1_spart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spart spart:spart0 " "Elaborating entity \"spart\" for hierarchy \"spart:spart0\"" {  } { { "lab1_spart.v" "spart0" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/lab1_spart.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "status spart.sv(39) " "Verilog HDL or VHDL warning at spart.sv(39): object \"status\" assigned a value but never read" {  } { { "../../../../../../spart.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/spart.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|spart:spart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spart.sv(58) " "Verilog HDL assignment warning at spart.sv(58): truncated value with size 32 to match size of target (16)" {  } { { "../../../../../../spart.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/spart.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|spart:spart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spart.sv(62) " "Verilog HDL assignment warning at spart.sv(62): truncated value with size 32 to match size of target (16)" {  } { { "../../../../../../spart.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/spart.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|spart:spart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spart.sv(65) " "Verilog HDL assignment warning at spart.sv(65): truncated value with size 32 to match size of target (16)" {  } { { "../../../../../../spart.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/spart.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|spart:spart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spart.sv(67) " "Verilog HDL assignment warning at spart.sv(67): truncated value with size 32 to match size of target (16)" {  } { { "../../../../../../spart.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/spart.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|spart:spart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spart.sv(69) " "Verilog HDL assignment warning at spart.sv(69): truncated value with size 32 to match size of target (4)" {  } { { "../../../../../../spart.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/spart.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|spart:spart0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rxbuf spart.sv(50) " "Verilog HDL Always Construct warning at spart.sv(50): inferring latch(es) for variable \"rxbuf\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../../../../spart.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/spart.sv" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxbuf\[0\] spart.sv(50) " "Inferred latch for \"rxbuf\[0\]\" at spart.sv(50)" {  } { { "../../../../../../spart.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/spart.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxbuf\[1\] spart.sv(50) " "Inferred latch for \"rxbuf\[1\]\" at spart.sv(50)" {  } { { "../../../../../../spart.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/spart.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxbuf\[2\] spart.sv(50) " "Inferred latch for \"rxbuf\[2\]\" at spart.sv(50)" {  } { { "../../../../../../spart.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/spart.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxbuf\[3\] spart.sv(50) " "Inferred latch for \"rxbuf\[3\]\" at spart.sv(50)" {  } { { "../../../../../../spart.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/spart.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxbuf\[4\] spart.sv(50) " "Inferred latch for \"rxbuf\[4\]\" at spart.sv(50)" {  } { { "../../../../../../spart.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/spart.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxbuf\[5\] spart.sv(50) " "Inferred latch for \"rxbuf\[5\]\" at spart.sv(50)" {  } { { "../../../../../../spart.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/spart.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxbuf\[6\] spart.sv(50) " "Inferred latch for \"rxbuf\[6\]\" at spart.sv(50)" {  } { { "../../../../../../spart.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/spart.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|spart:spart0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxbuf\[7\] spart.sv(50) " "Inferred latch for \"rxbuf\[7\]\" at spart.sv(50)" {  } { { "../../../../../../spart.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/spart.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|spart:spart0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver driver:driver0 " "Elaborating entity \"driver\" for hierarchy \"driver:driver0\"" {  } { { "lab1_spart.v" "driver0" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/lab1_spart.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ioaddr driver.sv(56) " "Verilog HDL Always Construct warning at driver.sv(56): inferring latch(es) for variable \"ioaddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../../../../driver.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/driver.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|driver:driver0"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "driver.sv(56) " "SystemVerilog RTL Coding error at driver.sv(56): always_comb construct does not infer purely combinational logic." {  } { { "../../../../../../driver.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/driver.sv" 56 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1568841286337 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "iocs driver.sv(24) " "Output port \"iocs\" at driver.sv(24) has no driver" {  } { { "../../../../../../driver.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/driver.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|driver:driver0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioaddr\[0\] driver.sv(56) " "Inferred latch for \"ioaddr\[0\]\" at driver.sv(56)" {  } { { "../../../../../../driver.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/driver.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|driver:driver0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ioaddr\[1\] driver.sv(56) " "Inferred latch for \"ioaddr\[1\]\" at driver.sv(56)" {  } { { "../../../../../../driver.sv" "" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/driver.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 "|lab1_spart|driver:driver0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "driver:driver0 " "Can't elaborate user hierarchy \"driver:driver0\"" {  } { { "lab1_spart.v" "driver0" { Text "C:/Users/ECE_STUDENT/Documents/ece554p1/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/lab1_spart.v" 83 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568841286337 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ECE_STUDENT/Documents/ece554p1/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/lab1_spart.map.smsg " "Generated suppressed messages file C:/Users/ECE_STUDENT/Documents/ece554p1/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/lab1_spart/lab1_spart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841286352 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568841286452 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 18 16:14:46 2019 " "Processing ended: Wed Sep 18 16:14:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568841286452 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568841286452 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568841286452 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841286452 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568841287033 ""}
