// Seed: 1513085490
module module_0 (
    input supply1 id_0,
    input tri0 id_1
);
  tri1 [-1 : -1] id_3;
  assign id_3 = -1'd0;
  bit id_4;
  string \id_5 ;
  assign \id_5 = "";
  initial id_4 <= -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd60,
    parameter id_14 = 32'd71,
    parameter id_16 = 32'd84,
    parameter id_17 = 32'd73,
    parameter id_9  = 32'd35
) (
    output wor id_0,
    input wire id_1,
    input tri0 id_2,
    input uwire id_3,
    output wire id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wire id_7,
    input uwire id_8,
    input supply0 _id_9,
    output tri id_10,
    output wire id_11,
    input tri0 _id_12,
    input supply0 id_13,
    input wire _id_14,
    input supply1 id_15,
    input supply0 _id_16,
    output uwire _id_17,
    input supply1 id_18
);
  logic [1 : {  id_12  #  (
      .  id_16(  id_17  && "" ),
      .  id_14(  -1  ?  1 : id_9  ),
      .  id_17(  1 'b0 )
)  }  | ""] id_20 = -1 == 1;
  module_0 modCall_1 (
      id_7,
      id_5
  );
  assign id_0 = -1;
endmodule
