
acrobat.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000e  00800100  00001426  000014ba  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001426  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002a  0080010e  0080010e  000014c8  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000014c8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000014f8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001f0  00000000  00000000  00001538  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001e63  00000000  00000000  00001728  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000776  00000000  00000000  0000358b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000ac3  00000000  00000000  00003d01  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000006cc  00000000  00000000  000047c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000781  00000000  00000000  00004e90  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000025f6  00000000  00000000  00005611  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000200  00000000  00000000  00007c07  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__ctors_end>
       4:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       8:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      10:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      14:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      18:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      1c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      20:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      24:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      28:	0c 94 37 05 	jmp	0xa6e	; 0xa6e <__vector_10>
      2c:	0c 94 75 05 	jmp	0xaea	; 0xaea <__vector_11>
      30:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      34:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      38:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      3c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      40:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      44:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      48:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      4c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      50:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      54:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      58:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      5c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      60:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      64:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      68:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      6c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      70:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      74:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      78:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      7c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      80:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      84:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      88:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      8c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      90:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      94:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      98:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      9c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      a0:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      a4:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      a8:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>

000000ac <__trampolines_end>:
      ac:	0a 00       	.word	0x000a	; ????

000000ae <__c.2118>:
      ae:	61 6e 67 6c 65 3d 20 00                             angle= .

000000b6 <descriptor_list>:
      b6:	00 01 00 00 4d 01 12 00 02 00 00 0a 01 43 00 03     ....M........C..
      c6:	00 00 06 01 04 01 03 09 04 f2 00 12 02 03 09 04     ................
      d6:	ea 00 06 03 03 09 04 e0 00 08                       ..........

000000e0 <string3>:
      e0:	08 03 34 00 31 00 30 00 00 00                       ..4.1.0...

000000ea <string2>:
      ea:	06 03 4d 00 32 00 00 00                             ..M.2...

000000f2 <string1>:
      f2:	12 03 4a 00 2e 00 20 00 46 00 69 00 65 00 6e 00     ..J... .F.i.e.n.
     102:	65 00 00 00                                         e...

00000106 <string0>:
     106:	04 03 09 04                                         ....

0000010a <config1_descriptor>:
     10a:	09 02 43 00 02 01 00 c0 32 09 04 00 00 01 02 02     ..C.....2.......
     11a:	01 00 05 24 00 10 01 05 24 01 01 01 04 24 02 06     ...$....$....$..
     12a:	05 24 06 00 01 07 05 82 03 10 00 40 09 04 01 00     .$.........@....
     13a:	02 0a 00 00 00 07 05 03 02 40 00 00 07 05 84 02     .........@......
     14a:	40 00 00                                            @..

0000014d <device_descriptor>:
     14d:	12 01 00 02 02 00 00 10 c0 16 7a 04 00 01 01 02     ..........z.....
     15d:	03 01                                               ..

0000015f <endpoint_config_table>:
     15f:	00 01 c1 12 01 80 36 01 81 36 00                    ......6..6.

0000016a <__ctors_end>:
     16a:	11 24       	eor	r1, r1
     16c:	1f be       	out	0x3f, r1	; 63
     16e:	cf ef       	ldi	r28, 0xFF	; 255
     170:	da e0       	ldi	r29, 0x0A	; 10
     172:	de bf       	out	0x3e, r29	; 62
     174:	cd bf       	out	0x3d, r28	; 61

00000176 <__do_copy_data>:
     176:	11 e0       	ldi	r17, 0x01	; 1
     178:	a0 e0       	ldi	r26, 0x00	; 0
     17a:	b1 e0       	ldi	r27, 0x01	; 1
     17c:	e6 e2       	ldi	r30, 0x26	; 38
     17e:	f4 e1       	ldi	r31, 0x14	; 20
     180:	02 c0       	rjmp	.+4      	; 0x186 <__do_copy_data+0x10>
     182:	05 90       	lpm	r0, Z+
     184:	0d 92       	st	X+, r0
     186:	ae 30       	cpi	r26, 0x0E	; 14
     188:	b1 07       	cpc	r27, r17
     18a:	d9 f7       	brne	.-10     	; 0x182 <__do_copy_data+0xc>

0000018c <__do_clear_bss>:
     18c:	21 e0       	ldi	r18, 0x01	; 1
     18e:	ae e0       	ldi	r26, 0x0E	; 14
     190:	b1 e0       	ldi	r27, 0x01	; 1
     192:	01 c0       	rjmp	.+2      	; 0x196 <.do_clear_bss_start>

00000194 <.do_clear_bss_loop>:
     194:	1d 92       	st	X+, r1

00000196 <.do_clear_bss_start>:
     196:	a8 33       	cpi	r26, 0x38	; 56
     198:	b2 07       	cpc	r27, r18
     19a:	e1 f7       	brne	.-8      	; 0x194 <.do_clear_bss_loop>
     19c:	0e 94 53 03 	call	0x6a6	; 0x6a6 <main>
     1a0:	0c 94 11 0a 	jmp	0x1422	; 0x1422 <_exit>

000001a4 <__bad_interrupt>:
     1a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a8 <init>:
************************************************************/

/* Initialization of Pins and System Clock */
void init(void){
	
	m_clockdivide(CLOCK_DIVIDE); // Set to 2 MHz
     1a8:	e1 e6       	ldi	r30, 0x61	; 97
     1aa:	f0 e0       	ldi	r31, 0x00	; 0
     1ac:	80 e8       	ldi	r24, 0x80	; 128
     1ae:	80 83       	st	Z, r24
     1b0:	83 e0       	ldi	r24, 0x03	; 3
     1b2:	80 83       	st	Z, r24
	
	//Set to Input
	clear(DDRD,0); // D0
     1b4:	50 98       	cbi	0x0a, 0	; 10
	clear(DDRD,1); // D1
     1b6:	51 98       	cbi	0x0a, 1	; 10
	clear(DDRD,2); // D2
     1b8:	52 98       	cbi	0x0a, 2	; 10
	
	//Set to Output
	set(DDRB,6); // B6
     1ba:	26 9a       	sbi	0x04, 6	; 4
	set(DDRC,6);	//enable digital output on pin C6 (invert state)
     1bc:	3e 9a       	sbi	0x07, 6	; 7
	
	//Set pin low
	clear(PORTC,6);	//start with both pins low 
     1be:	46 98       	cbi	0x08, 6	; 8
	
	while(!m_imu_init(accel_scale,gyro_scale)); //Initialize IMU
     1c0:	60 91 04 01 	lds	r22, 0x0104
     1c4:	80 91 05 01 	lds	r24, 0x0105
     1c8:	0e 94 01 04 	call	0x802	; 0x802 <m_imu_init>
     1cc:	88 23       	and	r24, r24
     1ce:	c1 f3       	breq	.-16     	; 0x1c0 <init+0x18>
	
	sei(); // Enable global interrupts
     1d0:	78 94       	sei
     1d2:	08 95       	ret

000001d4 <usb_enable>:
}

/* Setup USB */
void usb_enable(void)
{
	m_usb_init();
     1d4:	0e 94 c0 04 	call	0x980	; 0x980 <m_usb_init>
	while(!m_usb_isconnected());
     1d8:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <m_usb_isconnected>
     1dc:	88 23       	and	r24, r24
     1de:	e1 f3       	breq	.-8      	; 0x1d8 <usb_enable+0x4>
}
     1e0:	08 95       	ret

000001e2 <timer1_init>:

/* Timer1 Initialization for PWM Motor Control */
void timer1_init(void)
{
	//Timer initialization
	clear(TCCR1B,CS12);	//Set timer1 prescaler to /1
     1e2:	e1 e8       	ldi	r30, 0x81	; 129
     1e4:	f0 e0       	ldi	r31, 0x00	; 0
     1e6:	80 81       	ld	r24, Z
     1e8:	8b 7f       	andi	r24, 0xFB	; 251
     1ea:	80 83       	st	Z, r24
	clear(TCCR1B,CS11);
     1ec:	80 81       	ld	r24, Z
     1ee:	8d 7f       	andi	r24, 0xFD	; 253
     1f0:	80 83       	st	Z, r24
	set(TCCR1B,CS10);
     1f2:	80 81       	ld	r24, Z
     1f4:	81 60       	ori	r24, 0x01	; 1
     1f6:	80 83       	st	Z, r24
	
	set(TCCR1B,WGM13);	//Use timer mode 15 (up to OCR1A, PWM mode)
     1f8:	80 81       	ld	r24, Z
     1fa:	80 61       	ori	r24, 0x10	; 16
     1fc:	80 83       	st	Z, r24
	set(TCCR1B,WGM12);
     1fe:	80 81       	ld	r24, Z
     200:	88 60       	ori	r24, 0x08	; 8
     202:	80 83       	st	Z, r24
	set(TCCR1A,WGM11);
     204:	e0 e8       	ldi	r30, 0x80	; 128
     206:	f0 e0       	ldi	r31, 0x00	; 0
     208:	80 81       	ld	r24, Z
     20a:	82 60       	ori	r24, 0x02	; 2
     20c:	80 83       	st	Z, r24
	set(TCCR1A,WGM10);
     20e:	80 81       	ld	r24, Z
     210:	81 60       	ori	r24, 0x01	; 1
     212:	80 83       	st	Z, r24

	set(TCCR1A,COM1B1);		//clear at OCR1B, set at OCR1A
     214:	80 81       	ld	r24, Z
     216:	80 62       	ori	r24, 0x20	; 32
     218:	80 83       	st	Z, r24
	clear(TCCR1A,COM1B0);
     21a:	80 81       	ld	r24, Z
     21c:	8f 7e       	andi	r24, 0xEF	; 239
     21e:	80 83       	st	Z, r24

	OCR1A = CLOCK/PWM_FREQ;
     220:	e8 e8       	ldi	r30, 0x88	; 136
     222:	f0 e0       	ldi	r31, 0x00	; 0
     224:	88 e8       	ldi	r24, 0x88	; 136
     226:	93 e1       	ldi	r25, 0x13	; 19
     228:	91 83       	std	Z+1, r25	; 0x01
     22a:	80 83       	st	Z, r24
	OCR1B = (float)OCR1A*duty_cycle;
     22c:	60 81       	ld	r22, Z
     22e:	71 81       	ldd	r23, Z+1	; 0x01
     230:	80 e0       	ldi	r24, 0x00	; 0
     232:	90 e0       	ldi	r25, 0x00	; 0
     234:	0e 94 62 08 	call	0x10c4	; 0x10c4 <__floatunsisf>
     238:	20 91 00 01 	lds	r18, 0x0100
     23c:	30 91 01 01 	lds	r19, 0x0101
     240:	40 91 02 01 	lds	r20, 0x0102
     244:	50 91 03 01 	lds	r21, 0x0103
     248:	0e 94 14 09 	call	0x1228	; 0x1228 <__mulsf3>
     24c:	0e 94 33 08 	call	0x1066	; 0x1066 <__fixunssfsi>
     250:	70 93 8b 00 	sts	0x008B, r23
     254:	60 93 8a 00 	sts	0x008A, r22
     258:	08 95       	ret

0000025a <timer3_init>:
}

/* Timer3 Initialization for fixed timestep calculations */
void timer3_init(void) 
{
	clear(TCCR3B,CS32); // prescale /1
     25a:	e1 e9       	ldi	r30, 0x91	; 145
     25c:	f0 e0       	ldi	r31, 0x00	; 0
     25e:	80 81       	ld	r24, Z
     260:	8b 7f       	andi	r24, 0xFB	; 251
     262:	80 83       	st	Z, r24
	clear(TCCR3B,CS31);
     264:	80 81       	ld	r24, Z
     266:	8d 7f       	andi	r24, 0xFD	; 253
     268:	80 83       	st	Z, r24
	set(TCCR3B,CS30);
     26a:	80 81       	ld	r24, Z
     26c:	81 60       	ori	r24, 0x01	; 1
     26e:	80 83       	st	Z, r24

	clear(TCCR3B,WGM33); // Up to OCR3A (mode 4)
     270:	80 81       	ld	r24, Z
     272:	8f 7e       	andi	r24, 0xEF	; 239
     274:	80 83       	st	Z, r24
	set(TCCR3B,WGM32);
     276:	80 81       	ld	r24, Z
     278:	88 60       	ori	r24, 0x08	; 8
     27a:	80 83       	st	Z, r24
	clear(TCCR3A,WGM31);
     27c:	e0 e9       	ldi	r30, 0x90	; 144
     27e:	f0 e0       	ldi	r31, 0x00	; 0
     280:	80 81       	ld	r24, Z
     282:	8d 7f       	andi	r24, 0xFD	; 253
     284:	80 83       	st	Z, r24
	clear(TCCR3A,WGM30);
     286:	80 81       	ld	r24, Z
     288:	8e 7f       	andi	r24, 0xFE	; 254
     28a:	80 83       	st	Z, r24
	
	OCR3A = TIMESTEP*(CLOCK/TIM3_PRESCALE); // initalize OCR3A or duration
     28c:	80 ed       	ldi	r24, 0xD0	; 208
     28e:	97 e0       	ldi	r25, 0x07	; 7
     290:	90 93 99 00 	sts	0x0099, r25
     294:	80 93 98 00 	sts	0x0098, r24
     298:	08 95       	ret

0000029a <lowpass>:
}


/* Lowpass Filter using Alpha_low */
int lowpass(float alpha, int previous_output, int reading)
{
     29a:	8f 92       	push	r8
     29c:	9f 92       	push	r9
     29e:	af 92       	push	r10
     2a0:	bf 92       	push	r11
     2a2:	cf 92       	push	r12
     2a4:	df 92       	push	r13
     2a6:	ef 92       	push	r14
     2a8:	ff 92       	push	r15
     2aa:	cf 93       	push	r28
     2ac:	df 93       	push	r29
     2ae:	6b 01       	movw	r12, r22
     2b0:	7c 01       	movw	r14, r24
     2b2:	ea 01       	movw	r28, r20
	return (int)((float)reading*alpha +(1-alpha)*(float)previous_output);
     2b4:	b9 01       	movw	r22, r18
     2b6:	33 0f       	add	r19, r19
     2b8:	88 0b       	sbc	r24, r24
     2ba:	99 0b       	sbc	r25, r25
     2bc:	0e 94 64 08 	call	0x10c8	; 0x10c8 <__floatsisf>
     2c0:	a7 01       	movw	r20, r14
     2c2:	96 01       	movw	r18, r12
     2c4:	0e 94 14 09 	call	0x1228	; 0x1228 <__mulsf3>
     2c8:	4b 01       	movw	r8, r22
     2ca:	5c 01       	movw	r10, r24
     2cc:	a7 01       	movw	r20, r14
     2ce:	96 01       	movw	r18, r12
     2d0:	60 e0       	ldi	r22, 0x00	; 0
     2d2:	70 e0       	ldi	r23, 0x00	; 0
     2d4:	80 e8       	ldi	r24, 0x80	; 128
     2d6:	9f e3       	ldi	r25, 0x3F	; 63
     2d8:	0e 94 48 07 	call	0xe90	; 0xe90 <__subsf3>
     2dc:	6b 01       	movw	r12, r22
     2de:	7c 01       	movw	r14, r24
     2e0:	be 01       	movw	r22, r28
     2e2:	dd 0f       	add	r29, r29
     2e4:	88 0b       	sbc	r24, r24
     2e6:	99 0b       	sbc	r25, r25
     2e8:	0e 94 64 08 	call	0x10c8	; 0x10c8 <__floatsisf>
     2ec:	9b 01       	movw	r18, r22
     2ee:	ac 01       	movw	r20, r24
     2f0:	c7 01       	movw	r24, r14
     2f2:	b6 01       	movw	r22, r12
     2f4:	0e 94 14 09 	call	0x1228	; 0x1228 <__mulsf3>
     2f8:	9b 01       	movw	r18, r22
     2fa:	ac 01       	movw	r20, r24
     2fc:	c5 01       	movw	r24, r10
     2fe:	b4 01       	movw	r22, r8
     300:	0e 94 49 07 	call	0xe92	; 0xe92 <__addsf3>
     304:	0e 94 2c 08 	call	0x1058	; 0x1058 <__fixsfsi>
}
     308:	cb 01       	movw	r24, r22
     30a:	df 91       	pop	r29
     30c:	cf 91       	pop	r28
     30e:	ff 90       	pop	r15
     310:	ef 90       	pop	r14
     312:	df 90       	pop	r13
     314:	cf 90       	pop	r12
     316:	bf 90       	pop	r11
     318:	af 90       	pop	r10
     31a:	9f 90       	pop	r9
     31c:	8f 90       	pop	r8
     31e:	08 95       	ret

00000320 <highpass>:

/* Highpass Filter using Aplha_high */
int highpass(float alpha, int previous_output, int previous_reading, int reading)
{
     320:	8f 92       	push	r8
     322:	9f 92       	push	r9
     324:	af 92       	push	r10
     326:	bf 92       	push	r11
     328:	cf 92       	push	r12
     32a:	df 92       	push	r13
     32c:	ef 92       	push	r14
     32e:	ff 92       	push	r15
     330:	0f 93       	push	r16
     332:	1f 93       	push	r17
     334:	cf 93       	push	r28
     336:	df 93       	push	r29
     338:	6b 01       	movw	r12, r22
     33a:	7c 01       	movw	r14, r24
     33c:	e9 01       	movw	r28, r18
	return (int)((float)previous_output*alpha + alpha*(float)(reading-previous_reading));
     33e:	ba 01       	movw	r22, r20
     340:	55 0f       	add	r21, r21
     342:	88 0b       	sbc	r24, r24
     344:	99 0b       	sbc	r25, r25
     346:	0e 94 64 08 	call	0x10c8	; 0x10c8 <__floatsisf>
     34a:	a7 01       	movw	r20, r14
     34c:	96 01       	movw	r18, r12
     34e:	0e 94 14 09 	call	0x1228	; 0x1228 <__mulsf3>
     352:	4b 01       	movw	r8, r22
     354:	5c 01       	movw	r10, r24
     356:	b8 01       	movw	r22, r16
     358:	6c 1b       	sub	r22, r28
     35a:	7d 0b       	sbc	r23, r29
     35c:	07 2e       	mov	r0, r23
     35e:	00 0c       	add	r0, r0
     360:	88 0b       	sbc	r24, r24
     362:	99 0b       	sbc	r25, r25
     364:	0e 94 64 08 	call	0x10c8	; 0x10c8 <__floatsisf>
     368:	a7 01       	movw	r20, r14
     36a:	96 01       	movw	r18, r12
     36c:	0e 94 14 09 	call	0x1228	; 0x1228 <__mulsf3>
     370:	9b 01       	movw	r18, r22
     372:	ac 01       	movw	r20, r24
     374:	c5 01       	movw	r24, r10
     376:	b4 01       	movw	r22, r8
     378:	0e 94 49 07 	call	0xe92	; 0xe92 <__addsf3>
     37c:	0e 94 2c 08 	call	0x1058	; 0x1058 <__fixsfsi>
}
     380:	cb 01       	movw	r24, r22
     382:	df 91       	pop	r29
     384:	cf 91       	pop	r28
     386:	1f 91       	pop	r17
     388:	0f 91       	pop	r16
     38a:	ff 90       	pop	r15
     38c:	ef 90       	pop	r14
     38e:	df 90       	pop	r13
     390:	cf 90       	pop	r12
     392:	bf 90       	pop	r11
     394:	af 90       	pop	r10
     396:	9f 90       	pop	r9
     398:	8f 90       	pop	r8
     39a:	08 95       	ret

0000039c <run_control_loop>:
	}
}

/* PID Control */
void run_control_loop(void)
{
     39c:	cf 92       	push	r12
     39e:	df 92       	push	r13
     3a0:	ef 92       	push	r14
     3a2:	ff 92       	push	r15
     3a4:	cf 93       	push	r28
     3a6:	df 93       	push	r29
	int error = SETPOINT - angle;
     3a8:	c0 91 14 01 	lds	r28, 0x0114
     3ac:	d0 91 15 01 	lds	r29, 0x0115
     3b0:	d1 95       	neg	r29
     3b2:	c1 95       	neg	r28
     3b4:	d1 09       	sbc	r29, r1
	integral += error*TIMESTEP;
     3b6:	be 01       	movw	r22, r28
     3b8:	0d 2e       	mov	r0, r29
     3ba:	00 0c       	add	r0, r0
     3bc:	88 0b       	sbc	r24, r24
     3be:	99 0b       	sbc	r25, r25
     3c0:	0e 94 64 08 	call	0x10c8	; 0x10c8 <__floatsisf>
     3c4:	6b 01       	movw	r12, r22
     3c6:	7c 01       	movw	r14, r24
     3c8:	2f e6       	ldi	r18, 0x6F	; 111
     3ca:	32 e1       	ldi	r19, 0x12	; 18
     3cc:	43 e8       	ldi	r20, 0x83	; 131
     3ce:	5a e3       	ldi	r21, 0x3A	; 58
     3d0:	0e 94 14 09 	call	0x1228	; 0x1228 <__mulsf3>
     3d4:	20 91 0e 01 	lds	r18, 0x010E
     3d8:	30 91 0f 01 	lds	r19, 0x010F
     3dc:	40 91 10 01 	lds	r20, 0x0110
     3e0:	50 91 11 01 	lds	r21, 0x0111
     3e4:	0e 94 49 07 	call	0xe92	; 0xe92 <__addsf3>
     3e8:	9b 01       	movw	r18, r22
     3ea:	ac 01       	movw	r20, r24
     3ec:	60 93 0e 01 	sts	0x010E, r22
     3f0:	70 93 0f 01 	sts	0x010F, r23
     3f4:	80 93 10 01 	sts	0x0110, r24
     3f8:	90 93 11 01 	sts	0x0111, r25
	float derivative = (error - previous_error)/TIMESTEP;
	float output = Kp*error+Ki*integral+Kd*derivative;
     3fc:	c7 01       	movw	r24, r14
     3fe:	b6 01       	movw	r22, r12
     400:	0e 94 49 07 	call	0xe92	; 0xe92 <__addsf3>
     404:	6b 01       	movw	r12, r22
     406:	7c 01       	movw	r14, r24
/* PID Control */
void run_control_loop(void)
{
	int error = SETPOINT - angle;
	integral += error*TIMESTEP;
	float derivative = (error - previous_error)/TIMESTEP;
     408:	80 91 12 01 	lds	r24, 0x0112
     40c:	90 91 13 01 	lds	r25, 0x0113
     410:	9e 01       	movw	r18, r28
     412:	28 1b       	sub	r18, r24
     414:	39 0b       	sbc	r19, r25
     416:	b9 01       	movw	r22, r18
     418:	33 0f       	add	r19, r19
     41a:	88 0b       	sbc	r24, r24
     41c:	99 0b       	sbc	r25, r25
     41e:	0e 94 64 08 	call	0x10c8	; 0x10c8 <__floatsisf>
     422:	2f e6       	ldi	r18, 0x6F	; 111
     424:	32 e1       	ldi	r19, 0x12	; 18
     426:	43 e8       	ldi	r20, 0x83	; 131
     428:	5a e3       	ldi	r21, 0x3A	; 58
     42a:	0e 94 ba 07 	call	0xf74	; 0xf74 <__divsf3>
     42e:	9b 01       	movw	r18, r22
     430:	ac 01       	movw	r20, r24
	float output = Kp*error+Ki*integral+Kd*derivative;
     432:	c7 01       	movw	r24, r14
     434:	b6 01       	movw	r22, r12
     436:	0e 94 49 07 	call	0xe92	; 0xe92 <__addsf3>
     43a:	6b 01       	movw	r12, r22
     43c:	7c 01       	movw	r14, r24
	previous_error = error;
     43e:	d0 93 13 01 	sts	0x0113, r29
     442:	c0 93 12 01 	sts	0x0112, r28
	
	duty_cycle = abs(output)/(45.0*Kp);
     446:	0e 94 2c 08 	call	0x1058	; 0x1058 <__fixsfsi>
     44a:	9b 01       	movw	r18, r22
     44c:	77 23       	and	r23, r23
     44e:	24 f4       	brge	.+8      	; 0x458 <run_control_loop+0xbc>
     450:	22 27       	eor	r18, r18
     452:	33 27       	eor	r19, r19
     454:	26 1b       	sub	r18, r22
     456:	37 0b       	sbc	r19, r23
     458:	b9 01       	movw	r22, r18
     45a:	33 0f       	add	r19, r19
     45c:	88 0b       	sbc	r24, r24
     45e:	99 0b       	sbc	r25, r25
     460:	0e 94 64 08 	call	0x10c8	; 0x10c8 <__floatsisf>
     464:	20 e0       	ldi	r18, 0x00	; 0
     466:	30 e0       	ldi	r19, 0x00	; 0
     468:	44 e3       	ldi	r20, 0x34	; 52
     46a:	52 e4       	ldi	r21, 0x42	; 66
     46c:	0e 94 ba 07 	call	0xf74	; 0xf74 <__divsf3>
     470:	60 93 00 01 	sts	0x0100, r22
     474:	70 93 01 01 	sts	0x0101, r23
     478:	80 93 02 01 	sts	0x0102, r24
     47c:	90 93 03 01 	sts	0x0103, r25
	
	if (output<0){set(PORTC,6);}
     480:	20 e0       	ldi	r18, 0x00	; 0
     482:	30 e0       	ldi	r19, 0x00	; 0
     484:	a9 01       	movw	r20, r18
     486:	c7 01       	movw	r24, r14
     488:	b6 01       	movw	r22, r12
     48a:	0e 94 b5 07 	call	0xf6a	; 0xf6a <__cmpsf2>
     48e:	88 23       	and	r24, r24
     490:	14 f4       	brge	.+4      	; 0x496 <run_control_loop+0xfa>
     492:	46 9a       	sbi	0x08, 6	; 8
     494:	01 c0       	rjmp	.+2      	; 0x498 <run_control_loop+0xfc>
	else{clear(PORTC,6);}
     496:	46 98       	cbi	0x08, 6	; 8
}
     498:	df 91       	pop	r29
     49a:	cf 91       	pop	r28
     49c:	ff 90       	pop	r15
     49e:	ef 90       	pop	r14
     4a0:	df 90       	pop	r13
     4a2:	cf 90       	pop	r12
     4a4:	08 95       	ret

000004a6 <print_angle>:
	m_usb_tx_int(data[5]);
	m_usb_tx_string("\n");
}

void print_angle(int angle)//Print angle
{
     4a6:	cf 93       	push	r28
     4a8:	df 93       	push	r29
     4aa:	ec 01       	movw	r28, r24
	m_usb_tx_string("angle= ");
     4ac:	8e ea       	ldi	r24, 0xAE	; 174
     4ae:	90 e0       	ldi	r25, 0x00	; 0
     4b0:	0e 94 f8 06 	call	0xdf0	; 0xdf0 <print_P>
	m_usb_tx_int(angle);
     4b4:	ce 01       	movw	r24, r28
     4b6:	0e 94 14 07 	call	0xe28	; 0xe28 <m_usb_tx_int>
	m_usb_tx_string("\n");
     4ba:	8c ea       	ldi	r24, 0xAC	; 172
     4bc:	90 e0       	ldi	r25, 0x00	; 0
     4be:	0e 94 f8 06 	call	0xdf0	; 0xdf0 <print_P>
}
     4c2:	df 91       	pop	r29
     4c4:	cf 91       	pop	r28
     4c6:	08 95       	ret

000004c8 <update_angle>:
	return (int)((float)previous_output*alpha + alpha*(float)(reading-previous_reading));
}

/* Get IMU data, filter, update angle, update control */
void update_angle(void)
{
     4c8:	4f 92       	push	r4
     4ca:	5f 92       	push	r5
     4cc:	6f 92       	push	r6
     4ce:	7f 92       	push	r7
     4d0:	8f 92       	push	r8
     4d2:	9f 92       	push	r9
     4d4:	af 92       	push	r10
     4d6:	bf 92       	push	r11
     4d8:	cf 92       	push	r12
     4da:	df 92       	push	r13
     4dc:	ef 92       	push	r14
     4de:	ff 92       	push	r15
     4e0:	0f 93       	push	r16
     4e2:	1f 93       	push	r17
     4e4:	cf 93       	push	r28
     4e6:	df 93       	push	r29
	if (m_imu_raw(data))
     4e8:	80 e2       	ldi	r24, 0x20	; 32
     4ea:	91 e0       	ldi	r25, 0x01	; 1
     4ec:	0e 94 6e 04 	call	0x8dc	; 0x8dc <m_imu_raw>
     4f0:	88 23       	and	r24, r24
     4f2:	09 f4       	brne	.+2      	; 0x4f6 <update_angle+0x2e>
     4f4:	c3 c0       	rjmp	.+390    	; 0x67c <update_angle+0x1b4>
	{
		m_green(ON);
     4f6:	6a 9a       	sbi	0x0d, 2	; 13
     4f8:	72 98       	cbi	0x0e, 2	; 14
		m_red(OFF);		
     4fa:	6e 9a       	sbi	0x0d, 6	; 13
     4fc:	76 9a       	sbi	0x0e, 6	; 14
		
		ax = lowpass(0.7,ax,data[0])+AX_OFFSET;
     4fe:	c0 e2       	ldi	r28, 0x20	; 32
     500:	d1 e0       	ldi	r29, 0x01	; 1
     502:	28 81       	ld	r18, Y
     504:	39 81       	ldd	r19, Y+1	; 0x01
     506:	40 91 1e 01 	lds	r20, 0x011E
     50a:	50 91 1f 01 	lds	r21, 0x011F
     50e:	63 e3       	ldi	r22, 0x33	; 51
     510:	73 e3       	ldi	r23, 0x33	; 51
     512:	83 e3       	ldi	r24, 0x33	; 51
     514:	9f e3       	ldi	r25, 0x3F	; 63
     516:	0e 94 4d 01 	call	0x29a	; 0x29a <lowpass>
     51a:	88 58       	subi	r24, 0x88	; 136
     51c:	91 09       	sbc	r25, r1
     51e:	6c 01       	movw	r12, r24
     520:	90 93 1f 01 	sts	0x011F, r25
     524:	80 93 1e 01 	sts	0x011E, r24
		az = lowpass(0.7,az,data[2])+AZ_OFFSET;
     528:	2c 81       	ldd	r18, Y+4	; 0x04
     52a:	3d 81       	ldd	r19, Y+5	; 0x05
     52c:	40 91 1c 01 	lds	r20, 0x011C
     530:	50 91 1d 01 	lds	r21, 0x011D
     534:	63 e3       	ldi	r22, 0x33	; 51
     536:	73 e3       	ldi	r23, 0x33	; 51
     538:	83 e3       	ldi	r24, 0x33	; 51
     53a:	9f e3       	ldi	r25, 0x3F	; 63
     53c:	0e 94 4d 01 	call	0x29a	; 0x29a <lowpass>
     540:	87 96       	adiw	r24, 0x27	; 39
     542:	7c 01       	movw	r14, r24
     544:	90 93 1d 01 	sts	0x011D, r25
     548:	80 93 1c 01 	sts	0x011C, r24
		gy = lowpass(ALPHA_LOW,gy,data[4])+GY_OFFSET;
     54c:	08 84       	ldd	r0, Y+8	; 0x08
     54e:	d9 85       	ldd	r29, Y+9	; 0x09
     550:	c0 2d       	mov	r28, r0
     552:	40 91 1a 01 	lds	r20, 0x011A
     556:	50 91 1b 01 	lds	r21, 0x011B
     55a:	9e 01       	movw	r18, r28
     55c:	63 e3       	ldi	r22, 0x33	; 51
     55e:	73 e3       	ldi	r23, 0x33	; 51
     560:	83 e7       	ldi	r24, 0x73	; 115
     562:	9f e3       	ldi	r25, 0x3F	; 63
     564:	0e 94 4d 01 	call	0x29a	; 0x29a <lowpass>
		gy = highpass(ALPHA_HIGH,gy,gy_previous_reading,data[4]);
     568:	20 91 18 01 	lds	r18, 0x0118
     56c:	30 91 19 01 	lds	r19, 0x0119
		m_green(ON);
		m_red(OFF);		
		
		ax = lowpass(0.7,ax,data[0])+AX_OFFSET;
		az = lowpass(0.7,az,data[2])+AZ_OFFSET;
		gy = lowpass(ALPHA_LOW,gy,data[4])+GY_OFFSET;
     570:	ac 01       	movw	r20, r24
     572:	49 57       	subi	r20, 0x79	; 121
     574:	51 09       	sbc	r21, r1
		gy = highpass(ALPHA_HIGH,gy,gy_previous_reading,data[4]);
     576:	8e 01       	movw	r16, r28
     578:	6d ec       	ldi	r22, 0xCD	; 205
     57a:	7c ec       	ldi	r23, 0xCC	; 204
     57c:	8c ec       	ldi	r24, 0xCC	; 204
     57e:	9d e3       	ldi	r25, 0x3D	; 61
     580:	0e 94 90 01 	call	0x320	; 0x320 <highpass>
     584:	8c 01       	movw	r16, r24
     586:	90 93 1b 01 	sts	0x011B, r25
     58a:	80 93 1a 01 	sts	0x011A, r24
		gy_previous_reading = data[4];
     58e:	d0 93 19 01 	sts	0x0119, r29
     592:	c0 93 18 01 	sts	0x0118, r28
		
		if (check(TIFR3,OCF3A)){	//check if timestep has completed
     596:	c1 9b       	sbis	0x18, 1	; 24
     598:	6a c0       	rjmp	.+212    	; 0x66e <update_angle+0x1a6>
			angleSlow = ((float)ax*RAD2DEG)/sqrt(((float)ax*ax+(float)az*az));
     59a:	b6 01       	movw	r22, r12
     59c:	dd 0c       	add	r13, r13
     59e:	88 0b       	sbc	r24, r24
     5a0:	99 0b       	sbc	r25, r25
     5a2:	0e 94 64 08 	call	0x10c8	; 0x10c8 <__floatsisf>
     5a6:	4b 01       	movw	r8, r22
     5a8:	5c 01       	movw	r10, r24
     5aa:	b7 01       	movw	r22, r14
     5ac:	ff 0c       	add	r15, r15
     5ae:	88 0b       	sbc	r24, r24
     5b0:	99 0b       	sbc	r25, r25
     5b2:	0e 94 64 08 	call	0x10c8	; 0x10c8 <__floatsisf>
     5b6:	6b 01       	movw	r12, r22
     5b8:	7c 01       	movw	r14, r24
     5ba:	a5 01       	movw	r20, r10
     5bc:	94 01       	movw	r18, r8
     5be:	c5 01       	movw	r24, r10
     5c0:	b4 01       	movw	r22, r8
     5c2:	0e 94 14 09 	call	0x1228	; 0x1228 <__mulsf3>
     5c6:	2b 01       	movw	r4, r22
     5c8:	3c 01       	movw	r6, r24
     5ca:	a7 01       	movw	r20, r14
     5cc:	96 01       	movw	r18, r12
     5ce:	c7 01       	movw	r24, r14
     5d0:	b6 01       	movw	r22, r12
     5d2:	0e 94 14 09 	call	0x1228	; 0x1228 <__mulsf3>
     5d6:	9b 01       	movw	r18, r22
     5d8:	ac 01       	movw	r20, r24
     5da:	c3 01       	movw	r24, r6
     5dc:	b2 01       	movw	r22, r4
     5de:	0e 94 49 07 	call	0xe92	; 0xe92 <__addsf3>
     5e2:	0e 94 87 09 	call	0x130e	; 0x130e <sqrt>
     5e6:	6b 01       	movw	r12, r22
     5e8:	7c 01       	movw	r14, r24
     5ea:	23 e3       	ldi	r18, 0x33	; 51
     5ec:	33 e3       	ldi	r19, 0x33	; 51
     5ee:	45 e6       	ldi	r20, 0x65	; 101
     5f0:	52 e4       	ldi	r21, 0x42	; 66
     5f2:	c5 01       	movw	r24, r10
     5f4:	b4 01       	movw	r22, r8
     5f6:	0e 94 14 09 	call	0x1228	; 0x1228 <__mulsf3>
     5fa:	a7 01       	movw	r20, r14
     5fc:	96 01       	movw	r18, r12
     5fe:	0e 94 ba 07 	call	0xf74	; 0xf74 <__divsf3>
     602:	0e 94 2c 08 	call	0x1058	; 0x1058 <__fixsfsi>
     606:	6b 01       	movw	r12, r22
     608:	7c 01       	movw	r14, r24
     60a:	70 93 37 01 	sts	0x0137, r23
     60e:	60 93 36 01 	sts	0x0136, r22
			angleFast += gy*TIMESTEP;	//add thetadot*timestep to angle
     612:	60 91 16 01 	lds	r22, 0x0116
     616:	70 91 17 01 	lds	r23, 0x0117
     61a:	07 2e       	mov	r0, r23
     61c:	00 0c       	add	r0, r0
     61e:	88 0b       	sbc	r24, r24
     620:	99 0b       	sbc	r25, r25
     622:	0e 94 64 08 	call	0x10c8	; 0x10c8 <__floatsisf>
     626:	4b 01       	movw	r8, r22
     628:	5c 01       	movw	r10, r24
     62a:	b8 01       	movw	r22, r16
     62c:	11 0f       	add	r17, r17
     62e:	88 0b       	sbc	r24, r24
     630:	99 0b       	sbc	r25, r25
     632:	0e 94 64 08 	call	0x10c8	; 0x10c8 <__floatsisf>
     636:	2f e6       	ldi	r18, 0x6F	; 111
     638:	32 e1       	ldi	r19, 0x12	; 18
     63a:	43 e8       	ldi	r20, 0x83	; 131
     63c:	5a e3       	ldi	r21, 0x3A	; 58
     63e:	0e 94 14 09 	call	0x1228	; 0x1228 <__mulsf3>
     642:	9b 01       	movw	r18, r22
     644:	ac 01       	movw	r20, r24
     646:	c5 01       	movw	r24, r10
     648:	b4 01       	movw	r22, r8
     64a:	0e 94 49 07 	call	0xe92	; 0xe92 <__addsf3>
     64e:	0e 94 2c 08 	call	0x1058	; 0x1058 <__fixsfsi>
     652:	70 93 17 01 	sts	0x0117, r23
     656:	60 93 16 01 	sts	0x0116, r22
			angle = -angleSlow + angleFast;
     65a:	cb 01       	movw	r24, r22
     65c:	8c 19       	sub	r24, r12
     65e:	9d 09       	sbc	r25, r13
     660:	90 93 15 01 	sts	0x0115, r25
     664:	80 93 14 01 	sts	0x0114, r24
			set(TIFR3,OCF3A);		//reset flag
     668:	c1 9a       	sbi	0x18, 1	; 24
			run_control_loop(); // Update control
     66a:	0e 94 ce 01 	call	0x39c	; 0x39c <run_control_loop>
		}
		
		print_angle(angle);
     66e:	80 91 14 01 	lds	r24, 0x0114
     672:	90 91 15 01 	lds	r25, 0x0115
     676:	0e 94 53 02 	call	0x4a6	; 0x4a6 <print_angle>
     67a:	04 c0       	rjmp	.+8      	; 0x684 <update_angle+0x1bc>
	}
	else
	{
		m_green(OFF);
     67c:	6a 9a       	sbi	0x0d, 2	; 13
     67e:	72 9a       	sbi	0x0e, 2	; 14
		m_red(ON);
     680:	6e 9a       	sbi	0x0d, 6	; 13
     682:	76 98       	cbi	0x0e, 6	; 14
	}
}
     684:	df 91       	pop	r29
     686:	cf 91       	pop	r28
     688:	1f 91       	pop	r17
     68a:	0f 91       	pop	r16
     68c:	ff 90       	pop	r15
     68e:	ef 90       	pop	r14
     690:	df 90       	pop	r13
     692:	cf 90       	pop	r12
     694:	bf 90       	pop	r11
     696:	af 90       	pop	r10
     698:	9f 90       	pop	r9
     69a:	8f 90       	pop	r8
     69c:	7f 90       	pop	r7
     69e:	6f 90       	pop	r6
     6a0:	5f 90       	pop	r5
     6a2:	4f 90       	pop	r4
     6a4:	08 95       	ret

000006a6 <main>:
Main Loop
************************************************************/
int main(void)
{
	/* Confirm Power */
	m_red(ON);
     6a6:	6e 9a       	sbi	0x0d, 6	; 13
     6a8:	76 98       	cbi	0x0e, 6	; 14

	/* Initializations */
	init();
     6aa:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <init>
	usb_enable();
     6ae:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <usb_enable>
	timer1_init();
     6b2:	0e 94 f1 00 	call	0x1e2	; 0x1e2 <timer1_init>
	timer3_init();
     6b6:	0e 94 2d 01 	call	0x25a	; 0x25a <timer3_init>

	/* Confirm successful initialization(s) */
	m_green(ON);
     6ba:	6a 9a       	sbi	0x0d, 2	; 13
     6bc:	72 98       	cbi	0x0e, 2	; 14

	/* Run */
	while (1){
		update_angle();
     6be:	0e 94 64 02 	call	0x4c8	; 0x4c8 <update_angle>
	}
     6c2:	fd cf       	rjmp	.-6      	; 0x6be <main+0x18>

000006c4 <m_bus_init>:

// PUBLIC FUNCTIONS
void m_bus_init(void)
{
	// ENABLE PULLUPS
	set(PORTD,0);
     6c4:	58 9a       	sbi	0x0b, 0	; 11
	set(PORTD,1);
     6c6:	59 9a       	sbi	0x0b, 1	; 11
	set(PORTD,2);
     6c8:	5a 9a       	sbi	0x0b, 2	; 11
	
	// CONFIGURE THE CLOCK
	TWBR = 12;	// CLK freq = CPU clock / (16 + 2*TWBR*(4^TWPS)), 16MHz clock, TWBR=12, TWPS=00 -> 400kHz
     6ca:	8c e0       	ldi	r24, 0x0C	; 12
     6cc:	80 93 b8 00 	sts	0x00B8, r24

	// ENABLE interrupts in INT2 (D2)
	set(EICRA,ISC21); clear(EICRA,ISC20); // trigger on falling edge
     6d0:	e9 e6       	ldi	r30, 0x69	; 105
     6d2:	f0 e0       	ldi	r31, 0x00	; 0
     6d4:	80 81       	ld	r24, Z
     6d6:	80 62       	ori	r24, 0x20	; 32
     6d8:	80 83       	st	Z, r24
     6da:	80 81       	ld	r24, Z
     6dc:	8f 7e       	andi	r24, 0xEF	; 239
     6de:	80 83       	st	Z, r24
	set(EIMSK,INT2); // demask the interrupt
     6e0:	ea 9a       	sbi	0x1d, 2	; 29
	sei(); // enable global interrupts
     6e2:	78 94       	sei
     6e4:	08 95       	ret

000006e6 <twi_read_byte>:
}

// TWI: read BYTE, NACK, STOP
unsigned char twi_read_byte(void)
{
    TWCR = (1<<TWINT) | (1<<TWEN);	// clear the flag, NACK, and wait for another byte
     6e6:	84 e8       	ldi	r24, 0x84	; 132
     6e8:	80 93 bc 00 	sts	0x00BC, r24
    while(!(TWCR & (1<<TWINT))){};  // wait for an interrupt to signal that a new byte is available
     6ec:	ec eb       	ldi	r30, 0xBC	; 188
     6ee:	f0 e0       	ldi	r31, 0x00	; 0
     6f0:	80 81       	ld	r24, Z
     6f2:	88 23       	and	r24, r24
     6f4:	ec f7       	brge	.-6      	; 0x6f0 <twi_read_byte+0xa>
    return TWDR;
     6f6:	80 91 bb 00 	lds	r24, 0x00BB
    twi_stop();
}
     6fa:	08 95       	ret

000006fc <twi_wait_for_ack>:
}

// TWI:  wait for ACK packet (0=fail, 1=success)
unsigned char twi_wait_for_ack(void)
{
	unsigned int wait=0;
     6fc:	20 e0       	ldi	r18, 0x00	; 0
     6fe:	30 e0       	ldi	r19, 0x00	; 0
	while((!(TWCR & (1<<TWINT))) && (wait++<MAX_WAIT)){};	// wait for acknowledgement that the byte was sent
     700:	ec eb       	ldi	r30, 0xBC	; 188
     702:	f0 e0       	ldi	r31, 0x00	; 0
     704:	80 81       	ld	r24, Z
     706:	88 23       	and	r24, r24
     708:	34 f0       	brlt	.+12     	; 0x716 <twi_wait_for_ack+0x1a>
     70a:	2f 5f       	subi	r18, 0xFF	; 255
     70c:	3f 4f       	sbci	r19, 0xFF	; 255
     70e:	29 3e       	cpi	r18, 0xE9	; 233
     710:	83 e0       	ldi	r24, 0x03	; 3
     712:	38 07       	cpc	r19, r24
     714:	b9 f7       	brne	.-18     	; 0x704 <twi_wait_for_ack+0x8>
    return (wait==MAX_WAIT? 0 : 1);
     716:	81 e0       	ldi	r24, 0x01	; 1
     718:	28 3e       	cpi	r18, 0xE8	; 232
     71a:	33 40       	sbci	r19, 0x03	; 3
     71c:	09 f4       	brne	.+2      	; 0x720 <twi_wait_for_ack+0x24>
     71e:	80 e0       	ldi	r24, 0x00	; 0
     720:	08 95       	ret

00000722 <twi_send_byte>:
}

// TWI: send BYTE, wait for ACK
unsigned char twi_send_byte(unsigned char byte)
{
	TWDR = byte;					// load the byte
     722:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);	// send the byte
     726:	84 e8       	ldi	r24, 0x84	; 132
     728:	80 93 bc 00 	sts	0x00BC, r24
	return (twi_wait_for_ack()) ? (TWSR & 0xF8) : 0 ;
     72c:	0e 94 7e 03 	call	0x6fc	; 0x6fc <twi_wait_for_ack>
     730:	88 23       	and	r24, r24
     732:	19 f0       	breq	.+6      	; 0x73a <twi_send_byte+0x18>
     734:	80 91 b9 00 	lds	r24, 0x00B9
     738:	88 7f       	andi	r24, 0xF8	; 248
}
     73a:	08 95       	ret

0000073c <twi_start>:
// PRIVATE FUNCTIONS:

// TWI: send START condition, wait for ACK, send ADDRESS with R/W flag
// readwrite = 1 for read, 0 for write
unsigned char twi_start(unsigned char address, unsigned char readwrite)
{
     73c:	cf 93       	push	r28
     73e:	df 93       	push	r29
     740:	c8 2f       	mov	r28, r24
     742:	d6 2f       	mov	r29, r22
    unsigned char status;
    
    // START packet:
    TWCR = (1<<TWEN)|(1<<TWSTA)|(1<<TWINT);
     744:	84 ea       	ldi	r24, 0xA4	; 164
     746:	80 93 bc 00 	sts	0x00BC, r24
    if(!twi_wait_for_ack()){
     74a:	0e 94 7e 03 	call	0x6fc	; 0x6fc <twi_wait_for_ack>
     74e:	81 11       	cpse	r24, r1
     750:	04 c0       	rjmp	.+8      	; 0x75a <twi_start+0x1e>
}

// TWI: send STOP condition
void twi_stop(void)
{
	TWCR = (1<<TWINT)|(1<<TWEN)| (1<<TWSTO);
     752:	94 e9       	ldi	r25, 0x94	; 148
     754:	90 93 bc 00 	sts	0x00BC, r25
     758:	1c c0       	rjmp	.+56     	; 0x792 <twi_start+0x56>
        twi_stop();
        return 0; // COMM failure
    }
    
    // ADDRESS packet:
    if(readwrite)
     75a:	dd 23       	and	r29, r29
     75c:	61 f0       	breq	.+24     	; 0x776 <twi_start+0x3a>
    { // READ
        status = twi_send_byte(((address<<1) + 1));
     75e:	8c 2f       	mov	r24, r28
     760:	88 0f       	add	r24, r24
     762:	8f 5f       	subi	r24, 0xFF	; 255
     764:	0e 94 91 03 	call	0x722	; 0x722 <twi_send_byte>
        if(status== 0x48){ // ACK was not received - may not be connected/listening
     768:	88 34       	cpi	r24, 0x48	; 72
     76a:	81 f4       	brne	.+32     	; 0x78c <twi_start+0x50>
}

// TWI: send STOP condition
void twi_stop(void)
{
	TWCR = (1<<TWINT)|(1<<TWEN)| (1<<TWSTO);
     76c:	84 e9       	ldi	r24, 0x94	; 148
     76e:	80 93 bc 00 	sts	0x00BC, r24
    if(readwrite)
    { // READ
        status = twi_send_byte(((address<<1) + 1));
        if(status== 0x48){ // ACK was not received - may not be connected/listening
            twi_stop();    
            return 0;	// failure
     772:	80 e0       	ldi	r24, 0x00	; 0
     774:	0e c0       	rjmp	.+28     	; 0x792 <twi_start+0x56>
        }	
    } else { // WRITE
        status = twi_send_byte(address<<1);
     776:	8c 2f       	mov	r24, r28
     778:	88 0f       	add	r24, r24
     77a:	0e 94 91 03 	call	0x722	; 0x722 <twi_send_byte>
        if(status== 0x20){ // ACK was not received - may not be connected/listening
     77e:	80 32       	cpi	r24, 0x20	; 32
     780:	39 f4       	brne	.+14     	; 0x790 <twi_start+0x54>
}

// TWI: send STOP condition
void twi_stop(void)
{
	TWCR = (1<<TWINT)|(1<<TWEN)| (1<<TWSTO);
     782:	84 e9       	ldi	r24, 0x94	; 148
     784:	80 93 bc 00 	sts	0x00BC, r24
        }	
    } else { // WRITE
        status = twi_send_byte(address<<1);
        if(status== 0x20){ // ACK was not received - may not be connected/listening
            twi_stop();
            return 0;	// failure
     788:	80 e0       	ldi	r24, 0x00	; 0
     78a:	03 c0       	rjmp	.+6      	; 0x792 <twi_start+0x56>
        }	        
    }
    return 1;	// success
     78c:	81 e0       	ldi	r24, 0x01	; 1
     78e:	01 c0       	rjmp	.+2      	; 0x792 <twi_start+0x56>
     790:	81 e0       	ldi	r24, 0x01	; 1
    
}
     792:	df 91       	pop	r29
     794:	cf 91       	pop	r28
     796:	08 95       	ret

00000798 <m_read_register>:
	set(EIMSK,INT2); // demask the interrupt
	sei(); // enable global interrupts
}

unsigned char m_read_register(unsigned char addr, unsigned char reg)
{
     798:	cf 93       	push	r28
     79a:	df 93       	push	r29
     79c:	c8 2f       	mov	r28, r24
     79e:	d6 2f       	mov	r29, r22
    if(!twi_start(addr,WRITE)) return 0; // START + W
     7a0:	60 e0       	ldi	r22, 0x00	; 0
     7a2:	0e 94 9e 03 	call	0x73c	; 0x73c <twi_start>
     7a6:	88 23       	and	r24, r24
     7a8:	79 f0       	breq	.+30     	; 0x7c8 <m_read_register+0x30>
	if(!twi_send_byte(reg)) return 0;    // register to read
     7aa:	8d 2f       	mov	r24, r29
     7ac:	0e 94 91 03 	call	0x722	; 0x722 <twi_send_byte>
     7b0:	88 23       	and	r24, r24
     7b2:	51 f0       	breq	.+20     	; 0x7c8 <m_read_register+0x30>
}

// TWI: send STOP condition
void twi_stop(void)
{
	TWCR = (1<<TWINT)|(1<<TWEN)| (1<<TWSTO);
     7b4:	84 e9       	ldi	r24, 0x94	; 148
     7b6:	80 93 bc 00 	sts	0x00BC, r24
unsigned char m_read_register(unsigned char addr, unsigned char reg)
{
    if(!twi_start(addr,WRITE)) return 0; // START + W
	if(!twi_send_byte(reg)) return 0;    // register to read
    twi_stop();                          // STOP
    if(!twi_start(addr,READ)) return 0;  // START + R
     7ba:	61 e0       	ldi	r22, 0x01	; 1
     7bc:	8c 2f       	mov	r24, r28
     7be:	0e 94 9e 03 	call	0x73c	; 0x73c <twi_start>
     7c2:	81 11       	cpse	r24, r1
	return(twi_read_byte());             // return register value
     7c4:	0e 94 73 03 	call	0x6e6	; 0x6e6 <twi_read_byte>
}
     7c8:	df 91       	pop	r29
     7ca:	cf 91       	pop	r28
     7cc:	08 95       	ret

000007ce <m_write_register>:

unsigned char m_write_register(unsigned char addr, unsigned char reg, unsigned char value)
{
     7ce:	cf 93       	push	r28
     7d0:	df 93       	push	r29
     7d2:	c6 2f       	mov	r28, r22
     7d4:	d4 2f       	mov	r29, r20
    if(!twi_start(addr,WRITE)) return 0; // START + W
     7d6:	60 e0       	ldi	r22, 0x00	; 0
     7d8:	0e 94 9e 03 	call	0x73c	; 0x73c <twi_start>
     7dc:	88 23       	and	r24, r24
     7de:	71 f0       	breq	.+28     	; 0x7fc <m_write_register+0x2e>
	if(!twi_send_byte(reg)) return 0;    // register to write to
     7e0:	8c 2f       	mov	r24, r28
     7e2:	0e 94 91 03 	call	0x722	; 0x722 <twi_send_byte>
     7e6:	88 23       	and	r24, r24
     7e8:	49 f0       	breq	.+18     	; 0x7fc <m_write_register+0x2e>
    if(!twi_send_byte(value)) return 0;  // value
     7ea:	8d 2f       	mov	r24, r29
     7ec:	0e 94 91 03 	call	0x722	; 0x722 <twi_send_byte>
     7f0:	88 23       	and	r24, r24
     7f2:	21 f0       	breq	.+8      	; 0x7fc <m_write_register+0x2e>
}

// TWI: send STOP condition
void twi_stop(void)
{
	TWCR = (1<<TWINT)|(1<<TWEN)| (1<<TWSTO);
     7f4:	84 e9       	ldi	r24, 0x94	; 148
     7f6:	80 93 bc 00 	sts	0x00BC, r24
{
    if(!twi_start(addr,WRITE)) return 0; // START + W
	if(!twi_send_byte(reg)) return 0;    // register to write to
    if(!twi_send_byte(value)) return 0;  // value
    twi_stop();                          // STOP
    return(1);
     7fa:	81 e0       	ldi	r24, 0x01	; 1
}
     7fc:	df 91       	pop	r29
     7fe:	cf 91       	pop	r28
     800:	08 95       	ret

00000802 <m_imu_init>:
#define MIMU            0x69

// private function prototypes

unsigned char m_imu_init(unsigned char accel_scale, unsigned char gyro_scale)
{	    
     802:	cf 93       	push	r28
     804:	df 93       	push	r29
    // ensure that scales are within range
    if( (accel_scale < 0) || (accel_scale > 3) ) return 0;
     806:	84 30       	cpi	r24, 0x04	; 4
     808:	08 f0       	brcs	.+2      	; 0x80c <m_imu_init+0xa>
     80a:	60 c0       	rjmp	.+192    	; 0x8cc <m_imu_init+0xca>
    if( (gyro_scale < 0) || (gyro_scale > 3) ) return 0;
     80c:	64 30       	cpi	r22, 0x04	; 4
     80e:	08 f0       	brcs	.+2      	; 0x812 <m_imu_init+0x10>
     810:	5f c0       	rjmp	.+190    	; 0x8d0 <m_imu_init+0xce>
     812:	d6 2f       	mov	r29, r22
     814:	c8 2f       	mov	r28, r24

	m_bus_init();
     816:	0e 94 62 03 	call	0x6c4	; 0x6c4 <m_bus_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     81a:	2f e5       	ldi	r18, 0x5F	; 95
     81c:	8a ee       	ldi	r24, 0xEA	; 234
     81e:	90 e0       	ldi	r25, 0x00	; 0
     820:	21 50       	subi	r18, 0x01	; 1
     822:	80 40       	sbci	r24, 0x00	; 0
     824:	90 40       	sbci	r25, 0x00	; 0
     826:	e1 f7       	brne	.-8      	; 0x820 <m_imu_init+0x1e>
     828:	00 c0       	rjmp	.+0      	; 0x82a <m_imu_init+0x28>
     82a:	00 00       	nop
    m_wait(300);

	// confirm device is connected
    if(m_read_register(MIMU,0x75) != 0x68) return 0;
     82c:	65 e7       	ldi	r22, 0x75	; 117
     82e:	89 e6       	ldi	r24, 0x69	; 105
     830:	0e 94 cc 03 	call	0x798	; 0x798 <m_read_register>
     834:	88 36       	cpi	r24, 0x68	; 104
     836:	09 f0       	breq	.+2      	; 0x83a <m_imu_init+0x38>
     838:	4d c0       	rjmp	.+154    	; 0x8d4 <m_imu_init+0xd2>
    
    // SET THE CLOCK SOURCE TO X-AXIS GYRO
    // reg: 0x68 (PWR_MGMT_1)
    // bits 0-2 control clock source
    // value: 0x01 (clock to PLL on X-axis gyro reference)
    m_write_register(MIMU,0x6B,0x01);
     83a:	41 e0       	ldi	r20, 0x01	; 1
     83c:	6b e6       	ldi	r22, 0x6B	; 107
     83e:	89 e6       	ldi	r24, 0x69	; 105
     840:	0e 94 e7 03 	call	0x7ce	; 0x7ce <m_write_register>

    // SET THE ACCEL FULL-SCALE +/- RANGE (0=2G, 1=4G, 2=8G, 3=16G)
    // reg: 0x1C (ACCEL_CONFIG)
    // bits: 3-4 set +/- full-scale range
    m_write_register(MIMU,0x1C,accel_scale<<3);
     844:	4c 2f       	mov	r20, r28
     846:	44 0f       	add	r20, r20
     848:	44 0f       	add	r20, r20
     84a:	44 0f       	add	r20, r20
     84c:	6c e1       	ldi	r22, 0x1C	; 28
     84e:	89 e6       	ldi	r24, 0x69	; 105
     850:	0e 94 e7 03 	call	0x7ce	; 0x7ce <m_write_register>

    // SET THE GYRO FULL-SCALE +/- RANGE (0=250, 1=500, 2=1000, 3=2000 DEG/SEC)
    // reg: 0x1B (GYRO_CONFIG)
    // bits: 3-4 set +/- full-scale range
    // value: 0x00
    m_write_register(MIMU,0x1B,gyro_scale<<3); // this shouldn't be doing anything
     854:	4d 2f       	mov	r20, r29
     856:	44 0f       	add	r20, r20
     858:	44 0f       	add	r20, r20
     85a:	44 0f       	add	r20, r20
     85c:	6b e1       	ldi	r22, 0x1B	; 27
     85e:	89 e6       	ldi	r24, 0x69	; 105
     860:	0e 94 e7 03 	call	0x7ce	; 0x7ce <m_write_register>
      
    // SET THE MPU INTO I2C BYPASS MODE
    // reg: 0x37 (INT_PIN_CFG)
    // bit: 1 (1=bypass, 0=normal op)
    m_write_register(MIMU,0x37,0x02); // switch the MPU into bypass mode
     864:	42 e0       	ldi	r20, 0x02	; 2
     866:	67 e3       	ldi	r22, 0x37	; 55
     868:	89 e6       	ldi	r24, 0x69	; 105
     86a:	0e 94 e7 03 	call	0x7ce	; 0x7ce <m_write_register>
    
    // CONFIGURE THE MAGNETOMETER
    // address: 0x1E (for the magnetometer)
    // reg: 2 (mode register)
    // val: 0 (continuous output)
    m_write_register(0x1E,2,0); // set the mag. to continuous output mode
     86e:	40 e0       	ldi	r20, 0x00	; 0
     870:	62 e0       	ldi	r22, 0x02	; 2
     872:	8e e1       	ldi	r24, 0x1E	; 30
     874:	0e 94 e7 03 	call	0x7ce	; 0x7ce <m_write_register>
    
    // SET THE MPU TO NORMAL I2C MODE
    // reg: 0x37 (INT_PIN_CFG)
    // bit: 5 (1=master, 0=passthrough)
    m_write_register(MIMU,0x37,0);    // switch the MPU out of bypass mode
     878:	40 e0       	ldi	r20, 0x00	; 0
     87a:	67 e3       	ldi	r22, 0x37	; 55
     87c:	89 e6       	ldi	r24, 0x69	; 105
     87e:	0e 94 e7 03 	call	0x7ce	; 0x7ce <m_write_register>
    // SET THE AUXILLIARY I2C SAMPLE RATE
    // reg: 0x34 (I2C_SLC4_CTRL) 
    // value: 0x1E (30 > 8000/30 = 266.6Hz)
    // reg: 0x67 (MST_DELAY_CTRL)
    // bit: 0 (1=slowed down, 0=full speed)
    m_write_register(MIMU,0x34,0x1E);
     882:	4e e1       	ldi	r20, 0x1E	; 30
     884:	64 e3       	ldi	r22, 0x34	; 52
     886:	89 e6       	ldi	r24, 0x69	; 105
     888:	0e 94 e7 03 	call	0x7ce	; 0x7ce <m_write_register>
    m_write_register(MIMU,0x67,0x01);
     88c:	41 e0       	ldi	r20, 0x01	; 1
     88e:	67 e6       	ldi	r22, 0x67	; 103
     890:	89 e6       	ldi	r24, 0x69	; 105
     892:	0e 94 e7 03 	call	0x7ce	; 0x7ce <m_write_register>
    // ADJUST the auxilliary I2C port clock speed, etc.
    // reg: 0x24 (MST_CTRL)
    // bit: 4 = 1 (stop then start), 2 (restart)
    // bit: 0-3 = clock prescaler (0x0D = 400kHz)
    // not necessary, perhaps.  We shall see?
    m_write_register(MIMU,0x24,0x1D);
     896:	4d e1       	ldi	r20, 0x1D	; 29
     898:	64 e2       	ldi	r22, 0x24	; 36
     89a:	89 e6       	ldi	r24, 0x69	; 105
     89c:	0e 94 e7 03 	call	0x7ce	; 0x7ce <m_write_register>

    // SET THE MAGNETOMETER ADDRESS
    // reg: 0x25 (I2C_SLC0_ADDR)
    // value: 0x1E (from the magnetometer datasheet)
    // notes: for read from slave, set bit 7 to 1; to write, set bit 7 to 0
    m_write_register(MIMU,0x25,0x9E);
     8a0:	4e e9       	ldi	r20, 0x9E	; 158
     8a2:	65 e2       	ldi	r22, 0x25	; 37
     8a4:	89 e6       	ldi	r24, 0x69	; 105
     8a6:	0e 94 e7 03 	call	0x7ce	; 0x7ce <m_write_register>

    // SET THE MAGNETOMETER DATA START ADDRESS
    // reg: 0x26 (I2C_SLV0_REG)
    // val: 3 (X high byte)
    m_write_register(MIMU,0x26,3);
     8aa:	43 e0       	ldi	r20, 0x03	; 3
     8ac:	66 e2       	ldi	r22, 0x26	; 38
     8ae:	89 e6       	ldi	r24, 0x69	; 105
     8b0:	0e 94 e7 03 	call	0x7ce	; 0x7ce <m_write_register>
    // reg: 0x27 (I2C_SLV0_CTRL
    // bit: 0-3 (# of bytes to ingest) = 6
    //      4: byte/word grouping control
    //      6: swap bytes
    //      7: enable slave (1=on, 0=off)
    m_write_register(MIMU,0x27,0x96);
     8b4:	46 e9       	ldi	r20, 0x96	; 150
     8b6:	67 e2       	ldi	r22, 0x27	; 39
     8b8:	89 e6       	ldi	r24, 0x69	; 105
     8ba:	0e 94 e7 03 	call	0x7ce	; 0x7ce <m_write_register>
    
    // START THE AUXILLIARY I2C PORT
    // reg: 0x6A (USER_CTRL)
    m_write_register(MIMU,0x6A,0x20); // enable master mode
     8be:	40 e2       	ldi	r20, 0x20	; 32
     8c0:	6a e6       	ldi	r22, 0x6A	; 106
     8c2:	89 e6       	ldi	r24, 0x69	; 105
     8c4:	0e 94 e7 03 	call	0x7ce	; 0x7ce <m_write_register>
    
    return 1;   // SUCCESS!
     8c8:	81 e0       	ldi	r24, 0x01	; 1
     8ca:	05 c0       	rjmp	.+10     	; 0x8d6 <m_imu_init+0xd4>
// private function prototypes

unsigned char m_imu_init(unsigned char accel_scale, unsigned char gyro_scale)
{	    
    // ensure that scales are within range
    if( (accel_scale < 0) || (accel_scale > 3) ) return 0;
     8cc:	80 e0       	ldi	r24, 0x00	; 0
     8ce:	03 c0       	rjmp	.+6      	; 0x8d6 <m_imu_init+0xd4>
    if( (gyro_scale < 0) || (gyro_scale > 3) ) return 0;
     8d0:	80 e0       	ldi	r24, 0x00	; 0
     8d2:	01 c0       	rjmp	.+2      	; 0x8d6 <m_imu_init+0xd4>

	m_bus_init();
    m_wait(300);

	// confirm device is connected
    if(m_read_register(MIMU,0x75) != 0x68) return 0;
     8d4:	80 e0       	ldi	r24, 0x00	; 0
    // START THE AUXILLIARY I2C PORT
    // reg: 0x6A (USER_CTRL)
    m_write_register(MIMU,0x6A,0x20); // enable master mode
    
    return 1;   // SUCCESS!
}
     8d6:	df 91       	pop	r29
     8d8:	cf 91       	pop	r28
     8da:	08 95       	ret

000008dc <m_imu_raw>:
// (41:42) TH:TL
// (43:44) GXH:GXL, (45:46) GYH:GYL, (47:48) GZH:GZL
// (49:4A) MXH:MXL, (4B:4C) MYH:MYL, (4D:4E) MZH:MZL

unsigned char m_imu_raw(int* raw_data)
{
     8dc:	cf 92       	push	r12
     8de:	df 92       	push	r13
     8e0:	ef 92       	push	r14
     8e2:	ff 92       	push	r15
     8e4:	1f 93       	push	r17
     8e6:	cf 93       	push	r28
     8e8:	df 93       	push	r29
     8ea:	cd b7       	in	r28, 0x3d	; 61
     8ec:	de b7       	in	r29, 0x3e	; 62
     8ee:	64 97       	sbiw	r28, 0x14	; 20
     8f0:	0f b6       	in	r0, 0x3f	; 63
     8f2:	f8 94       	cli
     8f4:	de bf       	out	0x3e, r29	; 62
     8f6:	0f be       	out	0x3f, r0	; 63
     8f8:	cd bf       	out	0x3d, r28	; 61
     8fa:	6c 01       	movw	r12, r24
     8fc:	ce 01       	movw	r24, r28
     8fe:	01 96       	adiw	r24, 0x01	; 1
     900:	7c 01       	movw	r14, r24
     902:	1e e4       	ldi	r17, 0x4E	; 78
    unsigned char buffer[20]; 
    int i;
    
    for(i=0;i<20;i++) // read 20 bytes (6 accel + 2 temp + 6 gyro + 6 mag)
    {
        buffer[i] = m_read_register(MIMU, (0x4E - i) ); // go in reverse to get L:H order
     904:	61 2f       	mov	r22, r17
     906:	89 e6       	ldi	r24, 0x69	; 105
     908:	0e 94 cc 03 	call	0x798	; 0x798 <m_read_register>
     90c:	f7 01       	movw	r30, r14
     90e:	81 93       	st	Z+, r24
     910:	7f 01       	movw	r14, r30
     912:	11 50       	subi	r17, 0x01	; 1
unsigned char m_imu_raw(int* raw_data)
{
    unsigned char buffer[20]; 
    int i;
    
    for(i=0;i<20;i++) // read 20 bytes (6 accel + 2 temp + 6 gyro + 6 mag)
     914:	1a 33       	cpi	r17, 0x3A	; 58
     916:	b1 f7       	brne	.-20     	; 0x904 <m_imu_raw+0x28>
        buffer[i] = m_read_register(MIMU, (0x4E - i) ); // go in reverse to get L:H order
    }
    // buffer: [MZL, MZH, MYL, MYH, MXL, MXH, GZL, GZH, GYL, GYH, GXL, GXH, TL, TH, AZL, AZH, AYL, AYH, AXL, AXH]
    for(i=0;i<3;i++)
    {
        raw_data[2-i] = *(int*)&buffer[14+2*i]; // [2] = [AZL:AZH], [1] = [AYL:AYH], [0] = [AXL:AXH]
     918:	8f 85       	ldd	r24, Y+15	; 0x0f
     91a:	98 89       	ldd	r25, Y+16	; 0x10
     91c:	f6 01       	movw	r30, r12
     91e:	95 83       	std	Z+5, r25	; 0x05
     920:	84 83       	std	Z+4, r24	; 0x04
        raw_data[5-i] = *(int*)&buffer[6+2*i];  // [5] = [GZL:GZH], [4] = [GYL:GYH], [3] = [GXL:GXH]
     922:	8f 81       	ldd	r24, Y+7	; 0x07
     924:	98 85       	ldd	r25, Y+8	; 0x08
     926:	93 87       	std	Z+11, r25	; 0x0b
     928:	82 87       	std	Z+10, r24	; 0x0a
        raw_data[8-i] = *(int*)&buffer[2*i];    // [8] = [MZL:MZH], [7] = [MYL:MYH], [6] = [MXL:MXH]
     92a:	89 81       	ldd	r24, Y+1	; 0x01
     92c:	9a 81       	ldd	r25, Y+2	; 0x02
     92e:	91 8b       	std	Z+17, r25	; 0x11
     930:	80 8b       	std	Z+16, r24	; 0x10
        buffer[i] = m_read_register(MIMU, (0x4E - i) ); // go in reverse to get L:H order
    }
    // buffer: [MZL, MZH, MYL, MYH, MXL, MXH, GZL, GZH, GYL, GYH, GXL, GXH, TL, TH, AZL, AZH, AYL, AYH, AXL, AXH]
    for(i=0;i<3;i++)
    {
        raw_data[2-i] = *(int*)&buffer[14+2*i]; // [2] = [AZL:AZH], [1] = [AYL:AYH], [0] = [AXL:AXH]
     932:	89 89       	ldd	r24, Y+17	; 0x11
     934:	9a 89       	ldd	r25, Y+18	; 0x12
     936:	93 83       	std	Z+3, r25	; 0x03
     938:	82 83       	std	Z+2, r24	; 0x02
        raw_data[5-i] = *(int*)&buffer[6+2*i];  // [5] = [GZL:GZH], [4] = [GYL:GYH], [3] = [GXL:GXH]
     93a:	89 85       	ldd	r24, Y+9	; 0x09
     93c:	9a 85       	ldd	r25, Y+10	; 0x0a
     93e:	91 87       	std	Z+9, r25	; 0x09
     940:	80 87       	std	Z+8, r24	; 0x08
        raw_data[8-i] = *(int*)&buffer[2*i];    // [8] = [MZL:MZH], [7] = [MYL:MYH], [6] = [MXL:MXH]
     942:	8b 81       	ldd	r24, Y+3	; 0x03
     944:	9c 81       	ldd	r25, Y+4	; 0x04
     946:	97 87       	std	Z+15, r25	; 0x0f
     948:	86 87       	std	Z+14, r24	; 0x0e
        buffer[i] = m_read_register(MIMU, (0x4E - i) ); // go in reverse to get L:H order
    }
    // buffer: [MZL, MZH, MYL, MYH, MXL, MXH, GZL, GZH, GYL, GYH, GXL, GXH, TL, TH, AZL, AZH, AYL, AYH, AXL, AXH]
    for(i=0;i<3;i++)
    {
        raw_data[2-i] = *(int*)&buffer[14+2*i]; // [2] = [AZL:AZH], [1] = [AYL:AYH], [0] = [AXL:AXH]
     94a:	8b 89       	ldd	r24, Y+19	; 0x13
     94c:	9c 89       	ldd	r25, Y+20	; 0x14
     94e:	91 83       	std	Z+1, r25	; 0x01
     950:	80 83       	st	Z, r24
        raw_data[5-i] = *(int*)&buffer[6+2*i];  // [5] = [GZL:GZH], [4] = [GYL:GYH], [3] = [GXL:GXH]
     952:	8b 85       	ldd	r24, Y+11	; 0x0b
     954:	9c 85       	ldd	r25, Y+12	; 0x0c
     956:	97 83       	std	Z+7, r25	; 0x07
     958:	86 83       	std	Z+6, r24	; 0x06
        raw_data[8-i] = *(int*)&buffer[2*i];    // [8] = [MZL:MZH], [7] = [MYL:MYH], [6] = [MXL:MXH]
     95a:	8d 81       	ldd	r24, Y+5	; 0x05
     95c:	9e 81       	ldd	r25, Y+6	; 0x06
     95e:	95 87       	std	Z+13, r25	; 0x0d
     960:	84 87       	std	Z+12, r24	; 0x0c
    }
    return 1;
}
     962:	81 e0       	ldi	r24, 0x01	; 1
     964:	64 96       	adiw	r28, 0x14	; 20
     966:	0f b6       	in	r0, 0x3f	; 63
     968:	f8 94       	cli
     96a:	de bf       	out	0x3e, r29	; 62
     96c:	0f be       	out	0x3f, r0	; 63
     96e:	cd bf       	out	0x3d, r28	; 61
     970:	df 91       	pop	r29
     972:	cf 91       	pop	r28
     974:	1f 91       	pop	r17
     976:	ff 90       	pop	r15
     978:	ef 90       	pop	r14
     97a:	df 90       	pop	r13
     97c:	cf 90       	pop	r12
     97e:	08 95       	ret

00000980 <m_usb_init>:
 **************************************************************************/

// initialize USB serial
void m_usb_init(void)
{
	HW_CONFIG();
     980:	81 e0       	ldi	r24, 0x01	; 1
     982:	80 93 d7 00 	sts	0x00D7, r24
        USB_FREEZE();				// enable USB
     986:	80 ea       	ldi	r24, 0xA0	; 160
     988:	80 93 d8 00 	sts	0x00D8, r24
        PLL_CONFIG();				// config PLL, 16 MHz xtal
     98c:	82 e1       	ldi	r24, 0x12	; 18
     98e:	89 bd       	out	0x29, r24	; 41
        while (!(PLLCSR & (1<<PLOCK))) ;	// wait for PLL lock
     990:	09 b4       	in	r0, 0x29	; 41
     992:	00 fe       	sbrs	r0, 0
     994:	fd cf       	rjmp	.-6      	; 0x990 <m_usb_init+0x10>
        USB_CONFIG();				// start USB clock
     996:	80 e9       	ldi	r24, 0x90	; 144
     998:	80 93 d8 00 	sts	0x00D8, r24
        UDCON = 0;				// enable attach resistor
     99c:	10 92 e0 00 	sts	0x00E0, r1
	usb_configuration = 0;
     9a0:	10 92 35 01 	sts	0x0135, r1
	cdc_line_rtsdtr = 0;
     9a4:	10 92 32 01 	sts	0x0132, r1
        UDIEN = (1<<EORSTE)|(1<<SOFE);
     9a8:	8c e0       	ldi	r24, 0x0C	; 12
     9aa:	80 93 e2 00 	sts	0x00E2, r24
	sei();
     9ae:	78 94       	sei
     9b0:	08 95       	ret

000009b2 <m_usb_isconnected>:

// return 0 if the USB is not configured, or the configuration
// number selected by the HOST
char m_usb_isconnected(void)
{
	return (char)usb_configuration;
     9b2:	80 91 35 01 	lds	r24, 0x0135
}
     9b6:	08 95       	ret

000009b8 <m_usb_tx_char>:
	}
}

// transmit a character.  0 returned on success, -1 on error
char m_usb_tx_char(unsigned char c)
{
     9b8:	cf 93       	push	r28
     9ba:	df 93       	push	r29
	uint8_t timeout, intr_state;

	// if we're not online (enumerated and configured), error
	if (!usb_configuration) return -1;
     9bc:	90 91 35 01 	lds	r25, 0x0135
     9c0:	99 23       	and	r25, r25
     9c2:	09 f4       	brne	.+2      	; 0x9c6 <m_usb_tx_char+0xe>
     9c4:	4c c0       	rjmp	.+152    	; 0xa5e <m_usb_tx_char+0xa6>
	// interrupts are disabled so these functions can be
	// used from the main program or interrupt context,
	// even both in the same program!
	intr_state = SREG;
     9c6:	9f b7       	in	r25, 0x3f	; 63
	cli();
     9c8:	f8 94       	cli
	UENUM = CDC_TX_ENDPOINT;
     9ca:	24 e0       	ldi	r18, 0x04	; 4
     9cc:	20 93 e9 00 	sts	0x00E9, r18
	// if we gave up due to timeout before, don't wait again
	if (transmit_previous_timeout) {
     9d0:	20 91 33 01 	lds	r18, 0x0133
     9d4:	22 23       	and	r18, r18
     9d6:	49 f0       	breq	.+18     	; 0x9ea <m_usb_tx_char+0x32>
		if (!(UEINTX & (1<<RWAL))) {
     9d8:	20 91 e8 00 	lds	r18, 0x00E8
     9dc:	25 fd       	sbrc	r18, 5
     9de:	03 c0       	rjmp	.+6      	; 0x9e6 <m_usb_tx_char+0x2e>
			SREG = intr_state;
     9e0:	9f bf       	out	0x3f, r25	; 63
			return -1;
     9e2:	8f ef       	ldi	r24, 0xFF	; 255
     9e4:	41 c0       	rjmp	.+130    	; 0xa68 <m_usb_tx_char+0xb0>
		}
		transmit_previous_timeout = 0;
     9e6:	10 92 33 01 	sts	0x0133, r1
	}
	// wait for the FIFO to be ready to accept data
	timeout = UDFNUML + TRANSMIT_TIMEOUT;
     9ea:	30 91 e4 00 	lds	r19, 0x00E4
     9ee:	37 5e       	subi	r19, 0xE7	; 231
	while (1) {
		// are we ready to transmit?
		if (UEINTX & (1<<RWAL)) break;
     9f0:	20 91 e8 00 	lds	r18, 0x00E8
     9f4:	25 fd       	sbrc	r18, 5
     9f6:	24 c0       	rjmp	.+72     	; 0xa40 <m_usb_tx_char+0x88>
		SREG = intr_state;
     9f8:	9f bf       	out	0x3f, r25	; 63
		// have we waited too long?  This happens if the user
		// is not running an application that is listening
		if (UDFNUML == timeout) {
     9fa:	90 91 e4 00 	lds	r25, 0x00E4
     9fe:	93 17       	cp	r25, r19
     a00:	81 f0       	breq	.+32     	; 0xa22 <m_usb_tx_char+0x6a>
			transmit_previous_timeout = 1;
			return -1;
		}
		// has the USB gone offline?
		if (!usb_configuration) return -1;
     a02:	90 91 35 01 	lds	r25, 0x0135
     a06:	99 23       	and	r25, r25
     a08:	61 f1       	breq	.+88     	; 0xa62 <m_usb_tx_char+0xaa>
		// get ready to try checking again
		intr_state = SREG;
		cli();
		UENUM = CDC_TX_ENDPOINT;
     a0a:	a9 ee       	ldi	r26, 0xE9	; 233
     a0c:	b0 e0       	ldi	r27, 0x00	; 0
     a0e:	44 e0       	ldi	r20, 0x04	; 4
	}
	// wait for the FIFO to be ready to accept data
	timeout = UDFNUML + TRANSMIT_TIMEOUT;
	while (1) {
		// are we ready to transmit?
		if (UEINTX & (1<<RWAL)) break;
     a10:	e8 ee       	ldi	r30, 0xE8	; 232
     a12:	f0 e0       	ldi	r31, 0x00	; 0
		SREG = intr_state;
		// have we waited too long?  This happens if the user
		// is not running an application that is listening
		if (UDFNUML == timeout) {
     a14:	c4 ee       	ldi	r28, 0xE4	; 228
     a16:	d0 e0       	ldi	r29, 0x00	; 0
     a18:	0d c0       	rjmp	.+26     	; 0xa34 <m_usb_tx_char+0x7c>
	// wait for the FIFO to be ready to accept data
	timeout = UDFNUML + TRANSMIT_TIMEOUT;
	while (1) {
		// are we ready to transmit?
		if (UEINTX & (1<<RWAL)) break;
		SREG = intr_state;
     a1a:	9f bf       	out	0x3f, r25	; 63
		// have we waited too long?  This happens if the user
		// is not running an application that is listening
		if (UDFNUML == timeout) {
     a1c:	98 81       	ld	r25, Y
     a1e:	93 13       	cpse	r25, r19
     a20:	05 c0       	rjmp	.+10     	; 0xa2c <m_usb_tx_char+0x74>
			transmit_previous_timeout = 1;
     a22:	81 e0       	ldi	r24, 0x01	; 1
     a24:	80 93 33 01 	sts	0x0133, r24
			return -1;
     a28:	8f ef       	ldi	r24, 0xFF	; 255
     a2a:	1e c0       	rjmp	.+60     	; 0xa68 <m_usb_tx_char+0xb0>
		}
		// has the USB gone offline?
		if (!usb_configuration) return -1;
     a2c:	90 91 35 01 	lds	r25, 0x0135
     a30:	99 23       	and	r25, r25
     a32:	c9 f0       	breq	.+50     	; 0xa66 <m_usb_tx_char+0xae>
		// get ready to try checking again
		intr_state = SREG;
     a34:	9f b7       	in	r25, 0x3f	; 63
		cli();
     a36:	f8 94       	cli
		UENUM = CDC_TX_ENDPOINT;
     a38:	4c 93       	st	X, r20
	}
	// wait for the FIFO to be ready to accept data
	timeout = UDFNUML + TRANSMIT_TIMEOUT;
	while (1) {
		// are we ready to transmit?
		if (UEINTX & (1<<RWAL)) break;
     a3a:	20 81       	ld	r18, Z
     a3c:	25 ff       	sbrs	r18, 5
     a3e:	ed cf       	rjmp	.-38     	; 0xa1a <m_usb_tx_char+0x62>
		intr_state = SREG;
		cli();
		UENUM = CDC_TX_ENDPOINT;
	}
	// actually write the byte into the FIFO
	UEDATX = (uint8_t)c;
     a40:	80 93 f1 00 	sts	0x00F1, r24
	// if this completed a packet, transmit it now!
	if (!(UEINTX & (1<<RWAL))) UEINTX = 0x3A;
     a44:	80 91 e8 00 	lds	r24, 0x00E8
     a48:	85 fd       	sbrc	r24, 5
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <m_usb_tx_char+0x9a>
     a4c:	8a e3       	ldi	r24, 0x3A	; 58
     a4e:	80 93 e8 00 	sts	0x00E8, r24
	transmit_flush_timer = TRANSMIT_FLUSH_TIMEOUT;
     a52:	85 e0       	ldi	r24, 0x05	; 5
     a54:	80 93 34 01 	sts	0x0134, r24
	SREG = intr_state;
     a58:	9f bf       	out	0x3f, r25	; 63
	return 0;
     a5a:	80 e0       	ldi	r24, 0x00	; 0
     a5c:	05 c0       	rjmp	.+10     	; 0xa68 <m_usb_tx_char+0xb0>
char m_usb_tx_char(unsigned char c)
{
	uint8_t timeout, intr_state;

	// if we're not online (enumerated and configured), error
	if (!usb_configuration) return -1;
     a5e:	8f ef       	ldi	r24, 0xFF	; 255
     a60:	03 c0       	rjmp	.+6      	; 0xa68 <m_usb_tx_char+0xb0>
		if (UDFNUML == timeout) {
			transmit_previous_timeout = 1;
			return -1;
		}
		// has the USB gone offline?
		if (!usb_configuration) return -1;
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	01 c0       	rjmp	.+2      	; 0xa68 <m_usb_tx_char+0xb0>
     a66:	8f ef       	ldi	r24, 0xFF	; 255
	// if this completed a packet, transmit it now!
	if (!(UEINTX & (1<<RWAL))) UEINTX = 0x3A;
	transmit_flush_timer = TRANSMIT_FLUSH_TIMEOUT;
	SREG = intr_state;
	return 0;
}
     a68:	df 91       	pop	r29
     a6a:	cf 91       	pop	r28
     a6c:	08 95       	ret

00000a6e <__vector_10>:

// USB Device Interrupt - handle all device-level events
// the transmit buffer flushing is triggered by the start of frame
//
ISR(USB_GEN_vect)
{
     a6e:	1f 92       	push	r1
     a70:	0f 92       	push	r0
     a72:	0f b6       	in	r0, 0x3f	; 63
     a74:	0f 92       	push	r0
     a76:	11 24       	eor	r1, r1
     a78:	8f 93       	push	r24
     a7a:	9f 93       	push	r25
     a7c:	ef 93       	push	r30
     a7e:	ff 93       	push	r31
	uint8_t intbits, t;

        intbits = UDINT;
     a80:	e1 ee       	ldi	r30, 0xE1	; 225
     a82:	f0 e0       	ldi	r31, 0x00	; 0
     a84:	80 81       	ld	r24, Z
        UDINT = 0;
     a86:	10 82       	st	Z, r1
        if (intbits & (1<<EORSTI)) {
     a88:	83 ff       	sbrs	r24, 3
     a8a:	11 c0       	rjmp	.+34     	; 0xaae <__vector_10+0x40>
		UENUM = 0;
     a8c:	10 92 e9 00 	sts	0x00E9, r1
		UECONX = 1;
     a90:	91 e0       	ldi	r25, 0x01	; 1
     a92:	90 93 eb 00 	sts	0x00EB, r25
		UECFG0X = EP_TYPE_CONTROL;
     a96:	10 92 ec 00 	sts	0x00EC, r1
		UECFG1X = EP_SIZE(ENDPOINT0_SIZE) | EP_SINGLE_BUFFER;
     a9a:	92 e1       	ldi	r25, 0x12	; 18
     a9c:	90 93 ed 00 	sts	0x00ED, r25
		UEIENX = (1<<RXSTPE);
     aa0:	98 e0       	ldi	r25, 0x08	; 8
     aa2:	90 93 f0 00 	sts	0x00F0, r25
		usb_configuration = 0;
     aa6:	10 92 35 01 	sts	0x0135, r1
		cdc_line_rtsdtr = 0;
     aaa:	10 92 32 01 	sts	0x0132, r1
        }
	if (intbits & (1<<SOFI)) {
     aae:	82 ff       	sbrs	r24, 2
     ab0:	13 c0       	rjmp	.+38     	; 0xad8 <__vector_10+0x6a>
		if (usb_configuration) {
     ab2:	80 91 35 01 	lds	r24, 0x0135
     ab6:	88 23       	and	r24, r24
     ab8:	79 f0       	breq	.+30     	; 0xad8 <__vector_10+0x6a>
			t = transmit_flush_timer;
     aba:	80 91 34 01 	lds	r24, 0x0134
			if (t) {
     abe:	88 23       	and	r24, r24
     ac0:	59 f0       	breq	.+22     	; 0xad8 <__vector_10+0x6a>
				transmit_flush_timer = --t;
     ac2:	81 50       	subi	r24, 0x01	; 1
     ac4:	80 93 34 01 	sts	0x0134, r24
				if (!t) {
     ac8:	81 11       	cpse	r24, r1
     aca:	06 c0       	rjmp	.+12     	; 0xad8 <__vector_10+0x6a>
					UENUM = CDC_TX_ENDPOINT;
     acc:	84 e0       	ldi	r24, 0x04	; 4
     ace:	80 93 e9 00 	sts	0x00E9, r24
					UEINTX = 0x3A;
     ad2:	8a e3       	ldi	r24, 0x3A	; 58
     ad4:	80 93 e8 00 	sts	0x00E8, r24
				}
			}
		}
	}
}
     ad8:	ff 91       	pop	r31
     ada:	ef 91       	pop	r30
     adc:	9f 91       	pop	r25
     ade:	8f 91       	pop	r24
     ae0:	0f 90       	pop	r0
     ae2:	0f be       	out	0x3f, r0	; 63
     ae4:	0f 90       	pop	r0
     ae6:	1f 90       	pop	r1
     ae8:	18 95       	reti

00000aea <__vector_11>:
// USB Endpoint Interrupt - endpoint 0 is handled here.  The
// other endpoints are manipulated by the user-callable
// functions, and the start-of-frame interrupt.
//
ISR(USB_COM_vect)
{
     aea:	1f 92       	push	r1
     aec:	0f 92       	push	r0
     aee:	0f b6       	in	r0, 0x3f	; 63
     af0:	0f 92       	push	r0
     af2:	11 24       	eor	r1, r1
     af4:	0f 93       	push	r16
     af6:	1f 93       	push	r17
     af8:	2f 93       	push	r18
     afa:	3f 93       	push	r19
     afc:	4f 93       	push	r20
     afe:	5f 93       	push	r21
     b00:	6f 93       	push	r22
     b02:	7f 93       	push	r23
     b04:	8f 93       	push	r24
     b06:	9f 93       	push	r25
     b08:	af 93       	push	r26
     b0a:	bf 93       	push	r27
     b0c:	cf 93       	push	r28
     b0e:	df 93       	push	r29
     b10:	ef 93       	push	r30
     b12:	ff 93       	push	r31
	uint16_t wLength;
	uint16_t desc_val;
	const uint8_t *desc_addr;
	uint8_t	desc_length;

        UENUM = 0;
     b14:	10 92 e9 00 	sts	0x00E9, r1
        intbits = UEINTX;
     b18:	80 91 e8 00 	lds	r24, 0x00E8
        if (intbits & (1<<RXSTPI)) {
     b1c:	83 ff       	sbrs	r24, 3
     b1e:	4c c1       	rjmp	.+664    	; 0xdb8 <__stack+0x2b9>
                bmRequestType = UEDATX;
     b20:	e1 ef       	ldi	r30, 0xF1	; 241
     b22:	f0 e0       	ldi	r31, 0x00	; 0
     b24:	60 81       	ld	r22, Z
                bRequest = UEDATX;
     b26:	80 81       	ld	r24, Z
                wValue = UEDATX;
     b28:	20 81       	ld	r18, Z
                wValue |= (UEDATX << 8);
     b2a:	90 81       	ld	r25, Z
     b2c:	30 e0       	ldi	r19, 0x00	; 0
     b2e:	39 2b       	or	r19, r25
                wIndex = UEDATX;
     b30:	40 81       	ld	r20, Z
                wIndex |= (UEDATX << 8);
     b32:	90 81       	ld	r25, Z
     b34:	50 e0       	ldi	r21, 0x00	; 0
     b36:	59 2b       	or	r21, r25
                wLength = UEDATX;
     b38:	70 81       	ld	r23, Z
                wLength |= (UEDATX << 8);
     b3a:	c0 81       	ld	r28, Z
                UEINTX = ~((1<<RXSTPI) | (1<<RXOUTI) | (1<<TXINI));
     b3c:	92 ef       	ldi	r25, 0xF2	; 242
     b3e:	90 93 e8 00 	sts	0x00E8, r25
                if (bRequest == GET_DESCRIPTOR) {
     b42:	86 30       	cpi	r24, 0x06	; 6
     b44:	09 f0       	breq	.+2      	; 0xb48 <__stack+0x49>
     b46:	58 c0       	rjmp	.+176    	; 0xbf8 <__stack+0xf9>
     b48:	04 c0       	rjmp	.+8      	; 0xb52 <__stack+0x53>
			list = (const uint8_t *)descriptor_list;
			for (i=0; ; i++) {
				if (i >= NUM_DESC_LIST) {
					UECONX = (1<<STALLRQ)|(1<<EPEN);  //stall
     b4a:	81 e2       	ldi	r24, 0x21	; 33
     b4c:	80 93 eb 00 	sts	0x00EB, r24
					return;
     b50:	3a c1       	rjmp	.+628    	; 0xdc6 <__stack+0x2c7>
     b52:	66 e0       	ldi	r22, 0x06	; 6
     b54:	86 eb       	ldi	r24, 0xB6	; 182
     b56:	90 e0       	ldi	r25, 0x00	; 0
				}
				desc_val = pgm_read_word(list);
     b58:	fc 01       	movw	r30, r24
     b5a:	a5 91       	lpm	r26, Z+
     b5c:	b4 91       	lpm	r27, Z
				if (desc_val != wValue) {
     b5e:	2a 17       	cp	r18, r26
     b60:	3b 07       	cpc	r19, r27
     b62:	11 f0       	breq	.+4      	; 0xb68 <__stack+0x69>
					list += sizeof(struct descriptor_list_struct);
     b64:	07 96       	adiw	r24, 0x07	; 7
					continue;
     b66:	23 c0       	rjmp	.+70     	; 0xbae <__stack+0xaf>
				}
				list += 2;
     b68:	fc 01       	movw	r30, r24
     b6a:	32 96       	adiw	r30, 0x02	; 2
				desc_val = pgm_read_word(list);
     b6c:	a5 91       	lpm	r26, Z+
     b6e:	b4 91       	lpm	r27, Z
				if (desc_val != wIndex) {
     b70:	4a 17       	cp	r20, r26
     b72:	5b 07       	cpc	r21, r27
     b74:	11 f0       	breq	.+4      	; 0xb7a <__stack+0x7b>
					list += sizeof(struct descriptor_list_struct)-2;
     b76:	07 96       	adiw	r24, 0x07	; 7
					continue;
     b78:	1a c0       	rjmp	.+52     	; 0xbae <__stack+0xaf>
				}
				list += 2;
     b7a:	fc 01       	movw	r30, r24
     b7c:	34 96       	adiw	r30, 0x04	; 4
				desc_addr = (const uint8_t *)pgm_read_word(list);
     b7e:	45 91       	lpm	r20, Z+
     b80:	54 91       	lpm	r21, Z
				list += 2;
     b82:	fc 01       	movw	r30, r24
     b84:	36 96       	adiw	r30, 0x06	; 6
				desc_length = pgm_read_byte(list);
     b86:	24 91       	lpm	r18, Z
                wValue = UEDATX;
                wValue |= (UEDATX << 8);
                wIndex = UEDATX;
                wIndex |= (UEDATX << 8);
                wLength = UEDATX;
                wLength |= (UEDATX << 8);
     b88:	87 2f       	mov	r24, r23
     b8a:	90 e0       	ldi	r25, 0x00	; 0
     b8c:	9c 2b       	or	r25, r28
				desc_addr = (const uint8_t *)pgm_read_word(list);
				list += 2;
				desc_length = pgm_read_byte(list);
				break;
			}
			len = (wLength < 256) ? wLength : 255;
     b8e:	8f 3f       	cpi	r24, 0xFF	; 255
     b90:	91 05       	cpc	r25, r1
     b92:	19 f0       	breq	.+6      	; 0xb9a <__stack+0x9b>
     b94:	10 f0       	brcs	.+4      	; 0xb9a <__stack+0x9b>
     b96:	8f ef       	ldi	r24, 0xFF	; 255
     b98:	90 e0       	ldi	r25, 0x00	; 0
     b9a:	82 17       	cp	r24, r18
     b9c:	08 f4       	brcc	.+2      	; 0xba0 <__stack+0xa1>
     b9e:	28 2f       	mov	r18, r24
			if (len > desc_length) len = desc_length;
			do {
				// wait for host ready for IN packet
				do {
					i = UEINTX;
     ba0:	a8 ee       	ldi	r26, 0xE8	; 232
     ba2:	b0 e0       	ldi	r27, 0x00	; 0
				} while (!(i & ((1<<TXINI)|(1<<RXOUTI))));
				if (i & (1<<RXOUTI)) return;	// abort
				// send IN packet
				n = len < ENDPOINT0_SIZE ? len : ENDPOINT0_SIZE;
     ba4:	70 e1       	ldi	r23, 0x10	; 16
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
     ba6:	6e ef       	ldi	r22, 0xFE	; 254
				} while (!(i & ((1<<TXINI)|(1<<RXOUTI))));
				if (i & (1<<RXOUTI)) return;	// abort
				// send IN packet
				n = len < ENDPOINT0_SIZE ? len : ENDPOINT0_SIZE;
				for (i = n; i; i--) {
					UEDATX = pgm_read_byte(desc_addr++);
     ba8:	c1 ef       	ldi	r28, 0xF1	; 241
     baa:	d0 e0       	ldi	r29, 0x00	; 0
     bac:	03 c0       	rjmp	.+6      	; 0xbb4 <__stack+0xb5>
     bae:	61 50       	subi	r22, 0x01	; 1
                wLength |= (UEDATX << 8);
                UEINTX = ~((1<<RXSTPI) | (1<<RXOUTI) | (1<<TXINI));
                if (bRequest == GET_DESCRIPTOR) {
			list = (const uint8_t *)descriptor_list;
			for (i=0; ; i++) {
				if (i >= NUM_DESC_LIST) {
     bb0:	99 f6       	brne	.-90     	; 0xb58 <__stack+0x59>
     bb2:	cb cf       	rjmp	.-106    	; 0xb4a <__stack+0x4b>
			len = (wLength < 256) ? wLength : 255;
			if (len > desc_length) len = desc_length;
			do {
				// wait for host ready for IN packet
				do {
					i = UEINTX;
     bb4:	8c 91       	ld	r24, X
				} while (!(i & ((1<<TXINI)|(1<<RXOUTI))));
     bb6:	98 2f       	mov	r25, r24
     bb8:	95 70       	andi	r25, 0x05	; 5
     bba:	e1 f3       	breq	.-8      	; 0xbb4 <__stack+0xb5>
				if (i & (1<<RXOUTI)) return;	// abort
     bbc:	82 fd       	sbrc	r24, 2
     bbe:	03 c1       	rjmp	.+518    	; 0xdc6 <__stack+0x2c7>
				// send IN packet
				n = len < ENDPOINT0_SIZE ? len : ENDPOINT0_SIZE;
     bc0:	32 2f       	mov	r19, r18
     bc2:	21 31       	cpi	r18, 0x11	; 17
     bc4:	08 f0       	brcs	.+2      	; 0xbc8 <__stack+0xc9>
     bc6:	37 2f       	mov	r19, r23
				for (i = n; i; i--) {
     bc8:	33 23       	and	r19, r19
     bca:	09 f4       	brne	.+2      	; 0xbce <__stack+0xcf>
     bcc:	f9 c0       	rjmp	.+498    	; 0xdc0 <__stack+0x2c1>
     bce:	fa 01       	movw	r30, r20
     bd0:	83 2f       	mov	r24, r19
					UEDATX = pgm_read_byte(desc_addr++);
     bd2:	94 91       	lpm	r25, Z
     bd4:	98 83       	st	Y, r25
					i = UEINTX;
				} while (!(i & ((1<<TXINI)|(1<<RXOUTI))));
				if (i & (1<<RXOUTI)) return;	// abort
				// send IN packet
				n = len < ENDPOINT0_SIZE ? len : ENDPOINT0_SIZE;
				for (i = n; i; i--) {
     bd6:	81 50       	subi	r24, 0x01	; 1
     bd8:	31 96       	adiw	r30, 0x01	; 1
     bda:	81 11       	cpse	r24, r1
     bdc:	fa cf       	rjmp	.-12     	; 0xbd2 <__stack+0xd3>
     bde:	8f ef       	ldi	r24, 0xFF	; 255
     be0:	83 0f       	add	r24, r19
     be2:	90 e0       	ldi	r25, 0x00	; 0
     be4:	01 96       	adiw	r24, 0x01	; 1
     be6:	48 0f       	add	r20, r24
     be8:	59 1f       	adc	r21, r25
					UEDATX = pgm_read_byte(desc_addr++);
				}
				len -= n;
     bea:	23 1b       	sub	r18, r19
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
     bec:	6c 93       	st	X, r22
				for (i = n; i; i--) {
					UEDATX = pgm_read_byte(desc_addr++);
				}
				len -= n;
				usb_send_in();
			} while (len || n == ENDPOINT0_SIZE);
     bee:	21 11       	cpse	r18, r1
     bf0:	e1 cf       	rjmp	.-62     	; 0xbb4 <__stack+0xb5>
     bf2:	30 31       	cpi	r19, 0x10	; 16
     bf4:	f9 f2       	breq	.-66     	; 0xbb4 <__stack+0xb5>
     bf6:	e7 c0       	rjmp	.+462    	; 0xdc6 <__stack+0x2c7>
			return;
                }
		if (bRequest == SET_ADDRESS) {
     bf8:	85 30       	cpi	r24, 0x05	; 5
     bfa:	61 f4       	brne	.+24     	; 0xc14 <__stack+0x115>
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
     bfc:	8e ef       	ldi	r24, 0xFE	; 254
     bfe:	80 93 e8 00 	sts	0x00E8, r24


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
     c02:	e8 ee       	ldi	r30, 0xE8	; 232
     c04:	f0 e0       	ldi	r31, 0x00	; 0
     c06:	80 81       	ld	r24, Z
     c08:	80 ff       	sbrs	r24, 0
     c0a:	fd cf       	rjmp	.-6      	; 0xc06 <__stack+0x107>
			return;
                }
		if (bRequest == SET_ADDRESS) {
			usb_send_in();
			usb_wait_in_ready();
			UDADDR = wValue | (1<<ADDEN);
     c0c:	20 68       	ori	r18, 0x80	; 128
     c0e:	20 93 e3 00 	sts	0x00E3, r18
			return;
     c12:	d9 c0       	rjmp	.+434    	; 0xdc6 <__stack+0x2c7>
		}
		if (bRequest == SET_CONFIGURATION && bmRequestType == 0) {
     c14:	89 30       	cpi	r24, 0x09	; 9
     c16:	09 f0       	breq	.+2      	; 0xc1a <__stack+0x11b>
     c18:	35 c0       	rjmp	.+106    	; 0xc84 <__stack+0x185>
     c1a:	61 11       	cpse	r22, r1
     c1c:	cd c0       	rjmp	.+410    	; 0xdb8 <__stack+0x2b9>
			usb_configuration = wValue;
     c1e:	20 93 35 01 	sts	0x0135, r18
			cdc_line_rtsdtr = 0;
     c22:	10 92 32 01 	sts	0x0132, r1
			transmit_flush_timer = 0;
     c26:	10 92 34 01 	sts	0x0134, r1
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
     c2a:	8e ef       	ldi	r24, 0xFE	; 254
     c2c:	80 93 e8 00 	sts	0x00E8, r24
			usb_configuration = wValue;
			cdc_line_rtsdtr = 0;
			transmit_flush_timer = 0;
			usb_send_in();
			cfg = endpoint_config_table;
			for (i=1; i<5; i++) {
     c30:	81 e0       	ldi	r24, 0x01	; 1
		if (bRequest == SET_CONFIGURATION && bmRequestType == 0) {
			usb_configuration = wValue;
			cdc_line_rtsdtr = 0;
			transmit_flush_timer = 0;
			usb_send_in();
			cfg = endpoint_config_table;
     c32:	2f e5       	ldi	r18, 0x5F	; 95
     c34:	31 e0       	ldi	r19, 0x01	; 1
			for (i=1; i<5; i++) {
				UENUM = i;
     c36:	c9 ee       	ldi	r28, 0xE9	; 233
     c38:	d0 e0       	ldi	r29, 0x00	; 0
				en = pgm_read_byte(cfg++);
				UECONX = en;
     c3a:	ab ee       	ldi	r26, 0xEB	; 235
     c3c:	b0 e0       	ldi	r27, 0x00	; 0
				if (en) {
					UECFG0X = pgm_read_byte(cfg++);
     c3e:	0c ee       	ldi	r16, 0xEC	; 236
     c40:	10 e0       	ldi	r17, 0x00	; 0
					UECFG1X = pgm_read_byte(cfg++);
     c42:	6d ee       	ldi	r22, 0xED	; 237
     c44:	70 e0       	ldi	r23, 0x00	; 0
			cdc_line_rtsdtr = 0;
			transmit_flush_timer = 0;
			usb_send_in();
			cfg = endpoint_config_table;
			for (i=1; i<5; i++) {
				UENUM = i;
     c46:	88 83       	st	Y, r24
				en = pgm_read_byte(cfg++);
     c48:	a9 01       	movw	r20, r18
     c4a:	4f 5f       	subi	r20, 0xFF	; 255
     c4c:	5f 4f       	sbci	r21, 0xFF	; 255
     c4e:	f9 01       	movw	r30, r18
     c50:	94 91       	lpm	r25, Z
				UECONX = en;
     c52:	9c 93       	st	X, r25
				if (en) {
     c54:	99 23       	and	r25, r25
     c56:	61 f0       	breq	.+24     	; 0xc70 <__stack+0x171>
					UECFG0X = pgm_read_byte(cfg++);
     c58:	fa 01       	movw	r30, r20
     c5a:	44 91       	lpm	r20, Z
     c5c:	f8 01       	movw	r30, r16
     c5e:	40 83       	st	Z, r20
					UECFG1X = pgm_read_byte(cfg++);
     c60:	f9 01       	movw	r30, r18
     c62:	32 96       	adiw	r30, 0x02	; 2
     c64:	94 91       	lpm	r25, Z
     c66:	2d 5f       	subi	r18, 0xFD	; 253
     c68:	3f 4f       	sbci	r19, 0xFF	; 255
     c6a:	fb 01       	movw	r30, r22
     c6c:	90 83       	st	Z, r25
     c6e:	01 c0       	rjmp	.+2      	; 0xc72 <__stack+0x173>
			transmit_flush_timer = 0;
			usb_send_in();
			cfg = endpoint_config_table;
			for (i=1; i<5; i++) {
				UENUM = i;
				en = pgm_read_byte(cfg++);
     c70:	9a 01       	movw	r18, r20
			usb_configuration = wValue;
			cdc_line_rtsdtr = 0;
			transmit_flush_timer = 0;
			usb_send_in();
			cfg = endpoint_config_table;
			for (i=1; i<5; i++) {
     c72:	8f 5f       	subi	r24, 0xFF	; 255
     c74:	85 30       	cpi	r24, 0x05	; 5
     c76:	39 f7       	brne	.-50     	; 0xc46 <__stack+0x147>
				if (en) {
					UECFG0X = pgm_read_byte(cfg++);
					UECFG1X = pgm_read_byte(cfg++);
				}
			}
        		UERST = 0x1E;
     c78:	ea ee       	ldi	r30, 0xEA	; 234
     c7a:	f0 e0       	ldi	r31, 0x00	; 0
     c7c:	8e e1       	ldi	r24, 0x1E	; 30
     c7e:	80 83       	st	Z, r24
        		UERST = 0;
     c80:	10 82       	st	Z, r1
			return;
     c82:	a1 c0       	rjmp	.+322    	; 0xdc6 <__stack+0x2c7>
		}
		if (bRequest == GET_CONFIGURATION && bmRequestType == 0x80) {
     c84:	88 30       	cpi	r24, 0x08	; 8
     c86:	81 f4       	brne	.+32     	; 0xca8 <__stack+0x1a9>
     c88:	60 38       	cpi	r22, 0x80	; 128
     c8a:	09 f0       	breq	.+2      	; 0xc8e <__stack+0x18f>
     c8c:	95 c0       	rjmp	.+298    	; 0xdb8 <__stack+0x2b9>


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
     c8e:	e8 ee       	ldi	r30, 0xE8	; 232
     c90:	f0 e0       	ldi	r31, 0x00	; 0
     c92:	80 81       	ld	r24, Z
     c94:	80 ff       	sbrs	r24, 0
     c96:	fd cf       	rjmp	.-6      	; 0xc92 <__stack+0x193>
        		UERST = 0;
			return;
		}
		if (bRequest == GET_CONFIGURATION && bmRequestType == 0x80) {
			usb_wait_in_ready();
			UEDATX = usb_configuration;
     c98:	80 91 35 01 	lds	r24, 0x0135
     c9c:	80 93 f1 00 	sts	0x00F1, r24
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
     ca0:	8e ef       	ldi	r24, 0xFE	; 254
     ca2:	80 93 e8 00 	sts	0x00E8, r24
     ca6:	8f c0       	rjmp	.+286    	; 0xdc6 <__stack+0x2c7>
			usb_wait_in_ready();
			UEDATX = usb_configuration;
			usb_send_in();
			return;
		}
		if (bRequest == CDC_GET_LINE_CODING && bmRequestType == 0xA1) {
     ca8:	81 32       	cpi	r24, 0x21	; 33
     caa:	b9 f4       	brne	.+46     	; 0xcda <__stack+0x1db>
     cac:	61 3a       	cpi	r22, 0xA1	; 161
     cae:	09 f0       	breq	.+2      	; 0xcb2 <__stack+0x1b3>
     cb0:	83 c0       	rjmp	.+262    	; 0xdb8 <__stack+0x2b9>


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
     cb2:	e8 ee       	ldi	r30, 0xE8	; 232
     cb4:	f0 e0       	ldi	r31, 0x00	; 0
     cb6:	80 81       	ld	r24, Z
     cb8:	80 ff       	sbrs	r24, 0
     cba:	fd cf       	rjmp	.-6      	; 0xcb6 <__stack+0x1b7>
     cbc:	e6 e0       	ldi	r30, 0x06	; 6
     cbe:	f1 e0       	ldi	r31, 0x01	; 1
     cc0:	2d e0       	ldi	r18, 0x0D	; 13
     cc2:	31 e0       	ldi	r19, 0x01	; 1
		}
		if (bRequest == CDC_GET_LINE_CODING && bmRequestType == 0xA1) {
			usb_wait_in_ready();
			p = cdc_line_coding;
			for (i=0; i<7; i++) {
				UEDATX = *p++;
     cc4:	a1 ef       	ldi	r26, 0xF1	; 241
     cc6:	b0 e0       	ldi	r27, 0x00	; 0
     cc8:	81 91       	ld	r24, Z+
     cca:	8c 93       	st	X, r24
			return;
		}
		if (bRequest == CDC_GET_LINE_CODING && bmRequestType == 0xA1) {
			usb_wait_in_ready();
			p = cdc_line_coding;
			for (i=0; i<7; i++) {
     ccc:	e2 17       	cp	r30, r18
     cce:	f3 07       	cpc	r31, r19
     cd0:	d9 f7       	brne	.-10     	; 0xcc8 <__stack+0x1c9>
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
     cd2:	8e ef       	ldi	r24, 0xFE	; 254
     cd4:	80 93 e8 00 	sts	0x00E8, r24
     cd8:	76 c0       	rjmp	.+236    	; 0xdc6 <__stack+0x2c7>
				UEDATX = *p++;
			}
			usb_send_in();
			return;
		}
		if (bRequest == CDC_SET_LINE_CODING && bmRequestType == 0x21) {
     cda:	80 32       	cpi	r24, 0x20	; 32
     cdc:	d1 f4       	brne	.+52     	; 0xd12 <__stack+0x213>
     cde:	61 32       	cpi	r22, 0x21	; 33
     ce0:	09 f0       	breq	.+2      	; 0xce4 <__stack+0x1e5>
     ce2:	6a c0       	rjmp	.+212    	; 0xdb8 <__stack+0x2b9>
{
	UEINTX = ~(1<<TXINI);
}
static inline void usb_wait_receive_out(void)
{
	while (!(UEINTX & (1<<RXOUTI))) ;
     ce4:	e8 ee       	ldi	r30, 0xE8	; 232
     ce6:	f0 e0       	ldi	r31, 0x00	; 0
     ce8:	80 81       	ld	r24, Z
     cea:	82 ff       	sbrs	r24, 2
     cec:	fd cf       	rjmp	.-6      	; 0xce8 <__stack+0x1e9>
     cee:	e6 e0       	ldi	r30, 0x06	; 6
     cf0:	f1 e0       	ldi	r31, 0x01	; 1
     cf2:	2d e0       	ldi	r18, 0x0D	; 13
     cf4:	31 e0       	ldi	r19, 0x01	; 1
		}
		if (bRequest == CDC_SET_LINE_CODING && bmRequestType == 0x21) {
			usb_wait_receive_out();
			p = cdc_line_coding;
			for (i=0; i<7; i++) {
				*p++ = UEDATX;
     cf6:	a1 ef       	ldi	r26, 0xF1	; 241
     cf8:	b0 e0       	ldi	r27, 0x00	; 0
     cfa:	8c 91       	ld	r24, X
     cfc:	81 93       	st	Z+, r24
			return;
		}
		if (bRequest == CDC_SET_LINE_CODING && bmRequestType == 0x21) {
			usb_wait_receive_out();
			p = cdc_line_coding;
			for (i=0; i<7; i++) {
     cfe:	e2 17       	cp	r30, r18
     d00:	f3 07       	cpc	r31, r19
     d02:	d9 f7       	brne	.-10     	; 0xcfa <__stack+0x1fb>
{
	while (!(UEINTX & (1<<RXOUTI))) ;
}
static inline void usb_ack_out(void)
{
	UEINTX = ~(1<<RXOUTI);
     d04:	e8 ee       	ldi	r30, 0xE8	; 232
     d06:	f0 e0       	ldi	r31, 0x00	; 0
     d08:	8b ef       	ldi	r24, 0xFB	; 251
     d0a:	80 83       	st	Z, r24
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
     d0c:	8e ef       	ldi	r24, 0xFE	; 254
     d0e:	80 83       	st	Z, r24
     d10:	5a c0       	rjmp	.+180    	; 0xdc6 <__stack+0x2c7>
			}
			usb_ack_out();
			usb_send_in();
			return;
		}
		if (bRequest == CDC_SET_CONTROL_LINE_STATE && bmRequestType == 0x21) {
     d12:	82 32       	cpi	r24, 0x22	; 34
     d14:	71 f4       	brne	.+28     	; 0xd32 <__stack+0x233>
     d16:	61 32       	cpi	r22, 0x21	; 33
     d18:	09 f0       	breq	.+2      	; 0xd1c <__stack+0x21d>
     d1a:	4e c0       	rjmp	.+156    	; 0xdb8 <__stack+0x2b9>
			cdc_line_rtsdtr = wValue;
     d1c:	20 93 32 01 	sts	0x0132, r18


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
     d20:	e8 ee       	ldi	r30, 0xE8	; 232
     d22:	f0 e0       	ldi	r31, 0x00	; 0
     d24:	80 81       	ld	r24, Z
     d26:	80 ff       	sbrs	r24, 0
     d28:	fd cf       	rjmp	.-6      	; 0xd24 <__stack+0x225>
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
     d2a:	8e ef       	ldi	r24, 0xFE	; 254
     d2c:	80 93 e8 00 	sts	0x00E8, r24
     d30:	4a c0       	rjmp	.+148    	; 0xdc6 <__stack+0x2c7>
			cdc_line_rtsdtr = wValue;
			usb_wait_in_ready();
			usb_send_in();
			return;
		}
		if (bRequest == GET_STATUS) {
     d32:	81 11       	cpse	r24, r1
     d34:	1a c0       	rjmp	.+52     	; 0xd6a <__stack+0x26b>


// Misc functions to wait for ready and send/receive packets
static inline void usb_wait_in_ready(void)
{
	while (!(UEINTX & (1<<TXINI))) ;
     d36:	e8 ee       	ldi	r30, 0xE8	; 232
     d38:	f0 e0       	ldi	r31, 0x00	; 0
     d3a:	80 81       	ld	r24, Z
     d3c:	80 ff       	sbrs	r24, 0
     d3e:	fd cf       	rjmp	.-6      	; 0xd3a <__stack+0x23b>
		}
		if (bRequest == GET_STATUS) {
			usb_wait_in_ready();
			i = 0;
			#ifdef SUPPORT_ENDPOINT_HALT
			if (bmRequestType == 0x82) {
     d40:	62 38       	cpi	r22, 0x82	; 130
     d42:	51 f4       	brne	.+20     	; 0xd58 <__stack+0x259>
				UENUM = wIndex;
     d44:	e9 ee       	ldi	r30, 0xE9	; 233
     d46:	f0 e0       	ldi	r31, 0x00	; 0
     d48:	40 83       	st	Z, r20
				if (UECONX & (1<<STALLRQ)) i = 1;
     d4a:	80 91 eb 00 	lds	r24, 0x00EB
     d4e:	85 fb       	bst	r24, 5
     d50:	88 27       	eor	r24, r24
     d52:	80 f9       	bld	r24, 0
				UENUM = 0;
     d54:	10 82       	st	Z, r1
     d56:	01 c0       	rjmp	.+2      	; 0xd5a <__stack+0x25b>
			usb_send_in();
			return;
		}
		if (bRequest == GET_STATUS) {
			usb_wait_in_ready();
			i = 0;
     d58:	80 e0       	ldi	r24, 0x00	; 0
				UENUM = wIndex;
				if (UECONX & (1<<STALLRQ)) i = 1;
				UENUM = 0;
			}
			#endif
			UEDATX = i;
     d5a:	e1 ef       	ldi	r30, 0xF1	; 241
     d5c:	f0 e0       	ldi	r31, 0x00	; 0
     d5e:	80 83       	st	Z, r24
			UEDATX = 0;
     d60:	10 82       	st	Z, r1
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
     d62:	8e ef       	ldi	r24, 0xFE	; 254
     d64:	80 93 e8 00 	sts	0x00E8, r24
     d68:	2e c0       	rjmp	.+92     	; 0xdc6 <__stack+0x2c7>
			UEDATX = 0;
			usb_send_in();
			return;
		}
		#ifdef SUPPORT_ENDPOINT_HALT
		if ((bRequest == CLEAR_FEATURE || bRequest == SET_FEATURE)
     d6a:	98 2f       	mov	r25, r24
     d6c:	9d 7f       	andi	r25, 0xFD	; 253
     d6e:	91 30       	cpi	r25, 0x01	; 1
     d70:	19 f5       	brne	.+70     	; 0xdb8 <__stack+0x2b9>
		  && bmRequestType == 0x02 && wValue == 0) {
     d72:	62 30       	cpi	r22, 0x02	; 2
     d74:	09 f5       	brne	.+66     	; 0xdb8 <__stack+0x2b9>
     d76:	23 2b       	or	r18, r19
     d78:	f9 f4       	brne	.+62     	; 0xdb8 <__stack+0x2b9>
			i = wIndex & 0x7F;
     d7a:	4f 77       	andi	r20, 0x7F	; 127
			if (i >= 1 && i <= MAX_ENDPOINT) {
     d7c:	9f ef       	ldi	r25, 0xFF	; 255
     d7e:	94 0f       	add	r25, r20
     d80:	94 30       	cpi	r25, 0x04	; 4
     d82:	d0 f4       	brcc	.+52     	; 0xdb8 <__stack+0x2b9>
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
     d84:	9e ef       	ldi	r25, 0xFE	; 254
     d86:	90 93 e8 00 	sts	0x00E8, r25
		if ((bRequest == CLEAR_FEATURE || bRequest == SET_FEATURE)
		  && bmRequestType == 0x02 && wValue == 0) {
			i = wIndex & 0x7F;
			if (i >= 1 && i <= MAX_ENDPOINT) {
				usb_send_in();
				UENUM = i;
     d8a:	40 93 e9 00 	sts	0x00E9, r20
				if (bRequest == SET_FEATURE) {
     d8e:	83 30       	cpi	r24, 0x03	; 3
     d90:	21 f4       	brne	.+8      	; 0xd9a <__stack+0x29b>
					UECONX = (1<<STALLRQ)|(1<<EPEN);
     d92:	81 e2       	ldi	r24, 0x21	; 33
     d94:	80 93 eb 00 	sts	0x00EB, r24
     d98:	16 c0       	rjmp	.+44     	; 0xdc6 <__stack+0x2c7>
				} else {
					UECONX = (1<<STALLRQC)|(1<<RSTDT)|(1<<EPEN);
     d9a:	89 e1       	ldi	r24, 0x19	; 25
     d9c:	80 93 eb 00 	sts	0x00EB, r24
					UERST = (1 << i);
     da0:	81 e0       	ldi	r24, 0x01	; 1
     da2:	90 e0       	ldi	r25, 0x00	; 0
     da4:	02 c0       	rjmp	.+4      	; 0xdaa <__stack+0x2ab>
     da6:	88 0f       	add	r24, r24
     da8:	99 1f       	adc	r25, r25
     daa:	4a 95       	dec	r20
     dac:	e2 f7       	brpl	.-8      	; 0xda6 <__stack+0x2a7>
     dae:	ea ee       	ldi	r30, 0xEA	; 234
     db0:	f0 e0       	ldi	r31, 0x00	; 0
     db2:	80 83       	st	Z, r24
					UERST = 0;
     db4:	10 82       	st	Z, r1
     db6:	07 c0       	rjmp	.+14     	; 0xdc6 <__stack+0x2c7>
				return;
			}
		}
		#endif
        }
	UECONX = (1<<STALLRQ) | (1<<EPEN);	// stall
     db8:	81 e2       	ldi	r24, 0x21	; 33
     dba:	80 93 eb 00 	sts	0x00EB, r24
     dbe:	03 c0       	rjmp	.+6      	; 0xdc6 <__stack+0x2c7>
{
	while (!(UEINTX & (1<<TXINI))) ;
}
static inline void usb_send_in(void)
{
	UEINTX = ~(1<<TXINI);
     dc0:	6c 93       	st	X, r22
				for (i = n; i; i--) {
					UEDATX = pgm_read_byte(desc_addr++);
				}
				len -= n;
				usb_send_in();
			} while (len || n == ENDPOINT0_SIZE);
     dc2:	21 11       	cpse	r18, r1
     dc4:	f7 ce       	rjmp	.-530    	; 0xbb4 <__stack+0xb5>
			}
		}
		#endif
        }
	UECONX = (1<<STALLRQ) | (1<<EPEN);	// stall
}
     dc6:	ff 91       	pop	r31
     dc8:	ef 91       	pop	r30
     dca:	df 91       	pop	r29
     dcc:	cf 91       	pop	r28
     dce:	bf 91       	pop	r27
     dd0:	af 91       	pop	r26
     dd2:	9f 91       	pop	r25
     dd4:	8f 91       	pop	r24
     dd6:	7f 91       	pop	r23
     dd8:	6f 91       	pop	r22
     dda:	5f 91       	pop	r21
     ddc:	4f 91       	pop	r20
     dde:	3f 91       	pop	r19
     de0:	2f 91       	pop	r18
     de2:	1f 91       	pop	r17
     de4:	0f 91       	pop	r16
     de6:	0f 90       	pop	r0
     de8:	0f be       	out	0x3f, r0	; 63
     dea:	0f 90       	pop	r0
     dec:	1f 90       	pop	r1
     dee:	18 95       	reti

00000df0 <print_P>:


// BELOW FROM PRINT.C

void print_P(const char *s)
{
     df0:	0f 93       	push	r16
     df2:	1f 93       	push	r17
     df4:	cf 93       	push	r28
	char c;

	while (1) {
		c = pgm_read_byte(s++);
     df6:	8c 01       	movw	r16, r24
     df8:	0f 5f       	subi	r16, 0xFF	; 255
     dfa:	1f 4f       	sbci	r17, 0xFF	; 255
     dfc:	fc 01       	movw	r30, r24
     dfe:	c4 91       	lpm	r28, Z
		if (!c) break;
     e00:	cc 23       	and	r28, r28
     e02:	71 f0       	breq	.+28     	; 0xe20 <print_P+0x30>
		if (c == '\n') usb_tx_char('\r');
     e04:	ca 30       	cpi	r28, 0x0A	; 10
     e06:	19 f4       	brne	.+6      	; 0xe0e <print_P+0x1e>
     e08:	8d e0       	ldi	r24, 0x0D	; 13
     e0a:	0e 94 dc 04 	call	0x9b8	; 0x9b8 <m_usb_tx_char>
		usb_tx_char(c);
     e0e:	8c 2f       	mov	r24, r28
     e10:	0e 94 dc 04 	call	0x9b8	; 0x9b8 <m_usb_tx_char>
void print_P(const char *s)
{
	char c;

	while (1) {
		c = pgm_read_byte(s++);
     e14:	f8 01       	movw	r30, r16
     e16:	c4 91       	lpm	r28, Z
     e18:	0f 5f       	subi	r16, 0xFF	; 255
     e1a:	1f 4f       	sbci	r17, 0xFF	; 255
		if (!c) break;
     e1c:	c1 11       	cpse	r28, r1
     e1e:	f2 cf       	rjmp	.-28     	; 0xe04 <print_P+0x14>
		if (c == '\n') usb_tx_char('\r');
		usb_tx_char(c);
	}
}
     e20:	cf 91       	pop	r28
     e22:	1f 91       	pop	r17
     e24:	0f 91       	pop	r16
     e26:	08 95       	ret

00000e28 <m_usb_tx_int>:
{
	phex(i);
}

void m_usb_tx_int(int i)
{
     e28:	ef 92       	push	r14
     e2a:	ff 92       	push	r15
     e2c:	0f 93       	push	r16
     e2e:	1f 93       	push	r17
     e30:	cf 93       	push	r28
     e32:	df 93       	push	r29
     e34:	cd b7       	in	r28, 0x3d	; 61
     e36:	de b7       	in	r29, 0x3e	; 62
     e38:	27 97       	sbiw	r28, 0x07	; 7
     e3a:	0f b6       	in	r0, 0x3f	; 63
     e3c:	f8 94       	cli
     e3e:	de bf       	out	0x3e, r29	; 62
     e40:	0f be       	out	0x3f, r0	; 63
     e42:	cd bf       	out	0x3d, r28	; 61
	char string[7] = {0,0,0,0,0,0,0};
     e44:	8e 01       	movw	r16, r28
     e46:	0f 5f       	subi	r16, 0xFF	; 255
     e48:	1f 4f       	sbci	r17, 0xFF	; 255
     e4a:	27 e0       	ldi	r18, 0x07	; 7
     e4c:	f8 01       	movw	r30, r16
     e4e:	11 92       	st	Z+, r1
     e50:	2a 95       	dec	r18
     e52:	e9 f7       	brne	.-6      	; 0xe4e <m_usb_tx_int+0x26>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
     e54:	4a e0       	ldi	r20, 0x0A	; 10
     e56:	b8 01       	movw	r22, r16
     e58:	0e 94 dc 09 	call	0x13b8	; 0x13b8 <__itoa_ncheck>
     e5c:	7e 01       	movw	r14, r28
     e5e:	f8 e0       	ldi	r31, 0x08	; 8
     e60:	ef 0e       	add	r14, r31
     e62:	f1 1c       	adc	r15, r1
	itoa(i,string,10);
	for(i=0;i<7;i++){
        if(string[i]){
     e64:	f8 01       	movw	r30, r16
     e66:	81 91       	ld	r24, Z+
     e68:	8f 01       	movw	r16, r30
     e6a:	81 11       	cpse	r24, r1
            m_usb_tx_char(string[i]);
     e6c:	0e 94 dc 04 	call	0x9b8	; 0x9b8 <m_usb_tx_char>

void m_usb_tx_int(int i)
{
	char string[7] = {0,0,0,0,0,0,0};
	itoa(i,string,10);
	for(i=0;i<7;i++){
     e70:	0e 15       	cp	r16, r14
     e72:	1f 05       	cpc	r17, r15
     e74:	b9 f7       	brne	.-18     	; 0xe64 <m_usb_tx_int+0x3c>
        if(string[i]){
            m_usb_tx_char(string[i]);
        }
	}
}
     e76:	27 96       	adiw	r28, 0x07	; 7
     e78:	0f b6       	in	r0, 0x3f	; 63
     e7a:	f8 94       	cli
     e7c:	de bf       	out	0x3e, r29	; 62
     e7e:	0f be       	out	0x3f, r0	; 63
     e80:	cd bf       	out	0x3d, r28	; 61
     e82:	df 91       	pop	r29
     e84:	cf 91       	pop	r28
     e86:	1f 91       	pop	r17
     e88:	0f 91       	pop	r16
     e8a:	ff 90       	pop	r15
     e8c:	ef 90       	pop	r14
     e8e:	08 95       	ret

00000e90 <__subsf3>:
     e90:	50 58       	subi	r21, 0x80	; 128

00000e92 <__addsf3>:
     e92:	bb 27       	eor	r27, r27
     e94:	aa 27       	eor	r26, r26
     e96:	0e 94 60 07 	call	0xec0	; 0xec0 <__addsf3x>
     e9a:	0c 94 da 08 	jmp	0x11b4	; 0x11b4 <__fp_round>
     e9e:	0e 94 cc 08 	call	0x1198	; 0x1198 <__fp_pscA>
     ea2:	38 f0       	brcs	.+14     	; 0xeb2 <__addsf3+0x20>
     ea4:	0e 94 d3 08 	call	0x11a6	; 0x11a6 <__fp_pscB>
     ea8:	20 f0       	brcs	.+8      	; 0xeb2 <__addsf3+0x20>
     eaa:	39 f4       	brne	.+14     	; 0xeba <__addsf3+0x28>
     eac:	9f 3f       	cpi	r25, 0xFF	; 255
     eae:	19 f4       	brne	.+6      	; 0xeb6 <__addsf3+0x24>
     eb0:	26 f4       	brtc	.+8      	; 0xeba <__addsf3+0x28>
     eb2:	0c 94 c9 08 	jmp	0x1192	; 0x1192 <__fp_nan>
     eb6:	0e f4       	brtc	.+2      	; 0xeba <__addsf3+0x28>
     eb8:	e0 95       	com	r30
     eba:	e7 fb       	bst	r30, 7
     ebc:	0c 94 c3 08 	jmp	0x1186	; 0x1186 <__fp_inf>

00000ec0 <__addsf3x>:
     ec0:	e9 2f       	mov	r30, r25
     ec2:	0e 94 eb 08 	call	0x11d6	; 0x11d6 <__fp_split3>
     ec6:	58 f3       	brcs	.-42     	; 0xe9e <__addsf3+0xc>
     ec8:	ba 17       	cp	r27, r26
     eca:	62 07       	cpc	r22, r18
     ecc:	73 07       	cpc	r23, r19
     ece:	84 07       	cpc	r24, r20
     ed0:	95 07       	cpc	r25, r21
     ed2:	20 f0       	brcs	.+8      	; 0xedc <__addsf3x+0x1c>
     ed4:	79 f4       	brne	.+30     	; 0xef4 <__addsf3x+0x34>
     ed6:	a6 f5       	brtc	.+104    	; 0xf40 <__addsf3x+0x80>
     ed8:	0c 94 0d 09 	jmp	0x121a	; 0x121a <__fp_zero>
     edc:	0e f4       	brtc	.+2      	; 0xee0 <__addsf3x+0x20>
     ede:	e0 95       	com	r30
     ee0:	0b 2e       	mov	r0, r27
     ee2:	ba 2f       	mov	r27, r26
     ee4:	a0 2d       	mov	r26, r0
     ee6:	0b 01       	movw	r0, r22
     ee8:	b9 01       	movw	r22, r18
     eea:	90 01       	movw	r18, r0
     eec:	0c 01       	movw	r0, r24
     eee:	ca 01       	movw	r24, r20
     ef0:	a0 01       	movw	r20, r0
     ef2:	11 24       	eor	r1, r1
     ef4:	ff 27       	eor	r31, r31
     ef6:	59 1b       	sub	r21, r25
     ef8:	99 f0       	breq	.+38     	; 0xf20 <__addsf3x+0x60>
     efa:	59 3f       	cpi	r21, 0xF9	; 249
     efc:	50 f4       	brcc	.+20     	; 0xf12 <__addsf3x+0x52>
     efe:	50 3e       	cpi	r21, 0xE0	; 224
     f00:	68 f1       	brcs	.+90     	; 0xf5c <__addsf3x+0x9c>
     f02:	1a 16       	cp	r1, r26
     f04:	f0 40       	sbci	r31, 0x00	; 0
     f06:	a2 2f       	mov	r26, r18
     f08:	23 2f       	mov	r18, r19
     f0a:	34 2f       	mov	r19, r20
     f0c:	44 27       	eor	r20, r20
     f0e:	58 5f       	subi	r21, 0xF8	; 248
     f10:	f3 cf       	rjmp	.-26     	; 0xef8 <__addsf3x+0x38>
     f12:	46 95       	lsr	r20
     f14:	37 95       	ror	r19
     f16:	27 95       	ror	r18
     f18:	a7 95       	ror	r26
     f1a:	f0 40       	sbci	r31, 0x00	; 0
     f1c:	53 95       	inc	r21
     f1e:	c9 f7       	brne	.-14     	; 0xf12 <__addsf3x+0x52>
     f20:	7e f4       	brtc	.+30     	; 0xf40 <__addsf3x+0x80>
     f22:	1f 16       	cp	r1, r31
     f24:	ba 0b       	sbc	r27, r26
     f26:	62 0b       	sbc	r22, r18
     f28:	73 0b       	sbc	r23, r19
     f2a:	84 0b       	sbc	r24, r20
     f2c:	ba f0       	brmi	.+46     	; 0xf5c <__addsf3x+0x9c>
     f2e:	91 50       	subi	r25, 0x01	; 1
     f30:	a1 f0       	breq	.+40     	; 0xf5a <__addsf3x+0x9a>
     f32:	ff 0f       	add	r31, r31
     f34:	bb 1f       	adc	r27, r27
     f36:	66 1f       	adc	r22, r22
     f38:	77 1f       	adc	r23, r23
     f3a:	88 1f       	adc	r24, r24
     f3c:	c2 f7       	brpl	.-16     	; 0xf2e <__addsf3x+0x6e>
     f3e:	0e c0       	rjmp	.+28     	; 0xf5c <__addsf3x+0x9c>
     f40:	ba 0f       	add	r27, r26
     f42:	62 1f       	adc	r22, r18
     f44:	73 1f       	adc	r23, r19
     f46:	84 1f       	adc	r24, r20
     f48:	48 f4       	brcc	.+18     	; 0xf5c <__addsf3x+0x9c>
     f4a:	87 95       	ror	r24
     f4c:	77 95       	ror	r23
     f4e:	67 95       	ror	r22
     f50:	b7 95       	ror	r27
     f52:	f7 95       	ror	r31
     f54:	9e 3f       	cpi	r25, 0xFE	; 254
     f56:	08 f0       	brcs	.+2      	; 0xf5a <__addsf3x+0x9a>
     f58:	b0 cf       	rjmp	.-160    	; 0xeba <__addsf3+0x28>
     f5a:	93 95       	inc	r25
     f5c:	88 0f       	add	r24, r24
     f5e:	08 f0       	brcs	.+2      	; 0xf62 <__addsf3x+0xa2>
     f60:	99 27       	eor	r25, r25
     f62:	ee 0f       	add	r30, r30
     f64:	97 95       	ror	r25
     f66:	87 95       	ror	r24
     f68:	08 95       	ret

00000f6a <__cmpsf2>:
     f6a:	0e 94 9f 08 	call	0x113e	; 0x113e <__fp_cmp>
     f6e:	08 f4       	brcc	.+2      	; 0xf72 <__cmpsf2+0x8>
     f70:	81 e0       	ldi	r24, 0x01	; 1
     f72:	08 95       	ret

00000f74 <__divsf3>:
     f74:	0e 94 ce 07 	call	0xf9c	; 0xf9c <__divsf3x>
     f78:	0c 94 da 08 	jmp	0x11b4	; 0x11b4 <__fp_round>
     f7c:	0e 94 d3 08 	call	0x11a6	; 0x11a6 <__fp_pscB>
     f80:	58 f0       	brcs	.+22     	; 0xf98 <__divsf3+0x24>
     f82:	0e 94 cc 08 	call	0x1198	; 0x1198 <__fp_pscA>
     f86:	40 f0       	brcs	.+16     	; 0xf98 <__divsf3+0x24>
     f88:	29 f4       	brne	.+10     	; 0xf94 <__divsf3+0x20>
     f8a:	5f 3f       	cpi	r21, 0xFF	; 255
     f8c:	29 f0       	breq	.+10     	; 0xf98 <__divsf3+0x24>
     f8e:	0c 94 c3 08 	jmp	0x1186	; 0x1186 <__fp_inf>
     f92:	51 11       	cpse	r21, r1
     f94:	0c 94 0e 09 	jmp	0x121c	; 0x121c <__fp_szero>
     f98:	0c 94 c9 08 	jmp	0x1192	; 0x1192 <__fp_nan>

00000f9c <__divsf3x>:
     f9c:	0e 94 eb 08 	call	0x11d6	; 0x11d6 <__fp_split3>
     fa0:	68 f3       	brcs	.-38     	; 0xf7c <__divsf3+0x8>

00000fa2 <__divsf3_pse>:
     fa2:	99 23       	and	r25, r25
     fa4:	b1 f3       	breq	.-20     	; 0xf92 <__divsf3+0x1e>
     fa6:	55 23       	and	r21, r21
     fa8:	91 f3       	breq	.-28     	; 0xf8e <__divsf3+0x1a>
     faa:	95 1b       	sub	r25, r21
     fac:	55 0b       	sbc	r21, r21
     fae:	bb 27       	eor	r27, r27
     fb0:	aa 27       	eor	r26, r26
     fb2:	62 17       	cp	r22, r18
     fb4:	73 07       	cpc	r23, r19
     fb6:	84 07       	cpc	r24, r20
     fb8:	38 f0       	brcs	.+14     	; 0xfc8 <__divsf3_pse+0x26>
     fba:	9f 5f       	subi	r25, 0xFF	; 255
     fbc:	5f 4f       	sbci	r21, 0xFF	; 255
     fbe:	22 0f       	add	r18, r18
     fc0:	33 1f       	adc	r19, r19
     fc2:	44 1f       	adc	r20, r20
     fc4:	aa 1f       	adc	r26, r26
     fc6:	a9 f3       	breq	.-22     	; 0xfb2 <__divsf3_pse+0x10>
     fc8:	35 d0       	rcall	.+106    	; 0x1034 <__divsf3_pse+0x92>
     fca:	0e 2e       	mov	r0, r30
     fcc:	3a f0       	brmi	.+14     	; 0xfdc <__divsf3_pse+0x3a>
     fce:	e0 e8       	ldi	r30, 0x80	; 128
     fd0:	32 d0       	rcall	.+100    	; 0x1036 <__divsf3_pse+0x94>
     fd2:	91 50       	subi	r25, 0x01	; 1
     fd4:	50 40       	sbci	r21, 0x00	; 0
     fd6:	e6 95       	lsr	r30
     fd8:	00 1c       	adc	r0, r0
     fda:	ca f7       	brpl	.-14     	; 0xfce <__divsf3_pse+0x2c>
     fdc:	2b d0       	rcall	.+86     	; 0x1034 <__divsf3_pse+0x92>
     fde:	fe 2f       	mov	r31, r30
     fe0:	29 d0       	rcall	.+82     	; 0x1034 <__divsf3_pse+0x92>
     fe2:	66 0f       	add	r22, r22
     fe4:	77 1f       	adc	r23, r23
     fe6:	88 1f       	adc	r24, r24
     fe8:	bb 1f       	adc	r27, r27
     fea:	26 17       	cp	r18, r22
     fec:	37 07       	cpc	r19, r23
     fee:	48 07       	cpc	r20, r24
     ff0:	ab 07       	cpc	r26, r27
     ff2:	b0 e8       	ldi	r27, 0x80	; 128
     ff4:	09 f0       	breq	.+2      	; 0xff8 <__divsf3_pse+0x56>
     ff6:	bb 0b       	sbc	r27, r27
     ff8:	80 2d       	mov	r24, r0
     ffa:	bf 01       	movw	r22, r30
     ffc:	ff 27       	eor	r31, r31
     ffe:	93 58       	subi	r25, 0x83	; 131
    1000:	5f 4f       	sbci	r21, 0xFF	; 255
    1002:	3a f0       	brmi	.+14     	; 0x1012 <__divsf3_pse+0x70>
    1004:	9e 3f       	cpi	r25, 0xFE	; 254
    1006:	51 05       	cpc	r21, r1
    1008:	78 f0       	brcs	.+30     	; 0x1028 <__divsf3_pse+0x86>
    100a:	0c 94 c3 08 	jmp	0x1186	; 0x1186 <__fp_inf>
    100e:	0c 94 0e 09 	jmp	0x121c	; 0x121c <__fp_szero>
    1012:	5f 3f       	cpi	r21, 0xFF	; 255
    1014:	e4 f3       	brlt	.-8      	; 0x100e <__divsf3_pse+0x6c>
    1016:	98 3e       	cpi	r25, 0xE8	; 232
    1018:	d4 f3       	brlt	.-12     	; 0x100e <__divsf3_pse+0x6c>
    101a:	86 95       	lsr	r24
    101c:	77 95       	ror	r23
    101e:	67 95       	ror	r22
    1020:	b7 95       	ror	r27
    1022:	f7 95       	ror	r31
    1024:	9f 5f       	subi	r25, 0xFF	; 255
    1026:	c9 f7       	brne	.-14     	; 0x101a <__divsf3_pse+0x78>
    1028:	88 0f       	add	r24, r24
    102a:	91 1d       	adc	r25, r1
    102c:	96 95       	lsr	r25
    102e:	87 95       	ror	r24
    1030:	97 f9       	bld	r25, 7
    1032:	08 95       	ret
    1034:	e1 e0       	ldi	r30, 0x01	; 1
    1036:	66 0f       	add	r22, r22
    1038:	77 1f       	adc	r23, r23
    103a:	88 1f       	adc	r24, r24
    103c:	bb 1f       	adc	r27, r27
    103e:	62 17       	cp	r22, r18
    1040:	73 07       	cpc	r23, r19
    1042:	84 07       	cpc	r24, r20
    1044:	ba 07       	cpc	r27, r26
    1046:	20 f0       	brcs	.+8      	; 0x1050 <__divsf3_pse+0xae>
    1048:	62 1b       	sub	r22, r18
    104a:	73 0b       	sbc	r23, r19
    104c:	84 0b       	sbc	r24, r20
    104e:	ba 0b       	sbc	r27, r26
    1050:	ee 1f       	adc	r30, r30
    1052:	88 f7       	brcc	.-30     	; 0x1036 <__divsf3_pse+0x94>
    1054:	e0 95       	com	r30
    1056:	08 95       	ret

00001058 <__fixsfsi>:
    1058:	0e 94 33 08 	call	0x1066	; 0x1066 <__fixunssfsi>
    105c:	68 94       	set
    105e:	b1 11       	cpse	r27, r1
    1060:	0c 94 0e 09 	jmp	0x121c	; 0x121c <__fp_szero>
    1064:	08 95       	ret

00001066 <__fixunssfsi>:
    1066:	0e 94 f3 08 	call	0x11e6	; 0x11e6 <__fp_splitA>
    106a:	88 f0       	brcs	.+34     	; 0x108e <__fixunssfsi+0x28>
    106c:	9f 57       	subi	r25, 0x7F	; 127
    106e:	98 f0       	brcs	.+38     	; 0x1096 <__fixunssfsi+0x30>
    1070:	b9 2f       	mov	r27, r25
    1072:	99 27       	eor	r25, r25
    1074:	b7 51       	subi	r27, 0x17	; 23
    1076:	b0 f0       	brcs	.+44     	; 0x10a4 <__fixunssfsi+0x3e>
    1078:	e1 f0       	breq	.+56     	; 0x10b2 <__fixunssfsi+0x4c>
    107a:	66 0f       	add	r22, r22
    107c:	77 1f       	adc	r23, r23
    107e:	88 1f       	adc	r24, r24
    1080:	99 1f       	adc	r25, r25
    1082:	1a f0       	brmi	.+6      	; 0x108a <__fixunssfsi+0x24>
    1084:	ba 95       	dec	r27
    1086:	c9 f7       	brne	.-14     	; 0x107a <__fixunssfsi+0x14>
    1088:	14 c0       	rjmp	.+40     	; 0x10b2 <__fixunssfsi+0x4c>
    108a:	b1 30       	cpi	r27, 0x01	; 1
    108c:	91 f0       	breq	.+36     	; 0x10b2 <__fixunssfsi+0x4c>
    108e:	0e 94 0d 09 	call	0x121a	; 0x121a <__fp_zero>
    1092:	b1 e0       	ldi	r27, 0x01	; 1
    1094:	08 95       	ret
    1096:	0c 94 0d 09 	jmp	0x121a	; 0x121a <__fp_zero>
    109a:	67 2f       	mov	r22, r23
    109c:	78 2f       	mov	r23, r24
    109e:	88 27       	eor	r24, r24
    10a0:	b8 5f       	subi	r27, 0xF8	; 248
    10a2:	39 f0       	breq	.+14     	; 0x10b2 <__fixunssfsi+0x4c>
    10a4:	b9 3f       	cpi	r27, 0xF9	; 249
    10a6:	cc f3       	brlt	.-14     	; 0x109a <__fixunssfsi+0x34>
    10a8:	86 95       	lsr	r24
    10aa:	77 95       	ror	r23
    10ac:	67 95       	ror	r22
    10ae:	b3 95       	inc	r27
    10b0:	d9 f7       	brne	.-10     	; 0x10a8 <__fixunssfsi+0x42>
    10b2:	3e f4       	brtc	.+14     	; 0x10c2 <__fixunssfsi+0x5c>
    10b4:	90 95       	com	r25
    10b6:	80 95       	com	r24
    10b8:	70 95       	com	r23
    10ba:	61 95       	neg	r22
    10bc:	7f 4f       	sbci	r23, 0xFF	; 255
    10be:	8f 4f       	sbci	r24, 0xFF	; 255
    10c0:	9f 4f       	sbci	r25, 0xFF	; 255
    10c2:	08 95       	ret

000010c4 <__floatunsisf>:
    10c4:	e8 94       	clt
    10c6:	09 c0       	rjmp	.+18     	; 0x10da <__floatsisf+0x12>

000010c8 <__floatsisf>:
    10c8:	97 fb       	bst	r25, 7
    10ca:	3e f4       	brtc	.+14     	; 0x10da <__floatsisf+0x12>
    10cc:	90 95       	com	r25
    10ce:	80 95       	com	r24
    10d0:	70 95       	com	r23
    10d2:	61 95       	neg	r22
    10d4:	7f 4f       	sbci	r23, 0xFF	; 255
    10d6:	8f 4f       	sbci	r24, 0xFF	; 255
    10d8:	9f 4f       	sbci	r25, 0xFF	; 255
    10da:	99 23       	and	r25, r25
    10dc:	a9 f0       	breq	.+42     	; 0x1108 <__floatsisf+0x40>
    10de:	f9 2f       	mov	r31, r25
    10e0:	96 e9       	ldi	r25, 0x96	; 150
    10e2:	bb 27       	eor	r27, r27
    10e4:	93 95       	inc	r25
    10e6:	f6 95       	lsr	r31
    10e8:	87 95       	ror	r24
    10ea:	77 95       	ror	r23
    10ec:	67 95       	ror	r22
    10ee:	b7 95       	ror	r27
    10f0:	f1 11       	cpse	r31, r1
    10f2:	f8 cf       	rjmp	.-16     	; 0x10e4 <__floatsisf+0x1c>
    10f4:	fa f4       	brpl	.+62     	; 0x1134 <__floatsisf+0x6c>
    10f6:	bb 0f       	add	r27, r27
    10f8:	11 f4       	brne	.+4      	; 0x10fe <__floatsisf+0x36>
    10fa:	60 ff       	sbrs	r22, 0
    10fc:	1b c0       	rjmp	.+54     	; 0x1134 <__floatsisf+0x6c>
    10fe:	6f 5f       	subi	r22, 0xFF	; 255
    1100:	7f 4f       	sbci	r23, 0xFF	; 255
    1102:	8f 4f       	sbci	r24, 0xFF	; 255
    1104:	9f 4f       	sbci	r25, 0xFF	; 255
    1106:	16 c0       	rjmp	.+44     	; 0x1134 <__floatsisf+0x6c>
    1108:	88 23       	and	r24, r24
    110a:	11 f0       	breq	.+4      	; 0x1110 <__floatsisf+0x48>
    110c:	96 e9       	ldi	r25, 0x96	; 150
    110e:	11 c0       	rjmp	.+34     	; 0x1132 <__floatsisf+0x6a>
    1110:	77 23       	and	r23, r23
    1112:	21 f0       	breq	.+8      	; 0x111c <__floatsisf+0x54>
    1114:	9e e8       	ldi	r25, 0x8E	; 142
    1116:	87 2f       	mov	r24, r23
    1118:	76 2f       	mov	r23, r22
    111a:	05 c0       	rjmp	.+10     	; 0x1126 <__floatsisf+0x5e>
    111c:	66 23       	and	r22, r22
    111e:	71 f0       	breq	.+28     	; 0x113c <__floatsisf+0x74>
    1120:	96 e8       	ldi	r25, 0x86	; 134
    1122:	86 2f       	mov	r24, r22
    1124:	70 e0       	ldi	r23, 0x00	; 0
    1126:	60 e0       	ldi	r22, 0x00	; 0
    1128:	2a f0       	brmi	.+10     	; 0x1134 <__floatsisf+0x6c>
    112a:	9a 95       	dec	r25
    112c:	66 0f       	add	r22, r22
    112e:	77 1f       	adc	r23, r23
    1130:	88 1f       	adc	r24, r24
    1132:	da f7       	brpl	.-10     	; 0x112a <__floatsisf+0x62>
    1134:	88 0f       	add	r24, r24
    1136:	96 95       	lsr	r25
    1138:	87 95       	ror	r24
    113a:	97 f9       	bld	r25, 7
    113c:	08 95       	ret

0000113e <__fp_cmp>:
    113e:	99 0f       	add	r25, r25
    1140:	00 08       	sbc	r0, r0
    1142:	55 0f       	add	r21, r21
    1144:	aa 0b       	sbc	r26, r26
    1146:	e0 e8       	ldi	r30, 0x80	; 128
    1148:	fe ef       	ldi	r31, 0xFE	; 254
    114a:	16 16       	cp	r1, r22
    114c:	17 06       	cpc	r1, r23
    114e:	e8 07       	cpc	r30, r24
    1150:	f9 07       	cpc	r31, r25
    1152:	c0 f0       	brcs	.+48     	; 0x1184 <__fp_cmp+0x46>
    1154:	12 16       	cp	r1, r18
    1156:	13 06       	cpc	r1, r19
    1158:	e4 07       	cpc	r30, r20
    115a:	f5 07       	cpc	r31, r21
    115c:	98 f0       	brcs	.+38     	; 0x1184 <__fp_cmp+0x46>
    115e:	62 1b       	sub	r22, r18
    1160:	73 0b       	sbc	r23, r19
    1162:	84 0b       	sbc	r24, r20
    1164:	95 0b       	sbc	r25, r21
    1166:	39 f4       	brne	.+14     	; 0x1176 <__fp_cmp+0x38>
    1168:	0a 26       	eor	r0, r26
    116a:	61 f0       	breq	.+24     	; 0x1184 <__fp_cmp+0x46>
    116c:	23 2b       	or	r18, r19
    116e:	24 2b       	or	r18, r20
    1170:	25 2b       	or	r18, r21
    1172:	21 f4       	brne	.+8      	; 0x117c <__fp_cmp+0x3e>
    1174:	08 95       	ret
    1176:	0a 26       	eor	r0, r26
    1178:	09 f4       	brne	.+2      	; 0x117c <__fp_cmp+0x3e>
    117a:	a1 40       	sbci	r26, 0x01	; 1
    117c:	a6 95       	lsr	r26
    117e:	8f ef       	ldi	r24, 0xFF	; 255
    1180:	81 1d       	adc	r24, r1
    1182:	81 1d       	adc	r24, r1
    1184:	08 95       	ret

00001186 <__fp_inf>:
    1186:	97 f9       	bld	r25, 7
    1188:	9f 67       	ori	r25, 0x7F	; 127
    118a:	80 e8       	ldi	r24, 0x80	; 128
    118c:	70 e0       	ldi	r23, 0x00	; 0
    118e:	60 e0       	ldi	r22, 0x00	; 0
    1190:	08 95       	ret

00001192 <__fp_nan>:
    1192:	9f ef       	ldi	r25, 0xFF	; 255
    1194:	80 ec       	ldi	r24, 0xC0	; 192
    1196:	08 95       	ret

00001198 <__fp_pscA>:
    1198:	00 24       	eor	r0, r0
    119a:	0a 94       	dec	r0
    119c:	16 16       	cp	r1, r22
    119e:	17 06       	cpc	r1, r23
    11a0:	18 06       	cpc	r1, r24
    11a2:	09 06       	cpc	r0, r25
    11a4:	08 95       	ret

000011a6 <__fp_pscB>:
    11a6:	00 24       	eor	r0, r0
    11a8:	0a 94       	dec	r0
    11aa:	12 16       	cp	r1, r18
    11ac:	13 06       	cpc	r1, r19
    11ae:	14 06       	cpc	r1, r20
    11b0:	05 06       	cpc	r0, r21
    11b2:	08 95       	ret

000011b4 <__fp_round>:
    11b4:	09 2e       	mov	r0, r25
    11b6:	03 94       	inc	r0
    11b8:	00 0c       	add	r0, r0
    11ba:	11 f4       	brne	.+4      	; 0x11c0 <__fp_round+0xc>
    11bc:	88 23       	and	r24, r24
    11be:	52 f0       	brmi	.+20     	; 0x11d4 <__fp_round+0x20>
    11c0:	bb 0f       	add	r27, r27
    11c2:	40 f4       	brcc	.+16     	; 0x11d4 <__fp_round+0x20>
    11c4:	bf 2b       	or	r27, r31
    11c6:	11 f4       	brne	.+4      	; 0x11cc <__fp_round+0x18>
    11c8:	60 ff       	sbrs	r22, 0
    11ca:	04 c0       	rjmp	.+8      	; 0x11d4 <__fp_round+0x20>
    11cc:	6f 5f       	subi	r22, 0xFF	; 255
    11ce:	7f 4f       	sbci	r23, 0xFF	; 255
    11d0:	8f 4f       	sbci	r24, 0xFF	; 255
    11d2:	9f 4f       	sbci	r25, 0xFF	; 255
    11d4:	08 95       	ret

000011d6 <__fp_split3>:
    11d6:	57 fd       	sbrc	r21, 7
    11d8:	90 58       	subi	r25, 0x80	; 128
    11da:	44 0f       	add	r20, r20
    11dc:	55 1f       	adc	r21, r21
    11de:	59 f0       	breq	.+22     	; 0x11f6 <__fp_splitA+0x10>
    11e0:	5f 3f       	cpi	r21, 0xFF	; 255
    11e2:	71 f0       	breq	.+28     	; 0x1200 <__fp_splitA+0x1a>
    11e4:	47 95       	ror	r20

000011e6 <__fp_splitA>:
    11e6:	88 0f       	add	r24, r24
    11e8:	97 fb       	bst	r25, 7
    11ea:	99 1f       	adc	r25, r25
    11ec:	61 f0       	breq	.+24     	; 0x1206 <__fp_splitA+0x20>
    11ee:	9f 3f       	cpi	r25, 0xFF	; 255
    11f0:	79 f0       	breq	.+30     	; 0x1210 <__fp_splitA+0x2a>
    11f2:	87 95       	ror	r24
    11f4:	08 95       	ret
    11f6:	12 16       	cp	r1, r18
    11f8:	13 06       	cpc	r1, r19
    11fa:	14 06       	cpc	r1, r20
    11fc:	55 1f       	adc	r21, r21
    11fe:	f2 cf       	rjmp	.-28     	; 0x11e4 <__fp_split3+0xe>
    1200:	46 95       	lsr	r20
    1202:	f1 df       	rcall	.-30     	; 0x11e6 <__fp_splitA>
    1204:	08 c0       	rjmp	.+16     	; 0x1216 <__fp_splitA+0x30>
    1206:	16 16       	cp	r1, r22
    1208:	17 06       	cpc	r1, r23
    120a:	18 06       	cpc	r1, r24
    120c:	99 1f       	adc	r25, r25
    120e:	f1 cf       	rjmp	.-30     	; 0x11f2 <__fp_splitA+0xc>
    1210:	86 95       	lsr	r24
    1212:	71 05       	cpc	r23, r1
    1214:	61 05       	cpc	r22, r1
    1216:	08 94       	sec
    1218:	08 95       	ret

0000121a <__fp_zero>:
    121a:	e8 94       	clt

0000121c <__fp_szero>:
    121c:	bb 27       	eor	r27, r27
    121e:	66 27       	eor	r22, r22
    1220:	77 27       	eor	r23, r23
    1222:	cb 01       	movw	r24, r22
    1224:	97 f9       	bld	r25, 7
    1226:	08 95       	ret

00001228 <__mulsf3>:
    1228:	0e 94 27 09 	call	0x124e	; 0x124e <__mulsf3x>
    122c:	0c 94 da 08 	jmp	0x11b4	; 0x11b4 <__fp_round>
    1230:	0e 94 cc 08 	call	0x1198	; 0x1198 <__fp_pscA>
    1234:	38 f0       	brcs	.+14     	; 0x1244 <__mulsf3+0x1c>
    1236:	0e 94 d3 08 	call	0x11a6	; 0x11a6 <__fp_pscB>
    123a:	20 f0       	brcs	.+8      	; 0x1244 <__mulsf3+0x1c>
    123c:	95 23       	and	r25, r21
    123e:	11 f0       	breq	.+4      	; 0x1244 <__mulsf3+0x1c>
    1240:	0c 94 c3 08 	jmp	0x1186	; 0x1186 <__fp_inf>
    1244:	0c 94 c9 08 	jmp	0x1192	; 0x1192 <__fp_nan>
    1248:	11 24       	eor	r1, r1
    124a:	0c 94 0e 09 	jmp	0x121c	; 0x121c <__fp_szero>

0000124e <__mulsf3x>:
    124e:	0e 94 eb 08 	call	0x11d6	; 0x11d6 <__fp_split3>
    1252:	70 f3       	brcs	.-36     	; 0x1230 <__mulsf3+0x8>

00001254 <__mulsf3_pse>:
    1254:	95 9f       	mul	r25, r21
    1256:	c1 f3       	breq	.-16     	; 0x1248 <__mulsf3+0x20>
    1258:	95 0f       	add	r25, r21
    125a:	50 e0       	ldi	r21, 0x00	; 0
    125c:	55 1f       	adc	r21, r21
    125e:	62 9f       	mul	r22, r18
    1260:	f0 01       	movw	r30, r0
    1262:	72 9f       	mul	r23, r18
    1264:	bb 27       	eor	r27, r27
    1266:	f0 0d       	add	r31, r0
    1268:	b1 1d       	adc	r27, r1
    126a:	63 9f       	mul	r22, r19
    126c:	aa 27       	eor	r26, r26
    126e:	f0 0d       	add	r31, r0
    1270:	b1 1d       	adc	r27, r1
    1272:	aa 1f       	adc	r26, r26
    1274:	64 9f       	mul	r22, r20
    1276:	66 27       	eor	r22, r22
    1278:	b0 0d       	add	r27, r0
    127a:	a1 1d       	adc	r26, r1
    127c:	66 1f       	adc	r22, r22
    127e:	82 9f       	mul	r24, r18
    1280:	22 27       	eor	r18, r18
    1282:	b0 0d       	add	r27, r0
    1284:	a1 1d       	adc	r26, r1
    1286:	62 1f       	adc	r22, r18
    1288:	73 9f       	mul	r23, r19
    128a:	b0 0d       	add	r27, r0
    128c:	a1 1d       	adc	r26, r1
    128e:	62 1f       	adc	r22, r18
    1290:	83 9f       	mul	r24, r19
    1292:	a0 0d       	add	r26, r0
    1294:	61 1d       	adc	r22, r1
    1296:	22 1f       	adc	r18, r18
    1298:	74 9f       	mul	r23, r20
    129a:	33 27       	eor	r19, r19
    129c:	a0 0d       	add	r26, r0
    129e:	61 1d       	adc	r22, r1
    12a0:	23 1f       	adc	r18, r19
    12a2:	84 9f       	mul	r24, r20
    12a4:	60 0d       	add	r22, r0
    12a6:	21 1d       	adc	r18, r1
    12a8:	82 2f       	mov	r24, r18
    12aa:	76 2f       	mov	r23, r22
    12ac:	6a 2f       	mov	r22, r26
    12ae:	11 24       	eor	r1, r1
    12b0:	9f 57       	subi	r25, 0x7F	; 127
    12b2:	50 40       	sbci	r21, 0x00	; 0
    12b4:	9a f0       	brmi	.+38     	; 0x12dc <__mulsf3_pse+0x88>
    12b6:	f1 f0       	breq	.+60     	; 0x12f4 <__mulsf3_pse+0xa0>
    12b8:	88 23       	and	r24, r24
    12ba:	4a f0       	brmi	.+18     	; 0x12ce <__mulsf3_pse+0x7a>
    12bc:	ee 0f       	add	r30, r30
    12be:	ff 1f       	adc	r31, r31
    12c0:	bb 1f       	adc	r27, r27
    12c2:	66 1f       	adc	r22, r22
    12c4:	77 1f       	adc	r23, r23
    12c6:	88 1f       	adc	r24, r24
    12c8:	91 50       	subi	r25, 0x01	; 1
    12ca:	50 40       	sbci	r21, 0x00	; 0
    12cc:	a9 f7       	brne	.-22     	; 0x12b8 <__mulsf3_pse+0x64>
    12ce:	9e 3f       	cpi	r25, 0xFE	; 254
    12d0:	51 05       	cpc	r21, r1
    12d2:	80 f0       	brcs	.+32     	; 0x12f4 <__mulsf3_pse+0xa0>
    12d4:	0c 94 c3 08 	jmp	0x1186	; 0x1186 <__fp_inf>
    12d8:	0c 94 0e 09 	jmp	0x121c	; 0x121c <__fp_szero>
    12dc:	5f 3f       	cpi	r21, 0xFF	; 255
    12de:	e4 f3       	brlt	.-8      	; 0x12d8 <__mulsf3_pse+0x84>
    12e0:	98 3e       	cpi	r25, 0xE8	; 232
    12e2:	d4 f3       	brlt	.-12     	; 0x12d8 <__mulsf3_pse+0x84>
    12e4:	86 95       	lsr	r24
    12e6:	77 95       	ror	r23
    12e8:	67 95       	ror	r22
    12ea:	b7 95       	ror	r27
    12ec:	f7 95       	ror	r31
    12ee:	e7 95       	ror	r30
    12f0:	9f 5f       	subi	r25, 0xFF	; 255
    12f2:	c1 f7       	brne	.-16     	; 0x12e4 <__mulsf3_pse+0x90>
    12f4:	fe 2b       	or	r31, r30
    12f6:	88 0f       	add	r24, r24
    12f8:	91 1d       	adc	r25, r1
    12fa:	96 95       	lsr	r25
    12fc:	87 95       	ror	r24
    12fe:	97 f9       	bld	r25, 7
    1300:	08 95       	ret
    1302:	19 f4       	brne	.+6      	; 0x130a <__mulsf3_pse+0xb6>
    1304:	16 f4       	brtc	.+4      	; 0x130a <__mulsf3_pse+0xb6>
    1306:	0c 94 c9 08 	jmp	0x1192	; 0x1192 <__fp_nan>
    130a:	0c 94 c7 09 	jmp	0x138e	; 0x138e <__fp_mpack>

0000130e <sqrt>:
    130e:	0e 94 f3 08 	call	0x11e6	; 0x11e6 <__fp_splitA>
    1312:	b8 f3       	brcs	.-18     	; 0x1302 <__mulsf3_pse+0xae>
    1314:	99 23       	and	r25, r25
    1316:	c9 f3       	breq	.-14     	; 0x130a <__mulsf3_pse+0xb6>
    1318:	b6 f3       	brts	.-20     	; 0x1306 <__mulsf3_pse+0xb2>
    131a:	9f 57       	subi	r25, 0x7F	; 127
    131c:	55 0b       	sbc	r21, r21
    131e:	87 ff       	sbrs	r24, 7
    1320:	0e 94 d5 09 	call	0x13aa	; 0x13aa <__fp_norm2>
    1324:	00 24       	eor	r0, r0
    1326:	a0 e6       	ldi	r26, 0x60	; 96
    1328:	40 ea       	ldi	r20, 0xA0	; 160
    132a:	90 01       	movw	r18, r0
    132c:	80 58       	subi	r24, 0x80	; 128
    132e:	56 95       	lsr	r21
    1330:	97 95       	ror	r25
    1332:	28 f4       	brcc	.+10     	; 0x133e <sqrt+0x30>
    1334:	80 5c       	subi	r24, 0xC0	; 192
    1336:	66 0f       	add	r22, r22
    1338:	77 1f       	adc	r23, r23
    133a:	88 1f       	adc	r24, r24
    133c:	20 f0       	brcs	.+8      	; 0x1346 <sqrt+0x38>
    133e:	26 17       	cp	r18, r22
    1340:	37 07       	cpc	r19, r23
    1342:	48 07       	cpc	r20, r24
    1344:	30 f4       	brcc	.+12     	; 0x1352 <sqrt+0x44>
    1346:	62 1b       	sub	r22, r18
    1348:	73 0b       	sbc	r23, r19
    134a:	84 0b       	sbc	r24, r20
    134c:	20 29       	or	r18, r0
    134e:	31 29       	or	r19, r1
    1350:	4a 2b       	or	r20, r26
    1352:	a6 95       	lsr	r26
    1354:	17 94       	ror	r1
    1356:	07 94       	ror	r0
    1358:	20 25       	eor	r18, r0
    135a:	31 25       	eor	r19, r1
    135c:	4a 27       	eor	r20, r26
    135e:	58 f7       	brcc	.-42     	; 0x1336 <sqrt+0x28>
    1360:	66 0f       	add	r22, r22
    1362:	77 1f       	adc	r23, r23
    1364:	88 1f       	adc	r24, r24
    1366:	20 f0       	brcs	.+8      	; 0x1370 <sqrt+0x62>
    1368:	26 17       	cp	r18, r22
    136a:	37 07       	cpc	r19, r23
    136c:	48 07       	cpc	r20, r24
    136e:	30 f4       	brcc	.+12     	; 0x137c <sqrt+0x6e>
    1370:	62 0b       	sbc	r22, r18
    1372:	73 0b       	sbc	r23, r19
    1374:	84 0b       	sbc	r24, r20
    1376:	20 0d       	add	r18, r0
    1378:	31 1d       	adc	r19, r1
    137a:	41 1d       	adc	r20, r1
    137c:	a0 95       	com	r26
    137e:	81 f7       	brne	.-32     	; 0x1360 <sqrt+0x52>
    1380:	b9 01       	movw	r22, r18
    1382:	84 2f       	mov	r24, r20
    1384:	91 58       	subi	r25, 0x81	; 129
    1386:	88 0f       	add	r24, r24
    1388:	96 95       	lsr	r25
    138a:	87 95       	ror	r24
    138c:	08 95       	ret

0000138e <__fp_mpack>:
    138e:	9f 3f       	cpi	r25, 0xFF	; 255
    1390:	31 f0       	breq	.+12     	; 0x139e <__fp_mpack_finite+0xc>

00001392 <__fp_mpack_finite>:
    1392:	91 50       	subi	r25, 0x01	; 1
    1394:	20 f4       	brcc	.+8      	; 0x139e <__fp_mpack_finite+0xc>
    1396:	87 95       	ror	r24
    1398:	77 95       	ror	r23
    139a:	67 95       	ror	r22
    139c:	b7 95       	ror	r27
    139e:	88 0f       	add	r24, r24
    13a0:	91 1d       	adc	r25, r1
    13a2:	96 95       	lsr	r25
    13a4:	87 95       	ror	r24
    13a6:	97 f9       	bld	r25, 7
    13a8:	08 95       	ret

000013aa <__fp_norm2>:
    13aa:	91 50       	subi	r25, 0x01	; 1
    13ac:	50 40       	sbci	r21, 0x00	; 0
    13ae:	66 0f       	add	r22, r22
    13b0:	77 1f       	adc	r23, r23
    13b2:	88 1f       	adc	r24, r24
    13b4:	d2 f7       	brpl	.-12     	; 0x13aa <__fp_norm2>
    13b6:	08 95       	ret

000013b8 <__itoa_ncheck>:
    13b8:	bb 27       	eor	r27, r27
    13ba:	4a 30       	cpi	r20, 0x0A	; 10
    13bc:	31 f4       	brne	.+12     	; 0x13ca <__itoa_ncheck+0x12>
    13be:	99 23       	and	r25, r25
    13c0:	22 f4       	brpl	.+8      	; 0x13ca <__itoa_ncheck+0x12>
    13c2:	bd e2       	ldi	r27, 0x2D	; 45
    13c4:	90 95       	com	r25
    13c6:	81 95       	neg	r24
    13c8:	9f 4f       	sbci	r25, 0xFF	; 255
    13ca:	0c 94 e8 09 	jmp	0x13d0	; 0x13d0 <__utoa_common>

000013ce <__utoa_ncheck>:
    13ce:	bb 27       	eor	r27, r27

000013d0 <__utoa_common>:
    13d0:	fb 01       	movw	r30, r22
    13d2:	55 27       	eor	r21, r21
    13d4:	aa 27       	eor	r26, r26
    13d6:	88 0f       	add	r24, r24
    13d8:	99 1f       	adc	r25, r25
    13da:	aa 1f       	adc	r26, r26
    13dc:	a4 17       	cp	r26, r20
    13de:	10 f0       	brcs	.+4      	; 0x13e4 <__utoa_common+0x14>
    13e0:	a4 1b       	sub	r26, r20
    13e2:	83 95       	inc	r24
    13e4:	50 51       	subi	r21, 0x10	; 16
    13e6:	b9 f7       	brne	.-18     	; 0x13d6 <__utoa_common+0x6>
    13e8:	a0 5d       	subi	r26, 0xD0	; 208
    13ea:	aa 33       	cpi	r26, 0x3A	; 58
    13ec:	08 f0       	brcs	.+2      	; 0x13f0 <__utoa_common+0x20>
    13ee:	a9 5d       	subi	r26, 0xD9	; 217
    13f0:	a1 93       	st	Z+, r26
    13f2:	00 97       	sbiw	r24, 0x00	; 0
    13f4:	79 f7       	brne	.-34     	; 0x13d4 <__utoa_common+0x4>
    13f6:	b1 11       	cpse	r27, r1
    13f8:	b1 93       	st	Z+, r27
    13fa:	11 92       	st	Z+, r1
    13fc:	cb 01       	movw	r24, r22
    13fe:	0c 94 01 0a 	jmp	0x1402	; 0x1402 <strrev>

00001402 <strrev>:
    1402:	dc 01       	movw	r26, r24
    1404:	fc 01       	movw	r30, r24
    1406:	67 2f       	mov	r22, r23
    1408:	71 91       	ld	r23, Z+
    140a:	77 23       	and	r23, r23
    140c:	e1 f7       	brne	.-8      	; 0x1406 <strrev+0x4>
    140e:	32 97       	sbiw	r30, 0x02	; 2
    1410:	04 c0       	rjmp	.+8      	; 0x141a <strrev+0x18>
    1412:	7c 91       	ld	r23, X
    1414:	6d 93       	st	X+, r22
    1416:	70 83       	st	Z, r23
    1418:	62 91       	ld	r22, -Z
    141a:	ae 17       	cp	r26, r30
    141c:	bf 07       	cpc	r27, r31
    141e:	c8 f3       	brcs	.-14     	; 0x1412 <strrev+0x10>
    1420:	08 95       	ret

00001422 <_exit>:
    1422:	f8 94       	cli

00001424 <__stop_program>:
    1424:	ff cf       	rjmp	.-2      	; 0x1424 <__stop_program>
