decoder
decode_pipe
pipelinedregs
muxa_ctl_reg_clr_cls
rf_stage
mips_core
mem_module
ext_ctl_reg_clr_cls
ext
alu_func_reg_clr_cls
mips_sys
muldiv_ff
mips_alu
shifter_tak
r32_reg_clr_cls
alu
muxb_ctl_reg_clr_cls
exec_stage
alu_muxb
alu_muxa
fwd_mux
mips_core/wire_BUS5832
mips_core/inst_decoder_pipe
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
muxa_ctl_reg_clr_cls/always_1/if_1/if_1
muxa_ctl_reg_clr_cls/always_1
muxa_ctl_reg_clr_cls/input_muxa_ctl_i
muxa_ctl_reg_clr_cls/always_1/if_1
decoder/always_1/block_1/case_1/block_10
decoder/always_1/block_1/case_1/block_10/stmt_1
alu/input_b
mips_core/wire_BUS5840
decoder/always_1/block_1/case_1/block_1/case_1/block_1
decode_pipe/wire_BUS2094
decode_pipe/inst_idecoder
decode_pipe/inst_pipereg
mips_sys/inst_i_mips_core
mips_sys/wire_zz_addr_o
muldiv_ff/assign_2_res
mips_core/input_zz_ins_i
mips_sys/input_zz_ins_i
alu/always_1/block_1/case_1/stmt_3
decoder/always_1/block_1/case_1
decoder/always_1/block_1
decoder/always_1
decoder/reg_ext_ctl
decoder/always_1/block_1/case_1/block_1/case_1/block_22
decoder/always_1/block_1/case_1/block_1/case_1
decoder/always_1/block_1/case_1/block_1
pipelinedregs/input_muxa_ctl_i
pipelinedregs/input_ext_ctl_i
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
mips_core/wire_cop_addr_o
mips_core/wire_zz_addr_o
alu_muxb/always_1/case_1/stmt_2
alu_muxa/input_ctl
decode_pipe/input_ins_i
decoder/input_ins_i
exec_stage/input_fw_alu
alu/always_1/block_1/case_1/stmt_4
shifter_tak/always_1/case_1/stmt_1
ext_ctl_reg_clr_cls/input_ext_ctl_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ext_ctl_reg_clr_cls/input_clr
decoder/always_1/block_1/case_1/block_1/case_1/block_22/stmt_7
decoder/always_1/block_1/case_1/block_1/case_1/block_22/stmt_6
muxa_ctl_reg_clr_cls/input_cls
exec_stage/inst_dmem_fw_mux
exec_stage/wire_dmem_data_ur_o
mips_core/inst_iRF_stage
mips_core/wire_BUS117
decode_pipe/wire_BUS2072
ext/always_1/case_1/stmt_1
alu_muxb/always_1/case_1/stmt_1
alu_muxb/input_rt
mips_core/inst_ext_reg
mips_core/wire_BUS7231
ext_ctl_reg_clr_cls/input_cls
r32_reg_clr_cls/input_cls
mips_core/inst_MEM_CTL
mem_module/wire_Zz_addr
mem_module/wire_dmem_addr_s
mips_core/inst_alu_pass0
mips_alu/input_b
mem_module/input_dmem_addr_i
mem_module/assign_3_dmem_addr_s
mem_module/assign_4_Zz_addr
exec_stage/input_ext_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1
ext/input_ctl
ext_ctl_reg_clr_cls/always_1/if_1
ext_ctl_reg_clr_cls/always_1
mips_core/wire_BUS7219
ext_ctl_reg_clr_cls/reg_ext_ctl_o
decode_pipe/wire_BUS2086
rf_stage/wire_ext_o
rf_stage/inst_i_ext
rf_stage/input_ext_ctl_i
pipelinedregs/input_muxb_ctl_i
decoder/reg_muxb_ctl
pipelinedregs/inst_U14
pipelinedregs/wire_muxb_ctl_o
muxb_ctl_reg_clr_cls/input_muxb_ctl_i
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
muxb_ctl_reg_clr_cls/always_1/if_1
alu_muxb/input_ctl
decode_pipe/wire_muxb_ctl_o
exec_stage/input_muxb_ctl_i
decoder/reg_muxa_ctl
exec_stage/input_muxa_ctl_i
exec_stage/wire_BUS476
exec_stage/inst_i_alu_muxa
alu_muxa/always_1/block_1/case_1/stmt_1
alu/input_a
alu_muxb/input_ext
alu_muxa/input_fw_alu
decode_pipe/wire_ext_ctl_o
decode_pipe/wire_muxa_ctl_o
pipelinedregs/wire_muxa_ctl_o
pipelinedregs/inst_U17
ext/always_1/case_1
ext/always_1
ext/reg_res
pipelinedregs/wire_ext_ctl
pipelinedregs/inst_U4
pipelinedregs/wire_alu_func_o
pipelinedregs/wire_BUS5674
pipelinedregs/inst_U26
mips_core/wire_BUS6275
pipelinedregs/inst_U16
decode_pipe/wire_alu_func_o
alu_func_reg_clr_cls/input_alu_func_i
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
decode_pipe/wire_BUS2040
decoder/reg_alu_func
pipelinedregs/input_alu_func_i
mips_alu/input_ctl
exec_stage/input_alu_func
alu_func_reg_clr_cls/always_1
alu_func_reg_clr_cls/reg_alu_func_o
alu_func_reg_clr_cls/always_1/if_1/if_1
alu_func_reg_clr_cls/always_1/if_1
muxb_ctl_reg_clr_cls/always_1/if_1/if_1
pipelinedregs/inst_U1
pipelinedregs/wire_BUS5483
mips_alu/inst_muldiv_ff
mips_alu/wire_mul_div_c
muxb_ctl_reg_clr_cls/always_1
muxb_ctl_reg_clr_cls/reg_muxb_ctl_o
pipelinedregs/inst_U7
pipelinedregs/wire_BUS5008
alu_muxa/always_1/block_1
alu_muxa/always_1/block_1/case_1
alu_muxa/always_1
alu_muxa/reg_a_o
mips_alu/input_a
fwd_mux/always_1/case_1/stmt_1
fwd_mux/input_fw_alu
fwd_mux/always_1/case_1
fwd_mux/always_1
fwd_mux/reg_dout
mips_core/inst_iexec_stage
mips_core/wire_BUS9589
muxa_ctl_reg_clr_cls/reg_muxa_ctl_o
mips_alu/wire_alu_c
mips_alu/inst_mips_alu
mips_alu/inst_mips_shifter
mips_alu/wire_shift_c
r32_reg_clr_cls/input_r32_i
alu/always_1/block_1/case_1
alu/always_1
alu/always_1/block_1
alu/reg_alu_out
muldiv_ff/wire_res
alu/input_alu_func
shifter_tak/reg_shift_out
shifter_tak/always_1/case_1
shifter_tak/always_1
alu_muxb/always_1
alu_muxb/always_1/case_1
alu_muxb/reg_b_o
exec_stage/inst_i_alu_muxb
exec_stage/wire_BUS468
r32_reg_clr_cls/always_1/if_1/if_1
r32_reg_clr_cls/always_1/if_1
r32_reg_clr_cls/reg_r32_o
r32_reg_clr_cls/always_1
exec_stage/inst_MIPS_alu
exec_stage/wire_alu_ur_o
mips_alu/wire_c
mips_alu/assign_1_c
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1
alu/always_1/block_1/case_1/stmt_4/expr_1
alu/always_1/block_1/case_1/stmt_4/expr_1/expr_1
alu/always_1/block_1/case_1/stmt_4/expr_1/expr_1/expr_1
mips_alu/assign_1_c/expr_1/expr_1
muldiv_ff/assign_2_res/expr_1
r32_reg_clr_cls/always_1/if_1/if_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
ext/always_1/case_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
alu_muxa/always_1/block_1/case_1/cond
pipelinedregs/inst_U7/expr_1
pipelinedregs/inst_U4/expr_1
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/cond
alu_muxb/always_1/case_1/cond
muldiv_ff/assign_2_res/expr_1/expr_2
mips_alu/assign_1_c/expr_1
alu/always_1/block_1/case_1/cond
alu/always_1/block_1/case_1/stmt_3/expr_1
mips_sys/constraint_zz_addr_o
