# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Task_2.srcs/sources_1/new/nandsrc.vhd" \
"../../../../Task_2.srcs/sim_1/new/nandtest.vhd" \

# Do not sort compile order
nosort
