{
  "module_name": "dcn10_hw_sequencer.h",
  "hash_id": "ca90f20382de4c34a942040eaee2d45c7859fd9b56501a6ef589e1e30011b774",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.h",
  "human_readable_source": " \n\n#ifndef __DC_HWSS_DCN10_H__\n#define __DC_HWSS_DCN10_H__\n\n#include \"core_types.h\"\n#include \"hw_sequencer_private.h\"\n\nstruct dc;\n\nvoid dcn10_hw_sequencer_construct(struct dc *dc);\n\nint dcn10_get_vupdate_offset_from_vsync(struct pipe_ctx *pipe_ctx);\nvoid dcn10_calc_vupdate_position(\n\t\tstruct dc *dc,\n\t\tstruct pipe_ctx *pipe_ctx,\n\t\tuint32_t *start_line,\n\t\tuint32_t *end_line);\nvoid dcn10_setup_vupdate_interrupt(struct dc *dc, struct pipe_ctx *pipe_ctx);\nenum dc_status dcn10_enable_stream_timing(\n\t\tstruct pipe_ctx *pipe_ctx,\n\t\tstruct dc_state *context,\n\t\tstruct dc *dc);\nvoid dcn10_optimize_bandwidth(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context);\nvoid dcn10_prepare_bandwidth(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context);\nvoid dcn10_pipe_control_lock(\n\tstruct dc *dc,\n\tstruct pipe_ctx *pipe,\n\tbool lock);\nvoid dcn10_cursor_lock(struct dc *dc, struct pipe_ctx *pipe, bool lock);\nvoid dcn10_blank_pixel_data(\n\t\tstruct dc *dc,\n\t\tstruct pipe_ctx *pipe_ctx,\n\t\tbool blank);\nvoid dcn10_unblank_stream(struct pipe_ctx *pipe_ctx,\n\t\tstruct dc_link_settings *link_settings);\nvoid dcn10_program_output_csc(struct dc *dc,\n\t\tstruct pipe_ctx *pipe_ctx,\n\t\tenum dc_color_space colorspace,\n\t\tuint16_t *matrix,\n\t\tint opp_id);\nbool dcn10_set_output_transfer_func(struct dc *dc, struct pipe_ctx *pipe_ctx,\n\t\t\t\tconst struct dc_stream_state *stream);\nbool dcn10_set_input_transfer_func(struct dc *dc, struct pipe_ctx *pipe_ctx,\n\t\t\tconst struct dc_plane_state *plane_state);\nvoid dcn10_update_plane_addr(const struct dc *dc, struct pipe_ctx *pipe_ctx);\nvoid dcn10_update_mpcc(struct dc *dc, struct pipe_ctx *pipe_ctx);\nvoid dcn10_reset_hw_ctx_wrap(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context);\nvoid dcn10_disable_plane(struct dc *dc, struct pipe_ctx *pipe_ctx);\nvoid dcn10_lock_all_pipes(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context,\n\t\tbool lock);\nvoid dcn10_post_unlock_program_front_end(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context);\nvoid dcn10_hubp_pg_control(\n\t\tstruct dce_hwseq *hws,\n\t\tunsigned int hubp_inst,\n\t\tbool power_on);\nvoid dcn10_dpp_pg_control(\n\t\tstruct dce_hwseq *hws,\n\t\tunsigned int dpp_inst,\n\t\tbool power_on);\nvoid dcn10_enable_power_gating_plane(\n\tstruct dce_hwseq *hws,\n\tbool enable);\nvoid dcn10_plane_atomic_disable(struct dc *dc, struct pipe_ctx *pipe_ctx);\nvoid dcn10_disable_vga(\n\tstruct dce_hwseq *hws);\nvoid dcn10_program_pipe(\n\t\tstruct dc *dc,\n\t\tstruct pipe_ctx *pipe_ctx,\n\t\tstruct dc_state *context);\nvoid dcn10_program_gamut_remap(struct pipe_ctx *pipe_ctx);\nvoid dcn10_init_hw(struct dc *dc);\nvoid dcn10_init_pipes(struct dc *dc, struct dc_state *context);\nvoid dcn10_power_down_on_boot(struct dc *dc);\nenum dc_status dce110_apply_ctx_to_hw(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context);\nvoid dcn10_plane_atomic_disconnect(struct dc *dc, struct pipe_ctx *pipe_ctx);\nvoid dcn10_update_dchub(struct dce_hwseq *hws, struct dchub_init_data *dh_data);\nvoid dcn10_update_pending_status(struct pipe_ctx *pipe_ctx);\nvoid dce110_power_down(struct dc *dc);\nvoid dce110_enable_accelerated_mode(struct dc *dc, struct dc_state *context);\nvoid dcn10_enable_timing_synchronization(\n\t\tstruct dc *dc,\n\t\tint group_index,\n\t\tint group_size,\n\t\tstruct pipe_ctx *grouped_pipes[]);\nvoid dcn10_enable_vblanks_synchronization(\n\t\tstruct dc *dc,\n\t\tint group_index,\n\t\tint group_size,\n\t\tstruct pipe_ctx *grouped_pipes[]);\nvoid dcn10_enable_per_frame_crtc_position_reset(\n\t\tstruct dc *dc,\n\t\tint group_size,\n\t\tstruct pipe_ctx *grouped_pipes[]);\nvoid dce110_update_info_frame(struct pipe_ctx *pipe_ctx);\nvoid dcn10_send_immediate_sdp_message(struct pipe_ctx *pipe_ctx,\n\t\tconst uint8_t *custom_sdp_message,\n\t\tunsigned int sdp_message_size);\nvoid dce110_blank_stream(struct pipe_ctx *pipe_ctx);\nvoid dce110_enable_audio_stream(struct pipe_ctx *pipe_ctx);\nvoid dce110_disable_audio_stream(struct pipe_ctx *pipe_ctx);\nbool dcn10_dummy_display_power_gating(\n\t\tstruct dc *dc,\n\t\tuint8_t controller_id,\n\t\tstruct dc_bios *dcb,\n\t\tenum pipe_gating_control power_gating);\nvoid dcn10_set_drr(struct pipe_ctx **pipe_ctx,\n\t\tint num_pipes, struct dc_crtc_timing_adjust adjust);\nvoid dcn10_get_position(struct pipe_ctx **pipe_ctx,\n\t\tint num_pipes,\n\t\tstruct crtc_position *position);\nvoid dcn10_set_static_screen_control(struct pipe_ctx **pipe_ctx,\n\t\tint num_pipes, const struct dc_static_screen_params *params);\nvoid dcn10_setup_stereo(struct pipe_ctx *pipe_ctx, struct dc *dc);\nvoid dce110_set_avmute(struct pipe_ctx *pipe_ctx, bool enable);\nvoid dcn10_log_hw_state(struct dc *dc,\n\t\tstruct dc_log_buffer_ctx *log_ctx);\nvoid dcn10_get_hw_state(struct dc *dc,\n\t\tchar *pBuf,\n\t\tunsigned int bufSize,\n\t\tunsigned int mask);\nvoid dcn10_clear_status_bits(struct dc *dc, unsigned int mask);\nvoid dcn10_wait_for_mpcc_disconnect(\n\t\tstruct dc *dc,\n\t\tstruct resource_pool *res_pool,\n\t\tstruct pipe_ctx *pipe_ctx);\nvoid dce110_edp_backlight_control(\n\t\tstruct dc_link *link,\n\t\tbool enable);\nvoid dce110_edp_wait_for_T12(\n\t\tstruct dc_link *link);\nvoid dce110_edp_power_control(\n\t\tstruct dc_link *link,\n\t\tbool power_up);\nvoid dce110_edp_wait_for_hpd_ready(\n\t\tstruct dc_link *link,\n\t\tbool power_up);\nvoid dcn10_set_cursor_position(struct pipe_ctx *pipe_ctx);\nvoid dcn10_set_cursor_attribute(struct pipe_ctx *pipe_ctx);\nvoid dcn10_set_cursor_sdr_white_level(struct pipe_ctx *pipe_ctx);\nvoid dcn10_setup_periodic_interrupt(\n\t\tstruct dc *dc,\n\t\tstruct pipe_ctx *pipe_ctx);\nenum dc_status dcn10_set_clock(struct dc *dc,\n\t\tenum dc_clock_type clock_type,\n\t\tuint32_t clk_khz,\n\t\tuint32_t stepping);\nvoid dcn10_get_clock(struct dc *dc,\n\t\tenum dc_clock_type clock_type,\n\t\tstruct dc_clock_config *clock_cfg);\nbool dcn10_did_underflow_occur(struct dc *dc, struct pipe_ctx *pipe_ctx);\nvoid dcn10_bios_golden_init(struct dc *dc);\nvoid dcn10_plane_atomic_power_down(struct dc *dc,\n\t\tstruct dpp *dpp,\n\t\tstruct hubp *hubp);\nbool dcn10_disconnect_pipes(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context);\n\nvoid dcn10_wait_for_pending_cleared(struct dc *dc,\n\t\tstruct dc_state *context);\nvoid dcn10_set_hdr_multiplier(struct pipe_ctx *pipe_ctx);\nvoid dcn10_verify_allow_pstate_change_high(struct dc *dc);\n\nvoid dcn10_get_dcc_en_bits(struct dc *dc, int *dcc_en_bits);\n\nvoid dcn10_update_visual_confirm_color(\n\t\tstruct dc *dc,\n\t\tstruct pipe_ctx *pipe_ctx,\n\t\tint mpcc_id);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}