// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
// Date        : Tue Dec 17 22:10:38 2019
// Host        : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_network_0_1_sim_netlist.v
// Design      : design_1_network_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix
   (ADDRARDADDR,
    \ap_CS_fsm_reg[6]_0 ,
    tmp_98_cast_fu_288_p1,
    \tmp1_reg_417_reg[9]_0 ,
    D,
    \ap_CS_fsm_reg[4]_0 ,
    d0,
    output_r_d0,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[32] ,
    WEA,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[3]_0 ,
    input_r_ce0,
    output_r_ce0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    output_r_address0,
    input_r_address0,
    ram_reg_0_13,
    Q,
    ram_reg_0_14,
    ram_reg_0_15,
    grp_depthwise_conv2d_fix_fu_435_ap_start_reg,
    ram_reg_1,
    ram_reg_6,
    input_data_V_data_V_0_sel,
    ram_reg_6_0,
    ram_reg_1_0,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6_1,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    ram_reg_0_26,
    ram_reg_0_27,
    ram_reg_0_28,
    ram_reg_0_29,
    ram_reg_0_30,
    ram_reg_0_31,
    ram_reg_0_32,
    ram_reg_0_33,
    ram_reg_0_34,
    ram_reg_0_35,
    ram_reg_0_36,
    ram_reg_0_37,
    ram_reg_0_38,
    ram_reg_0_39,
    ram_reg_0_40,
    ram_reg_0_41,
    ram_reg_0_42,
    ram_reg_0_43,
    q0,
    input_data_V_data_V_0_sel0,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_2_2,
    ap_rst_n_inv,
    ap_clk);
  output [0:0]ADDRARDADDR;
  output [8:0]\ap_CS_fsm_reg[6]_0 ;
  output [1:0]tmp_98_cast_fu_288_p1;
  output [8:0]\tmp1_reg_417_reg[9]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[4]_0 ;
  output [5:0]d0;
  output [9:0]output_r_d0;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[32] ;
  output [1:0]WEA;
  output [1:0]\ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output input_r_ce0;
  output output_r_ce0;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input [9:0]output_r_address0;
  input [9:0]input_r_address0;
  input ram_reg_0_13;
  input [4:0]Q;
  input [1:0]ram_reg_0_14;
  input [1:0]ram_reg_0_15;
  input grp_depthwise_conv2d_fix_fu_435_ap_start_reg;
  input ram_reg_1;
  input [5:0]ram_reg_6;
  input input_data_V_data_V_0_sel;
  input [5:0]ram_reg_6_0;
  input ram_reg_1_0;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6_1;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_21;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_0_25;
  input ram_reg_0_26;
  input ram_reg_0_27;
  input ram_reg_0_28;
  input ram_reg_0_29;
  input ram_reg_0_30;
  input ram_reg_0_31;
  input ram_reg_0_32;
  input ram_reg_0_33;
  input ram_reg_0_34;
  input ram_reg_0_35;
  input ram_reg_0_36;
  input ram_reg_0_37;
  input ram_reg_0_38;
  input ram_reg_0_39;
  input ram_reg_0_40;
  input ram_reg_0_41;
  input ram_reg_0_42;
  input ram_reg_0_43;
  input [15:0]q0;
  input input_data_V_data_V_0_sel0;
  input ram_reg_2_0;
  input [0:0]ram_reg_2_1;
  input ram_reg_2_2;
  input ap_rst_n_inv;
  input ap_clk;

  wire [0:0]ADDRARDADDR;
  wire [1:0]D;
  wire [4:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm[1]_i_2__1_n_4 ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[32] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire [1:0]\ap_CS_fsm_reg[4]_1 ;
  wire [8:0]\ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [5:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire buffer6_reg_109;
  wire buffer6_reg_1090;
  wire buffer_1_reg_1331;
  wire [15:0]buffer_1_reg_133_reg;
  wire [5:0]d0;
  wire grp_depthwise_conv2d_fix_fu_435_ap_done;
  wire grp_depthwise_conv2d_fix_fu_435_ap_ready;
  wire grp_depthwise_conv2d_fix_fu_435_ap_start_reg;
  wire [1:0]grp_depthwise_conv2d_fix_fu_435_input_r_address0;
  wire [8:0]grp_depthwise_conv2d_fix_fu_435_output_r_address0;
  wire [13:2]grp_depthwise_conv2d_fix_fu_435_output_r_d0;
  wire grp_depthwise_conv2d_fix_fu_435_output_r_we0;
  wire input_data_V_data_V_0_sel;
  wire input_data_V_data_V_0_sel0;
  wire [9:0]input_r_address0;
  wire input_r_ce0;
  wire [1:1]k_h_1_fu_220_p2;
  wire [1:0]k_h_1_reg_407;
  wire \k_h_1_reg_407[0]_i_1_n_4 ;
  wire \k_h_1_reg_407[1]_i_1_n_4 ;
  wire \k_h_reg_122[1]_i_3_n_4 ;
  wire [1:0]k_w_1_reg_425;
  wire \k_w_1_reg_425[0]_i_1_n_4 ;
  wire \k_w_1_reg_425[1]_i_1_n_4 ;
  wire [1:0]k_w_reg_145;
  wire \k_w_reg_145[0]_i_1_n_4 ;
  wire \k_w_reg_145[1]_i_1_n_4 ;
  wire network_mul_mul_15s_16s_30_1_1_U6_n_10;
  wire network_mul_mul_15s_16s_30_1_1_U6_n_11;
  wire network_mul_mul_15s_16s_30_1_1_U6_n_12;
  wire network_mul_mul_15s_16s_30_1_1_U6_n_13;
  wire network_mul_mul_15s_16s_30_1_1_U6_n_14;
  wire network_mul_mul_15s_16s_30_1_1_U6_n_15;
  wire network_mul_mul_15s_16s_30_1_1_U6_n_16;
  wire network_mul_mul_15s_16s_30_1_1_U6_n_17;
  wire network_mul_mul_15s_16s_30_1_1_U6_n_18;
  wire network_mul_mul_15s_16s_30_1_1_U6_n_19;
  wire network_mul_mul_15s_16s_30_1_1_U6_n_4;
  wire network_mul_mul_15s_16s_30_1_1_U6_n_5;
  wire network_mul_mul_15s_16s_30_1_1_U6_n_6;
  wire network_mul_mul_15s_16s_30_1_1_U6_n_7;
  wire network_mul_mul_15s_16s_30_1_1_U6_n_8;
  wire network_mul_mul_15s_16s_30_1_1_U6_n_9;
  wire [4:1]out_h_4_fu_162_p2;
  wire [4:0]out_h_4_reg_381;
  wire \out_h_4_reg_381[0]_i_1_n_4 ;
  wire out_h_reg_85;
  wire [4:0]out_w_4_fu_204_p2;
  wire [4:0]out_w_4_reg_394;
  wire [4:0]out_w_reg_97;
  wire out_w_reg_970;
  wire [9:0]output_r_address0;
  wire output_r_ce0;
  wire [9:0]output_r_d0;
  wire [4:4]p_0_in;
  wire [9:5]p_shl1_cast_fu_176_p1;
  wire [3:2]p_shl5_cast_fu_238_p1;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire [1:0]ram_reg_0_14;
  wire [1:0]ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire ram_reg_0_26;
  wire ram_reg_0_27;
  wire ram_reg_0_28;
  wire ram_reg_0_29;
  wire ram_reg_0_3;
  wire ram_reg_0_30;
  wire ram_reg_0_31;
  wire ram_reg_0_32;
  wire ram_reg_0_33;
  wire ram_reg_0_34;
  wire ram_reg_0_35;
  wire ram_reg_0_36;
  wire ram_reg_0_37;
  wire ram_reg_0_38;
  wire ram_reg_0_39;
  wire ram_reg_0_4;
  wire ram_reg_0_40;
  wire ram_reg_0_41;
  wire ram_reg_0_42;
  wire ram_reg_0_43;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_109_n_4;
  wire ram_reg_0_i_109_n_5;
  wire ram_reg_0_i_109_n_6;
  wire ram_reg_0_i_109_n_7;
  wire ram_reg_0_i_115_n_4;
  wire ram_reg_0_i_115_n_5;
  wire ram_reg_0_i_115_n_6;
  wire ram_reg_0_i_115_n_7;
  wire ram_reg_0_i_117__0_n_4;
  wire ram_reg_0_i_117__0_n_5;
  wire ram_reg_0_i_117__0_n_6;
  wire ram_reg_0_i_117__0_n_7;
  wire ram_reg_0_i_128_n_4;
  wire ram_reg_0_i_128_n_5;
  wire ram_reg_0_i_128_n_6;
  wire ram_reg_0_i_128_n_7;
  wire ram_reg_0_i_158_n_4;
  wire ram_reg_0_i_159_n_4;
  wire ram_reg_0_i_160_n_4;
  wire ram_reg_0_i_201_n_4;
  wire ram_reg_0_i_202_n_4;
  wire ram_reg_0_i_203_n_4;
  wire ram_reg_0_i_204_n_4;
  wire ram_reg_0_i_240_n_4;
  wire ram_reg_0_i_44__0_n_4;
  wire ram_reg_0_i_49__0_n_4;
  wire ram_reg_0_i_54__0_n_4;
  wire ram_reg_0_i_59__0_n_4;
  wire ram_reg_0_i_64__0_n_4;
  wire ram_reg_0_i_69_n_4;
  wire ram_reg_0_i_74_n_4;
  wire ram_reg_0_i_79__0_n_4;
  wire ram_reg_0_i_79_n_4;
  wire ram_reg_0_i_84_n_4;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_i_4__0_n_4;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire [0:0]ram_reg_2_1;
  wire ram_reg_2_2;
  wire ram_reg_2_i_5__0_n_4;
  wire ram_reg_3;
  wire ram_reg_3_i_3__0_n_4;
  wire ram_reg_4;
  wire ram_reg_4_i_3__0_n_4;
  wire ram_reg_5;
  wire ram_reg_5_i_5__0_n_4;
  wire [5:0]ram_reg_6;
  wire [5:0]ram_reg_6_0;
  wire ram_reg_6_1;
  wire ram_reg_6_i_3__0_n_4;
  wire [9:1]tmp1_reg_417;
  wire \tmp1_reg_417[2]_i_1_n_4 ;
  wire \tmp1_reg_417[3]_i_1_n_4 ;
  wire \tmp1_reg_417[4]_i_1_n_4 ;
  wire \tmp1_reg_417[6]_i_1_n_4 ;
  wire \tmp1_reg_417[7]_i_1_n_4 ;
  wire \tmp1_reg_417[8]_i_1_n_4 ;
  wire \tmp1_reg_417[8]_i_3_n_4 ;
  wire \tmp1_reg_417[9]_i_2_n_4 ;
  wire \tmp1_reg_417[9]_i_3_n_4 ;
  wire [8:0]\tmp1_reg_417_reg[9]_0 ;
  wire [6:5]tmp3_fu_192_p2;
  wire [9:2]tmp3_reg_386;
  wire \tmp3_reg_386[4]_i_1_n_4 ;
  wire \tmp3_reg_386[7]_i_1_n_4 ;
  wire \tmp3_reg_386[8]_i_1_n_4 ;
  wire \tmp3_reg_386[9]_i_1_n_4 ;
  wire [3:0]tmp_75_reg_412;
  wire \tmp_75_reg_412[2]_i_1_n_4 ;
  wire \tmp_75_reg_412[3]_i_1_n_4 ;
  wire [4:2]tmp_97_cast_reg_399;
  wire [1:0]tmp_98_cast_fu_288_p1;
  wire [0:0]tmp_fu_248_p2;
  wire [4:1]tmp_fu_248_p2__0;
  wire [3:1]NLW_ram_reg_0_i_103_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_103_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_107_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_107_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_115_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_128_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(grp_depthwise_conv2d_fix_fu_435_ap_ready),
        .I1(grp_depthwise_conv2d_fix_fu_435_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .O(grp_depthwise_conv2d_fix_fu_435_ap_done));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \ap_CS_fsm[0]_i_2__4 
       (.I0(ap_CS_fsm_state2),
        .I1(p_shl1_cast_fu_176_p1[6]),
        .I2(p_shl1_cast_fu_176_p1[9]),
        .I3(p_shl1_cast_fu_176_p1[8]),
        .I4(p_shl1_cast_fu_176_p1[7]),
        .I5(p_shl1_cast_fu_176_p1[5]),
        .O(grp_depthwise_conv2d_fix_fu_435_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(grp_depthwise_conv2d_fix_fu_435_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(\ap_CS_fsm[1]_i_2__1_n_4 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(out_w_reg_97[1]),
        .I1(out_w_reg_97[4]),
        .I2(out_w_reg_97[3]),
        .I3(out_w_reg_97[2]),
        .I4(out_w_reg_97[0]),
        .I5(ap_CS_fsm_state3),
        .O(\ap_CS_fsm[1]_i_2__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(out_w_reg_970),
        .I1(p_shl5_cast_fu_238_p1[2]),
        .I2(p_shl5_cast_fu_238_p1[3]),
        .I3(output_r_ce0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(buffer6_reg_1090),
        .I1(input_r_ce0),
        .I2(k_w_reg_145[0]),
        .I3(k_w_reg_145[1]),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[4]_i_1__10 
       (.I0(Q[0]),
        .I1(grp_depthwise_conv2d_fix_fu_435_ap_ready),
        .I2(grp_depthwise_conv2d_fix_fu_435_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \ap_CS_fsm[4]_i_1__7 
       (.I0(output_r_ce0),
        .I1(p_shl5_cast_fu_238_p1[2]),
        .I2(p_shl5_cast_fu_238_p1[3]),
        .I3(ap_CS_fsm_state8),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[5]_i_1__5 
       (.I0(k_w_reg_145[1]),
        .I1(k_w_reg_145[0]),
        .I2(input_r_ce0),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[5]_i_1__6 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(grp_depthwise_conv2d_fix_fu_435_ap_start_reg),
        .I2(grp_depthwise_conv2d_fix_fu_435_ap_ready),
        .I3(Q[1]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_fu_435_ap_done),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(output_r_ce0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(input_r_ce0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  FDRE \buffer6_reg_109_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_133_reg[0]),
        .Q(output_r_d0[0]),
        .R(buffer6_reg_109));
  FDRE \buffer6_reg_109_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_133_reg[10]),
        .Q(grp_depthwise_conv2d_fix_fu_435_output_r_d0[10]),
        .R(buffer6_reg_109));
  FDRE \buffer6_reg_109_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_133_reg[11]),
        .Q(output_r_d0[6]),
        .R(buffer6_reg_109));
  FDRE \buffer6_reg_109_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_133_reg[12]),
        .Q(output_r_d0[7]),
        .R(buffer6_reg_109));
  FDRE \buffer6_reg_109_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_133_reg[13]),
        .Q(grp_depthwise_conv2d_fix_fu_435_output_r_d0[13]),
        .R(buffer6_reg_109));
  FDRE \buffer6_reg_109_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_133_reg[14]),
        .Q(output_r_d0[8]),
        .R(buffer6_reg_109));
  FDRE \buffer6_reg_109_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_133_reg[15]),
        .Q(output_r_d0[9]),
        .R(buffer6_reg_109));
  FDRE \buffer6_reg_109_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_133_reg[1]),
        .Q(output_r_d0[1]),
        .R(buffer6_reg_109));
  FDRE \buffer6_reg_109_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_133_reg[2]),
        .Q(grp_depthwise_conv2d_fix_fu_435_output_r_d0[2]),
        .R(buffer6_reg_109));
  FDRE \buffer6_reg_109_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_133_reg[3]),
        .Q(output_r_d0[2]),
        .R(buffer6_reg_109));
  FDRE \buffer6_reg_109_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_133_reg[4]),
        .Q(grp_depthwise_conv2d_fix_fu_435_output_r_d0[4]),
        .R(buffer6_reg_109));
  FDRE \buffer6_reg_109_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_133_reg[5]),
        .Q(output_r_d0[3]),
        .R(buffer6_reg_109));
  FDRE \buffer6_reg_109_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_133_reg[6]),
        .Q(output_r_d0[4]),
        .R(buffer6_reg_109));
  FDRE \buffer6_reg_109_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_133_reg[7]),
        .Q(grp_depthwise_conv2d_fix_fu_435_output_r_d0[7]),
        .R(buffer6_reg_109));
  FDRE \buffer6_reg_109_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_133_reg[8]),
        .Q(output_r_d0[5]),
        .R(buffer6_reg_109));
  FDRE \buffer6_reg_109_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_133_reg[9]),
        .Q(grp_depthwise_conv2d_fix_fu_435_output_r_d0[9]),
        .R(buffer6_reg_109));
  FDRE \buffer_1_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(network_mul_mul_15s_16s_30_1_1_U6_n_7),
        .Q(buffer_1_reg_133_reg[0]),
        .R(1'b0));
  FDRE \buffer_1_reg_133_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(network_mul_mul_15s_16s_30_1_1_U6_n_13),
        .Q(buffer_1_reg_133_reg[10]),
        .R(1'b0));
  FDRE \buffer_1_reg_133_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(network_mul_mul_15s_16s_30_1_1_U6_n_12),
        .Q(buffer_1_reg_133_reg[11]),
        .R(1'b0));
  FDRE \buffer_1_reg_133_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(network_mul_mul_15s_16s_30_1_1_U6_n_19),
        .Q(buffer_1_reg_133_reg[12]),
        .R(1'b0));
  FDRE \buffer_1_reg_133_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(network_mul_mul_15s_16s_30_1_1_U6_n_18),
        .Q(buffer_1_reg_133_reg[13]),
        .R(1'b0));
  FDRE \buffer_1_reg_133_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(network_mul_mul_15s_16s_30_1_1_U6_n_17),
        .Q(buffer_1_reg_133_reg[14]),
        .R(1'b0));
  FDRE \buffer_1_reg_133_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(network_mul_mul_15s_16s_30_1_1_U6_n_16),
        .Q(buffer_1_reg_133_reg[15]),
        .R(1'b0));
  FDRE \buffer_1_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(network_mul_mul_15s_16s_30_1_1_U6_n_6),
        .Q(buffer_1_reg_133_reg[1]),
        .R(1'b0));
  FDRE \buffer_1_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(network_mul_mul_15s_16s_30_1_1_U6_n_5),
        .Q(buffer_1_reg_133_reg[2]),
        .R(1'b0));
  FDRE \buffer_1_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(network_mul_mul_15s_16s_30_1_1_U6_n_4),
        .Q(buffer_1_reg_133_reg[3]),
        .R(1'b0));
  FDRE \buffer_1_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(network_mul_mul_15s_16s_30_1_1_U6_n_11),
        .Q(buffer_1_reg_133_reg[4]),
        .R(1'b0));
  FDRE \buffer_1_reg_133_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(network_mul_mul_15s_16s_30_1_1_U6_n_10),
        .Q(buffer_1_reg_133_reg[5]),
        .R(1'b0));
  FDRE \buffer_1_reg_133_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(network_mul_mul_15s_16s_30_1_1_U6_n_9),
        .Q(buffer_1_reg_133_reg[6]),
        .R(1'b0));
  FDRE \buffer_1_reg_133_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(network_mul_mul_15s_16s_30_1_1_U6_n_8),
        .Q(buffer_1_reg_133_reg[7]),
        .R(1'b0));
  FDRE \buffer_1_reg_133_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(network_mul_mul_15s_16s_30_1_1_U6_n_15),
        .Q(buffer_1_reg_133_reg[8]),
        .R(1'b0));
  FDRE \buffer_1_reg_133_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(network_mul_mul_15s_16s_30_1_1_U6_n_14),
        .Q(buffer_1_reg_133_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_depthwise_conv2d_fix_fu_435_ap_start_reg_i_1
       (.I0(grp_depthwise_conv2d_fix_fu_435_ap_ready),
        .I1(Q[0]),
        .I2(grp_depthwise_conv2d_fix_fu_435_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_h_1_reg_407[0]_i_1 
       (.I0(p_shl5_cast_fu_238_p1[2]),
        .I1(output_r_ce0),
        .I2(k_h_1_reg_407[0]),
        .O(\k_h_1_reg_407[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_h_1_reg_407[1]_i_1 
       (.I0(p_shl5_cast_fu_238_p1[2]),
        .I1(p_shl5_cast_fu_238_p1[3]),
        .I2(output_r_ce0),
        .I3(k_h_1_reg_407[1]),
        .O(\k_h_1_reg_407[1]_i_1_n_4 ));
  FDRE \k_h_1_reg_407_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_1_reg_407[0]_i_1_n_4 ),
        .Q(k_h_1_reg_407[0]),
        .R(1'b0));
  FDRE \k_h_1_reg_407_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_1_reg_407[1]_i_1_n_4 ),
        .Q(k_h_1_reg_407[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2AAA0000)) 
    \k_h_reg_122[1]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(k_w_reg_145[1]),
        .I2(k_w_reg_145[0]),
        .I3(input_r_ce0),
        .I4(\k_h_reg_122[1]_i_3_n_4 ),
        .O(buffer6_reg_109));
  LUT3 #(
    .INIT(8'h80)) 
    \k_h_reg_122[1]_i_2 
       (.I0(input_r_ce0),
        .I1(k_w_reg_145[0]),
        .I2(k_w_reg_145[1]),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \k_h_reg_122[1]_i_3 
       (.I0(out_w_reg_97[0]),
        .I1(out_w_reg_97[2]),
        .I2(out_w_reg_97[3]),
        .I3(out_w_reg_97[4]),
        .I4(out_w_reg_97[1]),
        .O(\k_h_reg_122[1]_i_3_n_4 ));
  FDRE \k_h_reg_122_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(k_h_1_reg_407[0]),
        .Q(p_shl5_cast_fu_238_p1[2]),
        .R(buffer6_reg_109));
  FDRE \k_h_reg_122_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(k_h_1_reg_407[1]),
        .Q(p_shl5_cast_fu_238_p1[3]),
        .R(buffer6_reg_109));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_w_1_reg_425[0]_i_1 
       (.I0(k_w_reg_145[0]),
        .I1(input_r_ce0),
        .I2(k_w_1_reg_425[0]),
        .O(\k_w_1_reg_425[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_w_1_reg_425[1]_i_1 
       (.I0(k_w_reg_145[0]),
        .I1(k_w_reg_145[1]),
        .I2(input_r_ce0),
        .I3(k_w_1_reg_425[1]),
        .O(\k_w_1_reg_425[1]_i_1_n_4 ));
  FDRE \k_w_1_reg_425_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_1_reg_425[0]_i_1_n_4 ),
        .Q(k_w_1_reg_425[0]),
        .R(1'b0));
  FDRE \k_w_1_reg_425_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_1_reg_425[1]_i_1_n_4 ),
        .Q(k_w_1_reg_425[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE2E200E200E200E2)) 
    \k_w_reg_145[0]_i_1 
       (.I0(k_w_reg_145[0]),
        .I1(ap_CS_fsm_state8),
        .I2(k_w_1_reg_425[0]),
        .I3(output_r_ce0),
        .I4(p_shl5_cast_fu_238_p1[2]),
        .I5(p_shl5_cast_fu_238_p1[3]),
        .O(\k_w_reg_145[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hE2E200E200E200E2)) 
    \k_w_reg_145[1]_i_1 
       (.I0(k_w_reg_145[1]),
        .I1(ap_CS_fsm_state8),
        .I2(k_w_1_reg_425[1]),
        .I3(output_r_ce0),
        .I4(p_shl5_cast_fu_238_p1[2]),
        .I5(p_shl5_cast_fu_238_p1[3]),
        .O(\k_w_reg_145[1]_i_1_n_4 ));
  FDRE \k_w_reg_145_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_145[0]_i_1_n_4 ),
        .Q(k_w_reg_145[0]),
        .R(1'b0));
  FDRE \k_w_reg_145_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_145[1]_i_1_n_4 ),
        .Q(k_w_reg_145[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_15s_16s_30_1_1_7 network_mul_mul_15s_16s_30_1_1_U6
       (.D(buffer_1_reg_133_reg),
        .O({network_mul_mul_15s_16s_30_1_1_U6_n_4,network_mul_mul_15s_16s_30_1_1_U6_n_5,network_mul_mul_15s_16s_30_1_1_U6_n_6,network_mul_mul_15s_16s_30_1_1_U6_n_7}),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state6,input_r_ce0,output_r_ce0}),
        .ap_clk(ap_clk),
        .\buffer_1_reg_133_reg[15] ({output_r_d0[9:8],grp_depthwise_conv2d_fix_fu_435_output_r_d0[13],output_r_d0[7:6],grp_depthwise_conv2d_fix_fu_435_output_r_d0[10:9],output_r_d0[5],grp_depthwise_conv2d_fix_fu_435_output_r_d0[7],output_r_d0[4:3],grp_depthwise_conv2d_fix_fu_435_output_r_d0[4],output_r_d0[2],grp_depthwise_conv2d_fix_fu_435_output_r_d0[2],output_r_d0[1:0]}),
        .\buffer_1_reg_133_reg[3] (p_shl5_cast_fu_238_p1),
        .\k_h_reg_122_reg[1] ({network_mul_mul_15s_16s_30_1_1_U6_n_8,network_mul_mul_15s_16s_30_1_1_U6_n_9,network_mul_mul_15s_16s_30_1_1_U6_n_10,network_mul_mul_15s_16s_30_1_1_U6_n_11}),
        .\k_h_reg_122_reg[1]_0 ({network_mul_mul_15s_16s_30_1_1_U6_n_12,network_mul_mul_15s_16s_30_1_1_U6_n_13,network_mul_mul_15s_16s_30_1_1_U6_n_14,network_mul_mul_15s_16s_30_1_1_U6_n_15}),
        .\k_h_reg_122_reg[1]_1 ({network_mul_mul_15s_16s_30_1_1_U6_n_16,network_mul_mul_15s_16s_30_1_1_U6_n_17,network_mul_mul_15s_16s_30_1_1_U6_n_18,network_mul_mul_15s_16s_30_1_1_U6_n_19}),
        .k_w_reg_145(k_w_reg_145),
        .p(tmp_75_reg_412),
        .q0(q0));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_4_reg_381[0]_i_1 
       (.I0(p_shl1_cast_fu_176_p1[5]),
        .O(\out_h_4_reg_381[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_4_reg_381[1]_i_1 
       (.I0(p_shl1_cast_fu_176_p1[5]),
        .I1(p_shl1_cast_fu_176_p1[6]),
        .O(out_h_4_fu_162_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_4_reg_381[2]_i_1 
       (.I0(p_shl1_cast_fu_176_p1[6]),
        .I1(p_shl1_cast_fu_176_p1[5]),
        .I2(p_shl1_cast_fu_176_p1[7]),
        .O(out_h_4_fu_162_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_4_reg_381[3]_i_1 
       (.I0(p_shl1_cast_fu_176_p1[7]),
        .I1(p_shl1_cast_fu_176_p1[5]),
        .I2(p_shl1_cast_fu_176_p1[6]),
        .I3(p_shl1_cast_fu_176_p1[8]),
        .O(out_h_4_fu_162_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_h_4_reg_381[4]_i_1 
       (.I0(p_shl1_cast_fu_176_p1[7]),
        .I1(p_shl1_cast_fu_176_p1[8]),
        .I2(p_shl1_cast_fu_176_p1[5]),
        .I3(p_shl1_cast_fu_176_p1[6]),
        .I4(p_shl1_cast_fu_176_p1[9]),
        .O(out_h_4_fu_162_p2[4]));
  FDRE \out_h_4_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_h_4_reg_381[0]_i_1_n_4 ),
        .Q(out_h_4_reg_381[0]),
        .R(1'b0));
  FDRE \out_h_4_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_h_4_fu_162_p2[1]),
        .Q(out_h_4_reg_381[1]),
        .R(1'b0));
  FDRE \out_h_4_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_h_4_fu_162_p2[2]),
        .Q(out_h_4_reg_381[2]),
        .R(1'b0));
  FDRE \out_h_4_reg_381_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_h_4_fu_162_p2[3]),
        .Q(out_h_4_reg_381[3]),
        .R(1'b0));
  FDRE \out_h_4_reg_381_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_h_4_fu_162_p2[4]),
        .Q(out_h_4_reg_381[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \out_h_reg_85[4]_i_1 
       (.I0(grp_depthwise_conv2d_fix_fu_435_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(\ap_CS_fsm[1]_i_2__1_n_4 ),
        .O(out_h_reg_85));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \out_h_reg_85[4]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(out_w_reg_97[0]),
        .I2(out_w_reg_97[2]),
        .I3(out_w_reg_97[3]),
        .I4(out_w_reg_97[4]),
        .I5(out_w_reg_97[1]),
        .O(ap_NS_fsm10_out));
  FDRE \out_h_reg_85_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_4_reg_381[0]),
        .Q(p_shl1_cast_fu_176_p1[5]),
        .R(out_h_reg_85));
  FDRE \out_h_reg_85_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_4_reg_381[1]),
        .Q(p_shl1_cast_fu_176_p1[6]),
        .R(out_h_reg_85));
  FDRE \out_h_reg_85_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_4_reg_381[2]),
        .Q(p_shl1_cast_fu_176_p1[7]),
        .R(out_h_reg_85));
  FDRE \out_h_reg_85_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_4_reg_381[3]),
        .Q(p_shl1_cast_fu_176_p1[8]),
        .R(out_h_reg_85));
  FDRE \out_h_reg_85_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_4_reg_381[4]),
        .Q(p_shl1_cast_fu_176_p1[9]),
        .R(out_h_reg_85));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_4_reg_394[0]_i_1 
       (.I0(out_w_reg_97[0]),
        .O(out_w_4_fu_204_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_4_reg_394[1]_i_1 
       (.I0(out_w_reg_97[0]),
        .I1(out_w_reg_97[1]),
        .O(out_w_4_fu_204_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_4_reg_394[2]_i_1 
       (.I0(out_w_reg_97[1]),
        .I1(out_w_reg_97[0]),
        .I2(out_w_reg_97[2]),
        .O(out_w_4_fu_204_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_4_reg_394[3]_i_1 
       (.I0(out_w_reg_97[0]),
        .I1(out_w_reg_97[1]),
        .I2(out_w_reg_97[2]),
        .I3(out_w_reg_97[3]),
        .O(out_w_4_fu_204_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_w_4_reg_394[4]_i_1 
       (.I0(out_w_reg_97[2]),
        .I1(out_w_reg_97[3]),
        .I2(out_w_reg_97[0]),
        .I3(out_w_reg_97[1]),
        .I4(out_w_reg_97[4]),
        .O(out_w_4_fu_204_p2[4]));
  FDRE \out_w_4_reg_394_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_w_4_fu_204_p2[0]),
        .Q(out_w_4_reg_394[0]),
        .R(1'b0));
  FDRE \out_w_4_reg_394_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_w_4_fu_204_p2[1]),
        .Q(out_w_4_reg_394[1]),
        .R(1'b0));
  FDRE \out_w_4_reg_394_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_w_4_fu_204_p2[2]),
        .Q(out_w_4_reg_394[2]),
        .R(1'b0));
  FDRE \out_w_4_reg_394_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_w_4_fu_204_p2[3]),
        .Q(out_w_4_reg_394[3]),
        .R(1'b0));
  FDRE \out_w_4_reg_394_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_w_4_fu_204_p2[4]),
        .Q(out_w_4_reg_394[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00000000)) 
    \out_w_reg_97[4]_i_1 
       (.I0(p_shl1_cast_fu_176_p1[6]),
        .I1(p_shl1_cast_fu_176_p1[9]),
        .I2(p_shl1_cast_fu_176_p1[8]),
        .I3(p_shl1_cast_fu_176_p1[7]),
        .I4(p_shl1_cast_fu_176_p1[5]),
        .I5(ap_CS_fsm_state2),
        .O(out_w_reg_970));
  LUT3 #(
    .INIT(8'h80)) 
    \out_w_reg_97[4]_i_2 
       (.I0(output_r_ce0),
        .I1(p_shl5_cast_fu_238_p1[3]),
        .I2(p_shl5_cast_fu_238_p1[2]),
        .O(grp_depthwise_conv2d_fix_fu_435_output_r_we0));
  FDRE \out_w_reg_97_reg[0] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_fu_435_output_r_we0),
        .D(out_w_4_reg_394[0]),
        .Q(out_w_reg_97[0]),
        .R(out_w_reg_970));
  FDRE \out_w_reg_97_reg[1] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_fu_435_output_r_we0),
        .D(out_w_4_reg_394[1]),
        .Q(out_w_reg_97[1]),
        .R(out_w_reg_970));
  FDRE \out_w_reg_97_reg[2] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_fu_435_output_r_we0),
        .D(out_w_4_reg_394[2]),
        .Q(out_w_reg_97[2]),
        .R(out_w_reg_970));
  FDRE \out_w_reg_97_reg[3] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_fu_435_output_r_we0),
        .D(out_w_4_reg_394[3]),
        .Q(out_w_reg_97[3]),
        .R(out_w_reg_970));
  FDRE \out_w_reg_97_reg[4] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_fu_435_output_r_we0),
        .D(out_w_4_reg_394[4]),
        .Q(out_w_reg_97[4]),
        .R(out_w_reg_970));
  CARRY4 ram_reg_0_i_103
       (.CI(ram_reg_0_i_109_n_4),
        .CO({NLW_ram_reg_0_i_103_CO_UNCONNECTED[3:1],tmp_98_cast_fu_288_p1[1]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_i_103_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 ram_reg_0_i_107
       (.CI(ram_reg_0_i_117__0_n_4),
        .CO({NLW_ram_reg_0_i_107_CO_UNCONNECTED[3:2],\tmp1_reg_417_reg[9]_0 [8],NLW_ram_reg_0_i_107_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_107_O_UNCONNECTED[3:1],\tmp1_reg_417_reg[9]_0 [7]}),
        .S({1'b0,1'b0,1'b1,tmp1_reg_417[9]}));
  CARRY4 ram_reg_0_i_109
       (.CI(ram_reg_0_i_115_n_4),
        .CO({ram_reg_0_i_109_n_4,ram_reg_0_i_109_n_5,ram_reg_0_i_109_n_6,ram_reg_0_i_109_n_7}),
        .CYINIT(1'b0),
        .DI(tmp3_reg_386[9:6]),
        .O({tmp_98_cast_fu_288_p1[0],grp_depthwise_conv2d_fix_fu_435_output_r_address0[8:6]}),
        .S(tmp3_reg_386[9:6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888880)) 
    ram_reg_0_i_10__0
       (.I0(ram_reg_0_4),
        .I1(ram_reg_0_i_59__0_n_4),
        .I2(ram_reg_0_28),
        .I3(ram_reg_0_29),
        .I4(ram_reg_0_30),
        .I5(ram_reg_0_31),
        .O(\ap_CS_fsm_reg[6]_0 [5]));
  CARRY4 ram_reg_0_i_115
       (.CI(1'b0),
        .CO({ram_reg_0_i_115_n_4,ram_reg_0_i_115_n_5,ram_reg_0_i_115_n_6,ram_reg_0_i_115_n_7}),
        .CYINIT(1'b0),
        .DI(tmp3_reg_386[5:2]),
        .O({grp_depthwise_conv2d_fix_fu_435_output_r_address0[5:3],NLW_ram_reg_0_i_115_O_UNCONNECTED[0]}),
        .S({tmp3_reg_386[5],ram_reg_0_i_158_n_4,ram_reg_0_i_159_n_4,ram_reg_0_i_160_n_4}));
  CARRY4 ram_reg_0_i_117__0
       (.CI(ram_reg_0_i_128_n_4),
        .CO({ram_reg_0_i_117__0_n_4,ram_reg_0_i_117__0_n_5,ram_reg_0_i_117__0_n_6,ram_reg_0_i_117__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\tmp1_reg_417_reg[9]_0 [6:3]),
        .S(tmp1_reg_417[8:5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888880)) 
    ram_reg_0_i_11__0
       (.I0(ram_reg_0_4),
        .I1(ram_reg_0_i_64__0_n_4),
        .I2(ram_reg_0_24),
        .I3(ram_reg_0_25),
        .I4(ram_reg_0_26),
        .I5(ram_reg_0_27),
        .O(\ap_CS_fsm_reg[6]_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_121
       (.I0(tmp3_reg_386[2]),
        .I1(tmp_97_cast_reg_399[2]),
        .O(grp_depthwise_conv2d_fix_fu_435_output_r_address0[2]));
  CARRY4 ram_reg_0_i_128
       (.CI(1'b0),
        .CO({ram_reg_0_i_128_n_4,ram_reg_0_i_128_n_5,ram_reg_0_i_128_n_6,ram_reg_0_i_128_n_7}),
        .CYINIT(1'b0),
        .DI(tmp1_reg_417[4:1]),
        .O({\tmp1_reg_417_reg[9]_0 [2:0],NLW_ram_reg_0_i_128_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_201_n_4,ram_reg_0_i_202_n_4,ram_reg_0_i_203_n_4,ram_reg_0_i_204_n_4}));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888880)) 
    ram_reg_0_i_12__0
       (.I0(ram_reg_0_4),
        .I1(ram_reg_0_i_69_n_4),
        .I2(ram_reg_0_20),
        .I3(ram_reg_0_21),
        .I4(ram_reg_0_22),
        .I5(ram_reg_0_23),
        .O(\ap_CS_fsm_reg[6]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    ram_reg_0_i_138
       (.I0(k_w_reg_145[1]),
        .I1(out_w_reg_97[1]),
        .I2(k_w_reg_145[0]),
        .I3(out_w_reg_97[0]),
        .I4(tmp1_reg_417[1]),
        .O(grp_depthwise_conv2d_fix_fu_435_input_r_address0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888880)) 
    ram_reg_0_i_13__0
       (.I0(ram_reg_0_4),
        .I1(ram_reg_0_i_74_n_4),
        .I2(ram_reg_0_9),
        .I3(ram_reg_0_10),
        .I4(ram_reg_0_11),
        .I5(ram_reg_0_12),
        .O(\ap_CS_fsm_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111110)) 
    ram_reg_0_i_14
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_79_n_4),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(ADDRARDADDR));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_140__0
       (.I0(k_w_reg_145[0]),
        .I1(out_w_reg_97[0]),
        .O(grp_depthwise_conv2d_fix_fu_435_input_r_address0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888880)) 
    ram_reg_0_i_14__0
       (.I0(ram_reg_0_4),
        .I1(ram_reg_0_i_79__0_n_4),
        .I2(ram_reg_0_5),
        .I3(ram_reg_0_6),
        .I4(ram_reg_0_7),
        .I5(ram_reg_0_8),
        .O(\ap_CS_fsm_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_158
       (.I0(tmp3_reg_386[4]),
        .I1(tmp_97_cast_reg_399[4]),
        .O(ram_reg_0_i_158_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_159
       (.I0(tmp3_reg_386[3]),
        .I1(tmp_97_cast_reg_399[3]),
        .O(ram_reg_0_i_159_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888880)) 
    ram_reg_0_i_15__0
       (.I0(ram_reg_0_4),
        .I1(ram_reg_0_i_84_n_4),
        .I2(ram_reg_0_16),
        .I3(ram_reg_0_17),
        .I4(ram_reg_0_18),
        .I5(ram_reg_0_19),
        .O(\ap_CS_fsm_reg[6]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_160
       (.I0(tmp3_reg_386[2]),
        .I1(tmp_97_cast_reg_399[2]),
        .O(ram_reg_0_i_160_n_4));
  LUT6 #(
    .INIT(64'hEFEFEFAAAAAAAAAA)) 
    ram_reg_0_i_18__0
       (.I0(input_data_V_data_V_0_sel0),
        .I1(grp_depthwise_conv2d_fix_fu_435_output_r_we0),
        .I2(Q[1]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_2_1),
        .I5(ram_reg_2_2),
        .O(WEA[0]));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    ram_reg_0_i_201
       (.I0(out_w_reg_97[4]),
        .I1(ram_reg_0_i_240_n_4),
        .I2(out_w_reg_97[3]),
        .I3(out_w_reg_97[2]),
        .I4(tmp1_reg_417[4]),
        .O(ram_reg_0_i_201_n_4));
  LUT4 #(
    .INIT(16'h956A)) 
    ram_reg_0_i_202
       (.I0(out_w_reg_97[3]),
        .I1(ram_reg_0_i_240_n_4),
        .I2(out_w_reg_97[2]),
        .I3(tmp1_reg_417[3]),
        .O(ram_reg_0_i_202_n_4));
  LUT6 #(
    .INIT(64'hA999955556666AAA)) 
    ram_reg_0_i_203
       (.I0(out_w_reg_97[2]),
        .I1(out_w_reg_97[1]),
        .I2(k_w_reg_145[0]),
        .I3(out_w_reg_97[0]),
        .I4(k_w_reg_145[1]),
        .I5(tmp1_reg_417[2]),
        .O(ram_reg_0_i_203_n_4));
  LUT5 #(
    .INIT(32'h69999666)) 
    ram_reg_0_i_204
       (.I0(k_w_reg_145[1]),
        .I1(out_w_reg_97[1]),
        .I2(k_w_reg_145[0]),
        .I3(out_w_reg_97[0]),
        .I4(tmp1_reg_417[1]),
        .O(ram_reg_0_i_204_n_4));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    ram_reg_0_i_240
       (.I0(out_w_reg_97[1]),
        .I1(k_w_reg_145[0]),
        .I2(out_w_reg_97[0]),
        .I3(k_w_reg_145[1]),
        .O(ram_reg_0_i_240_n_4));
  LUT6 #(
    .INIT(64'hAA03AA00AA00AA00)) 
    ram_reg_0_i_24__0
       (.I0(tmp_98_cast_fu_288_p1[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(input_r_address0[9]),
        .O(\ap_CS_fsm_reg[32] ));
  LUT6 #(
    .INIT(64'hF088F0FFF088F000)) 
    ram_reg_0_i_32__0
       (.I0(input_r_address0[9]),
        .I1(Q[2]),
        .I2(tmp_98_cast_fu_288_p1[1]),
        .I3(Q[1]),
        .I4(ram_reg_0_13),
        .I5(output_r_address0[9]),
        .O(\ap_CS_fsm_reg[22] ));
  LUT6 #(
    .INIT(64'hAAAAF0CCAAAAFFCC)) 
    ram_reg_0_i_44__0
       (.I0(grp_depthwise_conv2d_fix_fu_435_output_r_address0[8]),
        .I1(output_r_address0[8]),
        .I2(input_r_address0[8]),
        .I3(ram_reg_0_13),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_44__0_n_4));
  LUT6 #(
    .INIT(64'hAAAAF0CCAAAAFFCC)) 
    ram_reg_0_i_49__0
       (.I0(grp_depthwise_conv2d_fix_fu_435_output_r_address0[7]),
        .I1(output_r_address0[7]),
        .I2(input_r_address0[7]),
        .I3(ram_reg_0_13),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_49__0_n_4));
  LUT6 #(
    .INIT(64'hAAAAF0CCAAAAFFCC)) 
    ram_reg_0_i_54__0
       (.I0(grp_depthwise_conv2d_fix_fu_435_output_r_address0[6]),
        .I1(output_r_address0[6]),
        .I2(input_r_address0[6]),
        .I3(ram_reg_0_13),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_54__0_n_4));
  LUT6 #(
    .INIT(64'hAAAAF0CCAAAAFFCC)) 
    ram_reg_0_i_59__0
       (.I0(grp_depthwise_conv2d_fix_fu_435_output_r_address0[5]),
        .I1(output_r_address0[5]),
        .I2(input_r_address0[5]),
        .I3(ram_reg_0_13),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_59__0_n_4));
  LUT6 #(
    .INIT(64'hAAAAF0CCAAAAFFCC)) 
    ram_reg_0_i_64__0
       (.I0(grp_depthwise_conv2d_fix_fu_435_output_r_address0[4]),
        .I1(output_r_address0[4]),
        .I2(input_r_address0[4]),
        .I3(ram_reg_0_13),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_64__0_n_4));
  LUT6 #(
    .INIT(64'hAAAAF0CCAAAAFFCC)) 
    ram_reg_0_i_69
       (.I0(grp_depthwise_conv2d_fix_fu_435_output_r_address0[3]),
        .I1(output_r_address0[3]),
        .I2(input_r_address0[3]),
        .I3(ram_reg_0_13),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_69_n_4));
  LUT6 #(
    .INIT(64'hAAAAF0CCAAAAFFCC)) 
    ram_reg_0_i_74
       (.I0(grp_depthwise_conv2d_fix_fu_435_output_r_address0[2]),
        .I1(output_r_address0[2]),
        .I2(input_r_address0[2]),
        .I3(ram_reg_0_13),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_74_n_4));
  LUT6 #(
    .INIT(64'h3535303F3030303F)) 
    ram_reg_0_i_79
       (.I0(ram_reg_0_14[1]),
        .I1(grp_depthwise_conv2d_fix_fu_435_input_r_address0[1]),
        .I2(Q[1]),
        .I3(ram_reg_0_15[1]),
        .I4(ram_reg_0_13),
        .I5(Q[2]),
        .O(ram_reg_0_i_79_n_4));
  LUT6 #(
    .INIT(64'hAAAAF0CCAAAAFFCC)) 
    ram_reg_0_i_79__0
       (.I0(grp_depthwise_conv2d_fix_fu_435_output_r_address0[1]),
        .I1(output_r_address0[1]),
        .I2(input_r_address0[1]),
        .I3(ram_reg_0_13),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_79__0_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888880)) 
    ram_reg_0_i_7__0
       (.I0(ram_reg_0_4),
        .I1(ram_reg_0_i_44__0_n_4),
        .I2(ram_reg_0_40),
        .I3(ram_reg_0_41),
        .I4(ram_reg_0_42),
        .I5(ram_reg_0_43),
        .O(\ap_CS_fsm_reg[6]_0 [8]));
  LUT6 #(
    .INIT(64'hAAAAF0CCAAAAFFCC)) 
    ram_reg_0_i_84
       (.I0(grp_depthwise_conv2d_fix_fu_435_output_r_address0[0]),
        .I1(output_r_address0[0]),
        .I2(input_r_address0[0]),
        .I3(ram_reg_0_13),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_84_n_4));
  LUT6 #(
    .INIT(64'h3535303F3030303F)) 
    ram_reg_0_i_85
       (.I0(ram_reg_0_14[0]),
        .I1(grp_depthwise_conv2d_fix_fu_435_input_r_address0[0]),
        .I2(Q[1]),
        .I3(ram_reg_0_15[0]),
        .I4(ram_reg_0_13),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888880)) 
    ram_reg_0_i_8__0
       (.I0(ram_reg_0_4),
        .I1(ram_reg_0_i_49__0_n_4),
        .I2(ram_reg_0_36),
        .I3(ram_reg_0_37),
        .I4(ram_reg_0_38),
        .I5(ram_reg_0_39),
        .O(\ap_CS_fsm_reg[6]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888880)) 
    ram_reg_0_i_9__0
       (.I0(ram_reg_0_4),
        .I1(ram_reg_0_i_54__0_n_4),
        .I2(ram_reg_0_32),
        .I3(ram_reg_0_33),
        .I4(ram_reg_0_34),
        .I5(ram_reg_0_35),
        .O(\ap_CS_fsm_reg[6]_0 [6]));
  LUT6 #(
    .INIT(64'hF0FFF00044444444)) 
    ram_reg_1_i_2__0
       (.I0(ram_reg_1_i_4__0_n_4),
        .I1(ram_reg_1),
        .I2(ram_reg_6[0]),
        .I3(input_data_V_data_V_0_sel),
        .I4(ram_reg_6_0[0]),
        .I5(ram_reg_1_0),
        .O(d0[0]));
  LUT5 #(
    .INIT(32'h44447774)) 
    ram_reg_1_i_4__0
       (.I0(grp_depthwise_conv2d_fix_fu_435_output_r_d0[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(q0[2]),
        .O(ram_reg_1_i_4__0_n_4));
  LUT6 #(
    .INIT(64'hF0FFF00044444444)) 
    ram_reg_2_i_2__0
       (.I0(ram_reg_2_i_5__0_n_4),
        .I1(ram_reg_2),
        .I2(ram_reg_6[1]),
        .I3(input_data_V_data_V_0_sel),
        .I4(ram_reg_6_0[1]),
        .I5(ram_reg_1_0),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'hEFEFEFAAAAAAAAAA)) 
    ram_reg_2_i_3__0
       (.I0(input_data_V_data_V_0_sel0),
        .I1(grp_depthwise_conv2d_fix_fu_435_output_r_we0),
        .I2(Q[1]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_2_1),
        .I5(ram_reg_2_2),
        .O(WEA[1]));
  LUT5 #(
    .INIT(32'h44447774)) 
    ram_reg_2_i_5__0
       (.I0(grp_depthwise_conv2d_fix_fu_435_output_r_d0[4]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(q0[4]),
        .O(ram_reg_2_i_5__0_n_4));
  LUT6 #(
    .INIT(64'hF0FFF00044444444)) 
    ram_reg_3_i_1__0
       (.I0(ram_reg_3_i_3__0_n_4),
        .I1(ram_reg_3),
        .I2(ram_reg_6[2]),
        .I3(input_data_V_data_V_0_sel),
        .I4(ram_reg_6_0[2]),
        .I5(ram_reg_1_0),
        .O(d0[2]));
  LUT5 #(
    .INIT(32'h44447774)) 
    ram_reg_3_i_3__0
       (.I0(grp_depthwise_conv2d_fix_fu_435_output_r_d0[7]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(q0[7]),
        .O(ram_reg_3_i_3__0_n_4));
  LUT6 #(
    .INIT(64'hF0FFF00044444444)) 
    ram_reg_4_i_1__0
       (.I0(ram_reg_4_i_3__0_n_4),
        .I1(ram_reg_4),
        .I2(ram_reg_6[3]),
        .I3(input_data_V_data_V_0_sel),
        .I4(ram_reg_6_0[3]),
        .I5(ram_reg_1_0),
        .O(d0[3]));
  LUT5 #(
    .INIT(32'h44447774)) 
    ram_reg_4_i_3__0
       (.I0(grp_depthwise_conv2d_fix_fu_435_output_r_d0[9]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(q0[9]),
        .O(ram_reg_4_i_3__0_n_4));
  LUT6 #(
    .INIT(64'hF0FFF00044444444)) 
    ram_reg_5_i_2__0
       (.I0(ram_reg_5_i_5__0_n_4),
        .I1(ram_reg_5),
        .I2(ram_reg_6[4]),
        .I3(input_data_V_data_V_0_sel),
        .I4(ram_reg_6_0[4]),
        .I5(ram_reg_1_0),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'hEFEFEFAAAAAAAAAA)) 
    ram_reg_5_i_3__0
       (.I0(input_data_V_data_V_0_sel0),
        .I1(grp_depthwise_conv2d_fix_fu_435_output_r_we0),
        .I2(Q[1]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_2_1),
        .I5(ram_reg_2_2),
        .O(\ap_CS_fsm_reg[4]_1 [0]));
  LUT5 #(
    .INIT(32'h44447774)) 
    ram_reg_5_i_5__0
       (.I0(grp_depthwise_conv2d_fix_fu_435_output_r_d0[10]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(q0[10]),
        .O(ram_reg_5_i_5__0_n_4));
  LUT6 #(
    .INIT(64'hF0FFF00044444444)) 
    ram_reg_6_i_1__0
       (.I0(ram_reg_6_i_3__0_n_4),
        .I1(ram_reg_6_1),
        .I2(ram_reg_6[5]),
        .I3(input_data_V_data_V_0_sel),
        .I4(ram_reg_6_0[5]),
        .I5(ram_reg_1_0),
        .O(d0[5]));
  LUT5 #(
    .INIT(32'h44447774)) 
    ram_reg_6_i_3__0
       (.I0(grp_depthwise_conv2d_fix_fu_435_output_r_d0[13]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(q0[13]),
        .O(ram_reg_6_i_3__0_n_4));
  LUT6 #(
    .INIT(64'hEFEFEFAAAAAAAAAA)) 
    ram_reg_7_i_3__0
       (.I0(input_data_V_data_V_0_sel0),
        .I1(grp_depthwise_conv2d_fix_fu_435_output_r_we0),
        .I2(Q[1]),
        .I3(ram_reg_2_0),
        .I4(ram_reg_2_1),
        .I5(ram_reg_2_2),
        .O(\ap_CS_fsm_reg[4]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp1_reg_417[1]_i_1 
       (.I0(p_shl5_cast_fu_238_p1[2]),
        .I1(p_shl1_cast_fu_176_p1[5]),
        .O(tmp_fu_248_p2));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h9996)) 
    \tmp1_reg_417[2]_i_1 
       (.I0(p_shl5_cast_fu_238_p1[3]),
        .I1(p_shl1_cast_fu_176_p1[6]),
        .I2(p_shl5_cast_fu_238_p1[2]),
        .I3(p_shl1_cast_fu_176_p1[5]),
        .O(\tmp1_reg_417[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h99955556)) 
    \tmp1_reg_417[3]_i_1 
       (.I0(p_shl1_cast_fu_176_p1[7]),
        .I1(p_shl1_cast_fu_176_p1[6]),
        .I2(p_shl5_cast_fu_238_p1[2]),
        .I3(p_shl1_cast_fu_176_p1[5]),
        .I4(p_shl5_cast_fu_238_p1[3]),
        .O(\tmp1_reg_417[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h9995555555555556)) 
    \tmp1_reg_417[4]_i_1 
       (.I0(p_shl1_cast_fu_176_p1[8]),
        .I1(p_shl5_cast_fu_238_p1[3]),
        .I2(p_shl1_cast_fu_176_p1[5]),
        .I3(p_shl5_cast_fu_238_p1[2]),
        .I4(p_shl1_cast_fu_176_p1[6]),
        .I5(p_shl1_cast_fu_176_p1[7]),
        .O(\tmp1_reg_417[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h6CC6)) 
    \tmp1_reg_417[5]_i_1 
       (.I0(\tmp1_reg_417[9]_i_3_n_4 ),
        .I1(tmp_fu_248_p2__0[4]),
        .I2(p_shl5_cast_fu_238_p1[2]),
        .I3(p_shl1_cast_fu_176_p1[5]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h1EE1A55AA55AE11E)) 
    \tmp1_reg_417[6]_i_1 
       (.I0(tmp_fu_248_p2__0[4]),
        .I1(\tmp1_reg_417[9]_i_3_n_4 ),
        .I2(p_shl5_cast_fu_238_p1[3]),
        .I3(p_shl1_cast_fu_176_p1[6]),
        .I4(p_shl5_cast_fu_238_p1[2]),
        .I5(p_shl1_cast_fu_176_p1[5]),
        .O(\tmp1_reg_417[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0067FF50FF5000AE)) 
    \tmp1_reg_417[7]_i_1 
       (.I0(p_shl1_cast_fu_176_p1[9]),
        .I1(p_shl1_cast_fu_176_p1[8]),
        .I2(tmp_fu_248_p2),
        .I3(tmp_fu_248_p2__0[1]),
        .I4(p_shl1_cast_fu_176_p1[7]),
        .I5(\tmp1_reg_417[8]_i_3_n_4 ),
        .O(\tmp1_reg_417[7]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h05F4FF00FF00F40A)) 
    \tmp1_reg_417[8]_i_1 
       (.I0(p_shl1_cast_fu_176_p1[9]),
        .I1(tmp_fu_248_p2),
        .I2(tmp_fu_248_p2__0[1]),
        .I3(p_shl1_cast_fu_176_p1[8]),
        .I4(\tmp1_reg_417[8]_i_3_n_4 ),
        .I5(p_shl1_cast_fu_176_p1[7]),
        .O(\tmp1_reg_417[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp1_reg_417[8]_i_2 
       (.I0(p_shl1_cast_fu_176_p1[5]),
        .I1(p_shl5_cast_fu_238_p1[2]),
        .I2(p_shl1_cast_fu_176_p1[6]),
        .I3(p_shl5_cast_fu_238_p1[3]),
        .O(tmp_fu_248_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    \tmp1_reg_417[8]_i_3 
       (.I0(p_shl1_cast_fu_176_p1[6]),
        .I1(p_shl5_cast_fu_238_p1[2]),
        .I2(p_shl1_cast_fu_176_p1[5]),
        .I3(p_shl5_cast_fu_238_p1[3]),
        .O(\tmp1_reg_417[8]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp1_reg_417[9]_i_1 
       (.I0(p_shl5_cast_fu_238_p1[3]),
        .I1(p_shl5_cast_fu_238_p1[2]),
        .I2(output_r_ce0),
        .O(buffer_1_reg_1331));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp1_reg_417[9]_i_2 
       (.I0(\tmp1_reg_417[9]_i_3_n_4 ),
        .I1(tmp_fu_248_p2__0[4]),
        .O(\tmp1_reg_417[9]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hD7777FFFFFFFFEEE)) 
    \tmp1_reg_417[9]_i_3 
       (.I0(p_shl1_cast_fu_176_p1[8]),
        .I1(p_shl5_cast_fu_238_p1[3]),
        .I2(p_shl1_cast_fu_176_p1[5]),
        .I3(p_shl5_cast_fu_238_p1[2]),
        .I4(p_shl1_cast_fu_176_p1[6]),
        .I5(p_shl1_cast_fu_176_p1[7]),
        .O(\tmp1_reg_417[9]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp1_reg_417[9]_i_4 
       (.I0(p_shl1_cast_fu_176_p1[7]),
        .I1(p_shl1_cast_fu_176_p1[8]),
        .I2(\tmp1_reg_417[8]_i_3_n_4 ),
        .I3(p_shl1_cast_fu_176_p1[9]),
        .O(tmp_fu_248_p2__0[4]));
  FDRE \tmp1_reg_417_reg[1] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1331),
        .D(tmp_fu_248_p2),
        .Q(tmp1_reg_417[1]),
        .R(1'b0));
  FDRE \tmp1_reg_417_reg[2] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1331),
        .D(\tmp1_reg_417[2]_i_1_n_4 ),
        .Q(tmp1_reg_417[2]),
        .R(1'b0));
  FDRE \tmp1_reg_417_reg[3] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1331),
        .D(\tmp1_reg_417[3]_i_1_n_4 ),
        .Q(tmp1_reg_417[3]),
        .R(1'b0));
  FDRE \tmp1_reg_417_reg[4] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1331),
        .D(\tmp1_reg_417[4]_i_1_n_4 ),
        .Q(tmp1_reg_417[4]),
        .R(1'b0));
  FDRE \tmp1_reg_417_reg[5] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1331),
        .D(p_0_in),
        .Q(tmp1_reg_417[5]),
        .R(1'b0));
  FDRE \tmp1_reg_417_reg[6] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1331),
        .D(\tmp1_reg_417[6]_i_1_n_4 ),
        .Q(tmp1_reg_417[6]),
        .R(1'b0));
  FDRE \tmp1_reg_417_reg[7] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1331),
        .D(\tmp1_reg_417[7]_i_1_n_4 ),
        .Q(tmp1_reg_417[7]),
        .R(1'b0));
  FDRE \tmp1_reg_417_reg[8] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1331),
        .D(\tmp1_reg_417[8]_i_1_n_4 ),
        .Q(tmp1_reg_417[8]),
        .R(1'b0));
  FDRE \tmp1_reg_417_reg[9] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1331),
        .D(\tmp1_reg_417[9]_i_2_n_4 ),
        .Q(tmp1_reg_417[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp3_reg_386[4]_i_1 
       (.I0(p_shl1_cast_fu_176_p1[6]),
        .I1(p_shl1_cast_fu_176_p1[5]),
        .I2(p_shl1_cast_fu_176_p1[7]),
        .O(\tmp3_reg_386[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hF01E)) 
    \tmp3_reg_386[5]_i_1 
       (.I0(p_shl1_cast_fu_176_p1[6]),
        .I1(p_shl1_cast_fu_176_p1[7]),
        .I2(p_shl1_cast_fu_176_p1[8]),
        .I3(p_shl1_cast_fu_176_p1[5]),
        .O(tmp3_fu_192_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hAF5051AE)) 
    \tmp3_reg_386[6]_i_1 
       (.I0(p_shl1_cast_fu_176_p1[8]),
        .I1(p_shl1_cast_fu_176_p1[7]),
        .I2(p_shl1_cast_fu_176_p1[5]),
        .I3(p_shl1_cast_fu_176_p1[9]),
        .I4(p_shl1_cast_fu_176_p1[6]),
        .O(tmp3_fu_192_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h22B2DD4C)) 
    \tmp3_reg_386[7]_i_1 
       (.I0(p_shl1_cast_fu_176_p1[6]),
        .I1(p_shl1_cast_fu_176_p1[9]),
        .I2(p_shl1_cast_fu_176_p1[5]),
        .I3(p_shl1_cast_fu_176_p1[8]),
        .I4(p_shl1_cast_fu_176_p1[7]),
        .O(\tmp3_reg_386[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFF50002A)) 
    \tmp3_reg_386[8]_i_1 
       (.I0(p_shl1_cast_fu_176_p1[9]),
        .I1(p_shl1_cast_fu_176_p1[5]),
        .I2(p_shl1_cast_fu_176_p1[6]),
        .I3(p_shl1_cast_fu_176_p1[7]),
        .I4(p_shl1_cast_fu_176_p1[8]),
        .O(\tmp3_reg_386[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFEEE0000)) 
    \tmp3_reg_386[9]_i_1 
       (.I0(p_shl1_cast_fu_176_p1[7]),
        .I1(p_shl1_cast_fu_176_p1[8]),
        .I2(p_shl1_cast_fu_176_p1[6]),
        .I3(p_shl1_cast_fu_176_p1[5]),
        .I4(p_shl1_cast_fu_176_p1[9]),
        .O(\tmp3_reg_386[9]_i_1_n_4 ));
  FDRE \tmp3_reg_386_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_970),
        .D(p_shl1_cast_fu_176_p1[5]),
        .Q(tmp3_reg_386[2]),
        .R(1'b0));
  FDRE \tmp3_reg_386_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_970),
        .D(out_h_4_fu_162_p2[1]),
        .Q(tmp3_reg_386[3]),
        .R(1'b0));
  FDRE \tmp3_reg_386_reg[4] 
       (.C(ap_clk),
        .CE(out_w_reg_970),
        .D(\tmp3_reg_386[4]_i_1_n_4 ),
        .Q(tmp3_reg_386[4]),
        .R(1'b0));
  FDRE \tmp3_reg_386_reg[5] 
       (.C(ap_clk),
        .CE(out_w_reg_970),
        .D(tmp3_fu_192_p2[5]),
        .Q(tmp3_reg_386[5]),
        .R(1'b0));
  FDRE \tmp3_reg_386_reg[6] 
       (.C(ap_clk),
        .CE(out_w_reg_970),
        .D(tmp3_fu_192_p2[6]),
        .Q(tmp3_reg_386[6]),
        .R(1'b0));
  FDRE \tmp3_reg_386_reg[7] 
       (.C(ap_clk),
        .CE(out_w_reg_970),
        .D(\tmp3_reg_386[7]_i_1_n_4 ),
        .Q(tmp3_reg_386[7]),
        .R(1'b0));
  FDRE \tmp3_reg_386_reg[8] 
       (.C(ap_clk),
        .CE(out_w_reg_970),
        .D(\tmp3_reg_386[8]_i_1_n_4 ),
        .Q(tmp3_reg_386[8]),
        .R(1'b0));
  FDRE \tmp3_reg_386_reg[9] 
       (.C(ap_clk),
        .CE(out_w_reg_970),
        .D(\tmp3_reg_386[9]_i_1_n_4 ),
        .Q(tmp3_reg_386[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_75_reg_412[1]_i_1 
       (.I0(p_shl5_cast_fu_238_p1[2]),
        .I1(p_shl5_cast_fu_238_p1[3]),
        .O(k_h_1_fu_220_p2));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_75_reg_412[2]_i_1 
       (.I0(p_shl5_cast_fu_238_p1[3]),
        .I1(p_shl5_cast_fu_238_p1[2]),
        .O(\tmp_75_reg_412[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_75_reg_412[3]_i_1 
       (.I0(p_shl5_cast_fu_238_p1[2]),
        .I1(p_shl5_cast_fu_238_p1[3]),
        .O(\tmp_75_reg_412[3]_i_1_n_4 ));
  FDRE \tmp_75_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1331),
        .D(p_shl5_cast_fu_238_p1[2]),
        .Q(tmp_75_reg_412[0]),
        .R(1'b0));
  FDRE \tmp_75_reg_412_reg[1] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1331),
        .D(k_h_1_fu_220_p2),
        .Q(tmp_75_reg_412[1]),
        .R(1'b0));
  FDRE \tmp_75_reg_412_reg[2] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1331),
        .D(\tmp_75_reg_412[2]_i_1_n_4 ),
        .Q(tmp_75_reg_412[2]),
        .R(1'b0));
  FDRE \tmp_75_reg_412_reg[3] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1331),
        .D(\tmp_75_reg_412[3]_i_1_n_4 ),
        .Q(tmp_75_reg_412[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00000000)) 
    \tmp_97_cast_reg_399[4]_i_1 
       (.I0(out_w_reg_97[1]),
        .I1(out_w_reg_97[4]),
        .I2(out_w_reg_97[3]),
        .I3(out_w_reg_97[2]),
        .I4(out_w_reg_97[0]),
        .I5(ap_CS_fsm_state3),
        .O(buffer6_reg_1090));
  FDRE \tmp_97_cast_reg_399_reg[0] 
       (.C(ap_clk),
        .CE(buffer6_reg_1090),
        .D(out_w_reg_97[0]),
        .Q(grp_depthwise_conv2d_fix_fu_435_output_r_address0[0]),
        .R(1'b0));
  FDRE \tmp_97_cast_reg_399_reg[1] 
       (.C(ap_clk),
        .CE(buffer6_reg_1090),
        .D(out_w_reg_97[1]),
        .Q(grp_depthwise_conv2d_fix_fu_435_output_r_address0[1]),
        .R(1'b0));
  FDRE \tmp_97_cast_reg_399_reg[2] 
       (.C(ap_clk),
        .CE(buffer6_reg_1090),
        .D(out_w_reg_97[2]),
        .Q(tmp_97_cast_reg_399[2]),
        .R(1'b0));
  FDRE \tmp_97_cast_reg_399_reg[3] 
       (.C(ap_clk),
        .CE(buffer6_reg_1090),
        .D(out_w_reg_97[3]),
        .Q(tmp_97_cast_reg_399[3]),
        .R(1'b0));
  FDRE \tmp_97_cast_reg_399_reg[4] 
       (.C(ap_clk),
        .CE(buffer6_reg_1090),
        .D(out_w_reg_97[4]),
        .Q(tmp_97_cast_reg_399[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_1
   (tmp_67_fu_457_p2,
    tmp_67_fu_457_p2_0,
    tmp_67_fu_457_p2_1,
    tmp_67_fu_457_p2_2,
    tmp_67_fu_457_p2_3,
    tmp_67_fu_457_p2_4,
    tmp_67_fu_457_p2_5,
    tmp_67_fu_457_p2_6,
    tmp_67_fu_457_p2_7,
    tmp_67_fu_457_p2_8,
    tmp_67_fu_457_p2_9,
    \ap_CS_fsm_reg[28] ,
    d0,
    SeparableConv2D_2_w_1_ce0,
    input_r_ce0,
    SeparableConv2D_3_w_1_ce0,
    tmp_63_fu_422_p2,
    tmp_63_fu_422_p2_0,
    tmp_63_fu_422_p2_1,
    tmp_63_fu_422_p2_2,
    tmp_63_fu_422_p2_3,
    tmp_63_fu_422_p2_4,
    tmp_63_fu_422_p2_5,
    tmp_63_fu_422_p2_6,
    tmp_63_fu_422_p2_7,
    tmp_63_fu_422_p2_8,
    tmp_63_fu_422_p2_9,
    \buffer6_reg_193_reg[15]_0 ,
    \buffer6_reg_193_reg[2]_0 ,
    \buffer6_reg_193_reg[4]_0 ,
    \buffer6_reg_193_reg[7]_0 ,
    \buffer6_reg_193_reg[9]_0 ,
    \buffer6_reg_193_reg[10]_0 ,
    \buffer6_reg_193_reg[13]_0 ,
    \ap_CS_fsm_reg[27] ,
    D,
    output_r_ce0,
    ADDRARDADDR,
    ram_reg_0,
    ram_reg_0_0,
    input_r_address0,
    ram_reg_0_1,
    grp_padding2d_fix16_fu_297_output_r_address0,
    ram_reg_2,
    E,
    ram_reg_2_0,
    ram_reg_2_1,
    Q,
    input_data_V_data_V_0_sel,
    ram_reg_7,
    ram_reg_0_2,
    ram_reg_0_3,
    output_r_address0,
    ram_reg_0_4,
    input_r_q0,
    ram_reg_7_0,
    grp_depthwise_conv2d_fix_2_fu_315_output_r_d0,
    ram_reg_7_i_5__0_0,
    grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg,
    ap_rst_n_inv,
    ap_clk,
    A);
  output tmp_67_fu_457_p2;
  output tmp_67_fu_457_p2_0;
  output tmp_67_fu_457_p2_1;
  output tmp_67_fu_457_p2_2;
  output tmp_67_fu_457_p2_3;
  output tmp_67_fu_457_p2_4;
  output tmp_67_fu_457_p2_5;
  output tmp_67_fu_457_p2_6;
  output tmp_67_fu_457_p2_7;
  output tmp_67_fu_457_p2_8;
  output tmp_67_fu_457_p2_9;
  output \ap_CS_fsm_reg[28] ;
  output [5:0]d0;
  output SeparableConv2D_2_w_1_ce0;
  output input_r_ce0;
  output SeparableConv2D_3_w_1_ce0;
  output tmp_63_fu_422_p2;
  output tmp_63_fu_422_p2_0;
  output tmp_63_fu_422_p2_1;
  output tmp_63_fu_422_p2_2;
  output tmp_63_fu_422_p2_3;
  output tmp_63_fu_422_p2_4;
  output tmp_63_fu_422_p2_5;
  output tmp_63_fu_422_p2_6;
  output tmp_63_fu_422_p2_7;
  output tmp_63_fu_422_p2_8;
  output tmp_63_fu_422_p2_9;
  output [3:0]\buffer6_reg_193_reg[15]_0 ;
  output \buffer6_reg_193_reg[2]_0 ;
  output \buffer6_reg_193_reg[4]_0 ;
  output \buffer6_reg_193_reg[7]_0 ;
  output \buffer6_reg_193_reg[9]_0 ;
  output \buffer6_reg_193_reg[10]_0 ;
  output \buffer6_reg_193_reg[13]_0 ;
  output \ap_CS_fsm_reg[27] ;
  output [3:0]D;
  output output_r_ce0;
  output [6:0]ADDRARDADDR;
  input ram_reg_0;
  input ram_reg_0_0;
  input [10:0]input_r_address0;
  input ram_reg_0_1;
  input [10:0]grp_padding2d_fix16_fu_297_output_r_address0;
  input ram_reg_2;
  input [0:0]E;
  input ram_reg_2_0;
  input ram_reg_2_1;
  input [5:0]Q;
  input input_data_V_data_V_0_sel;
  input [5:0]ram_reg_7;
  input ram_reg_0_2;
  input [6:0]ram_reg_0_3;
  input [10:0]output_r_address0;
  input [10:0]ram_reg_0_4;
  input [15:0]input_r_q0;
  input [5:0]ram_reg_7_0;
  input [11:0]grp_depthwise_conv2d_fix_2_fu_315_output_r_d0;
  input [11:0]ram_reg_7_i_5__0_0;
  input grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]A;

  wire [15:0]A;
  wire [6:0]ADDRARDADDR;
  wire [5:1]A_0;
  wire [3:3]C;
  wire [3:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire SeparableConv2D_2_w_1_ce0;
  wire SeparableConv2D_3_w_1_ce0;
  wire \ap_CS_fsm[1]_i_2_n_4 ;
  wire \ap_CS_fsm_reg[27] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire \ap_CS_fsm_reg_n_4_[3] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [7:1]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \buffer6_reg_193[15]_i_1__0_n_4 ;
  wire \buffer6_reg_193[15]_i_2__0_n_4 ;
  wire \buffer6_reg_193_reg[10]_0 ;
  wire \buffer6_reg_193_reg[13]_0 ;
  wire [3:0]\buffer6_reg_193_reg[15]_0 ;
  wire \buffer6_reg_193_reg[2]_0 ;
  wire \buffer6_reg_193_reg[4]_0 ;
  wire \buffer6_reg_193_reg[7]_0 ;
  wire \buffer6_reg_193_reg[9]_0 ;
  wire buffer_1_reg_2151;
  wire [15:0]buffer_1_reg_215_reg;
  wire [5:0]d0;
  wire grp_depthwise_conv2d_fix_1_fu_339_ap_done;
  wire grp_depthwise_conv2d_fix_1_fu_339_ap_ready;
  wire grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg;
  wire [10:0]grp_depthwise_conv2d_fix_1_fu_339_input_r_address0;
  wire [10:0]grp_depthwise_conv2d_fix_1_fu_339_output_r_address0;
  wire [14:0]grp_depthwise_conv2d_fix_1_fu_339_output_r_d0;
  wire grp_depthwise_conv2d_fix_1_fu_339_output_r_we0;
  wire [11:0]grp_depthwise_conv2d_fix_2_fu_315_output_r_d0;
  wire [10:0]grp_padding2d_fix16_fu_297_output_r_address0;
  wire input_data_V_data_V_0_sel;
  wire [10:0]input_r_address0;
  wire input_r_ce0;
  wire [15:0]input_r_q0;
  wire [1:1]k_h_1_fu_356_p2;
  wire [1:0]k_h_1_reg_610;
  wire \k_h_1_reg_610[0]_i_1__0_n_4 ;
  wire \k_h_1_reg_610[1]_i_1__0_n_4 ;
  wire \k_h_reg_204[0]_i_1__0_n_4 ;
  wire \k_h_reg_204[1]_i_1__0_n_4 ;
  wire [1:0]k_w_1_reg_628;
  wire \k_w_1_reg_628[0]_i_1__0_n_4 ;
  wire \k_w_1_reg_628[1]_i_1__0_n_4 ;
  wire [1:0]k_w_reg_227;
  wire \k_w_reg_227[0]_i_1__0_n_4 ;
  wire \k_w_reg_227[1]_i_1__0_n_4 ;
  wire network_mul_mul_16s_16s_30_1_1_U39_n_10;
  wire network_mul_mul_16s_16s_30_1_1_U39_n_11;
  wire network_mul_mul_16s_16s_30_1_1_U39_n_12;
  wire network_mul_mul_16s_16s_30_1_1_U39_n_13;
  wire network_mul_mul_16s_16s_30_1_1_U39_n_14;
  wire network_mul_mul_16s_16s_30_1_1_U39_n_15;
  wire network_mul_mul_16s_16s_30_1_1_U39_n_16;
  wire network_mul_mul_16s_16s_30_1_1_U39_n_17;
  wire network_mul_mul_16s_16s_30_1_1_U39_n_18;
  wire network_mul_mul_16s_16s_30_1_1_U39_n_19;
  wire network_mul_mul_16s_16s_30_1_1_U39_n_4;
  wire network_mul_mul_16s_16s_30_1_1_U39_n_5;
  wire network_mul_mul_16s_16s_30_1_1_U39_n_6;
  wire network_mul_mul_16s_16s_30_1_1_U39_n_7;
  wire network_mul_mul_16s_16s_30_1_1_U39_n_8;
  wire network_mul_mul_16s_16s_30_1_1_U39_n_9;
  wire [6:0]next_mul3_fu_254_p2;
  wire [6:0]next_mul3_reg_548;
  wire \next_mul3_reg_548[3]_i_2_n_4 ;
  wire \next_mul3_reg_548[3]_i_3_n_4 ;
  wire \next_mul3_reg_548[3]_i_4_n_4 ;
  wire \next_mul3_reg_548[3]_i_5_n_4 ;
  wire \next_mul3_reg_548_reg[3]_i_1_n_4 ;
  wire \next_mul3_reg_548_reg[3]_i_1_n_5 ;
  wire \next_mul3_reg_548_reg[3]_i_1_n_6 ;
  wire \next_mul3_reg_548_reg[3]_i_1_n_7 ;
  wire \next_mul3_reg_548_reg[6]_i_1_n_6 ;
  wire \next_mul3_reg_548_reg[6]_i_1_n_7 ;
  wire [6:0]next_mul_fu_259_p2;
  wire [6:0]next_mul_reg_553;
  wire \next_mul_reg_553[3]_i_2_n_4 ;
  wire \next_mul_reg_553[3]_i_3_n_4 ;
  wire \next_mul_reg_553[6]_i_2_n_4 ;
  wire \next_mul_reg_553_reg[3]_i_1_n_4 ;
  wire \next_mul_reg_553_reg[3]_i_1_n_5 ;
  wire \next_mul_reg_553_reg[3]_i_1_n_6 ;
  wire \next_mul_reg_553_reg[3]_i_1_n_7 ;
  wire \next_mul_reg_553_reg[6]_i_1_n_6 ;
  wire \next_mul_reg_553_reg[6]_i_1_n_7 ;
  wire [3:0]out_d_4_fu_270_p2;
  wire [3:0]out_d_4_reg_561;
  wire out_d_reg_133;
  wire \out_d_reg_133_reg_n_4_[3] ;
  wire [3:0]out_h_4_fu_306_p2;
  wire [3:0]out_h_4_reg_579;
  wire out_h_reg_169;
  wire out_h_reg_1690;
  wire \out_h_reg_169_reg_n_4_[0] ;
  wire \out_h_reg_169_reg_n_4_[1] ;
  wire \out_h_reg_169_reg_n_4_[2] ;
  wire \out_h_reg_169_reg_n_4_[3] ;
  wire [3:0]out_w_4_fu_340_p2;
  wire [3:0]out_w_4_reg_592;
  wire [3:0]out_w_reg_181;
  wire out_w_reg_1810;
  wire [10:0]output_r_address0;
  wire output_r_ce0;
  wire [3:2]p_shl5_cast_fu_378_p1;
  wire \p_shl_cast_reg_571[3]_i_1__0_n_4 ;
  wire \p_shl_cast_reg_571[4]_i_1_n_4 ;
  wire \p_shl_cast_reg_571[5]_i_1_n_4 ;
  wire \p_shl_cast_reg_571_reg_n_4_[3] ;
  wire \p_shl_cast_reg_571_reg_n_4_[4] ;
  wire \p_shl_cast_reg_571_reg_n_4_[5] ;
  wire [5:3]p_shl_fu_285_p3;
  wire [6:0]phi_mul2_reg_157;
  wire [6:0]phi_mul_reg_145;
  wire q0_reg_i_12_n_4;
  wire q0_reg_i_9__0_n_4;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire [6:0]ram_reg_0_3;
  wire [10:0]ram_reg_0_4;
  wire ram_reg_0_i_108_n_6;
  wire ram_reg_0_i_108_n_7;
  wire ram_reg_0_i_113__0_n_6;
  wire ram_reg_0_i_113__0_n_7;
  wire ram_reg_0_i_113_n_4;
  wire ram_reg_0_i_113_n_5;
  wire ram_reg_0_i_113_n_6;
  wire ram_reg_0_i_113_n_7;
  wire ram_reg_0_i_119_n_4;
  wire ram_reg_0_i_119_n_5;
  wire ram_reg_0_i_119_n_6;
  wire ram_reg_0_i_119_n_7;
  wire ram_reg_0_i_120_n_4;
  wire ram_reg_0_i_120_n_5;
  wire ram_reg_0_i_120_n_6;
  wire ram_reg_0_i_120_n_7;
  wire ram_reg_0_i_125__0_n_4;
  wire ram_reg_0_i_126__0_n_4;
  wire ram_reg_0_i_131_n_4;
  wire ram_reg_0_i_131_n_5;
  wire ram_reg_0_i_131_n_6;
  wire ram_reg_0_i_131_n_7;
  wire ram_reg_0_i_174_n_4;
  wire ram_reg_0_i_175_n_4;
  wire ram_reg_0_i_176_n_4;
  wire ram_reg_0_i_177_n_4;
  wire ram_reg_0_i_211_n_4;
  wire ram_reg_0_i_212_n_4;
  wire ram_reg_0_i_213_n_4;
  wire ram_reg_0_i_214_n_4;
  wire ram_reg_0_i_89__0_n_4;
  wire ram_reg_0_i_90__0_n_4;
  wire ram_reg_1_i_3__0_n_4;
  wire ram_reg_1_i_6__0_n_4;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_4_i_5__0_n_4;
  wire ram_reg_4_i_6__0_n_4;
  wire ram_reg_5_i_4__0_n_4;
  wire ram_reg_5_i_7__0_n_4;
  wire [5:0]ram_reg_7;
  wire [5:0]ram_reg_7_0;
  wire [11:0]ram_reg_7_i_5__0_0;
  wire ram_reg_7_i_5__0_n_4;
  wire ram_reg_7_i_7__0_n_4;
  wire sel;
  wire [10:0]tmp1_fu_412_p2;
  wire [10:0]tmp1_reg_615;
  wire \tmp1_reg_615[10]_i_3_n_4 ;
  wire \tmp1_reg_615[10]_i_4_n_4 ;
  wire \tmp1_reg_615[10]_i_5_n_4 ;
  wire \tmp1_reg_615[10]_i_6_n_4 ;
  wire \tmp1_reg_615[1]_i_2_n_4 ;
  wire \tmp1_reg_615[1]_i_3_n_4 ;
  wire \tmp1_reg_615[1]_i_4_n_4 ;
  wire \tmp1_reg_615[1]_i_5_n_4 ;
  wire \tmp1_reg_615[1]_i_6_n_4 ;
  wire \tmp1_reg_615[1]_i_7_n_4 ;
  wire \tmp1_reg_615[5]_i_2_n_4 ;
  wire \tmp1_reg_615[5]_i_3_n_4 ;
  wire \tmp1_reg_615[5]_i_4_n_4 ;
  wire \tmp1_reg_615[5]_i_5_n_4 ;
  wire \tmp1_reg_615[5]_i_6_n_4 ;
  wire \tmp1_reg_615[5]_i_7_n_4 ;
  wire \tmp1_reg_615[5]_i_8_n_4 ;
  wire \tmp1_reg_615[9]_i_10_n_4 ;
  wire \tmp1_reg_615[9]_i_11_n_4 ;
  wire \tmp1_reg_615[9]_i_12_n_4 ;
  wire \tmp1_reg_615[9]_i_13_n_4 ;
  wire \tmp1_reg_615[9]_i_14_n_4 ;
  wire \tmp1_reg_615[9]_i_15_n_4 ;
  wire \tmp1_reg_615[9]_i_16_n_4 ;
  wire \tmp1_reg_615[9]_i_17_n_4 ;
  wire \tmp1_reg_615[9]_i_18_n_4 ;
  wire \tmp1_reg_615[9]_i_20_n_4 ;
  wire \tmp1_reg_615[9]_i_21_n_4 ;
  wire \tmp1_reg_615[9]_i_25_n_4 ;
  wire \tmp1_reg_615[9]_i_26_n_4 ;
  wire \tmp1_reg_615[9]_i_27_n_4 ;
  wire \tmp1_reg_615[9]_i_28_n_4 ;
  wire \tmp1_reg_615[9]_i_29_n_4 ;
  wire \tmp1_reg_615[9]_i_2_n_4 ;
  wire \tmp1_reg_615[9]_i_3_n_4 ;
  wire \tmp1_reg_615[9]_i_4_n_4 ;
  wire \tmp1_reg_615[9]_i_5_n_4 ;
  wire \tmp1_reg_615[9]_i_6_n_4 ;
  wire \tmp1_reg_615[9]_i_7_n_4 ;
  wire \tmp1_reg_615[9]_i_8_n_4 ;
  wire \tmp1_reg_615[9]_i_9_n_4 ;
  wire \tmp1_reg_615_reg[1]_i_1_n_4 ;
  wire \tmp1_reg_615_reg[1]_i_1_n_5 ;
  wire \tmp1_reg_615_reg[1]_i_1_n_6 ;
  wire \tmp1_reg_615_reg[1]_i_1_n_7 ;
  wire \tmp1_reg_615_reg[1]_i_1_n_8 ;
  wire \tmp1_reg_615_reg[1]_i_1_n_9 ;
  wire \tmp1_reg_615_reg[5]_i_1_n_4 ;
  wire \tmp1_reg_615_reg[5]_i_1_n_5 ;
  wire \tmp1_reg_615_reg[5]_i_1_n_6 ;
  wire \tmp1_reg_615_reg[5]_i_1_n_7 ;
  wire \tmp1_reg_615_reg[9]_i_1_n_4 ;
  wire \tmp1_reg_615_reg[9]_i_1_n_5 ;
  wire \tmp1_reg_615_reg[9]_i_1_n_6 ;
  wire \tmp1_reg_615_reg[9]_i_1_n_7 ;
  wire \tmp1_reg_615_reg[9]_i_22_n_10 ;
  wire \tmp1_reg_615_reg[9]_i_22_n_11 ;
  wire \tmp1_reg_615_reg[9]_i_22_n_4 ;
  wire \tmp1_reg_615_reg[9]_i_22_n_6 ;
  wire \tmp1_reg_615_reg[9]_i_22_n_7 ;
  wire \tmp1_reg_615_reg[9]_i_22_n_9 ;
  wire [10:0]tmp3_fu_326_p2;
  wire [10:0]tmp3_reg_584;
  wire \tmp3_reg_584[10]_i_2_n_4 ;
  wire \tmp3_reg_584[10]_i_4_n_4 ;
  wire \tmp3_reg_584[10]_i_5_n_4 ;
  wire \tmp3_reg_584[10]_i_6_n_4 ;
  wire \tmp3_reg_584[1]_i_2_n_4 ;
  wire \tmp3_reg_584[1]_i_3_n_4 ;
  wire \tmp3_reg_584[1]_i_4_n_4 ;
  wire \tmp3_reg_584[1]_i_5_n_4 ;
  wire \tmp3_reg_584[1]_i_6_n_4 ;
  wire \tmp3_reg_584[1]_i_7_n_4 ;
  wire \tmp3_reg_584[1]_i_8_n_4 ;
  wire \tmp3_reg_584[1]_i_9_n_4 ;
  wire \tmp3_reg_584[5]_i_10_n_4 ;
  wire \tmp3_reg_584[5]_i_11_n_4 ;
  wire \tmp3_reg_584[5]_i_12_n_4 ;
  wire \tmp3_reg_584[5]_i_13_n_4 ;
  wire \tmp3_reg_584[5]_i_14_n_4 ;
  wire \tmp3_reg_584[5]_i_15_n_4 ;
  wire \tmp3_reg_584[5]_i_2_n_4 ;
  wire \tmp3_reg_584[5]_i_4_n_4 ;
  wire \tmp3_reg_584[5]_i_5_n_4 ;
  wire \tmp3_reg_584[5]_i_6_n_4 ;
  wire \tmp3_reg_584[5]_i_7_n_4 ;
  wire \tmp3_reg_584[5]_i_8_n_4 ;
  wire \tmp3_reg_584[5]_i_9_n_4 ;
  wire \tmp3_reg_584[9]_i_10_n_4 ;
  wire \tmp3_reg_584[9]_i_11_n_4 ;
  wire \tmp3_reg_584[9]_i_12_n_4 ;
  wire \tmp3_reg_584[9]_i_13_n_4 ;
  wire \tmp3_reg_584[9]_i_2_n_4 ;
  wire \tmp3_reg_584[9]_i_3_n_4 ;
  wire \tmp3_reg_584[9]_i_4_n_4 ;
  wire \tmp3_reg_584[9]_i_5_n_4 ;
  wire \tmp3_reg_584[9]_i_6_n_4 ;
  wire \tmp3_reg_584[9]_i_7_n_4 ;
  wire \tmp3_reg_584[9]_i_8_n_4 ;
  wire \tmp3_reg_584[9]_i_9_n_4 ;
  wire \tmp3_reg_584_reg[10]_i_3_n_11 ;
  wire \tmp3_reg_584_reg[10]_i_3_n_6 ;
  wire \tmp3_reg_584_reg[1]_i_1_n_4 ;
  wire \tmp3_reg_584_reg[1]_i_1_n_5 ;
  wire \tmp3_reg_584_reg[1]_i_1_n_6 ;
  wire \tmp3_reg_584_reg[1]_i_1_n_7 ;
  wire \tmp3_reg_584_reg[1]_i_1_n_8 ;
  wire \tmp3_reg_584_reg[1]_i_1_n_9 ;
  wire \tmp3_reg_584_reg[5]_i_1_n_4 ;
  wire \tmp3_reg_584_reg[5]_i_1_n_5 ;
  wire \tmp3_reg_584_reg[5]_i_1_n_6 ;
  wire \tmp3_reg_584_reg[5]_i_1_n_7 ;
  wire \tmp3_reg_584_reg[5]_i_3_n_10 ;
  wire \tmp3_reg_584_reg[5]_i_3_n_11 ;
  wire \tmp3_reg_584_reg[5]_i_3_n_4 ;
  wire \tmp3_reg_584_reg[5]_i_3_n_5 ;
  wire \tmp3_reg_584_reg[5]_i_3_n_6 ;
  wire \tmp3_reg_584_reg[5]_i_3_n_7 ;
  wire \tmp3_reg_584_reg[5]_i_3_n_8 ;
  wire \tmp3_reg_584_reg[5]_i_3_n_9 ;
  wire \tmp3_reg_584_reg[9]_i_1_n_4 ;
  wire \tmp3_reg_584_reg[9]_i_1_n_5 ;
  wire \tmp3_reg_584_reg[9]_i_1_n_6 ;
  wire \tmp3_reg_584_reg[9]_i_1_n_7 ;
  wire [3:1]tmp4_cast_fu_398_p1;
  wire [6:4]tmp6_fu_417_p2;
  wire [6:0]tmp6_reg_620;
  wire \tmp6_reg_620[3]_i_1__0_n_4 ;
  wire \tmp6_reg_620[6]_i_2__0_n_4 ;
  wire \tmp6_reg_620[6]_i_3_n_4 ;
  wire \tmp6_reg_620[6]_i_4__0_n_4 ;
  wire \tmp6_reg_620[6]_i_5__0_n_4 ;
  wire \tmp6_reg_620_reg[6]_i_1__0_n_5 ;
  wire \tmp6_reg_620_reg[6]_i_1__0_n_6 ;
  wire \tmp6_reg_620_reg[6]_i_1__0_n_7 ;
  wire [3:2]tmp7_cast_fu_473_p1;
  wire [3:0]tmp_104_cast_reg_602_reg__1;
  wire [2:2]tmp_108_cast_fu_388_p1;
  wire tmp_63_fu_422_p2;
  wire tmp_63_fu_422_p2_0;
  wire tmp_63_fu_422_p2_1;
  wire tmp_63_fu_422_p2_2;
  wire tmp_63_fu_422_p2_3;
  wire tmp_63_fu_422_p2_4;
  wire tmp_63_fu_422_p2_5;
  wire tmp_63_fu_422_p2_6;
  wire tmp_63_fu_422_p2_7;
  wire tmp_63_fu_422_p2_8;
  wire tmp_63_fu_422_p2_9;
  wire tmp_67_fu_457_p2;
  wire tmp_67_fu_457_p2_0;
  wire tmp_67_fu_457_p2_1;
  wire tmp_67_fu_457_p2_2;
  wire tmp_67_fu_457_p2_3;
  wire tmp_67_fu_457_p2_4;
  wire tmp_67_fu_457_p2_5;
  wire tmp_67_fu_457_p2_6;
  wire tmp_67_fu_457_p2_7;
  wire tmp_67_fu_457_p2_8;
  wire tmp_67_fu_457_p2_9;
  wire \tmp_95_cast_reg_533[0]_i_1_n_4 ;
  wire \tmp_95_cast_reg_533[4]_i_1_n_4 ;
  wire \tmp_95_cast_reg_533_reg_n_4_[0] ;
  wire \tmp_95_cast_reg_533_reg_n_4_[4] ;
  wire [3:2]\NLW_next_mul3_reg_548_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul3_reg_548_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul_reg_553_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_553_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_ram_reg_0_i_108_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_108_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_113__0_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_113__0_O_UNCONNECTED;
  wire [3:0]\NLW_tmp1_reg_615_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp1_reg_615_reg[10]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp1_reg_615_reg[9]_i_22_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp1_reg_615_reg[9]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp3_reg_584_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp3_reg_584_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp3_reg_584_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp3_reg_584_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp6_reg_620_reg[6]_i_1__0_CO_UNCONNECTED ;
  wire [0:0]\NLW_tmp6_reg_620_reg[6]_i_1__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_ap_ready),
        .I1(grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .O(grp_depthwise_conv2d_fix_1_fu_339_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(\out_d_reg_133_reg_n_4_[3] ),
        .I1(p_shl_fu_285_p3[5]),
        .I2(p_shl_fu_285_p3[3]),
        .I3(p_shl_fu_285_p3[4]),
        .I4(ap_CS_fsm_state2),
        .O(grp_depthwise_conv2d_fix_1_fu_339_ap_ready));
  LUT3 #(
    .INIT(8'h8F)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(\ap_CS_fsm[1]_i_2_n_4 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hF7FFFF7FFFFFFFFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\out_h_reg_169_reg_n_4_[1] ),
        .I1(\out_h_reg_169_reg_n_4_[2] ),
        .I2(\out_h_reg_169_reg_n_4_[0] ),
        .I3(\out_h_reg_169_reg_n_4_[3] ),
        .I4(ram_reg_0_3[5]),
        .I5(ap_CS_fsm_state3),
        .O(\ap_CS_fsm[1]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_ap_ready),
        .I1(grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ram_reg_0_3[1]),
        .I4(ram_reg_0_3[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_ap_ready),
        .I1(grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ram_reg_0_3[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_ap_ready),
        .I1(grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ram_reg_0_3[4]),
        .I4(ram_reg_0_3[5]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_ap_ready),
        .I1(grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(ram_reg_0_3[5]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_NS_fsm10_out),
        .I1(\ap_CS_fsm_reg_n_4_[3] ),
        .I2(out_h_reg_1690),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_reg_133_reg_n_4_[3] ),
        .I2(p_shl_fu_285_p3[5]),
        .I3(p_shl_fu_285_p3[3]),
        .I4(p_shl_fu_285_p3[4]),
        .O(out_h_reg_1690));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(p_shl5_cast_fu_378_p1[2]),
        .I1(p_shl5_cast_fu_378_p1[3]),
        .I2(output_r_ce0),
        .I3(out_w_reg_1810),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFF700007FFF0000)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(out_w_reg_181[1]),
        .I1(out_w_reg_181[2]),
        .I2(out_w_reg_181[3]),
        .I3(ram_reg_0_3[5]),
        .I4(\ap_CS_fsm_reg_n_4_[3] ),
        .I5(out_w_reg_181[0]),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(input_r_ce0),
        .I1(k_w_reg_227[1]),
        .I2(k_w_reg_227[0]),
        .I3(ap_CS_fsm_state5),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    \ap_CS_fsm[6]_i_1__1 
       (.I0(output_r_ce0),
        .I1(p_shl5_cast_fu_378_p1[2]),
        .I2(p_shl5_cast_fu_378_p1[3]),
        .I3(ap_CS_fsm_state10),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[7]_i_1__1 
       (.I0(k_w_reg_227[0]),
        .I1(k_w_reg_227[1]),
        .I2(input_r_ce0),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_1_fu_339_ap_done),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(output_r_ce0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(input_r_ce0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \buffer6_reg_193[15]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(k_w_reg_227[0]),
        .I2(k_w_reg_227[1]),
        .I3(input_r_ce0),
        .O(\buffer6_reg_193[15]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \buffer6_reg_193[15]_i_2__0 
       (.I0(k_w_reg_227[0]),
        .I1(k_w_reg_227[1]),
        .I2(input_r_ce0),
        .I3(ap_CS_fsm_state5),
        .O(\buffer6_reg_193[15]_i_2__0_n_4 ));
  FDRE \buffer6_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2__0_n_4 ),
        .D(buffer_1_reg_215_reg[0]),
        .Q(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[0]),
        .R(\buffer6_reg_193[15]_i_1__0_n_4 ));
  FDRE \buffer6_reg_193_reg[10] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2__0_n_4 ),
        .D(buffer_1_reg_215_reg[10]),
        .Q(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[10]),
        .R(\buffer6_reg_193[15]_i_1__0_n_4 ));
  FDRE \buffer6_reg_193_reg[11] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2__0_n_4 ),
        .D(buffer_1_reg_215_reg[11]),
        .Q(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[11]),
        .R(\buffer6_reg_193[15]_i_1__0_n_4 ));
  FDRE \buffer6_reg_193_reg[12] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2__0_n_4 ),
        .D(buffer_1_reg_215_reg[12]),
        .Q(\buffer6_reg_193_reg[15]_0 [2]),
        .R(\buffer6_reg_193[15]_i_1__0_n_4 ));
  FDRE \buffer6_reg_193_reg[13] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2__0_n_4 ),
        .D(buffer_1_reg_215_reg[13]),
        .Q(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[13]),
        .R(\buffer6_reg_193[15]_i_1__0_n_4 ));
  FDRE \buffer6_reg_193_reg[14] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2__0_n_4 ),
        .D(buffer_1_reg_215_reg[14]),
        .Q(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[14]),
        .R(\buffer6_reg_193[15]_i_1__0_n_4 ));
  FDRE \buffer6_reg_193_reg[15] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2__0_n_4 ),
        .D(buffer_1_reg_215_reg[15]),
        .Q(\buffer6_reg_193_reg[15]_0 [3]),
        .R(\buffer6_reg_193[15]_i_1__0_n_4 ));
  FDRE \buffer6_reg_193_reg[1] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2__0_n_4 ),
        .D(buffer_1_reg_215_reg[1]),
        .Q(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[1]),
        .R(\buffer6_reg_193[15]_i_1__0_n_4 ));
  FDRE \buffer6_reg_193_reg[2] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2__0_n_4 ),
        .D(buffer_1_reg_215_reg[2]),
        .Q(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[2]),
        .R(\buffer6_reg_193[15]_i_1__0_n_4 ));
  FDRE \buffer6_reg_193_reg[3] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2__0_n_4 ),
        .D(buffer_1_reg_215_reg[3]),
        .Q(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[3]),
        .R(\buffer6_reg_193[15]_i_1__0_n_4 ));
  FDRE \buffer6_reg_193_reg[4] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2__0_n_4 ),
        .D(buffer_1_reg_215_reg[4]),
        .Q(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[4]),
        .R(\buffer6_reg_193[15]_i_1__0_n_4 ));
  FDRE \buffer6_reg_193_reg[5] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2__0_n_4 ),
        .D(buffer_1_reg_215_reg[5]),
        .Q(\buffer6_reg_193_reg[15]_0 [0]),
        .R(\buffer6_reg_193[15]_i_1__0_n_4 ));
  FDRE \buffer6_reg_193_reg[6] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2__0_n_4 ),
        .D(buffer_1_reg_215_reg[6]),
        .Q(\buffer6_reg_193_reg[15]_0 [1]),
        .R(\buffer6_reg_193[15]_i_1__0_n_4 ));
  FDRE \buffer6_reg_193_reg[7] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2__0_n_4 ),
        .D(buffer_1_reg_215_reg[7]),
        .Q(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[7]),
        .R(\buffer6_reg_193[15]_i_1__0_n_4 ));
  FDRE \buffer6_reg_193_reg[8] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2__0_n_4 ),
        .D(buffer_1_reg_215_reg[8]),
        .Q(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[8]),
        .R(\buffer6_reg_193[15]_i_1__0_n_4 ));
  FDRE \buffer6_reg_193_reg[9] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2__0_n_4 ),
        .D(buffer_1_reg_215_reg[9]),
        .Q(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[9]),
        .R(\buffer6_reg_193[15]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hAEEE)) 
    \buffer_1_reg_215[0]_i_1__0 
       (.I0(ap_CS_fsm_state10),
        .I1(output_r_ce0),
        .I2(p_shl5_cast_fu_378_p1[2]),
        .I3(p_shl5_cast_fu_378_p1[3]),
        .O(sel));
  FDRE \buffer_1_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U39_n_7),
        .Q(buffer_1_reg_215_reg[0]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U39_n_13),
        .Q(buffer_1_reg_215_reg[10]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U39_n_12),
        .Q(buffer_1_reg_215_reg[11]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U39_n_19),
        .Q(buffer_1_reg_215_reg[12]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U39_n_18),
        .Q(buffer_1_reg_215_reg[13]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U39_n_17),
        .Q(buffer_1_reg_215_reg[14]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U39_n_16),
        .Q(buffer_1_reg_215_reg[15]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U39_n_6),
        .Q(buffer_1_reg_215_reg[1]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U39_n_5),
        .Q(buffer_1_reg_215_reg[2]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U39_n_4),
        .Q(buffer_1_reg_215_reg[3]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U39_n_11),
        .Q(buffer_1_reg_215_reg[4]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U39_n_10),
        .Q(buffer_1_reg_215_reg[5]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U39_n_9),
        .Q(buffer_1_reg_215_reg[6]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U39_n_8),
        .Q(buffer_1_reg_215_reg[7]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U39_n_15),
        .Q(buffer_1_reg_215_reg[8]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U39_n_14),
        .Q(buffer_1_reg_215_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg_i_1
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_ap_ready),
        .I1(ram_reg_0_3[4]),
        .I2(ram_reg_0_3[1]),
        .I3(grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg),
        .O(\ap_CS_fsm_reg[27] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_h_1_reg_610[0]_i_1__0 
       (.I0(p_shl5_cast_fu_378_p1[2]),
        .I1(output_r_ce0),
        .I2(k_h_1_reg_610[0]),
        .O(\k_h_1_reg_610[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_h_1_reg_610[1]_i_1__0 
       (.I0(p_shl5_cast_fu_378_p1[2]),
        .I1(p_shl5_cast_fu_378_p1[3]),
        .I2(output_r_ce0),
        .I3(k_h_1_reg_610[1]),
        .O(\k_h_1_reg_610[1]_i_1__0_n_4 ));
  FDRE \k_h_1_reg_610_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_1_reg_610[0]_i_1__0_n_4 ),
        .Q(k_h_1_reg_610[0]),
        .R(1'b0));
  FDRE \k_h_1_reg_610_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_1_reg_610[1]_i_1__0_n_4 ),
        .Q(k_h_1_reg_610[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \k_h_reg_204[0]_i_1__0 
       (.I0(p_shl5_cast_fu_378_p1[2]),
        .I1(k_h_1_reg_610[0]),
        .I2(input_r_ce0),
        .I3(k_w_reg_227[1]),
        .I4(k_w_reg_227[0]),
        .I5(ap_CS_fsm_state5),
        .O(\k_h_reg_204[0]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \k_h_reg_204[1]_i_1__0 
       (.I0(p_shl5_cast_fu_378_p1[3]),
        .I1(k_h_1_reg_610[1]),
        .I2(input_r_ce0),
        .I3(k_w_reg_227[1]),
        .I4(k_w_reg_227[0]),
        .I5(ap_CS_fsm_state5),
        .O(\k_h_reg_204[1]_i_1__0_n_4 ));
  FDRE \k_h_reg_204_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_204[0]_i_1__0_n_4 ),
        .Q(p_shl5_cast_fu_378_p1[2]),
        .R(1'b0));
  FDRE \k_h_reg_204_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_204[1]_i_1__0_n_4 ),
        .Q(p_shl5_cast_fu_378_p1[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_w_1_reg_628[0]_i_1__0 
       (.I0(k_w_reg_227[0]),
        .I1(input_r_ce0),
        .I2(k_w_1_reg_628[0]),
        .O(\k_w_1_reg_628[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_w_1_reg_628[1]_i_1__0 
       (.I0(k_w_reg_227[0]),
        .I1(k_w_reg_227[1]),
        .I2(input_r_ce0),
        .I3(k_w_1_reg_628[1]),
        .O(\k_w_1_reg_628[1]_i_1__0_n_4 ));
  FDRE \k_w_1_reg_628_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_1_reg_628[0]_i_1__0_n_4 ),
        .Q(k_w_1_reg_628[0]),
        .R(1'b0));
  FDRE \k_w_1_reg_628_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_1_reg_628[1]_i_1__0_n_4 ),
        .Q(k_w_1_reg_628[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE2E200E200E200E2)) 
    \k_w_reg_227[0]_i_1__0 
       (.I0(k_w_reg_227[0]),
        .I1(ap_CS_fsm_state10),
        .I2(k_w_1_reg_628[0]),
        .I3(output_r_ce0),
        .I4(p_shl5_cast_fu_378_p1[2]),
        .I5(p_shl5_cast_fu_378_p1[3]),
        .O(\k_w_reg_227[0]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hE2E200E200E200E2)) 
    \k_w_reg_227[1]_i_1__0 
       (.I0(k_w_reg_227[1]),
        .I1(ap_CS_fsm_state10),
        .I2(k_w_1_reg_628[1]),
        .I3(output_r_ce0),
        .I4(p_shl5_cast_fu_378_p1[2]),
        .I5(p_shl5_cast_fu_378_p1[3]),
        .O(\k_w_reg_227[1]_i_1__0_n_4 ));
  FDRE \k_w_reg_227_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_227[0]_i_1__0_n_4 ),
        .Q(k_w_reg_227[0]),
        .R(1'b0));
  FDRE \k_w_reg_227_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_227[1]_i_1__0_n_4 ),
        .Q(k_w_reg_227[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_30_1_1_9 network_mul_mul_16s_16s_30_1_1_U39
       (.A(A),
        .O({network_mul_mul_16s_16s_30_1_1_U39_n_4,network_mul_mul_16s_16s_30_1_1_U39_n_5,network_mul_mul_16s_16s_30_1_1_U39_n_6,network_mul_mul_16s_16s_30_1_1_U39_n_7}),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,output_r_ce0}),
        .ap_clk(ap_clk),
        .buffer_1_reg_215_reg(buffer_1_reg_215_reg),
        .\buffer_1_reg_215_reg[15] (\buffer6_reg_193_reg[15]_0 ),
        .grp_depthwise_conv2d_fix_1_fu_339_output_r_d0({grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[14:13],grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[11:7],grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[4:0]}),
        .input_r_q0(input_r_q0),
        .p({network_mul_mul_16s_16s_30_1_1_U39_n_8,network_mul_mul_16s_16s_30_1_1_U39_n_9,network_mul_mul_16s_16s_30_1_1_U39_n_10,network_mul_mul_16s_16s_30_1_1_U39_n_11}),
        .p_0({network_mul_mul_16s_16s_30_1_1_U39_n_12,network_mul_mul_16s_16s_30_1_1_U39_n_13,network_mul_mul_16s_16s_30_1_1_U39_n_14,network_mul_mul_16s_16s_30_1_1_U39_n_15}),
        .p_1({network_mul_mul_16s_16s_30_1_1_U39_n_16,network_mul_mul_16s_16s_30_1_1_U39_n_17,network_mul_mul_16s_16s_30_1_1_U39_n_18,network_mul_mul_16s_16s_30_1_1_U39_n_19}),
        .p_shl5_cast_fu_378_p1(p_shl5_cast_fu_378_p1));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_548[3]_i_2 
       (.I0(phi_mul2_reg_157[3]),
        .I1(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .O(\next_mul3_reg_548[3]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_548[3]_i_3 
       (.I0(phi_mul2_reg_157[2]),
        .O(\next_mul3_reg_548[3]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_548[3]_i_4 
       (.I0(phi_mul2_reg_157[1]),
        .O(\next_mul3_reg_548[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_548[3]_i_5 
       (.I0(phi_mul2_reg_157[0]),
        .I1(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .O(\next_mul3_reg_548[3]_i_5_n_4 ));
  FDRE \next_mul3_reg_548_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_254_p2[0]),
        .Q(next_mul3_reg_548[0]),
        .R(1'b0));
  FDRE \next_mul3_reg_548_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_254_p2[1]),
        .Q(next_mul3_reg_548[1]),
        .R(1'b0));
  FDRE \next_mul3_reg_548_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_254_p2[2]),
        .Q(next_mul3_reg_548[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_548_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_254_p2[3]),
        .Q(next_mul3_reg_548[3]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_548_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_548_reg[3]_i_1_n_4 ,\next_mul3_reg_548_reg[3]_i_1_n_5 ,\next_mul3_reg_548_reg[3]_i_1_n_6 ,\next_mul3_reg_548_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_157[3:0]),
        .O(next_mul3_fu_254_p2[3:0]),
        .S({\next_mul3_reg_548[3]_i_2_n_4 ,\next_mul3_reg_548[3]_i_3_n_4 ,\next_mul3_reg_548[3]_i_4_n_4 ,\next_mul3_reg_548[3]_i_5_n_4 }));
  FDRE \next_mul3_reg_548_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_254_p2[4]),
        .Q(next_mul3_reg_548[4]),
        .R(1'b0));
  FDRE \next_mul3_reg_548_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_254_p2[5]),
        .Q(next_mul3_reg_548[5]),
        .R(1'b0));
  FDRE \next_mul3_reg_548_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_254_p2[6]),
        .Q(next_mul3_reg_548[6]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_548_reg[6]_i_1 
       (.CI(\next_mul3_reg_548_reg[3]_i_1_n_4 ),
        .CO({\NLW_next_mul3_reg_548_reg[6]_i_1_CO_UNCONNECTED [3:2],\next_mul3_reg_548_reg[6]_i_1_n_6 ,\next_mul3_reg_548_reg[6]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul2_reg_157[5:4]}),
        .O({\NLW_next_mul3_reg_548_reg[6]_i_1_O_UNCONNECTED [3],next_mul3_fu_254_p2[6:4]}),
        .S({1'b0,phi_mul2_reg_157[6:4]}));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_553[3]_i_2 
       (.I0(phi_mul_reg_145[3]),
        .I1(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .O(\next_mul_reg_553[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_553[3]_i_3 
       (.I0(phi_mul_reg_145[0]),
        .I1(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .O(\next_mul_reg_553[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_553[6]_i_2 
       (.I0(phi_mul_reg_145[4]),
        .I1(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .O(\next_mul_reg_553[6]_i_2_n_4 ));
  FDRE \next_mul_reg_553_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_259_p2[0]),
        .Q(next_mul_reg_553[0]),
        .R(1'b0));
  FDRE \next_mul_reg_553_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_259_p2[1]),
        .Q(next_mul_reg_553[1]),
        .R(1'b0));
  FDRE \next_mul_reg_553_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_259_p2[2]),
        .Q(next_mul_reg_553[2]),
        .R(1'b0));
  FDRE \next_mul_reg_553_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_259_p2[3]),
        .Q(next_mul_reg_553[3]),
        .R(1'b0));
  CARRY4 \next_mul_reg_553_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_553_reg[3]_i_1_n_4 ,\next_mul_reg_553_reg[3]_i_1_n_5 ,\next_mul_reg_553_reg[3]_i_1_n_6 ,\next_mul_reg_553_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_145[3:0]),
        .O(next_mul_fu_259_p2[3:0]),
        .S({\next_mul_reg_553[3]_i_2_n_4 ,phi_mul_reg_145[2:1],\next_mul_reg_553[3]_i_3_n_4 }));
  FDRE \next_mul_reg_553_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_259_p2[4]),
        .Q(next_mul_reg_553[4]),
        .R(1'b0));
  FDRE \next_mul_reg_553_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_259_p2[5]),
        .Q(next_mul_reg_553[5]),
        .R(1'b0));
  FDRE \next_mul_reg_553_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_259_p2[6]),
        .Q(next_mul_reg_553[6]),
        .R(1'b0));
  CARRY4 \next_mul_reg_553_reg[6]_i_1 
       (.CI(\next_mul_reg_553_reg[3]_i_1_n_4 ),
        .CO({\NLW_next_mul_reg_553_reg[6]_i_1_CO_UNCONNECTED [3:2],\next_mul_reg_553_reg[6]_i_1_n_6 ,\next_mul_reg_553_reg[6]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_145[5:4]}),
        .O({\NLW_next_mul_reg_553_reg[6]_i_1_O_UNCONNECTED [3],next_mul_fu_259_p2[6:4]}),
        .S({1'b0,phi_mul_reg_145[6:5],\next_mul_reg_553[6]_i_2_n_4 }));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_4_reg_561[0]_i_1__0 
       (.I0(p_shl_fu_285_p3[3]),
        .O(out_d_4_fu_270_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_4_reg_561[1]_i_1__0 
       (.I0(p_shl_fu_285_p3[3]),
        .I1(p_shl_fu_285_p3[4]),
        .O(out_d_4_fu_270_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_4_reg_561[2]_i_1__0 
       (.I0(p_shl_fu_285_p3[4]),
        .I1(p_shl_fu_285_p3[3]),
        .I2(p_shl_fu_285_p3[5]),
        .O(out_d_4_fu_270_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_4_reg_561[3]_i_1__0 
       (.I0(p_shl_fu_285_p3[5]),
        .I1(p_shl_fu_285_p3[3]),
        .I2(p_shl_fu_285_p3[4]),
        .I3(\out_d_reg_133_reg_n_4_[3] ),
        .O(out_d_4_fu_270_p2[3]));
  FDRE \out_d_4_reg_561_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_4_fu_270_p2[0]),
        .Q(out_d_4_reg_561[0]),
        .R(1'b0));
  FDRE \out_d_4_reg_561_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_4_fu_270_p2[1]),
        .Q(out_d_4_reg_561[1]),
        .R(1'b0));
  FDRE \out_d_4_reg_561_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_4_fu_270_p2[2]),
        .Q(out_d_4_reg_561[2]),
        .R(1'b0));
  FDRE \out_d_4_reg_561_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_4_fu_270_p2[3]),
        .Q(out_d_4_reg_561[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \out_d_reg_133[3]_i_1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(\ap_CS_fsm[1]_i_2_n_4 ),
        .O(out_d_reg_133));
  LUT6 #(
    .INIT(64'h0280000000000000)) 
    \out_d_reg_133[3]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(ram_reg_0_3[5]),
        .I2(\out_h_reg_169_reg_n_4_[3] ),
        .I3(\out_h_reg_169_reg_n_4_[0] ),
        .I4(\out_h_reg_169_reg_n_4_[2] ),
        .I5(\out_h_reg_169_reg_n_4_[1] ),
        .O(ap_NS_fsm11_out));
  FDRE \out_d_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_4_reg_561[0]),
        .Q(p_shl_fu_285_p3[3]),
        .R(out_d_reg_133));
  FDRE \out_d_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_4_reg_561[1]),
        .Q(p_shl_fu_285_p3[4]),
        .R(out_d_reg_133));
  FDRE \out_d_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_4_reg_561[2]),
        .Q(p_shl_fu_285_p3[5]),
        .R(out_d_reg_133));
  FDRE \out_d_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_4_reg_561[3]),
        .Q(\out_d_reg_133_reg_n_4_[3] ),
        .R(out_d_reg_133));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_4_reg_579[0]_i_1__0 
       (.I0(\out_h_reg_169_reg_n_4_[0] ),
        .O(out_h_4_fu_306_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_4_reg_579[1]_i_1__0 
       (.I0(\out_h_reg_169_reg_n_4_[0] ),
        .I1(\out_h_reg_169_reg_n_4_[1] ),
        .O(out_h_4_fu_306_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_4_reg_579[2]_i_1__0 
       (.I0(\out_h_reg_169_reg_n_4_[0] ),
        .I1(\out_h_reg_169_reg_n_4_[1] ),
        .I2(\out_h_reg_169_reg_n_4_[2] ),
        .O(out_h_4_fu_306_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_4_reg_579[3]_i_1__0 
       (.I0(\out_h_reg_169_reg_n_4_[2] ),
        .I1(\out_h_reg_169_reg_n_4_[1] ),
        .I2(\out_h_reg_169_reg_n_4_[0] ),
        .I3(\out_h_reg_169_reg_n_4_[3] ),
        .O(out_h_4_fu_306_p2[3]));
  FDRE \out_h_4_reg_579_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_4_fu_306_p2[0]),
        .Q(out_h_4_reg_579[0]),
        .R(1'b0));
  FDRE \out_h_4_reg_579_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_4_fu_306_p2[1]),
        .Q(out_h_4_reg_579[1]),
        .R(1'b0));
  FDRE \out_h_4_reg_579_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_4_fu_306_p2[2]),
        .Q(out_h_4_reg_579[2]),
        .R(1'b0));
  FDRE \out_h_4_reg_579_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_4_fu_306_p2[3]),
        .Q(out_h_4_reg_579[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FEFF0000)) 
    \out_h_reg_169[3]_i_1 
       (.I0(p_shl_fu_285_p3[4]),
        .I1(p_shl_fu_285_p3[3]),
        .I2(p_shl_fu_285_p3[5]),
        .I3(\out_d_reg_133_reg_n_4_[3] ),
        .I4(ap_CS_fsm_state2),
        .I5(ap_NS_fsm10_out),
        .O(out_h_reg_169));
  LUT6 #(
    .INIT(64'h4008000000000000)) 
    \out_h_reg_169[3]_i_2 
       (.I0(out_w_reg_181[0]),
        .I1(\ap_CS_fsm_reg_n_4_[3] ),
        .I2(ram_reg_0_3[5]),
        .I3(out_w_reg_181[3]),
        .I4(out_w_reg_181[2]),
        .I5(out_w_reg_181[1]),
        .O(ap_NS_fsm10_out));
  FDRE \out_h_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_4_reg_579[0]),
        .Q(\out_h_reg_169_reg_n_4_[0] ),
        .R(out_h_reg_169));
  FDRE \out_h_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_4_reg_579[1]),
        .Q(\out_h_reg_169_reg_n_4_[1] ),
        .R(out_h_reg_169));
  FDRE \out_h_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_4_reg_579[2]),
        .Q(\out_h_reg_169_reg_n_4_[2] ),
        .R(out_h_reg_169));
  FDRE \out_h_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_4_reg_579[3]),
        .Q(\out_h_reg_169_reg_n_4_[3] ),
        .R(out_h_reg_169));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_4_reg_592[0]_i_1__0 
       (.I0(out_w_reg_181[0]),
        .O(out_w_4_fu_340_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_4_reg_592[1]_i_1__0 
       (.I0(out_w_reg_181[0]),
        .I1(out_w_reg_181[1]),
        .O(out_w_4_fu_340_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_4_reg_592[2]_i_1__0 
       (.I0(out_w_reg_181[0]),
        .I1(out_w_reg_181[1]),
        .I2(out_w_reg_181[2]),
        .O(out_w_4_fu_340_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_4_reg_592[3]_i_1__0 
       (.I0(out_w_reg_181[2]),
        .I1(out_w_reg_181[1]),
        .I2(out_w_reg_181[0]),
        .I3(out_w_reg_181[3]),
        .O(out_w_4_fu_340_p2[3]));
  FDRE \out_w_4_reg_592_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[3] ),
        .D(out_w_4_fu_340_p2[0]),
        .Q(out_w_4_reg_592[0]),
        .R(1'b0));
  FDRE \out_w_4_reg_592_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[3] ),
        .D(out_w_4_fu_340_p2[1]),
        .Q(out_w_4_reg_592[1]),
        .R(1'b0));
  FDRE \out_w_4_reg_592_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[3] ),
        .D(out_w_4_fu_340_p2[2]),
        .Q(out_w_4_reg_592[2]),
        .R(1'b0));
  FDRE \out_w_4_reg_592_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[3] ),
        .D(out_w_4_fu_340_p2[3]),
        .Q(out_w_4_reg_592[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAA2AAA)) 
    \out_w_reg_181[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\out_h_reg_169_reg_n_4_[1] ),
        .I2(\out_h_reg_169_reg_n_4_[2] ),
        .I3(\out_h_reg_169_reg_n_4_[0] ),
        .I4(\out_h_reg_169_reg_n_4_[3] ),
        .I5(ram_reg_0_3[5]),
        .O(out_w_reg_1810));
  LUT3 #(
    .INIT(8'h80)) 
    \out_w_reg_181[3]_i_2 
       (.I0(output_r_ce0),
        .I1(p_shl5_cast_fu_378_p1[3]),
        .I2(p_shl5_cast_fu_378_p1[2]),
        .O(grp_depthwise_conv2d_fix_1_fu_339_output_r_we0));
  FDRE \out_w_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_1_fu_339_output_r_we0),
        .D(out_w_4_reg_592[0]),
        .Q(out_w_reg_181[0]),
        .R(out_w_reg_1810));
  FDRE \out_w_reg_181_reg[1] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_1_fu_339_output_r_we0),
        .D(out_w_4_reg_592[1]),
        .Q(out_w_reg_181[1]),
        .R(out_w_reg_1810));
  FDRE \out_w_reg_181_reg[2] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_1_fu_339_output_r_we0),
        .D(out_w_4_reg_592[2]),
        .Q(out_w_reg_181[2]),
        .R(out_w_reg_1810));
  FDRE \out_w_reg_181_reg[3] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_1_fu_339_output_r_we0),
        .D(out_w_4_reg_592[3]),
        .Q(out_w_reg_181[3]),
        .R(out_w_reg_1810));
  LUT6 #(
    .INIT(64'hFF55FF5DAA00AA00)) 
    \p_shl_cast_reg_571[3]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_reg_133_reg_n_4_[3] ),
        .I2(p_shl_fu_285_p3[5]),
        .I3(p_shl_fu_285_p3[3]),
        .I4(p_shl_fu_285_p3[4]),
        .I5(\p_shl_cast_reg_571_reg_n_4_[3] ),
        .O(\p_shl_cast_reg_571[3]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFF555DAAAA0000)) 
    \p_shl_cast_reg_571[4]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_reg_133_reg_n_4_[3] ),
        .I2(p_shl_fu_285_p3[5]),
        .I3(p_shl_fu_285_p3[3]),
        .I4(p_shl_fu_285_p3[4]),
        .I5(\p_shl_cast_reg_571_reg_n_4_[4] ),
        .O(\p_shl_cast_reg_571[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF5F5F5FDA0A0A0A0)) 
    \p_shl_cast_reg_571[5]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_reg_133_reg_n_4_[3] ),
        .I2(p_shl_fu_285_p3[5]),
        .I3(p_shl_fu_285_p3[3]),
        .I4(p_shl_fu_285_p3[4]),
        .I5(\p_shl_cast_reg_571_reg_n_4_[5] ),
        .O(\p_shl_cast_reg_571[5]_i_1_n_4 ));
  FDRE \p_shl_cast_reg_571_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_shl_cast_reg_571[3]_i_1__0_n_4 ),
        .Q(\p_shl_cast_reg_571_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_571_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_shl_cast_reg_571[4]_i_1_n_4 ),
        .Q(\p_shl_cast_reg_571_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_571_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_shl_cast_reg_571[5]_i_1_n_4 ),
        .Q(\p_shl_cast_reg_571_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \phi_mul2_reg_157_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_548[0]),
        .Q(phi_mul2_reg_157[0]),
        .R(out_d_reg_133));
  FDRE \phi_mul2_reg_157_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_548[1]),
        .Q(phi_mul2_reg_157[1]),
        .R(out_d_reg_133));
  FDRE \phi_mul2_reg_157_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_548[2]),
        .Q(phi_mul2_reg_157[2]),
        .R(out_d_reg_133));
  FDRE \phi_mul2_reg_157_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_548[3]),
        .Q(phi_mul2_reg_157[3]),
        .R(out_d_reg_133));
  FDRE \phi_mul2_reg_157_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_548[4]),
        .Q(phi_mul2_reg_157[4]),
        .R(out_d_reg_133));
  FDRE \phi_mul2_reg_157_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_548[5]),
        .Q(phi_mul2_reg_157[5]),
        .R(out_d_reg_133));
  FDRE \phi_mul2_reg_157_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_548[6]),
        .Q(phi_mul2_reg_157[6]),
        .R(out_d_reg_133));
  FDRE \phi_mul_reg_145_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_553[0]),
        .Q(phi_mul_reg_145[0]),
        .R(out_d_reg_133));
  FDRE \phi_mul_reg_145_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_553[1]),
        .Q(phi_mul_reg_145[1]),
        .R(out_d_reg_133));
  FDRE \phi_mul_reg_145_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_553[2]),
        .Q(phi_mul_reg_145[2]),
        .R(out_d_reg_133));
  FDRE \phi_mul_reg_145_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_553[3]),
        .Q(phi_mul_reg_145[3]),
        .R(out_d_reg_133));
  FDRE \phi_mul_reg_145_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_553[4]),
        .Q(phi_mul_reg_145[4]),
        .R(out_d_reg_133));
  FDRE \phi_mul_reg_145_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_553[5]),
        .Q(phi_mul_reg_145[5]),
        .R(out_d_reg_133));
  FDRE \phi_mul_reg_145_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_553[6]),
        .Q(phi_mul_reg_145[6]),
        .R(out_d_reg_133));
  LUT6 #(
    .INIT(64'h557F7FFFAA808000)) 
    q0_reg_i_10
       (.I0(p_shl_fu_285_p3[5]),
        .I1(p_shl_fu_285_p3[3]),
        .I2(k_w_reg_227[0]),
        .I3(k_w_reg_227[1]),
        .I4(p_shl_fu_285_p3[4]),
        .I5(\out_d_reg_133_reg_n_4_[3] ),
        .O(tmp7_cast_fu_473_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h1777E888)) 
    q0_reg_i_11
       (.I0(p_shl_fu_285_p3[4]),
        .I1(k_w_reg_227[1]),
        .I2(k_w_reg_227[0]),
        .I3(p_shl_fu_285_p3[3]),
        .I4(p_shl_fu_285_p3[5]),
        .O(tmp7_cast_fu_473_p1[2]));
  LUT6 #(
    .INIT(64'hC00C8EE88EE80CC0)) 
    q0_reg_i_12
       (.I0(tmp6_reg_620[0]),
        .I1(tmp6_reg_620[1]),
        .I2(k_w_reg_227[1]),
        .I3(p_shl_fu_285_p3[4]),
        .I4(k_w_reg_227[0]),
        .I5(p_shl_fu_285_p3[3]),
        .O(q0_reg_i_12_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_1__3
       (.I0(input_r_ce0),
        .I1(ram_reg_0_3[2]),
        .O(SeparableConv2D_2_w_1_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_1__4
       (.I0(ram_reg_0_3[5]),
        .I1(input_r_ce0),
        .O(SeparableConv2D_3_w_1_ce0));
  LUT6 #(
    .INIT(64'h777F7FFF88808000)) 
    q0_reg_i_2__0
       (.I0(tmp6_reg_620[5]),
        .I1(tmp6_reg_620[4]),
        .I2(tmp6_reg_620[3]),
        .I3(q0_reg_i_9__0_n_4),
        .I4(tmp7_cast_fu_473_p1[3]),
        .I5(tmp6_reg_620[6]),
        .O(ADDRARDADDR[6]));
  LUT5 #(
    .INIT(32'h17FFE800)) 
    q0_reg_i_3__0
       (.I0(tmp7_cast_fu_473_p1[3]),
        .I1(q0_reg_i_9__0_n_4),
        .I2(tmp6_reg_620[3]),
        .I3(tmp6_reg_620[4]),
        .I4(tmp6_reg_620[5]),
        .O(ADDRARDADDR[5]));
  LUT4 #(
    .INIT(16'h17E8)) 
    q0_reg_i_4__0
       (.I0(tmp6_reg_620[3]),
        .I1(q0_reg_i_9__0_n_4),
        .I2(tmp7_cast_fu_473_p1[3]),
        .I3(tmp6_reg_620[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'h96)) 
    q0_reg_i_5__0
       (.I0(tmp6_reg_620[3]),
        .I1(tmp7_cast_fu_473_p1[3]),
        .I2(q0_reg_i_9__0_n_4),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'h96)) 
    q0_reg_i_6__0
       (.I0(tmp6_reg_620[2]),
        .I1(tmp7_cast_fu_473_p1[2]),
        .I2(q0_reg_i_12_n_4),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    q0_reg_i_7__0
       (.I0(tmp6_reg_620[1]),
        .I1(k_w_reg_227[1]),
        .I2(p_shl_fu_285_p3[4]),
        .I3(p_shl_fu_285_p3[3]),
        .I4(k_w_reg_227[0]),
        .I5(tmp6_reg_620[0]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'h96)) 
    q0_reg_i_8__0
       (.I0(k_w_reg_227[0]),
        .I1(p_shl_fu_285_p3[3]),
        .I2(tmp6_reg_620[0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hE8)) 
    q0_reg_i_9__0
       (.I0(tmp7_cast_fu_473_p1[2]),
        .I1(q0_reg_i_12_n_4),
        .I2(tmp6_reg_620[2]),
        .O(q0_reg_i_9__0_n_4));
  CARRY4 ram_reg_0_i_108
       (.CI(ram_reg_0_i_113_n_4),
        .CO({NLW_ram_reg_0_i_108_CO_UNCONNECTED[3:2],ram_reg_0_i_108_n_6,ram_reg_0_i_108_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp3_reg_584[9:8]}),
        .O({NLW_ram_reg_0_i_108_O_UNCONNECTED[3],grp_depthwise_conv2d_fix_1_fu_339_output_r_address0[10:8]}),
        .S({1'b0,tmp3_reg_584[10:8]}));
  CARRY4 ram_reg_0_i_113
       (.CI(ram_reg_0_i_119_n_4),
        .CO({ram_reg_0_i_113_n_4,ram_reg_0_i_113_n_5,ram_reg_0_i_113_n_6,ram_reg_0_i_113_n_7}),
        .CYINIT(1'b0),
        .DI(tmp3_reg_584[7:4]),
        .O(grp_depthwise_conv2d_fix_1_fu_339_output_r_address0[7:4]),
        .S(tmp3_reg_584[7:4]));
  CARRY4 ram_reg_0_i_113__0
       (.CI(ram_reg_0_i_120_n_4),
        .CO({NLW_ram_reg_0_i_113__0_CO_UNCONNECTED[3:2],ram_reg_0_i_113__0_n_6,ram_reg_0_i_113__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_113__0_O_UNCONNECTED[3],grp_depthwise_conv2d_fix_1_fu_339_input_r_address0[10:8]}),
        .S({1'b0,tmp1_reg_615[10:8]}));
  CARRY4 ram_reg_0_i_119
       (.CI(1'b0),
        .CO({ram_reg_0_i_119_n_4,ram_reg_0_i_119_n_5,ram_reg_0_i_119_n_6,ram_reg_0_i_119_n_7}),
        .CYINIT(1'b0),
        .DI(tmp3_reg_584[3:0]),
        .O(grp_depthwise_conv2d_fix_1_fu_339_output_r_address0[3:0]),
        .S({ram_reg_0_i_174_n_4,ram_reg_0_i_175_n_4,ram_reg_0_i_176_n_4,ram_reg_0_i_177_n_4}));
  CARRY4 ram_reg_0_i_120
       (.CI(ram_reg_0_i_131_n_4),
        .CO({ram_reg_0_i_120_n_4,ram_reg_0_i_120_n_5,ram_reg_0_i_120_n_6,ram_reg_0_i_120_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_depthwise_conv2d_fix_1_fu_339_input_r_address0[7:4]),
        .S(tmp1_reg_615[7:4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFE4E4FF00)) 
    ram_reg_0_i_125__0
       (.I0(ram_reg_0_1),
        .I1(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[1]),
        .I2(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[1]),
        .I3(ram_reg_7_i_5__0_0[1]),
        .I4(ram_reg_2_0),
        .I5(ram_reg_2_1),
        .O(ram_reg_0_i_125__0_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFE4E4FF00)) 
    ram_reg_0_i_126__0
       (.I0(ram_reg_0_1),
        .I1(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[0]),
        .I2(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[0]),
        .I3(ram_reg_7_i_5__0_0[0]),
        .I4(ram_reg_2_0),
        .I5(ram_reg_2_1),
        .O(ram_reg_0_i_126__0_n_4));
  CARRY4 ram_reg_0_i_131
       (.CI(1'b0),
        .CO({ram_reg_0_i_131_n_4,ram_reg_0_i_131_n_5,ram_reg_0_i_131_n_6,ram_reg_0_i_131_n_7}),
        .CYINIT(1'b0),
        .DI(tmp1_reg_615[3:0]),
        .O(grp_depthwise_conv2d_fix_1_fu_339_input_r_address0[3:0]),
        .S({ram_reg_0_i_211_n_4,ram_reg_0_i_212_n_4,ram_reg_0_i_213_n_4,ram_reg_0_i_214_n_4}));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_i_16__0
       (.I0(Q[1]),
        .I1(input_data_V_data_V_0_sel),
        .I2(ram_reg_7[1]),
        .I3(ram_reg_0_2),
        .I4(ram_reg_0_i_89__0_n_4),
        .O(d0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_174
       (.I0(tmp3_reg_584[3]),
        .I1(tmp_104_cast_reg_602_reg__1[3]),
        .O(ram_reg_0_i_174_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_175
       (.I0(tmp3_reg_584[2]),
        .I1(tmp_104_cast_reg_602_reg__1[2]),
        .O(ram_reg_0_i_175_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_176
       (.I0(tmp3_reg_584[1]),
        .I1(tmp_104_cast_reg_602_reg__1[1]),
        .O(ram_reg_0_i_176_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_177
       (.I0(tmp3_reg_584[0]),
        .I1(tmp_104_cast_reg_602_reg__1[0]),
        .O(ram_reg_0_i_177_n_4));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_i_17__0
       (.I0(Q[0]),
        .I1(input_data_V_data_V_0_sel),
        .I2(ram_reg_7[0]),
        .I3(ram_reg_0_2),
        .I4(ram_reg_0_i_90__0_n_4),
        .O(d0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_211
       (.I0(C),
        .I1(tmp1_reg_615[3]),
        .O(ram_reg_0_i_211_n_4));
  LUT6 #(
    .INIT(64'hA999955556666AAA)) 
    ram_reg_0_i_212
       (.I0(out_w_reg_181[2]),
        .I1(k_w_reg_227[1]),
        .I2(k_w_reg_227[0]),
        .I3(out_w_reg_181[0]),
        .I4(out_w_reg_181[1]),
        .I5(tmp1_reg_615[2]),
        .O(ram_reg_0_i_212_n_4));
  LUT5 #(
    .INIT(32'h69999666)) 
    ram_reg_0_i_213
       (.I0(k_w_reg_227[1]),
        .I1(out_w_reg_181[1]),
        .I2(out_w_reg_181[0]),
        .I3(k_w_reg_227[0]),
        .I4(tmp1_reg_615[1]),
        .O(ram_reg_0_i_213_n_4));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_0_i_214
       (.I0(out_w_reg_181[0]),
        .I1(k_w_reg_227[0]),
        .I2(tmp1_reg_615[0]),
        .O(ram_reg_0_i_214_n_4));
  LUT6 #(
    .INIT(64'h377F7F7FC8808080)) 
    ram_reg_0_i_244
       (.I0(k_w_reg_227[1]),
        .I1(out_w_reg_181[2]),
        .I2(out_w_reg_181[1]),
        .I3(out_w_reg_181[0]),
        .I4(k_w_reg_227[0]),
        .I5(out_w_reg_181[3]),
        .O(C));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_35
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_output_r_address0[10]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(output_r_address0[10]),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_4[10]),
        .O(tmp_63_fu_422_p2_9));
  LUT6 #(
    .INIT(64'h333F7777F3FF7777)) 
    ram_reg_0_i_36
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_input_r_address0[10]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(input_r_address0[10]),
        .I4(ram_reg_0_1),
        .I5(grp_padding2d_fix16_fu_297_output_r_address0[10]),
        .O(tmp_67_fu_457_p2_9));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_40
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_output_r_address0[9]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(output_r_address0[9]),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_4[9]),
        .O(tmp_63_fu_422_p2_8));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_41
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_input_r_address0[9]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(input_r_address0[9]),
        .I4(ram_reg_0_1),
        .I5(grp_padding2d_fix16_fu_297_output_r_address0[9]),
        .O(tmp_67_fu_457_p2_8));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_45
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_output_r_address0[8]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(output_r_address0[8]),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_4[8]),
        .O(tmp_63_fu_422_p2_7));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_46
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_input_r_address0[8]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(input_r_address0[8]),
        .I4(ram_reg_0_1),
        .I5(grp_padding2d_fix16_fu_297_output_r_address0[8]),
        .O(tmp_67_fu_457_p2_7));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_50
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_output_r_address0[7]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(output_r_address0[7]),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_4[7]),
        .O(tmp_63_fu_422_p2_6));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_51
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_input_r_address0[7]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(input_r_address0[7]),
        .I4(ram_reg_0_1),
        .I5(grp_padding2d_fix16_fu_297_output_r_address0[7]),
        .O(tmp_67_fu_457_p2_6));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_55
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_output_r_address0[6]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(output_r_address0[6]),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_4[6]),
        .O(tmp_63_fu_422_p2_5));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_56
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_input_r_address0[6]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(input_r_address0[6]),
        .I4(ram_reg_0_1),
        .I5(grp_padding2d_fix16_fu_297_output_r_address0[6]),
        .O(tmp_67_fu_457_p2_5));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_60
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_output_r_address0[5]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(output_r_address0[5]),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_4[5]),
        .O(tmp_63_fu_422_p2_4));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_61
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_input_r_address0[5]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(input_r_address0[5]),
        .I4(ram_reg_0_1),
        .I5(grp_padding2d_fix16_fu_297_output_r_address0[5]),
        .O(tmp_67_fu_457_p2_4));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_65
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_output_r_address0[4]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(output_r_address0[4]),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_4[4]),
        .O(tmp_63_fu_422_p2_3));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_66
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_input_r_address0[4]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(input_r_address0[4]),
        .I4(ram_reg_0_1),
        .I5(grp_padding2d_fix16_fu_297_output_r_address0[4]),
        .O(tmp_67_fu_457_p2_3));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_70
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_input_r_address0[3]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(input_r_address0[3]),
        .I4(ram_reg_0_1),
        .I5(grp_padding2d_fix16_fu_297_output_r_address0[3]),
        .O(tmp_67_fu_457_p2_2));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_70__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_output_r_address0[3]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(output_r_address0[3]),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_4[3]),
        .O(tmp_63_fu_422_p2_2));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_75
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_input_r_address0[2]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(input_r_address0[2]),
        .I4(ram_reg_0_1),
        .I5(grp_padding2d_fix16_fu_297_output_r_address0[2]),
        .O(tmp_67_fu_457_p2_1));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_75__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_output_r_address0[2]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(output_r_address0[2]),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_4[2]),
        .O(tmp_63_fu_422_p2_1));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_80
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_input_r_address0[1]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(input_r_address0[1]),
        .I4(ram_reg_0_1),
        .I5(grp_padding2d_fix16_fu_297_output_r_address0[1]),
        .O(tmp_67_fu_457_p2_0));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_80__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_output_r_address0[1]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(output_r_address0[1]),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_4[1]),
        .O(tmp_63_fu_422_p2_0));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_85__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_output_r_address0[0]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(output_r_address0[0]),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_4[0]),
        .O(tmp_63_fu_422_p2));
  LUT6 #(
    .INIT(64'hCCC088880C008888)) 
    ram_reg_0_i_86
       (.I0(grp_depthwise_conv2d_fix_1_fu_339_input_r_address0[0]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(input_r_address0[0]),
        .I4(ram_reg_0_1),
        .I5(grp_padding2d_fix16_fu_297_output_r_address0[0]),
        .O(tmp_67_fu_457_p2));
  LUT6 #(
    .INIT(64'hA280A280A280A2A2)) 
    ram_reg_0_i_89__0
       (.I0(ram_reg_0_i_125__0_n_4),
        .I1(ram_reg_0_3[0]),
        .I2(ram_reg_7_0[1]),
        .I3(input_r_q0[1]),
        .I4(ram_reg_0_3[6]),
        .I5(ram_reg_0_3[3]),
        .O(ram_reg_0_i_89__0_n_4));
  LUT6 #(
    .INIT(64'hAAAA888A0000888A)) 
    ram_reg_0_i_90__0
       (.I0(ram_reg_0_i_126__0_n_4),
        .I1(input_r_q0[0]),
        .I2(ram_reg_0_3[6]),
        .I3(ram_reg_0_3[3]),
        .I4(ram_reg_0_3[0]),
        .I5(ram_reg_7_0[0]),
        .O(ram_reg_0_i_90__0_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFE4E4FF00)) 
    ram_reg_0_i_92
       (.I0(ram_reg_0_1),
        .I1(grp_depthwise_conv2d_fix_1_fu_339_output_r_we0),
        .I2(ram_reg_2),
        .I3(E),
        .I4(ram_reg_2_0),
        .I5(ram_reg_2_1),
        .O(\ap_CS_fsm_reg[28] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_1_i_1__0
       (.I0(Q[2]),
        .I1(input_data_V_data_V_0_sel),
        .I2(ram_reg_7[2]),
        .I3(ram_reg_0_2),
        .I4(ram_reg_1_i_3__0_n_4),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'hA280A280A280A2A2)) 
    ram_reg_1_i_3__0
       (.I0(ram_reg_1_i_6__0_n_4),
        .I1(ram_reg_0_3[0]),
        .I2(ram_reg_7_0[2]),
        .I3(input_r_q0[3]),
        .I4(ram_reg_0_3[6]),
        .I5(ram_reg_0_3[3]),
        .O(ram_reg_1_i_3__0_n_4));
  LUT6 #(
    .INIT(64'hFFAFEFEFFAAAEAEA)) 
    ram_reg_1_i_5
       (.I0(ram_reg_2_1),
        .I1(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[2]),
        .I2(ram_reg_2_0),
        .I3(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[2]),
        .I4(ram_reg_0_1),
        .I5(ram_reg_7_i_5__0_0[2]),
        .O(\buffer6_reg_193_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE4E4FF00)) 
    ram_reg_1_i_6__0
       (.I0(ram_reg_0_1),
        .I1(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[3]),
        .I3(ram_reg_7_i_5__0_0[3]),
        .I4(ram_reg_2_0),
        .I5(ram_reg_2_1),
        .O(ram_reg_1_i_6__0_n_4));
  LUT6 #(
    .INIT(64'hFFAFEFEFFAAAEAEA)) 
    ram_reg_2_i_6__0
       (.I0(ram_reg_2_1),
        .I1(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[4]),
        .I2(ram_reg_2_0),
        .I3(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[4]),
        .I4(ram_reg_0_1),
        .I5(ram_reg_7_i_5__0_0[4]),
        .O(\buffer6_reg_193_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFAFEFEFFAAAEAEA)) 
    ram_reg_3_i_4__0
       (.I0(ram_reg_2_1),
        .I1(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[7]),
        .I2(ram_reg_2_0),
        .I3(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[5]),
        .I4(ram_reg_0_1),
        .I5(ram_reg_7_i_5__0_0[5]),
        .O(\buffer6_reg_193_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_4_i_2__0
       (.I0(Q[3]),
        .I1(input_data_V_data_V_0_sel),
        .I2(ram_reg_7[3]),
        .I3(ram_reg_0_2),
        .I4(ram_reg_4_i_5__0_n_4),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'hFFAFEFEFFAAAEAEA)) 
    ram_reg_4_i_4__0
       (.I0(ram_reg_2_1),
        .I1(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[9]),
        .I2(ram_reg_2_0),
        .I3(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[7]),
        .I4(ram_reg_0_1),
        .I5(ram_reg_7_i_5__0_0[7]),
        .O(\buffer6_reg_193_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hA280A280A280A2A2)) 
    ram_reg_4_i_5__0
       (.I0(ram_reg_4_i_6__0_n_4),
        .I1(ram_reg_0_3[0]),
        .I2(ram_reg_7_0[3]),
        .I3(input_r_q0[8]),
        .I4(ram_reg_0_3[6]),
        .I5(ram_reg_0_3[3]),
        .O(ram_reg_4_i_5__0_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFE4E4FF00)) 
    ram_reg_4_i_6__0
       (.I0(ram_reg_0_1),
        .I1(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[8]),
        .I2(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[6]),
        .I3(ram_reg_7_i_5__0_0[6]),
        .I4(ram_reg_2_0),
        .I5(ram_reg_2_1),
        .O(ram_reg_4_i_6__0_n_4));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_5_i_1__0
       (.I0(Q[4]),
        .I1(input_data_V_data_V_0_sel),
        .I2(ram_reg_7[4]),
        .I3(ram_reg_0_2),
        .I4(ram_reg_5_i_4__0_n_4),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'hAAAA888A0000888A)) 
    ram_reg_5_i_4__0
       (.I0(ram_reg_5_i_7__0_n_4),
        .I1(input_r_q0[11]),
        .I2(ram_reg_0_3[6]),
        .I3(ram_reg_0_3[3]),
        .I4(ram_reg_0_3[0]),
        .I5(ram_reg_7_0[4]),
        .O(ram_reg_5_i_4__0_n_4));
  LUT6 #(
    .INIT(64'hFFAFEFEFFAAAEAEA)) 
    ram_reg_5_i_6__0
       (.I0(ram_reg_2_1),
        .I1(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[10]),
        .I2(ram_reg_2_0),
        .I3(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[8]),
        .I4(ram_reg_0_1),
        .I5(ram_reg_7_i_5__0_0[8]),
        .O(\buffer6_reg_193_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE4E4FF00)) 
    ram_reg_5_i_7__0
       (.I0(ram_reg_0_1),
        .I1(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[11]),
        .I2(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[9]),
        .I3(ram_reg_7_i_5__0_0[9]),
        .I4(ram_reg_2_0),
        .I5(ram_reg_2_1),
        .O(ram_reg_5_i_7__0_n_4));
  LUT6 #(
    .INIT(64'hFFAFEFEFFAAAEAEA)) 
    ram_reg_6_i_4__0
       (.I0(ram_reg_2_1),
        .I1(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[13]),
        .I2(ram_reg_2_0),
        .I3(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[10]),
        .I4(ram_reg_0_1),
        .I5(ram_reg_7_i_5__0_0[10]),
        .O(\buffer6_reg_193_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_7_i_2__0
       (.I0(Q[5]),
        .I1(input_data_V_data_V_0_sel),
        .I2(ram_reg_7[5]),
        .I3(ram_reg_0_2),
        .I4(ram_reg_7_i_5__0_n_4),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'hAAAA888A0000888A)) 
    ram_reg_7_i_5__0
       (.I0(ram_reg_7_i_7__0_n_4),
        .I1(input_r_q0[14]),
        .I2(ram_reg_0_3[6]),
        .I3(ram_reg_0_3[3]),
        .I4(ram_reg_0_3[0]),
        .I5(ram_reg_7_0[5]),
        .O(ram_reg_7_i_5__0_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFE4E4FF00)) 
    ram_reg_7_i_7__0
       (.I0(ram_reg_0_1),
        .I1(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[14]),
        .I2(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[11]),
        .I3(ram_reg_7_i_5__0_0[11]),
        .I4(ram_reg_2_0),
        .I5(ram_reg_2_1),
        .O(ram_reg_7_i_7__0_n_4));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp1_reg_615[10]_i_1 
       (.I0(p_shl5_cast_fu_378_p1[3]),
        .I1(p_shl5_cast_fu_378_p1[2]),
        .I2(output_r_ce0),
        .O(buffer_1_reg_2151));
  LUT6 #(
    .INIT(64'h0A20202020A0A0A0)) 
    \tmp1_reg_615[10]_i_3 
       (.I0(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I1(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .I2(phi_mul_reg_145[6]),
        .I3(phi_mul_reg_145[4]),
        .I4(\tmp1_reg_615[10]_i_4_n_4 ),
        .I5(phi_mul_reg_145[5]),
        .O(\tmp1_reg_615[10]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h8FFFFEE80EE88000)) 
    \tmp1_reg_615[10]_i_4 
       (.I0(phi_mul_reg_145[2]),
        .I1(\tmp1_reg_615[10]_i_5_n_4 ),
        .I2(\out_h_reg_169_reg_n_4_[2] ),
        .I3(\tmp1_reg_615[10]_i_6_n_4 ),
        .I4(\out_h_reg_169_reg_n_4_[3] ),
        .I5(phi_mul_reg_145[3]),
        .O(\tmp1_reg_615[10]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hC3BEBE3C00282800)) 
    \tmp1_reg_615[10]_i_5 
       (.I0(phi_mul_reg_145[0]),
        .I1(p_shl5_cast_fu_378_p1[3]),
        .I2(\out_h_reg_169_reg_n_4_[1] ),
        .I3(\out_h_reg_169_reg_n_4_[0] ),
        .I4(p_shl5_cast_fu_378_p1[2]),
        .I5(phi_mul_reg_145[1]),
        .O(\tmp1_reg_615[10]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hE8A0)) 
    \tmp1_reg_615[10]_i_6 
       (.I0(\out_h_reg_169_reg_n_4_[1] ),
        .I1(p_shl5_cast_fu_378_p1[2]),
        .I2(p_shl5_cast_fu_378_p1[3]),
        .I3(\out_h_reg_169_reg_n_4_[0] ),
        .O(\tmp1_reg_615[10]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp1_reg_615[1]_i_2 
       (.I0(\tmp1_reg_615[9]_i_15_n_4 ),
        .O(\tmp1_reg_615[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h609F9F6000000000)) 
    \tmp1_reg_615[1]_i_3 
       (.I0(\out_h_reg_169_reg_n_4_[0] ),
        .I1(p_shl5_cast_fu_378_p1[2]),
        .I2(phi_mul_reg_145[0]),
        .I3(phi_mul_reg_145[1]),
        .I4(tmp4_cast_fu_398_p1[1]),
        .I5(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .O(\tmp1_reg_615[1]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp1_reg_615[1]_i_4 
       (.I0(\tmp1_reg_615[9]_i_15_n_4 ),
        .O(\tmp1_reg_615[1]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp1_reg_615[1]_i_5 
       (.I0(\tmp1_reg_615[5]_i_7_n_4 ),
        .O(\tmp1_reg_615[1]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h609F9F6000000000)) 
    \tmp1_reg_615[1]_i_6 
       (.I0(\out_h_reg_169_reg_n_4_[0] ),
        .I1(p_shl5_cast_fu_378_p1[2]),
        .I2(phi_mul_reg_145[0]),
        .I3(phi_mul_reg_145[1]),
        .I4(tmp4_cast_fu_398_p1[1]),
        .I5(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .O(\tmp1_reg_615[1]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h9600)) 
    \tmp1_reg_615[1]_i_7 
       (.I0(phi_mul_reg_145[0]),
        .I1(p_shl5_cast_fu_378_p1[2]),
        .I2(\out_h_reg_169_reg_n_4_[0] ),
        .I3(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .O(\tmp1_reg_615[1]_i_7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp1_reg_615[1]_i_8 
       (.I0(p_shl5_cast_fu_378_p1[3]),
        .I1(\out_h_reg_169_reg_n_4_[1] ),
        .I2(\out_h_reg_169_reg_n_4_[0] ),
        .I3(p_shl5_cast_fu_378_p1[2]),
        .O(tmp4_cast_fu_398_p1[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp1_reg_615[5]_i_2 
       (.I0(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I1(A_0[1]),
        .I2(\tmp1_reg_615_reg[9]_i_22_n_10 ),
        .O(\tmp1_reg_615[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h6AA6A66A)) 
    \tmp1_reg_615[5]_i_3 
       (.I0(\tmp1_reg_615_reg[9]_i_22_n_11 ),
        .I1(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I2(phi_mul_reg_145[0]),
        .I3(p_shl5_cast_fu_378_p1[2]),
        .I4(\out_h_reg_169_reg_n_4_[0] ),
        .O(\tmp1_reg_615[5]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h96A569A569A569A5)) 
    \tmp1_reg_615[5]_i_4 
       (.I0(\tmp1_reg_615_reg[9]_i_22_n_10 ),
        .I1(A_0[1]),
        .I2(\tmp1_reg_615[5]_i_7_n_4 ),
        .I3(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I4(\tmp1_reg_615_reg[9]_i_22_n_11 ),
        .I5(\tmp1_reg_615[5]_i_8_n_4 ),
        .O(\tmp1_reg_615[5]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h960069FF69FF9600)) 
    \tmp1_reg_615[5]_i_5 
       (.I0(\out_h_reg_169_reg_n_4_[0] ),
        .I1(p_shl5_cast_fu_378_p1[2]),
        .I2(phi_mul_reg_145[0]),
        .I3(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I4(\tmp1_reg_615_reg[9]_i_22_n_11 ),
        .I5(\tmp1_reg_615[1]_i_3_n_4 ),
        .O(\tmp1_reg_615[5]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h6AA6A66A)) 
    \tmp1_reg_615[5]_i_6 
       (.I0(\tmp1_reg_615_reg[1]_i_1_n_8 ),
        .I1(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .I2(\out_h_reg_169_reg_n_4_[0] ),
        .I3(p_shl5_cast_fu_378_p1[2]),
        .I4(phi_mul_reg_145[0]),
        .O(\tmp1_reg_615[5]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h9669FFFF)) 
    \tmp1_reg_615[5]_i_7 
       (.I0(\tmp1_reg_615[10]_i_5_n_4 ),
        .I1(\tmp1_reg_615[10]_i_6_n_4 ),
        .I2(\out_h_reg_169_reg_n_4_[2] ),
        .I3(phi_mul_reg_145[2]),
        .I4(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .O(\tmp1_reg_615[5]_i_7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp1_reg_615[5]_i_8 
       (.I0(\out_h_reg_169_reg_n_4_[0] ),
        .I1(p_shl5_cast_fu_378_p1[2]),
        .I2(phi_mul_reg_145[0]),
        .O(\tmp1_reg_615[5]_i_8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h69FFFFFF)) 
    \tmp1_reg_615[9]_i_10 
       (.I0(tmp4_cast_fu_398_p1[3]),
        .I1(phi_mul_reg_145[3]),
        .I2(\tmp1_reg_615[9]_i_25_n_4 ),
        .I3(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I4(\tmp1_reg_615_reg[9]_i_22_n_4 ),
        .O(\tmp1_reg_615[9]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'hD77D7DD7FFFFFFFF)) 
    \tmp1_reg_615[9]_i_11 
       (.I0(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I1(phi_mul_reg_145[2]),
        .I2(\out_h_reg_169_reg_n_4_[2] ),
        .I3(\tmp1_reg_615[10]_i_6_n_4 ),
        .I4(\tmp1_reg_615[10]_i_5_n_4 ),
        .I5(\tmp1_reg_615_reg[9]_i_22_n_9 ),
        .O(\tmp1_reg_615[9]_i_11_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \tmp1_reg_615[9]_i_12 
       (.I0(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .I1(phi_mul_reg_145[4]),
        .I2(\tmp1_reg_615[10]_i_4_n_4 ),
        .O(\tmp1_reg_615[9]_i_12_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h69FF9600)) 
    \tmp1_reg_615[9]_i_13 
       (.I0(tmp4_cast_fu_398_p1[3]),
        .I1(phi_mul_reg_145[3]),
        .I2(\tmp1_reg_615[9]_i_25_n_4 ),
        .I3(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I4(\tmp1_reg_615_reg[9]_i_22_n_4 ),
        .O(\tmp1_reg_615[9]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'hBEEBFFFFFFFFFFFF)) 
    \tmp1_reg_615[9]_i_14 
       (.I0(\tmp1_reg_615[5]_i_7_n_4 ),
        .I1(\out_h_reg_169_reg_n_4_[0] ),
        .I2(p_shl5_cast_fu_378_p1[2]),
        .I3(phi_mul_reg_145[0]),
        .I4(\tmp1_reg_615_reg[9]_i_22_n_11 ),
        .I5(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .O(\tmp1_reg_615[9]_i_14_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7DD7)) 
    \tmp1_reg_615[9]_i_15 
       (.I0(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .I1(\tmp1_reg_615[9]_i_25_n_4 ),
        .I2(phi_mul_reg_145[3]),
        .I3(tmp4_cast_fu_398_p1[3]),
        .O(\tmp1_reg_615[9]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'hD77D7DD728828228)) 
    \tmp1_reg_615[9]_i_16 
       (.I0(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I1(phi_mul_reg_145[2]),
        .I2(\out_h_reg_169_reg_n_4_[2] ),
        .I3(\tmp1_reg_615[10]_i_6_n_4 ),
        .I4(\tmp1_reg_615[10]_i_5_n_4 ),
        .I5(\tmp1_reg_615_reg[9]_i_22_n_9 ),
        .O(\tmp1_reg_615[9]_i_16_n_4 ));
  LUT3 #(
    .INIT(8'h48)) 
    \tmp1_reg_615[9]_i_17 
       (.I0(\tmp1_reg_615[10]_i_4_n_4 ),
        .I1(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I2(phi_mul_reg_145[4]),
        .O(\tmp1_reg_615[9]_i_17_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h9555FFFF)) 
    \tmp1_reg_615[9]_i_18 
       (.I0(phi_mul_reg_145[6]),
        .I1(phi_mul_reg_145[4]),
        .I2(\tmp1_reg_615[10]_i_4_n_4 ),
        .I3(phi_mul_reg_145[5]),
        .I4(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .O(\tmp1_reg_615[9]_i_18_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp1_reg_615[9]_i_19 
       (.I0(phi_mul_reg_145[4]),
        .I1(\tmp1_reg_615[10]_i_4_n_4 ),
        .I2(phi_mul_reg_145[5]),
        .O(A_0[5]));
  LUT6 #(
    .INIT(64'h1DD4055014440000)) 
    \tmp1_reg_615[9]_i_2 
       (.I0(\tmp1_reg_615[9]_i_10_n_4 ),
        .I1(phi_mul_reg_145[5]),
        .I2(\tmp1_reg_615[10]_i_4_n_4 ),
        .I3(phi_mul_reg_145[4]),
        .I4(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .I5(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .O(\tmp1_reg_615[9]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h95FF)) 
    \tmp1_reg_615[9]_i_20 
       (.I0(phi_mul_reg_145[5]),
        .I1(\tmp1_reg_615[10]_i_4_n_4 ),
        .I2(phi_mul_reg_145[4]),
        .I3(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .O(\tmp1_reg_615[9]_i_20_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7DD7)) 
    \tmp1_reg_615[9]_i_21 
       (.I0(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I1(\tmp1_reg_615[9]_i_25_n_4 ),
        .I2(phi_mul_reg_145[3]),
        .I3(tmp4_cast_fu_398_p1[3]),
        .O(\tmp1_reg_615[9]_i_21_n_4 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp1_reg_615[9]_i_23 
       (.I0(p_shl5_cast_fu_378_p1[3]),
        .I1(\out_h_reg_169_reg_n_4_[1] ),
        .I2(phi_mul_reg_145[1]),
        .I3(phi_mul_reg_145[0]),
        .I4(p_shl5_cast_fu_378_p1[2]),
        .I5(\out_h_reg_169_reg_n_4_[0] ),
        .O(A_0[1]));
  LUT6 #(
    .INIT(64'h577F77FFA8808800)) 
    \tmp1_reg_615[9]_i_24 
       (.I0(\out_h_reg_169_reg_n_4_[2] ),
        .I1(\out_h_reg_169_reg_n_4_[1] ),
        .I2(p_shl5_cast_fu_378_p1[2]),
        .I3(p_shl5_cast_fu_378_p1[3]),
        .I4(\out_h_reg_169_reg_n_4_[0] ),
        .I5(\out_h_reg_169_reg_n_4_[3] ),
        .O(tmp4_cast_fu_398_p1[3]));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp1_reg_615[9]_i_25 
       (.I0(\tmp1_reg_615[9]_i_29_n_4 ),
        .I1(\tmp1_reg_615[10]_i_5_n_4 ),
        .I2(phi_mul_reg_145[2]),
        .O(\tmp1_reg_615[9]_i_25_n_4 ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \tmp1_reg_615[9]_i_26 
       (.I0(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .I1(phi_mul_reg_145[5]),
        .I2(\tmp1_reg_615[10]_i_4_n_4 ),
        .I3(phi_mul_reg_145[4]),
        .I4(phi_mul_reg_145[6]),
        .O(\tmp1_reg_615[9]_i_26_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp1_reg_615[9]_i_27 
       (.I0(\tmp1_reg_615[9]_i_20_n_4 ),
        .O(\tmp1_reg_615[9]_i_27_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp1_reg_615[9]_i_28 
       (.I0(\tmp1_reg_615[9]_i_12_n_4 ),
        .O(\tmp1_reg_615[9]_i_28_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h137FEC80)) 
    \tmp1_reg_615[9]_i_29 
       (.I0(\out_h_reg_169_reg_n_4_[0] ),
        .I1(p_shl5_cast_fu_378_p1[3]),
        .I2(p_shl5_cast_fu_378_p1[2]),
        .I3(\out_h_reg_169_reg_n_4_[1] ),
        .I4(\out_h_reg_169_reg_n_4_[2] ),
        .O(\tmp1_reg_615[9]_i_29_n_4 ));
  LUT3 #(
    .INIT(8'h71)) 
    \tmp1_reg_615[9]_i_3 
       (.I0(\tmp1_reg_615[9]_i_11_n_4 ),
        .I1(\tmp1_reg_615[9]_i_12_n_4 ),
        .I2(\tmp1_reg_615[9]_i_13_n_4 ),
        .O(\tmp1_reg_615[9]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h71)) 
    \tmp1_reg_615[9]_i_4 
       (.I0(\tmp1_reg_615[9]_i_14_n_4 ),
        .I1(\tmp1_reg_615[9]_i_15_n_4 ),
        .I2(\tmp1_reg_615[9]_i_16_n_4 ),
        .O(\tmp1_reg_615[9]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp1_reg_615[9]_i_5 
       (.I0(\tmp1_reg_615[9]_i_16_n_4 ),
        .I1(\tmp1_reg_615[9]_i_14_n_4 ),
        .I2(\tmp1_reg_615[9]_i_15_n_4 ),
        .O(\tmp1_reg_615[9]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h718E0AF58E710AF5)) 
    \tmp1_reg_615[9]_i_6 
       (.I0(\tmp1_reg_615[9]_i_17_n_4 ),
        .I1(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .I2(\tmp1_reg_615[9]_i_10_n_4 ),
        .I3(\tmp1_reg_615[9]_i_18_n_4 ),
        .I4(A_0[5]),
        .I5(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .O(\tmp1_reg_615[9]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h87781EE1E11E8778)) 
    \tmp1_reg_615[9]_i_7 
       (.I0(\tmp1_reg_615[9]_i_12_n_4 ),
        .I1(\tmp1_reg_615[9]_i_11_n_4 ),
        .I2(\tmp1_reg_615[9]_i_20_n_4 ),
        .I3(\tmp1_reg_615[9]_i_17_n_4 ),
        .I4(\tmp1_reg_615[9]_i_21_n_4 ),
        .I5(\tmp1_reg_615_reg[9]_i_22_n_4 ),
        .O(\tmp1_reg_615[9]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \tmp1_reg_615[9]_i_8 
       (.I0(\tmp1_reg_615[9]_i_16_n_4 ),
        .I1(\tmp1_reg_615[9]_i_15_n_4 ),
        .I2(\tmp1_reg_615[9]_i_14_n_4 ),
        .I3(\tmp1_reg_615[9]_i_12_n_4 ),
        .I4(\tmp1_reg_615[9]_i_11_n_4 ),
        .I5(\tmp1_reg_615[9]_i_13_n_4 ),
        .O(\tmp1_reg_615[9]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h6996969696969696)) 
    \tmp1_reg_615[9]_i_9 
       (.I0(\tmp1_reg_615[9]_i_15_n_4 ),
        .I1(\tmp1_reg_615[9]_i_14_n_4 ),
        .I2(\tmp1_reg_615[9]_i_16_n_4 ),
        .I3(A_0[1]),
        .I4(\tmp1_reg_615_reg[9]_i_22_n_10 ),
        .I5(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .O(\tmp1_reg_615[9]_i_9_n_4 ));
  FDRE \tmp1_reg_615_reg[0] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp1_fu_412_p2[0]),
        .Q(tmp1_reg_615[0]),
        .R(1'b0));
  FDRE \tmp1_reg_615_reg[10] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp1_fu_412_p2[10]),
        .Q(tmp1_reg_615[10]),
        .R(1'b0));
  CARRY4 \tmp1_reg_615_reg[10]_i_2 
       (.CI(\tmp1_reg_615_reg[9]_i_1_n_4 ),
        .CO(\NLW_tmp1_reg_615_reg[10]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp1_reg_615_reg[10]_i_2_O_UNCONNECTED [3:1],tmp1_fu_412_p2[10]}),
        .S({1'b0,1'b0,1'b0,\tmp1_reg_615[10]_i_3_n_4 }));
  FDRE \tmp1_reg_615_reg[1] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp1_fu_412_p2[1]),
        .Q(tmp1_reg_615[1]),
        .R(1'b0));
  CARRY4 \tmp1_reg_615_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp1_reg_615_reg[1]_i_1_n_4 ,\tmp1_reg_615_reg[1]_i_1_n_5 ,\tmp1_reg_615_reg[1]_i_1_n_6 ,\tmp1_reg_615_reg[1]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp1_reg_615[1]_i_2_n_4 ,1'b0,\tmp1_reg_615[1]_i_3_n_4 ,1'b0}),
        .O({\tmp1_reg_615_reg[1]_i_1_n_8 ,\tmp1_reg_615_reg[1]_i_1_n_9 ,tmp1_fu_412_p2[1:0]}),
        .S({\tmp1_reg_615[1]_i_4_n_4 ,\tmp1_reg_615[1]_i_5_n_4 ,\tmp1_reg_615[1]_i_6_n_4 ,\tmp1_reg_615[1]_i_7_n_4 }));
  FDRE \tmp1_reg_615_reg[2] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp1_fu_412_p2[2]),
        .Q(tmp1_reg_615[2]),
        .R(1'b0));
  FDRE \tmp1_reg_615_reg[3] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp1_fu_412_p2[3]),
        .Q(tmp1_reg_615[3]),
        .R(1'b0));
  FDRE \tmp1_reg_615_reg[4] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp1_fu_412_p2[4]),
        .Q(tmp1_reg_615[4]),
        .R(1'b0));
  FDRE \tmp1_reg_615_reg[5] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp1_fu_412_p2[5]),
        .Q(tmp1_reg_615[5]),
        .R(1'b0));
  CARRY4 \tmp1_reg_615_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp1_reg_615_reg[5]_i_1_n_4 ,\tmp1_reg_615_reg[5]_i_1_n_5 ,\tmp1_reg_615_reg[5]_i_1_n_6 ,\tmp1_reg_615_reg[5]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp1_reg_615[5]_i_2_n_4 ,\tmp1_reg_615[5]_i_3_n_4 ,\tmp1_reg_615_reg[1]_i_1_n_8 ,1'b0}),
        .O(tmp1_fu_412_p2[5:2]),
        .S({\tmp1_reg_615[5]_i_4_n_4 ,\tmp1_reg_615[5]_i_5_n_4 ,\tmp1_reg_615[5]_i_6_n_4 ,\tmp1_reg_615_reg[1]_i_1_n_9 }));
  FDRE \tmp1_reg_615_reg[6] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp1_fu_412_p2[6]),
        .Q(tmp1_reg_615[6]),
        .R(1'b0));
  FDRE \tmp1_reg_615_reg[7] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp1_fu_412_p2[7]),
        .Q(tmp1_reg_615[7]),
        .R(1'b0));
  FDRE \tmp1_reg_615_reg[8] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp1_fu_412_p2[8]),
        .Q(tmp1_reg_615[8]),
        .R(1'b0));
  FDRE \tmp1_reg_615_reg[9] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp1_fu_412_p2[9]),
        .Q(tmp1_reg_615[9]),
        .R(1'b0));
  CARRY4 \tmp1_reg_615_reg[9]_i_1 
       (.CI(\tmp1_reg_615_reg[5]_i_1_n_4 ),
        .CO({\tmp1_reg_615_reg[9]_i_1_n_4 ,\tmp1_reg_615_reg[9]_i_1_n_5 ,\tmp1_reg_615_reg[9]_i_1_n_6 ,\tmp1_reg_615_reg[9]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp1_reg_615[9]_i_2_n_4 ,\tmp1_reg_615[9]_i_3_n_4 ,\tmp1_reg_615[9]_i_4_n_4 ,\tmp1_reg_615[9]_i_5_n_4 }),
        .O(tmp1_fu_412_p2[9:6]),
        .S({\tmp1_reg_615[9]_i_6_n_4 ,\tmp1_reg_615[9]_i_7_n_4 ,\tmp1_reg_615[9]_i_8_n_4 ,\tmp1_reg_615[9]_i_9_n_4 }));
  CARRY4 \tmp1_reg_615_reg[9]_i_22 
       (.CI(\tmp1_reg_615_reg[1]_i_1_n_4 ),
        .CO({\tmp1_reg_615_reg[9]_i_22_n_4 ,\NLW_tmp1_reg_615_reg[9]_i_22_CO_UNCONNECTED [2],\tmp1_reg_615_reg[9]_i_22_n_6 ,\tmp1_reg_615_reg[9]_i_22_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp1_reg_615_reg[9]_i_22_O_UNCONNECTED [3],\tmp1_reg_615_reg[9]_i_22_n_9 ,\tmp1_reg_615_reg[9]_i_22_n_10 ,\tmp1_reg_615_reg[9]_i_22_n_11 }),
        .S({1'b1,\tmp1_reg_615[9]_i_26_n_4 ,\tmp1_reg_615[9]_i_27_n_4 ,\tmp1_reg_615[9]_i_28_n_4 }));
  LUT3 #(
    .INIT(8'h80)) 
    \tmp3_reg_584[10]_i_2 
       (.I0(\tmp3_reg_584_reg[10]_i_3_n_6 ),
        .I1(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I2(\tmp3_reg_584[10]_i_4_n_4 ),
        .O(\tmp3_reg_584[10]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h777F7FFF88808000)) 
    \tmp3_reg_584[10]_i_4 
       (.I0(phi_mul2_reg_157[5]),
        .I1(phi_mul2_reg_157[4]),
        .I2(\tmp3_reg_584[10]_i_6_n_4 ),
        .I3(\out_h_reg_169_reg_n_4_[3] ),
        .I4(phi_mul2_reg_157[3]),
        .I5(phi_mul2_reg_157[6]),
        .O(\tmp3_reg_584[10]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h54400000022AAAAA)) 
    \tmp3_reg_584[10]_i_5 
       (.I0(phi_mul2_reg_157[6]),
        .I1(phi_mul2_reg_157[3]),
        .I2(\out_h_reg_169_reg_n_4_[3] ),
        .I3(\tmp3_reg_584[10]_i_6_n_4 ),
        .I4(phi_mul2_reg_157[4]),
        .I5(phi_mul2_reg_157[5]),
        .O(\tmp3_reg_584[10]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFE888E8880000)) 
    \tmp3_reg_584[10]_i_6 
       (.I0(phi_mul2_reg_157[1]),
        .I1(\out_h_reg_169_reg_n_4_[1] ),
        .I2(\out_h_reg_169_reg_n_4_[0] ),
        .I3(phi_mul2_reg_157[0]),
        .I4(phi_mul2_reg_157[2]),
        .I5(\out_h_reg_169_reg_n_4_[2] ),
        .O(\tmp3_reg_584[10]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6996969696696969)) 
    \tmp3_reg_584[1]_i_2 
       (.I0(\tmp3_reg_584[9]_i_13_n_4 ),
        .I1(\out_h_reg_169_reg_n_4_[1] ),
        .I2(phi_mul2_reg_157[1]),
        .I3(\out_h_reg_169_reg_n_4_[0] ),
        .I4(phi_mul2_reg_157[0]),
        .I5(\tmp3_reg_584[1]_i_9_n_4 ),
        .O(\tmp3_reg_584[1]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h9996)) 
    \tmp3_reg_584[1]_i_3 
       (.I0(phi_mul2_reg_157[1]),
        .I1(\out_h_reg_169_reg_n_4_[1] ),
        .I2(phi_mul2_reg_157[0]),
        .I3(\out_h_reg_169_reg_n_4_[0] ),
        .O(\tmp3_reg_584[1]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp3_reg_584[1]_i_4 
       (.I0(phi_mul2_reg_157[0]),
        .I1(\out_h_reg_169_reg_n_4_[0] ),
        .O(\tmp3_reg_584[1]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h6996999999999669)) 
    \tmp3_reg_584[1]_i_5 
       (.I0(\tmp3_reg_584[1]_i_9_n_4 ),
        .I1(\tmp3_reg_584[9]_i_13_n_4 ),
        .I2(\out_h_reg_169_reg_n_4_[1] ),
        .I3(phi_mul2_reg_157[1]),
        .I4(\out_h_reg_169_reg_n_4_[0] ),
        .I5(phi_mul2_reg_157[0]),
        .O(\tmp3_reg_584[1]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h1EE1E11EE11EE11E)) 
    \tmp3_reg_584[1]_i_6 
       (.I0(\out_h_reg_169_reg_n_4_[0] ),
        .I1(phi_mul2_reg_157[0]),
        .I2(\out_h_reg_169_reg_n_4_[1] ),
        .I3(phi_mul2_reg_157[1]),
        .I4(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .I5(\tmp3_reg_584[9]_i_13_n_4 ),
        .O(\tmp3_reg_584[1]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h82D7D728)) 
    \tmp3_reg_584[1]_i_7 
       (.I0(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .I1(\out_h_reg_169_reg_n_4_[1] ),
        .I2(phi_mul2_reg_157[1]),
        .I3(\out_h_reg_169_reg_n_4_[0] ),
        .I4(phi_mul2_reg_157[0]),
        .O(\tmp3_reg_584[1]_i_7_n_4 ));
  LUT3 #(
    .INIT(8'h60)) 
    \tmp3_reg_584[1]_i_8 
       (.I0(\out_h_reg_169_reg_n_4_[0] ),
        .I1(phi_mul2_reg_157[0]),
        .I2(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .O(\tmp3_reg_584[1]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp3_reg_584[1]_i_9 
       (.I0(\tmp3_reg_584[9]_i_12_n_4 ),
        .I1(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .O(\tmp3_reg_584[1]_i_9_n_4 ));
  LUT6 #(
    .INIT(64'hD44D4DD44DD44DD4)) 
    \tmp3_reg_584[5]_i_10 
       (.I0(\tmp3_reg_584[1]_i_9_n_4 ),
        .I1(\tmp3_reg_584[9]_i_13_n_4 ),
        .I2(\out_h_reg_169_reg_n_4_[1] ),
        .I3(phi_mul2_reg_157[1]),
        .I4(\out_h_reg_169_reg_n_4_[0] ),
        .I5(phi_mul2_reg_157[0]),
        .O(\tmp3_reg_584[5]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'hE370)) 
    \tmp3_reg_584[5]_i_11 
       (.I0(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .I1(\tmp3_reg_584[9]_i_11_n_4 ),
        .I2(\tmp3_reg_584[10]_i_4_n_4 ),
        .I3(\tmp3_reg_584[9]_i_10_n_4 ),
        .O(\tmp3_reg_584[5]_i_11_n_4 ));
  LUT5 #(
    .INIT(32'h3A959FC0)) 
    \tmp3_reg_584[5]_i_12 
       (.I0(\tmp3_reg_584[9]_i_12_n_4 ),
        .I1(\tmp3_reg_584[10]_i_4_n_4 ),
        .I2(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .I3(\tmp3_reg_584[9]_i_10_n_4 ),
        .I4(\tmp3_reg_584[9]_i_11_n_4 ),
        .O(\tmp3_reg_584[5]_i_12_n_4 ));
  LUT5 #(
    .INIT(32'h3A9F95C0)) 
    \tmp3_reg_584[5]_i_13 
       (.I0(\tmp3_reg_584[9]_i_13_n_4 ),
        .I1(\tmp3_reg_584[9]_i_10_n_4 ),
        .I2(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .I3(\tmp3_reg_584[9]_i_12_n_4 ),
        .I4(\tmp3_reg_584[9]_i_11_n_4 ),
        .O(\tmp3_reg_584[5]_i_13_n_4 ));
  LUT5 #(
    .INIT(32'h29D9BC4C)) 
    \tmp3_reg_584[5]_i_14 
       (.I0(\tmp3_reg_584[5]_i_15_n_4 ),
        .I1(\tmp3_reg_584[9]_i_12_n_4 ),
        .I2(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .I3(\tmp3_reg_584[9]_i_11_n_4 ),
        .I4(\tmp3_reg_584[9]_i_13_n_4 ),
        .O(\tmp3_reg_584[5]_i_14_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp3_reg_584[5]_i_15 
       (.I0(\out_h_reg_169_reg_n_4_[1] ),
        .I1(phi_mul2_reg_157[1]),
        .I2(\out_h_reg_169_reg_n_4_[0] ),
        .I3(phi_mul2_reg_157[0]),
        .O(\tmp3_reg_584[5]_i_15_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp3_reg_584[5]_i_2 
       (.I0(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I1(\tmp3_reg_584[9]_i_13_n_4 ),
        .I2(\tmp3_reg_584_reg[5]_i_3_n_10 ),
        .O(\tmp3_reg_584[5]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp3_reg_584[5]_i_4 
       (.I0(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I1(\tmp3_reg_584[9]_i_13_n_4 ),
        .I2(\tmp3_reg_584_reg[5]_i_3_n_10 ),
        .O(\tmp3_reg_584[5]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h6AA6A66AA66AA66A)) 
    \tmp3_reg_584[5]_i_5 
       (.I0(\tmp3_reg_584_reg[5]_i_3_n_11 ),
        .I1(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I2(\out_h_reg_169_reg_n_4_[1] ),
        .I3(phi_mul2_reg_157[1]),
        .I4(\out_h_reg_169_reg_n_4_[0] ),
        .I5(phi_mul2_reg_157[0]),
        .O(\tmp3_reg_584[5]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hA66A)) 
    \tmp3_reg_584[5]_i_6 
       (.I0(\tmp3_reg_584_reg[1]_i_1_n_8 ),
        .I1(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I2(phi_mul2_reg_157[0]),
        .I3(\out_h_reg_169_reg_n_4_[0] ),
        .O(\tmp3_reg_584[5]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \tmp3_reg_584[5]_i_7 
       (.I0(\tmp3_reg_584[9]_i_10_n_4 ),
        .I1(\tmp3_reg_584[9]_i_11_n_4 ),
        .I2(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .I3(\tmp3_reg_584[10]_i_4_n_4 ),
        .O(\tmp3_reg_584[5]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h577E4228C2284228)) 
    \tmp3_reg_584[5]_i_8 
       (.I0(phi_mul2_reg_157[4]),
        .I1(phi_mul2_reg_157[3]),
        .I2(\out_h_reg_169_reg_n_4_[3] ),
        .I3(\tmp3_reg_584[10]_i_6_n_4 ),
        .I4(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .I5(phi_mul2_reg_157[5]),
        .O(\tmp3_reg_584[5]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'hA00E0EE8E88A8AA0)) 
    \tmp3_reg_584[5]_i_9 
       (.I0(\tmp3_reg_584[9]_i_13_n_4 ),
        .I1(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .I2(\tmp3_reg_584[10]_i_6_n_4 ),
        .I3(\out_h_reg_169_reg_n_4_[3] ),
        .I4(phi_mul2_reg_157[3]),
        .I5(phi_mul2_reg_157[4]),
        .O(\tmp3_reg_584[5]_i_9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \tmp3_reg_584[9]_i_10 
       (.I0(phi_mul2_reg_157[3]),
        .I1(\out_h_reg_169_reg_n_4_[3] ),
        .I2(\tmp3_reg_584[10]_i_6_n_4 ),
        .I3(phi_mul2_reg_157[4]),
        .I4(phi_mul2_reg_157[5]),
        .O(\tmp3_reg_584[9]_i_10_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \tmp3_reg_584[9]_i_11 
       (.I0(\tmp3_reg_584[10]_i_6_n_4 ),
        .I1(\out_h_reg_169_reg_n_4_[3] ),
        .I2(phi_mul2_reg_157[3]),
        .I3(phi_mul2_reg_157[4]),
        .O(\tmp3_reg_584[9]_i_11_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp3_reg_584[9]_i_12 
       (.I0(\out_h_reg_169_reg_n_4_[3] ),
        .I1(phi_mul2_reg_157[3]),
        .I2(\tmp3_reg_584[10]_i_6_n_4 ),
        .O(\tmp3_reg_584[9]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \tmp3_reg_584[9]_i_13 
       (.I0(phi_mul2_reg_157[0]),
        .I1(\out_h_reg_169_reg_n_4_[0] ),
        .I2(\out_h_reg_169_reg_n_4_[1] ),
        .I3(phi_mul2_reg_157[1]),
        .I4(\out_h_reg_169_reg_n_4_[2] ),
        .I5(phi_mul2_reg_157[2]),
        .O(\tmp3_reg_584[9]_i_13_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \tmp3_reg_584[9]_i_2 
       (.I0(\tmp3_reg_584_reg[10]_i_3_n_11 ),
        .I1(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I2(\tmp3_reg_584[9]_i_10_n_4 ),
        .O(\tmp3_reg_584[9]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \tmp3_reg_584[9]_i_3 
       (.I0(\tmp3_reg_584_reg[5]_i_3_n_8 ),
        .I1(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I2(\tmp3_reg_584[9]_i_11_n_4 ),
        .O(\tmp3_reg_584[9]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \tmp3_reg_584[9]_i_4 
       (.I0(\tmp3_reg_584_reg[5]_i_3_n_9 ),
        .I1(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I2(\tmp3_reg_584[9]_i_12_n_4 ),
        .O(\tmp3_reg_584[9]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \tmp3_reg_584[9]_i_5 
       (.I0(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .I1(\tmp3_reg_584_reg[5]_i_3_n_10 ),
        .I2(\tmp3_reg_584[9]_i_13_n_4 ),
        .O(\tmp3_reg_584[9]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    \tmp3_reg_584[9]_i_6 
       (.I0(\tmp3_reg_584[9]_i_10_n_4 ),
        .I1(\tmp3_reg_584_reg[10]_i_3_n_11 ),
        .I2(\tmp3_reg_584_reg[10]_i_3_n_6 ),
        .I3(\tmp3_reg_584[10]_i_4_n_4 ),
        .I4(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .O(\tmp3_reg_584[9]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    \tmp3_reg_584[9]_i_7 
       (.I0(\tmp3_reg_584[9]_i_11_n_4 ),
        .I1(\tmp3_reg_584_reg[5]_i_3_n_8 ),
        .I2(\tmp3_reg_584_reg[10]_i_3_n_11 ),
        .I3(\tmp3_reg_584[9]_i_10_n_4 ),
        .I4(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .O(\tmp3_reg_584[9]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    \tmp3_reg_584[9]_i_8 
       (.I0(\tmp3_reg_584[9]_i_12_n_4 ),
        .I1(\tmp3_reg_584_reg[5]_i_3_n_9 ),
        .I2(\tmp3_reg_584_reg[5]_i_3_n_8 ),
        .I3(\tmp3_reg_584[9]_i_11_n_4 ),
        .I4(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .O(\tmp3_reg_584[9]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    \tmp3_reg_584[9]_i_9 
       (.I0(\tmp3_reg_584[9]_i_13_n_4 ),
        .I1(\tmp3_reg_584_reg[5]_i_3_n_10 ),
        .I2(\tmp3_reg_584_reg[5]_i_3_n_9 ),
        .I3(\tmp3_reg_584[9]_i_12_n_4 ),
        .I4(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .O(\tmp3_reg_584[9]_i_9_n_4 ));
  FDRE \tmp3_reg_584_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_1810),
        .D(tmp3_fu_326_p2[0]),
        .Q(tmp3_reg_584[0]),
        .R(1'b0));
  FDRE \tmp3_reg_584_reg[10] 
       (.C(ap_clk),
        .CE(out_w_reg_1810),
        .D(tmp3_fu_326_p2[10]),
        .Q(tmp3_reg_584[10]),
        .R(1'b0));
  CARRY4 \tmp3_reg_584_reg[10]_i_1 
       (.CI(\tmp3_reg_584_reg[9]_i_1_n_4 ),
        .CO(\NLW_tmp3_reg_584_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp3_reg_584_reg[10]_i_1_O_UNCONNECTED [3:1],tmp3_fu_326_p2[10]}),
        .S({1'b0,1'b0,1'b0,\tmp3_reg_584[10]_i_2_n_4 }));
  CARRY4 \tmp3_reg_584_reg[10]_i_3 
       (.CI(\tmp3_reg_584_reg[5]_i_3_n_4 ),
        .CO({\NLW_tmp3_reg_584_reg[10]_i_3_CO_UNCONNECTED [3:2],\tmp3_reg_584_reg[10]_i_3_n_6 ,\NLW_tmp3_reg_584_reg[10]_i_3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp3_reg_584[10]_i_4_n_4 }),
        .O({\NLW_tmp3_reg_584_reg[10]_i_3_O_UNCONNECTED [3:1],\tmp3_reg_584_reg[10]_i_3_n_11 }),
        .S({1'b0,1'b0,1'b1,\tmp3_reg_584[10]_i_5_n_4 }));
  FDRE \tmp3_reg_584_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_1810),
        .D(tmp3_fu_326_p2[1]),
        .Q(tmp3_reg_584[1]),
        .R(1'b0));
  CARRY4 \tmp3_reg_584_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp3_reg_584_reg[1]_i_1_n_4 ,\tmp3_reg_584_reg[1]_i_1_n_5 ,\tmp3_reg_584_reg[1]_i_1_n_6 ,\tmp3_reg_584_reg[1]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp3_reg_584[1]_i_2_n_4 ,\tmp3_reg_584[1]_i_3_n_4 ,\tmp3_reg_584[1]_i_4_n_4 ,1'b0}),
        .O({\tmp3_reg_584_reg[1]_i_1_n_8 ,\tmp3_reg_584_reg[1]_i_1_n_9 ,tmp3_fu_326_p2[1:0]}),
        .S({\tmp3_reg_584[1]_i_5_n_4 ,\tmp3_reg_584[1]_i_6_n_4 ,\tmp3_reg_584[1]_i_7_n_4 ,\tmp3_reg_584[1]_i_8_n_4 }));
  FDRE \tmp3_reg_584_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_1810),
        .D(tmp3_fu_326_p2[2]),
        .Q(tmp3_reg_584[2]),
        .R(1'b0));
  FDRE \tmp3_reg_584_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_1810),
        .D(tmp3_fu_326_p2[3]),
        .Q(tmp3_reg_584[3]),
        .R(1'b0));
  FDRE \tmp3_reg_584_reg[4] 
       (.C(ap_clk),
        .CE(out_w_reg_1810),
        .D(tmp3_fu_326_p2[4]),
        .Q(tmp3_reg_584[4]),
        .R(1'b0));
  FDRE \tmp3_reg_584_reg[5] 
       (.C(ap_clk),
        .CE(out_w_reg_1810),
        .D(tmp3_fu_326_p2[5]),
        .Q(tmp3_reg_584[5]),
        .R(1'b0));
  CARRY4 \tmp3_reg_584_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp3_reg_584_reg[5]_i_1_n_4 ,\tmp3_reg_584_reg[5]_i_1_n_5 ,\tmp3_reg_584_reg[5]_i_1_n_6 ,\tmp3_reg_584_reg[5]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp3_reg_584[5]_i_2_n_4 ,\tmp3_reg_584_reg[5]_i_3_n_11 ,\tmp3_reg_584_reg[1]_i_1_n_8 ,1'b0}),
        .O(tmp3_fu_326_p2[5:2]),
        .S({\tmp3_reg_584[5]_i_4_n_4 ,\tmp3_reg_584[5]_i_5_n_4 ,\tmp3_reg_584[5]_i_6_n_4 ,\tmp3_reg_584_reg[1]_i_1_n_9 }));
  CARRY4 \tmp3_reg_584_reg[5]_i_3 
       (.CI(\tmp3_reg_584_reg[1]_i_1_n_4 ),
        .CO({\tmp3_reg_584_reg[5]_i_3_n_4 ,\tmp3_reg_584_reg[5]_i_3_n_5 ,\tmp3_reg_584_reg[5]_i_3_n_6 ,\tmp3_reg_584_reg[5]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp3_reg_584[5]_i_7_n_4 ,\tmp3_reg_584[5]_i_8_n_4 ,\tmp3_reg_584[5]_i_9_n_4 ,\tmp3_reg_584[5]_i_10_n_4 }),
        .O({\tmp3_reg_584_reg[5]_i_3_n_8 ,\tmp3_reg_584_reg[5]_i_3_n_9 ,\tmp3_reg_584_reg[5]_i_3_n_10 ,\tmp3_reg_584_reg[5]_i_3_n_11 }),
        .S({\tmp3_reg_584[5]_i_11_n_4 ,\tmp3_reg_584[5]_i_12_n_4 ,\tmp3_reg_584[5]_i_13_n_4 ,\tmp3_reg_584[5]_i_14_n_4 }));
  FDRE \tmp3_reg_584_reg[6] 
       (.C(ap_clk),
        .CE(out_w_reg_1810),
        .D(tmp3_fu_326_p2[6]),
        .Q(tmp3_reg_584[6]),
        .R(1'b0));
  FDRE \tmp3_reg_584_reg[7] 
       (.C(ap_clk),
        .CE(out_w_reg_1810),
        .D(tmp3_fu_326_p2[7]),
        .Q(tmp3_reg_584[7]),
        .R(1'b0));
  FDRE \tmp3_reg_584_reg[8] 
       (.C(ap_clk),
        .CE(out_w_reg_1810),
        .D(tmp3_fu_326_p2[8]),
        .Q(tmp3_reg_584[8]),
        .R(1'b0));
  FDRE \tmp3_reg_584_reg[9] 
       (.C(ap_clk),
        .CE(out_w_reg_1810),
        .D(tmp3_fu_326_p2[9]),
        .Q(tmp3_reg_584[9]),
        .R(1'b0));
  CARRY4 \tmp3_reg_584_reg[9]_i_1 
       (.CI(\tmp3_reg_584_reg[5]_i_1_n_4 ),
        .CO({\tmp3_reg_584_reg[9]_i_1_n_4 ,\tmp3_reg_584_reg[9]_i_1_n_5 ,\tmp3_reg_584_reg[9]_i_1_n_6 ,\tmp3_reg_584_reg[9]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp3_reg_584[9]_i_2_n_4 ,\tmp3_reg_584[9]_i_3_n_4 ,\tmp3_reg_584[9]_i_4_n_4 ,\tmp3_reg_584[9]_i_5_n_4 }),
        .O(tmp3_fu_326_p2[9:6]),
        .S({\tmp3_reg_584[9]_i_6_n_4 ,\tmp3_reg_584[9]_i_7_n_4 ,\tmp3_reg_584[9]_i_8_n_4 ,\tmp3_reg_584[9]_i_9_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_620[1]_i_1__0 
       (.I0(p_shl5_cast_fu_378_p1[2]),
        .I1(p_shl5_cast_fu_378_p1[3]),
        .O(k_h_1_fu_356_p2));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp6_reg_620[2]_i_1__0 
       (.I0(p_shl5_cast_fu_378_p1[3]),
        .I1(p_shl5_cast_fu_378_p1[2]),
        .O(tmp_108_cast_fu_388_p1));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp6_reg_620[3]_i_1__0 
       (.I0(p_shl5_cast_fu_378_p1[3]),
        .I1(p_shl5_cast_fu_378_p1[2]),
        .I2(\p_shl_cast_reg_571_reg_n_4_[3] ),
        .O(\tmp6_reg_620[3]_i_1__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_620[6]_i_2__0 
       (.I0(\p_shl_cast_reg_571_reg_n_4_[4] ),
        .O(\tmp6_reg_620[6]_i_2__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_620[6]_i_3 
       (.I0(\p_shl_cast_reg_571_reg_n_4_[5] ),
        .O(\tmp6_reg_620[6]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp6_reg_620[6]_i_4__0 
       (.I0(\p_shl_cast_reg_571_reg_n_4_[4] ),
        .I1(\p_shl_cast_reg_571_reg_n_4_[5] ),
        .O(\tmp6_reg_620[6]_i_4__0_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp6_reg_620[6]_i_5__0 
       (.I0(p_shl5_cast_fu_378_p1[3]),
        .I1(p_shl5_cast_fu_378_p1[2]),
        .I2(\p_shl_cast_reg_571_reg_n_4_[3] ),
        .O(\tmp6_reg_620[6]_i_5__0_n_4 ));
  FDRE \tmp6_reg_620_reg[0] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(p_shl5_cast_fu_378_p1[2]),
        .Q(tmp6_reg_620[0]),
        .R(1'b0));
  FDRE \tmp6_reg_620_reg[1] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(k_h_1_fu_356_p2),
        .Q(tmp6_reg_620[1]),
        .R(1'b0));
  FDRE \tmp6_reg_620_reg[2] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp_108_cast_fu_388_p1),
        .Q(tmp6_reg_620[2]),
        .R(1'b0));
  FDRE \tmp6_reg_620_reg[3] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(\tmp6_reg_620[3]_i_1__0_n_4 ),
        .Q(tmp6_reg_620[3]),
        .R(1'b0));
  FDRE \tmp6_reg_620_reg[4] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp6_fu_417_p2[4]),
        .Q(tmp6_reg_620[4]),
        .R(1'b0));
  FDRE \tmp6_reg_620_reg[5] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp6_fu_417_p2[5]),
        .Q(tmp6_reg_620[5]),
        .R(1'b0));
  FDRE \tmp6_reg_620_reg[6] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp6_fu_417_p2[6]),
        .Q(tmp6_reg_620[6]),
        .R(1'b0));
  CARRY4 \tmp6_reg_620_reg[6]_i_1__0 
       (.CI(1'b0),
        .CO({\NLW_tmp6_reg_620_reg[6]_i_1__0_CO_UNCONNECTED [3],\tmp6_reg_620_reg[6]_i_1__0_n_5 ,\tmp6_reg_620_reg[6]_i_1__0_n_6 ,\tmp6_reg_620_reg[6]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_shl_cast_reg_571_reg_n_4_[4] ,\tmp6_reg_620[6]_i_2__0_n_4 ,\p_shl_cast_reg_571_reg_n_4_[3] }),
        .O({tmp6_fu_417_p2,\NLW_tmp6_reg_620_reg[6]_i_1__0_O_UNCONNECTED [0]}),
        .S({\tmp6_reg_620[6]_i_3_n_4 ,\tmp6_reg_620[6]_i_4__0_n_4 ,\p_shl_cast_reg_571_reg_n_4_[4] ,\tmp6_reg_620[6]_i_5__0_n_4 }));
  FDRE \tmp_104_cast_reg_602_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_reg_181[0]),
        .Q(tmp_104_cast_reg_602_reg__1[0]),
        .R(1'b0));
  FDRE \tmp_104_cast_reg_602_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_reg_181[1]),
        .Q(tmp_104_cast_reg_602_reg__1[1]),
        .R(1'b0));
  FDRE \tmp_104_cast_reg_602_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_reg_181[2]),
        .Q(tmp_104_cast_reg_602_reg__1[2]),
        .R(1'b0));
  FDRE \tmp_104_cast_reg_602_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_reg_181[3]),
        .Q(tmp_104_cast_reg_602_reg__1[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \tmp_95_cast_reg_533[0]_i_1 
       (.I0(ram_reg_0_3[5]),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg),
        .I3(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .O(\tmp_95_cast_reg_533[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_95_cast_reg_533[4]_i_1 
       (.I0(ram_reg_0_3[5]),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg),
        .I3(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .O(\tmp_95_cast_reg_533[4]_i_1_n_4 ));
  FDRE \tmp_95_cast_reg_533_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_95_cast_reg_533[0]_i_1_n_4 ),
        .Q(\tmp_95_cast_reg_533_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \tmp_95_cast_reg_533_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_95_cast_reg_533[4]_i_1_n_4 ),
        .Q(\tmp_95_cast_reg_533_reg_n_4_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_2
   (\k_h_reg_204_reg[0]_0 ,
    d0,
    SeparableConv2D_1_w_1_ce0,
    input_r_ce0,
    SeparableConv2D_4_w_1_ce0,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[36] ,
    output_r_address0,
    tmp_63_fu_422_p2_0,
    tmp_63_fu_422_p2_1,
    \buffer6_reg_193_reg[14]_0 ,
    \ap_CS_fsm_reg[36]_0 ,
    input_r_address0,
    \ap_CS_fsm_reg[1]_0 ,
    D,
    kernel_0_address0,
    Q,
    ram_reg_7,
    input_data_V_data_V_0_sel,
    ram_reg_7_0,
    ram_reg_2,
    ram_reg_0,
    ram_reg_0_i_19,
    ram_reg_0_0,
    output_r_ce0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    q0,
    ram_reg_7_1,
    ram_reg_7_i_4_0,
    ram_reg_7_i_4_1,
    ram_reg_7_i_4_2,
    ram_reg_7_i_4_3,
    grp_padding2d_fix16_fu_297_output_r_address0,
    grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg,
    ap_rst_n_inv,
    ap_clk,
    A);
  output \k_h_reg_204_reg[0]_0 ;
  output [3:0]d0;
  output SeparableConv2D_1_w_1_ce0;
  output input_r_ce0;
  output SeparableConv2D_4_w_1_ce0;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[36] ;
  output [10:0]output_r_address0;
  output tmp_63_fu_422_p2_0;
  output tmp_63_fu_422_p2_1;
  output [11:0]\buffer6_reg_193_reg[14]_0 ;
  output \ap_CS_fsm_reg[36]_0 ;
  output [12:0]input_r_address0;
  output \ap_CS_fsm_reg[1]_0 ;
  output [3:0]D;
  output [7:0]kernel_0_address0;
  input [6:0]Q;
  input [3:0]ram_reg_7;
  input input_data_V_data_V_0_sel;
  input [3:0]ram_reg_7_0;
  input ram_reg_2;
  input ram_reg_0;
  input ram_reg_0_i_19;
  input ram_reg_0_0;
  input output_r_ce0;
  input ram_reg_0_1;
  input [2:0]ram_reg_0_2;
  input ram_reg_0_3;
  input [15:0]q0;
  input [3:0]ram_reg_7_1;
  input [3:0]ram_reg_7_i_4_0;
  input [3:0]ram_reg_7_i_4_1;
  input ram_reg_7_i_4_2;
  input ram_reg_7_i_4_3;
  input [0:0]grp_padding2d_fix16_fu_297_output_r_address0;
  input grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]A;

  wire [15:0]A;
  wire [8:0]A_0;
  wire [4:0]C;
  wire [3:0]D;
  wire [6:0]Q;
  wire SeparableConv2D_1_w_1_ce0;
  wire SeparableConv2D_4_w_1_ce0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[36] ;
  wire \ap_CS_fsm_reg[36]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire \ap_CS_fsm_reg_n_4_[3] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [7:1]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \buffer6_reg_193[15]_i_1_n_4 ;
  wire \buffer6_reg_193[15]_i_2_n_4 ;
  wire [11:0]\buffer6_reg_193_reg[14]_0 ;
  wire buffer_1_reg_2151;
  wire [15:0]buffer_1_reg_215_reg;
  wire [3:0]d0;
  wire exitcond3_fu_305_p2;
  wire exitcond4_fu_268_p2;
  wire grp_depthwise_conv2d_fix_2_fu_315_ap_done;
  wire grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg;
  wire [11:11]grp_depthwise_conv2d_fix_2_fu_315_input_r_address0;
  wire [1:1]grp_depthwise_conv2d_fix_2_fu_315_output_height;
  wire [13:11]grp_depthwise_conv2d_fix_2_fu_315_output_r_address0;
  wire grp_depthwise_conv2d_fix_2_fu_315_output_r_ce0;
  wire [15:5]grp_depthwise_conv2d_fix_2_fu_315_output_r_d0;
  wire grp_depthwise_conv2d_fix_2_fu_315_output_r_we0;
  wire [0:0]grp_padding2d_fix16_fu_297_output_r_address0;
  wire input_data_V_data_V_0_sel;
  wire [12:0]input_r_address0;
  wire input_r_ce0;
  wire [1:1]k_h_1_fu_360_p2;
  wire [1:0]k_h_1_reg_610;
  wire \k_h_1_reg_610[0]_i_1_n_4 ;
  wire \k_h_1_reg_610[1]_i_1_n_4 ;
  wire \k_h_reg_204[0]_i_1_n_4 ;
  wire \k_h_reg_204[1]_i_1_n_4 ;
  wire \k_h_reg_204_reg[0]_0 ;
  wire [1:0]k_w_1_reg_628;
  wire \k_w_1_reg_628[0]_i_1_n_4 ;
  wire \k_w_1_reg_628[1]_i_1_n_4 ;
  wire [1:0]k_w_reg_227;
  wire \k_w_reg_227[0]_i_1_n_4 ;
  wire \k_w_reg_227[1]_i_1_n_4 ;
  wire [7:0]kernel_0_address0;
  wire network_mul_mul_16s_16s_30_1_1_U23_n_10;
  wire network_mul_mul_16s_16s_30_1_1_U23_n_11;
  wire network_mul_mul_16s_16s_30_1_1_U23_n_12;
  wire network_mul_mul_16s_16s_30_1_1_U23_n_13;
  wire network_mul_mul_16s_16s_30_1_1_U23_n_14;
  wire network_mul_mul_16s_16s_30_1_1_U23_n_15;
  wire network_mul_mul_16s_16s_30_1_1_U23_n_16;
  wire network_mul_mul_16s_16s_30_1_1_U23_n_17;
  wire network_mul_mul_16s_16s_30_1_1_U23_n_18;
  wire network_mul_mul_16s_16s_30_1_1_U23_n_19;
  wire network_mul_mul_16s_16s_30_1_1_U23_n_4;
  wire network_mul_mul_16s_16s_30_1_1_U23_n_5;
  wire network_mul_mul_16s_16s_30_1_1_U23_n_6;
  wire network_mul_mul_16s_16s_30_1_1_U23_n_7;
  wire network_mul_mul_16s_16s_30_1_1_U23_n_8;
  wire network_mul_mul_16s_16s_30_1_1_U23_n_9;
  wire [8:1]next_mul3_fu_258_p2;
  wire [8:1]next_mul3_reg_548;
  wire \next_mul3_reg_548[4]_i_2_n_4 ;
  wire \next_mul3_reg_548[4]_i_3_n_4 ;
  wire \next_mul3_reg_548[4]_i_4_n_4 ;
  wire \next_mul3_reg_548[4]_i_5_n_4 ;
  wire \next_mul3_reg_548_reg[4]_i_1_n_4 ;
  wire \next_mul3_reg_548_reg[4]_i_1_n_5 ;
  wire \next_mul3_reg_548_reg[4]_i_1_n_6 ;
  wire \next_mul3_reg_548_reg[4]_i_1_n_7 ;
  wire \next_mul3_reg_548_reg[8]_i_1_n_5 ;
  wire \next_mul3_reg_548_reg[8]_i_1_n_6 ;
  wire \next_mul3_reg_548_reg[8]_i_1_n_7 ;
  wire [8:1]next_mul_fu_263_p2;
  wire [8:1]next_mul_reg_553;
  wire \next_mul_reg_553[4]_i_2_n_4 ;
  wire \next_mul_reg_553[4]_i_3_n_4 ;
  wire \next_mul_reg_553[4]_i_4_n_4 ;
  wire \next_mul_reg_553[4]_i_5_n_4 ;
  wire \next_mul_reg_553_reg[4]_i_1_n_4 ;
  wire \next_mul_reg_553_reg[4]_i_1_n_5 ;
  wire \next_mul_reg_553_reg[4]_i_1_n_6 ;
  wire \next_mul_reg_553_reg[4]_i_1_n_7 ;
  wire \next_mul_reg_553_reg[8]_i_1_n_5 ;
  wire \next_mul_reg_553_reg[8]_i_1_n_6 ;
  wire \next_mul_reg_553_reg[8]_i_1_n_7 ;
  wire [4:0]out_d_4_fu_274_p2;
  wire [4:0]out_d_4_reg_561;
  wire out_d_reg_133;
  wire \out_d_reg_133_reg_n_4_[4] ;
  wire [4:0]out_h_4_fu_310_p2;
  wire [4:0]out_h_4_reg_579;
  wire out_h_reg_169;
  wire out_h_reg_1690;
  wire \out_h_reg_169[4]_i_3_n_4 ;
  wire \out_h_reg_169_reg_n_4_[0] ;
  wire \out_h_reg_169_reg_n_4_[1] ;
  wire \out_h_reg_169_reg_n_4_[2] ;
  wire \out_h_reg_169_reg_n_4_[3] ;
  wire \out_h_reg_169_reg_n_4_[4] ;
  wire [4:0]out_w_4_fu_344_p2;
  wire [4:0]out_w_4_reg_592;
  wire [4:0]out_w_reg_181;
  wire out_w_reg_1810;
  wire [10:0]output_r_address0;
  wire output_r_ce0;
  wire [3:2]p_shl5_cast_fu_378_p1;
  wire \p_shl_cast_reg_571_reg_n_4_[3] ;
  wire \p_shl_cast_reg_571_reg_n_4_[4] ;
  wire \p_shl_cast_reg_571_reg_n_4_[5] ;
  wire \p_shl_cast_reg_571_reg_n_4_[6] ;
  wire [6:3]p_shl_fu_289_p3;
  wire [8:1]phi_mul2_reg_157;
  wire [8:1]phi_mul_reg_145;
  wire [15:0]q0;
  wire q0_reg_i_2_n_5;
  wire q0_reg_i_2_n_6;
  wire q0_reg_i_2_n_7;
  wire q0_reg_i_3_n_4;
  wire q0_reg_i_3_n_5;
  wire q0_reg_i_3_n_6;
  wire q0_reg_i_3_n_7;
  wire q0_reg_i_4_n_4;
  wire q0_reg_i_5_n_4;
  wire q0_reg_i_6_n_4;
  wire q0_reg_i_7_n_4;
  wire q0_reg_i_8_n_4;
  wire q0_reg_i_9_n_4;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [2:0]ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_i_19;
  wire ram_reg_2;
  wire ram_reg_2_i_4__0_n_4;
  wire ram_reg_2_i_7__0_n_4;
  wire ram_reg_3_i_5__0_n_4;
  wire ram_reg_3_i_6__0_n_4;
  wire ram_reg_6_i_5__0_n_4;
  wire ram_reg_6_i_6__0_n_4;
  wire [3:0]ram_reg_7;
  wire [3:0]ram_reg_7_0;
  wire [3:0]ram_reg_7_1;
  wire [3:0]ram_reg_7_i_4_0;
  wire [3:0]ram_reg_7_i_4_1;
  wire ram_reg_7_i_4_2;
  wire ram_reg_7_i_4_3;
  wire ram_reg_7_i_4_n_4;
  wire ram_reg_7_i_6__0_n_4;
  wire sel;
  wire [7:4]tmp6_fu_417_p2;
  wire [7:0]tmp6_reg_620;
  wire \tmp6_reg_620[3]_i_1_n_4 ;
  wire \tmp6_reg_620[6]_i_2_n_4 ;
  wire \tmp6_reg_620[6]_i_3__0_n_4 ;
  wire \tmp6_reg_620[6]_i_4_n_4 ;
  wire \tmp6_reg_620[6]_i_5_n_4 ;
  wire \tmp6_reg_620[7]_i_2_n_4 ;
  wire \tmp6_reg_620_reg[6]_i_1_n_4 ;
  wire \tmp6_reg_620_reg[6]_i_1_n_5 ;
  wire \tmp6_reg_620_reg[6]_i_1_n_6 ;
  wire \tmp6_reg_620_reg[6]_i_1_n_7 ;
  wire [2:2]tmp_108_cast_fu_388_p1;
  wire tmp_63_fu_422_p2_0;
  wire tmp_63_fu_422_p2_1;
  wire tmp_63_fu_422_p2_i_2_n_11;
  wire tmp_63_fu_422_p2_i_3_n_10;
  wire tmp_63_fu_422_p2_i_3_n_11;
  wire tmp_63_fu_422_p2_i_3_n_4;
  wire tmp_63_fu_422_p2_i_3_n_5;
  wire tmp_63_fu_422_p2_i_3_n_6;
  wire tmp_63_fu_422_p2_i_3_n_7;
  wire tmp_63_fu_422_p2_i_3_n_8;
  wire tmp_63_fu_422_p2_i_3_n_9;
  wire tmp_63_fu_422_p2_i_4_n_10;
  wire tmp_63_fu_422_p2_i_4_n_11;
  wire tmp_63_fu_422_p2_i_4_n_4;
  wire tmp_63_fu_422_p2_i_4_n_5;
  wire tmp_63_fu_422_p2_i_4_n_6;
  wire tmp_63_fu_422_p2_i_4_n_7;
  wire tmp_63_fu_422_p2_i_4_n_8;
  wire tmp_63_fu_422_p2_i_4_n_9;
  wire tmp_63_fu_422_p2_i_5_n_4;
  wire tmp_63_fu_422_p2_i_6_n_4;
  wire tmp_63_fu_422_p2_i_7_n_4;
  wire tmp_63_fu_422_p2_i_8_n_4;
  wire tmp_63_fu_422_p2_i_9_n_4;
  wire tmp_67_fu_457_p2_i_11_n_4;
  wire tmp_67_fu_457_p2_i_12_n_4;
  wire tmp_67_fu_457_p2_i_13_n_4;
  wire tmp_67_fu_457_p2_i_14_n_4;
  wire tmp_67_fu_457_p2_i_15_n_4;
  wire tmp_67_fu_457_p2_i_16_n_4;
  wire tmp_67_fu_457_p2_i_17_n_4;
  wire tmp_67_fu_457_p2_i_4_n_4;
  wire tmp_67_fu_457_p2_i_4_n_5;
  wire tmp_67_fu_457_p2_i_4_n_6;
  wire tmp_67_fu_457_p2_i_4_n_7;
  wire tmp_67_fu_457_p2_i_5_n_4;
  wire tmp_67_fu_457_p2_i_5_n_5;
  wire tmp_67_fu_457_p2_i_5_n_6;
  wire tmp_67_fu_457_p2_i_5_n_7;
  wire [1:1]tmp_96_cast_reg_538;
  wire \tmp_96_cast_reg_538[1]_i_1_n_4 ;
  wire [3:3]tmp_cast_reg_528;
  wire \tmp_cast_reg_528[3]_i_1_n_4 ;
  wire [0:0]\NLW_next_mul3_reg_548_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul3_reg_548_reg[8]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_next_mul_reg_553_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_553_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_q0_reg_i_2_CO_UNCONNECTED;
  wire [0:0]\NLW_tmp6_reg_620_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp6_reg_620_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp6_reg_620_reg[7]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_63_fu_422_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_63_fu_422_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_63_fu_422_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_63_fu_422_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_63_fu_422_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_63_fu_422_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_63_fu_422_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_63_fu_422_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_63_fu_422_p2_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp_63_fu_422_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_63_fu_422_p2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_63_fu_422_p2_i_2_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_63_fu_422_p2_i_2_O_UNCONNECTED;
  wire NLW_tmp_67_fu_457_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_67_fu_457_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_67_fu_457_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_67_fu_457_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_67_fu_457_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_67_fu_457_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_67_fu_457_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_67_fu_457_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_67_fu_457_p2_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp_67_fu_457_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_67_fu_457_p2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_67_fu_457_p2_i_3_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_67_fu_457_p2_i_3_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond4_fu_268_p2),
        .I2(grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .O(grp_depthwise_conv2d_fix_2_fu_315_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(p_shl_fu_289_p3[3]),
        .I1(p_shl_fu_289_p3[4]),
        .I2(p_shl_fu_289_p3[5]),
        .I3(p_shl_fu_289_p3[6]),
        .I4(\out_d_reg_133_reg_n_4_[4] ),
        .O(exitcond4_fu_268_p2));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond4_fu_268_p2),
        .I2(grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond4_fu_268_p2),
        .I2(grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(Q[2]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(ap_CS_fsm_state3),
        .I3(exitcond3_fu_305_p2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_NS_fsm10_out),
        .I1(\ap_CS_fsm_reg_n_4_[3] ),
        .I2(out_h_reg_1690),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond4_fu_268_p2),
        .I2(grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond4_fu_268_p2),
        .I2(grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(Q[6]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hF2222222)) 
    \ap_CS_fsm[3]_i_1__9 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond3_fu_305_p2),
        .I2(p_shl5_cast_fu_378_p1[2]),
        .I3(p_shl5_cast_fu_378_p1[3]),
        .I4(grp_depthwise_conv2d_fix_2_fu_315_output_r_ce0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0000000002800000)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(\out_h_reg_169_reg_n_4_[3] ),
        .I1(\out_h_reg_169_reg_n_4_[4] ),
        .I2(Q[6]),
        .I3(\out_h_reg_169_reg_n_4_[1] ),
        .I4(\out_h_reg_169_reg_n_4_[2] ),
        .I5(\out_h_reg_169_reg_n_4_[0] ),
        .O(exitcond3_fu_305_p2));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_4_[3] ),
        .I1(ap_NS_fsm10_out),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(input_r_ce0),
        .I1(k_w_reg_227[1]),
        .I2(k_w_reg_227[0]),
        .I3(ap_CS_fsm_state5),
        .O(ap_NS_fsm[5]));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(grp_depthwise_conv2d_fix_2_fu_315_output_r_ce0),
        .I1(p_shl5_cast_fu_378_p1[2]),
        .I2(p_shl5_cast_fu_378_p1[3]),
        .I3(ap_CS_fsm_state10),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(k_w_reg_227[0]),
        .I1(k_w_reg_227[1]),
        .I2(input_r_ce0),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_2_fu_315_ap_done),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_4_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(grp_depthwise_conv2d_fix_2_fu_315_output_r_ce0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(input_r_ce0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \buffer6_reg_193[15]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(k_w_reg_227[0]),
        .I2(k_w_reg_227[1]),
        .I3(input_r_ce0),
        .O(\buffer6_reg_193[15]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \buffer6_reg_193[15]_i_2 
       (.I0(k_w_reg_227[0]),
        .I1(k_w_reg_227[1]),
        .I2(input_r_ce0),
        .I3(ap_CS_fsm_state5),
        .O(\buffer6_reg_193[15]_i_2_n_4 ));
  FDRE \buffer6_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2_n_4 ),
        .D(buffer_1_reg_215_reg[0]),
        .Q(\buffer6_reg_193_reg[14]_0 [0]),
        .R(\buffer6_reg_193[15]_i_1_n_4 ));
  FDRE \buffer6_reg_193_reg[10] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2_n_4 ),
        .D(buffer_1_reg_215_reg[10]),
        .Q(\buffer6_reg_193_reg[14]_0 [8]),
        .R(\buffer6_reg_193[15]_i_1_n_4 ));
  FDRE \buffer6_reg_193_reg[11] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2_n_4 ),
        .D(buffer_1_reg_215_reg[11]),
        .Q(\buffer6_reg_193_reg[14]_0 [9]),
        .R(\buffer6_reg_193[15]_i_1_n_4 ));
  FDRE \buffer6_reg_193_reg[12] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2_n_4 ),
        .D(buffer_1_reg_215_reg[12]),
        .Q(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[12]),
        .R(\buffer6_reg_193[15]_i_1_n_4 ));
  FDRE \buffer6_reg_193_reg[13] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2_n_4 ),
        .D(buffer_1_reg_215_reg[13]),
        .Q(\buffer6_reg_193_reg[14]_0 [10]),
        .R(\buffer6_reg_193[15]_i_1_n_4 ));
  FDRE \buffer6_reg_193_reg[14] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2_n_4 ),
        .D(buffer_1_reg_215_reg[14]),
        .Q(\buffer6_reg_193_reg[14]_0 [11]),
        .R(\buffer6_reg_193[15]_i_1_n_4 ));
  FDRE \buffer6_reg_193_reg[15] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2_n_4 ),
        .D(buffer_1_reg_215_reg[15]),
        .Q(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[15]),
        .R(\buffer6_reg_193[15]_i_1_n_4 ));
  FDRE \buffer6_reg_193_reg[1] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2_n_4 ),
        .D(buffer_1_reg_215_reg[1]),
        .Q(\buffer6_reg_193_reg[14]_0 [1]),
        .R(\buffer6_reg_193[15]_i_1_n_4 ));
  FDRE \buffer6_reg_193_reg[2] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2_n_4 ),
        .D(buffer_1_reg_215_reg[2]),
        .Q(\buffer6_reg_193_reg[14]_0 [2]),
        .R(\buffer6_reg_193[15]_i_1_n_4 ));
  FDRE \buffer6_reg_193_reg[3] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2_n_4 ),
        .D(buffer_1_reg_215_reg[3]),
        .Q(\buffer6_reg_193_reg[14]_0 [3]),
        .R(\buffer6_reg_193[15]_i_1_n_4 ));
  FDRE \buffer6_reg_193_reg[4] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2_n_4 ),
        .D(buffer_1_reg_215_reg[4]),
        .Q(\buffer6_reg_193_reg[14]_0 [4]),
        .R(\buffer6_reg_193[15]_i_1_n_4 ));
  FDRE \buffer6_reg_193_reg[5] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2_n_4 ),
        .D(buffer_1_reg_215_reg[5]),
        .Q(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[5]),
        .R(\buffer6_reg_193[15]_i_1_n_4 ));
  FDRE \buffer6_reg_193_reg[6] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2_n_4 ),
        .D(buffer_1_reg_215_reg[6]),
        .Q(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[6]),
        .R(\buffer6_reg_193[15]_i_1_n_4 ));
  FDRE \buffer6_reg_193_reg[7] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2_n_4 ),
        .D(buffer_1_reg_215_reg[7]),
        .Q(\buffer6_reg_193_reg[14]_0 [5]),
        .R(\buffer6_reg_193[15]_i_1_n_4 ));
  FDRE \buffer6_reg_193_reg[8] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2_n_4 ),
        .D(buffer_1_reg_215_reg[8]),
        .Q(\buffer6_reg_193_reg[14]_0 [6]),
        .R(\buffer6_reg_193[15]_i_1_n_4 ));
  FDRE \buffer6_reg_193_reg[9] 
       (.C(ap_clk),
        .CE(\buffer6_reg_193[15]_i_2_n_4 ),
        .D(buffer_1_reg_215_reg[9]),
        .Q(\buffer6_reg_193_reg[14]_0 [7]),
        .R(\buffer6_reg_193[15]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hAEEE)) 
    \buffer_1_reg_215[0]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(grp_depthwise_conv2d_fix_2_fu_315_output_r_ce0),
        .I2(p_shl5_cast_fu_378_p1[2]),
        .I3(p_shl5_cast_fu_378_p1[3]),
        .O(sel));
  FDRE \buffer_1_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U23_n_7),
        .Q(buffer_1_reg_215_reg[0]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U23_n_13),
        .Q(buffer_1_reg_215_reg[10]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U23_n_12),
        .Q(buffer_1_reg_215_reg[11]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U23_n_19),
        .Q(buffer_1_reg_215_reg[12]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U23_n_18),
        .Q(buffer_1_reg_215_reg[13]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U23_n_17),
        .Q(buffer_1_reg_215_reg[14]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U23_n_16),
        .Q(buffer_1_reg_215_reg[15]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U23_n_6),
        .Q(buffer_1_reg_215_reg[1]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U23_n_5),
        .Q(buffer_1_reg_215_reg[2]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U23_n_4),
        .Q(buffer_1_reg_215_reg[3]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U23_n_11),
        .Q(buffer_1_reg_215_reg[4]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U23_n_10),
        .Q(buffer_1_reg_215_reg[5]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U23_n_9),
        .Q(buffer_1_reg_215_reg[6]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U23_n_8),
        .Q(buffer_1_reg_215_reg[7]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U23_n_15),
        .Q(buffer_1_reg_215_reg[8]),
        .R(1'b0));
  FDRE \buffer_1_reg_215_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_30_1_1_U23_n_14),
        .Q(buffer_1_reg_215_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF7FFF0)) 
    grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond4_fu_268_p2),
        .I2(Q[5]),
        .I3(Q[1]),
        .I4(grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_h_1_reg_610[0]_i_1 
       (.I0(p_shl5_cast_fu_378_p1[2]),
        .I1(grp_depthwise_conv2d_fix_2_fu_315_output_r_ce0),
        .I2(k_h_1_reg_610[0]),
        .O(\k_h_1_reg_610[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_h_1_reg_610[1]_i_1 
       (.I0(p_shl5_cast_fu_378_p1[2]),
        .I1(p_shl5_cast_fu_378_p1[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_315_output_r_ce0),
        .I3(k_h_1_reg_610[1]),
        .O(\k_h_1_reg_610[1]_i_1_n_4 ));
  FDRE \k_h_1_reg_610_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_1_reg_610[0]_i_1_n_4 ),
        .Q(k_h_1_reg_610[0]),
        .R(1'b0));
  FDRE \k_h_1_reg_610_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_1_reg_610[1]_i_1_n_4 ),
        .Q(k_h_1_reg_610[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \k_h_reg_204[0]_i_1 
       (.I0(p_shl5_cast_fu_378_p1[2]),
        .I1(k_h_1_reg_610[0]),
        .I2(input_r_ce0),
        .I3(k_w_reg_227[1]),
        .I4(k_w_reg_227[0]),
        .I5(ap_CS_fsm_state5),
        .O(\k_h_reg_204[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \k_h_reg_204[1]_i_1 
       (.I0(p_shl5_cast_fu_378_p1[3]),
        .I1(k_h_1_reg_610[1]),
        .I2(input_r_ce0),
        .I3(k_w_reg_227[1]),
        .I4(k_w_reg_227[0]),
        .I5(ap_CS_fsm_state5),
        .O(\k_h_reg_204[1]_i_1_n_4 ));
  FDRE \k_h_reg_204_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_204[0]_i_1_n_4 ),
        .Q(p_shl5_cast_fu_378_p1[2]),
        .R(1'b0));
  FDRE \k_h_reg_204_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_204[1]_i_1_n_4 ),
        .Q(p_shl5_cast_fu_378_p1[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_w_1_reg_628[0]_i_1 
       (.I0(k_w_reg_227[0]),
        .I1(input_r_ce0),
        .I2(k_w_1_reg_628[0]),
        .O(\k_w_1_reg_628[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_w_1_reg_628[1]_i_1 
       (.I0(k_w_reg_227[0]),
        .I1(k_w_reg_227[1]),
        .I2(input_r_ce0),
        .I3(k_w_1_reg_628[1]),
        .O(\k_w_1_reg_628[1]_i_1_n_4 ));
  FDRE \k_w_1_reg_628_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_1_reg_628[0]_i_1_n_4 ),
        .Q(k_w_1_reg_628[0]),
        .R(1'b0));
  FDRE \k_w_1_reg_628_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_1_reg_628[1]_i_1_n_4 ),
        .Q(k_w_1_reg_628[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE2E200E200E200E2)) 
    \k_w_reg_227[0]_i_1 
       (.I0(k_w_reg_227[0]),
        .I1(ap_CS_fsm_state10),
        .I2(k_w_1_reg_628[0]),
        .I3(grp_depthwise_conv2d_fix_2_fu_315_output_r_ce0),
        .I4(p_shl5_cast_fu_378_p1[2]),
        .I5(p_shl5_cast_fu_378_p1[3]),
        .O(\k_w_reg_227[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hE2E200E200E200E2)) 
    \k_w_reg_227[1]_i_1 
       (.I0(k_w_reg_227[1]),
        .I1(ap_CS_fsm_state10),
        .I2(k_w_1_reg_628[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_315_output_r_ce0),
        .I4(p_shl5_cast_fu_378_p1[2]),
        .I5(p_shl5_cast_fu_378_p1[3]),
        .O(\k_w_reg_227[1]_i_1_n_4 ));
  FDRE \k_w_reg_227_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_227[0]_i_1_n_4 ),
        .Q(k_w_reg_227[0]),
        .R(1'b0));
  FDRE \k_w_reg_227_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_227[1]_i_1_n_4 ),
        .Q(k_w_reg_227[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_30_1_1 network_mul_mul_16s_16s_30_1_1_U23
       (.A(A),
        .O({network_mul_mul_16s_16s_30_1_1_U23_n_4,network_mul_mul_16s_16s_30_1_1_U23_n_5,network_mul_mul_16s_16s_30_1_1_U23_n_6,network_mul_mul_16s_16s_30_1_1_U23_n_7}),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,grp_depthwise_conv2d_fix_2_fu_315_output_r_ce0}),
        .ap_clk(ap_clk),
        .buffer_1_reg_215_reg(buffer_1_reg_215_reg),
        .\buffer_1_reg_215_reg[15] (\buffer6_reg_193_reg[14]_0 ),
        .grp_depthwise_conv2d_fix_2_fu_315_output_r_d0({grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[15],grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[12],grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[6:5]}),
        .p({network_mul_mul_16s_16s_30_1_1_U23_n_8,network_mul_mul_16s_16s_30_1_1_U23_n_9,network_mul_mul_16s_16s_30_1_1_U23_n_10,network_mul_mul_16s_16s_30_1_1_U23_n_11}),
        .p_0({network_mul_mul_16s_16s_30_1_1_U23_n_12,network_mul_mul_16s_16s_30_1_1_U23_n_13,network_mul_mul_16s_16s_30_1_1_U23_n_14,network_mul_mul_16s_16s_30_1_1_U23_n_15}),
        .p_1({network_mul_mul_16s_16s_30_1_1_U23_n_16,network_mul_mul_16s_16s_30_1_1_U23_n_17,network_mul_mul_16s_16s_30_1_1_U23_n_18,network_mul_mul_16s_16s_30_1_1_U23_n_19}),
        .p_shl5_cast_fu_378_p1(p_shl5_cast_fu_378_p1),
        .q0(q0));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_548[1]_i_1 
       (.I0(phi_mul2_reg_157[1]),
        .I1(tmp_96_cast_reg_538),
        .O(next_mul3_fu_258_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_548[4]_i_2 
       (.I0(phi_mul2_reg_157[4]),
        .I1(tmp_cast_reg_528),
        .O(\next_mul3_reg_548[4]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_548[4]_i_3 
       (.I0(phi_mul2_reg_157[3]),
        .O(\next_mul3_reg_548[4]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_548[4]_i_4 
       (.I0(phi_mul2_reg_157[2]),
        .O(\next_mul3_reg_548[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_548[4]_i_5 
       (.I0(phi_mul2_reg_157[1]),
        .I1(tmp_96_cast_reg_538),
        .O(\next_mul3_reg_548[4]_i_5_n_4 ));
  FDRE \next_mul3_reg_548_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_258_p2[1]),
        .Q(next_mul3_reg_548[1]),
        .R(1'b0));
  FDRE \next_mul3_reg_548_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_258_p2[2]),
        .Q(next_mul3_reg_548[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_548_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_258_p2[3]),
        .Q(next_mul3_reg_548[3]),
        .R(1'b0));
  FDRE \next_mul3_reg_548_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_258_p2[4]),
        .Q(next_mul3_reg_548[4]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_548_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_548_reg[4]_i_1_n_4 ,\next_mul3_reg_548_reg[4]_i_1_n_5 ,\next_mul3_reg_548_reg[4]_i_1_n_6 ,\next_mul3_reg_548_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_157[4:1]),
        .O({next_mul3_fu_258_p2[4:2],\NLW_next_mul3_reg_548_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\next_mul3_reg_548[4]_i_2_n_4 ,\next_mul3_reg_548[4]_i_3_n_4 ,\next_mul3_reg_548[4]_i_4_n_4 ,\next_mul3_reg_548[4]_i_5_n_4 }));
  FDRE \next_mul3_reg_548_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_258_p2[5]),
        .Q(next_mul3_reg_548[5]),
        .R(1'b0));
  FDRE \next_mul3_reg_548_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_258_p2[6]),
        .Q(next_mul3_reg_548[6]),
        .R(1'b0));
  FDRE \next_mul3_reg_548_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_258_p2[7]),
        .Q(next_mul3_reg_548[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_548_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_258_p2[8]),
        .Q(next_mul3_reg_548[8]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_548_reg[8]_i_1 
       (.CI(\next_mul3_reg_548_reg[4]_i_1_n_4 ),
        .CO({\NLW_next_mul3_reg_548_reg[8]_i_1_CO_UNCONNECTED [3],\next_mul3_reg_548_reg[8]_i_1_n_5 ,\next_mul3_reg_548_reg[8]_i_1_n_6 ,\next_mul3_reg_548_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul2_reg_157[7:5]}),
        .O(next_mul3_fu_258_p2[8:5]),
        .S(phi_mul2_reg_157[8:5]));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_553[1]_i_1 
       (.I0(phi_mul_reg_145[1]),
        .I1(tmp_cast_reg_528),
        .O(next_mul_fu_263_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_553[4]_i_2 
       (.I0(phi_mul_reg_145[4]),
        .O(\next_mul_reg_553[4]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_553[4]_i_3 
       (.I0(phi_mul_reg_145[3]),
        .I1(tmp_cast_reg_528),
        .O(\next_mul_reg_553[4]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_553[4]_i_4 
       (.I0(phi_mul_reg_145[2]),
        .I1(tmp_cast_reg_528),
        .O(\next_mul_reg_553[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_553[4]_i_5 
       (.I0(phi_mul_reg_145[1]),
        .I1(tmp_cast_reg_528),
        .O(\next_mul_reg_553[4]_i_5_n_4 ));
  FDRE \next_mul_reg_553_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_263_p2[1]),
        .Q(next_mul_reg_553[1]),
        .R(1'b0));
  FDRE \next_mul_reg_553_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_263_p2[2]),
        .Q(next_mul_reg_553[2]),
        .R(1'b0));
  FDRE \next_mul_reg_553_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_263_p2[3]),
        .Q(next_mul_reg_553[3]),
        .R(1'b0));
  FDRE \next_mul_reg_553_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_263_p2[4]),
        .Q(next_mul_reg_553[4]),
        .R(1'b0));
  CARRY4 \next_mul_reg_553_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_553_reg[4]_i_1_n_4 ,\next_mul_reg_553_reg[4]_i_1_n_5 ,\next_mul_reg_553_reg[4]_i_1_n_6 ,\next_mul_reg_553_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_145[4:1]),
        .O({next_mul_fu_263_p2[4:2],\NLW_next_mul_reg_553_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\next_mul_reg_553[4]_i_2_n_4 ,\next_mul_reg_553[4]_i_3_n_4 ,\next_mul_reg_553[4]_i_4_n_4 ,\next_mul_reg_553[4]_i_5_n_4 }));
  FDRE \next_mul_reg_553_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_263_p2[5]),
        .Q(next_mul_reg_553[5]),
        .R(1'b0));
  FDRE \next_mul_reg_553_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_263_p2[6]),
        .Q(next_mul_reg_553[6]),
        .R(1'b0));
  FDRE \next_mul_reg_553_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_263_p2[7]),
        .Q(next_mul_reg_553[7]),
        .R(1'b0));
  FDRE \next_mul_reg_553_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_263_p2[8]),
        .Q(next_mul_reg_553[8]),
        .R(1'b0));
  CARRY4 \next_mul_reg_553_reg[8]_i_1 
       (.CI(\next_mul_reg_553_reg[4]_i_1_n_4 ),
        .CO({\NLW_next_mul_reg_553_reg[8]_i_1_CO_UNCONNECTED [3],\next_mul_reg_553_reg[8]_i_1_n_5 ,\next_mul_reg_553_reg[8]_i_1_n_6 ,\next_mul_reg_553_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_145[7:5]}),
        .O(next_mul_fu_263_p2[8:5]),
        .S(phi_mul_reg_145[8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_4_reg_561[0]_i_1 
       (.I0(p_shl_fu_289_p3[3]),
        .O(out_d_4_fu_274_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_4_reg_561[1]_i_1 
       (.I0(p_shl_fu_289_p3[3]),
        .I1(p_shl_fu_289_p3[4]),
        .O(out_d_4_fu_274_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_4_reg_561[2]_i_1 
       (.I0(p_shl_fu_289_p3[3]),
        .I1(p_shl_fu_289_p3[4]),
        .I2(p_shl_fu_289_p3[5]),
        .O(out_d_4_fu_274_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_4_reg_561[3]_i_1 
       (.I0(p_shl_fu_289_p3[4]),
        .I1(p_shl_fu_289_p3[3]),
        .I2(p_shl_fu_289_p3[5]),
        .I3(p_shl_fu_289_p3[6]),
        .O(out_d_4_fu_274_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_d_4_reg_561[4]_i_1 
       (.I0(p_shl_fu_289_p3[6]),
        .I1(p_shl_fu_289_p3[5]),
        .I2(p_shl_fu_289_p3[3]),
        .I3(p_shl_fu_289_p3[4]),
        .I4(\out_d_reg_133_reg_n_4_[4] ),
        .O(out_d_4_fu_274_p2[4]));
  FDRE \out_d_4_reg_561_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_4_fu_274_p2[0]),
        .Q(out_d_4_reg_561[0]),
        .R(1'b0));
  FDRE \out_d_4_reg_561_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_4_fu_274_p2[1]),
        .Q(out_d_4_reg_561[1]),
        .R(1'b0));
  FDRE \out_d_4_reg_561_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_4_fu_274_p2[2]),
        .Q(out_d_4_reg_561[2]),
        .R(1'b0));
  FDRE \out_d_4_reg_561_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_4_fu_274_p2[3]),
        .Q(out_d_4_reg_561[3]),
        .R(1'b0));
  FDRE \out_d_4_reg_561_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_4_fu_274_p2[4]),
        .Q(out_d_4_reg_561[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_133[4]_i_1 
       (.I0(grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(ap_CS_fsm_state3),
        .I3(exitcond3_fu_305_p2),
        .O(out_d_reg_133));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_133[4]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond3_fu_305_p2),
        .O(ap_NS_fsm11_out));
  FDRE \out_d_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_4_reg_561[0]),
        .Q(p_shl_fu_289_p3[3]),
        .R(out_d_reg_133));
  FDRE \out_d_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_4_reg_561[1]),
        .Q(p_shl_fu_289_p3[4]),
        .R(out_d_reg_133));
  FDRE \out_d_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_4_reg_561[2]),
        .Q(p_shl_fu_289_p3[5]),
        .R(out_d_reg_133));
  FDRE \out_d_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_4_reg_561[3]),
        .Q(p_shl_fu_289_p3[6]),
        .R(out_d_reg_133));
  FDRE \out_d_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_4_reg_561[4]),
        .Q(\out_d_reg_133_reg_n_4_[4] ),
        .R(out_d_reg_133));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_4_reg_579[0]_i_1 
       (.I0(\out_h_reg_169_reg_n_4_[0] ),
        .O(out_h_4_fu_310_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_4_reg_579[1]_i_1 
       (.I0(\out_h_reg_169_reg_n_4_[0] ),
        .I1(\out_h_reg_169_reg_n_4_[1] ),
        .O(out_h_4_fu_310_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_4_reg_579[2]_i_1 
       (.I0(\out_h_reg_169_reg_n_4_[0] ),
        .I1(\out_h_reg_169_reg_n_4_[1] ),
        .I2(\out_h_reg_169_reg_n_4_[2] ),
        .O(out_h_4_fu_310_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_4_reg_579[3]_i_1 
       (.I0(\out_h_reg_169_reg_n_4_[1] ),
        .I1(\out_h_reg_169_reg_n_4_[0] ),
        .I2(\out_h_reg_169_reg_n_4_[2] ),
        .I3(\out_h_reg_169_reg_n_4_[3] ),
        .O(out_h_4_fu_310_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_h_4_reg_579[4]_i_1 
       (.I0(\out_h_reg_169_reg_n_4_[3] ),
        .I1(\out_h_reg_169_reg_n_4_[2] ),
        .I2(\out_h_reg_169_reg_n_4_[0] ),
        .I3(\out_h_reg_169_reg_n_4_[1] ),
        .I4(\out_h_reg_169_reg_n_4_[4] ),
        .O(out_h_4_fu_310_p2[4]));
  FDRE \out_h_4_reg_579_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_4_fu_310_p2[0]),
        .Q(out_h_4_reg_579[0]),
        .R(1'b0));
  FDRE \out_h_4_reg_579_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_4_fu_310_p2[1]),
        .Q(out_h_4_reg_579[1]),
        .R(1'b0));
  FDRE \out_h_4_reg_579_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_4_fu_310_p2[2]),
        .Q(out_h_4_reg_579[2]),
        .R(1'b0));
  FDRE \out_h_4_reg_579_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_4_fu_310_p2[3]),
        .Q(out_h_4_reg_579[3]),
        .R(1'b0));
  FDRE \out_h_4_reg_579_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_4_fu_310_p2[4]),
        .Q(out_h_4_reg_579[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \out_h_reg_169[4]_i_1 
       (.I0(ap_NS_fsm10_out),
        .I1(ap_CS_fsm_state2),
        .I2(exitcond4_fu_268_p2),
        .O(out_h_reg_169));
  LUT5 #(
    .INIT(32'h90000000)) 
    \out_h_reg_169[4]_i_2 
       (.I0(out_w_reg_181[4]),
        .I1(Q[6]),
        .I2(out_w_reg_181[3]),
        .I3(\ap_CS_fsm_reg_n_4_[3] ),
        .I4(\out_h_reg_169[4]_i_3_n_4 ),
        .O(ap_NS_fsm10_out));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \out_h_reg_169[4]_i_3 
       (.I0(out_w_reg_181[0]),
        .I1(out_w_reg_181[2]),
        .I2(Q[6]),
        .I3(out_w_reg_181[1]),
        .O(\out_h_reg_169[4]_i_3_n_4 ));
  FDRE \out_h_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_4_reg_579[0]),
        .Q(\out_h_reg_169_reg_n_4_[0] ),
        .R(out_h_reg_169));
  FDRE \out_h_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_4_reg_579[1]),
        .Q(\out_h_reg_169_reg_n_4_[1] ),
        .R(out_h_reg_169));
  FDRE \out_h_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_4_reg_579[2]),
        .Q(\out_h_reg_169_reg_n_4_[2] ),
        .R(out_h_reg_169));
  FDRE \out_h_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_4_reg_579[3]),
        .Q(\out_h_reg_169_reg_n_4_[3] ),
        .R(out_h_reg_169));
  FDRE \out_h_reg_169_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_4_reg_579[4]),
        .Q(\out_h_reg_169_reg_n_4_[4] ),
        .R(out_h_reg_169));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_4_reg_592[0]_i_1 
       (.I0(out_w_reg_181[0]),
        .O(out_w_4_fu_344_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_4_reg_592[1]_i_1 
       (.I0(out_w_reg_181[0]),
        .I1(out_w_reg_181[1]),
        .O(out_w_4_fu_344_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_4_reg_592[2]_i_1 
       (.I0(out_w_reg_181[0]),
        .I1(out_w_reg_181[1]),
        .I2(out_w_reg_181[2]),
        .O(out_w_4_fu_344_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_4_reg_592[3]_i_1 
       (.I0(out_w_reg_181[1]),
        .I1(out_w_reg_181[0]),
        .I2(out_w_reg_181[2]),
        .I3(out_w_reg_181[3]),
        .O(out_w_4_fu_344_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_w_4_reg_592[4]_i_1 
       (.I0(out_w_reg_181[3]),
        .I1(out_w_reg_181[2]),
        .I2(out_w_reg_181[0]),
        .I3(out_w_reg_181[1]),
        .I4(out_w_reg_181[4]),
        .O(out_w_4_fu_344_p2[4]));
  FDRE \out_w_4_reg_592_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[3] ),
        .D(out_w_4_fu_344_p2[0]),
        .Q(out_w_4_reg_592[0]),
        .R(1'b0));
  FDRE \out_w_4_reg_592_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[3] ),
        .D(out_w_4_fu_344_p2[1]),
        .Q(out_w_4_reg_592[1]),
        .R(1'b0));
  FDRE \out_w_4_reg_592_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[3] ),
        .D(out_w_4_fu_344_p2[2]),
        .Q(out_w_4_reg_592[2]),
        .R(1'b0));
  FDRE \out_w_4_reg_592_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[3] ),
        .D(out_w_4_fu_344_p2[3]),
        .Q(out_w_4_reg_592[3]),
        .R(1'b0));
  FDRE \out_w_4_reg_592_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[3] ),
        .D(out_w_4_fu_344_p2[4]),
        .Q(out_w_4_reg_592[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_w_reg_181[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond3_fu_305_p2),
        .O(out_w_reg_1810));
  LUT3 #(
    .INIT(8'h80)) 
    \out_w_reg_181[4]_i_2 
       (.I0(grp_depthwise_conv2d_fix_2_fu_315_output_r_ce0),
        .I1(p_shl5_cast_fu_378_p1[3]),
        .I2(p_shl5_cast_fu_378_p1[2]),
        .O(grp_depthwise_conv2d_fix_2_fu_315_output_r_we0));
  FDRE \out_w_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_2_fu_315_output_r_we0),
        .D(out_w_4_reg_592[0]),
        .Q(out_w_reg_181[0]),
        .R(out_w_reg_1810));
  FDRE \out_w_reg_181_reg[1] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_2_fu_315_output_r_we0),
        .D(out_w_4_reg_592[1]),
        .Q(out_w_reg_181[1]),
        .R(out_w_reg_1810));
  FDRE \out_w_reg_181_reg[2] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_2_fu_315_output_r_we0),
        .D(out_w_4_reg_592[2]),
        .Q(out_w_reg_181[2]),
        .R(out_w_reg_1810));
  FDRE \out_w_reg_181_reg[3] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_2_fu_315_output_r_we0),
        .D(out_w_4_reg_592[3]),
        .Q(out_w_reg_181[3]),
        .R(out_w_reg_1810));
  FDRE \out_w_reg_181_reg[4] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_2_fu_315_output_r_we0),
        .D(out_w_4_reg_592[4]),
        .Q(out_w_reg_181[4]),
        .R(out_w_reg_1810));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \p_shl_cast_reg_571[3]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_reg_133_reg_n_4_[4] ),
        .I2(p_shl_fu_289_p3[6]),
        .I3(p_shl_fu_289_p3[5]),
        .I4(p_shl_fu_289_p3[4]),
        .I5(p_shl_fu_289_p3[3]),
        .O(out_h_reg_1690));
  FDRE \p_shl_cast_reg_571_reg[3] 
       (.C(ap_clk),
        .CE(out_h_reg_1690),
        .D(p_shl_fu_289_p3[3]),
        .Q(\p_shl_cast_reg_571_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_571_reg[4] 
       (.C(ap_clk),
        .CE(out_h_reg_1690),
        .D(p_shl_fu_289_p3[4]),
        .Q(\p_shl_cast_reg_571_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_571_reg[5] 
       (.C(ap_clk),
        .CE(out_h_reg_1690),
        .D(p_shl_fu_289_p3[5]),
        .Q(\p_shl_cast_reg_571_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_571_reg[6] 
       (.C(ap_clk),
        .CE(out_h_reg_1690),
        .D(p_shl_fu_289_p3[6]),
        .Q(\p_shl_cast_reg_571_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \phi_mul2_reg_157_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_548[1]),
        .Q(phi_mul2_reg_157[1]),
        .R(out_d_reg_133));
  FDRE \phi_mul2_reg_157_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_548[2]),
        .Q(phi_mul2_reg_157[2]),
        .R(out_d_reg_133));
  FDRE \phi_mul2_reg_157_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_548[3]),
        .Q(phi_mul2_reg_157[3]),
        .R(out_d_reg_133));
  FDRE \phi_mul2_reg_157_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_548[4]),
        .Q(phi_mul2_reg_157[4]),
        .R(out_d_reg_133));
  FDRE \phi_mul2_reg_157_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_548[5]),
        .Q(phi_mul2_reg_157[5]),
        .R(out_d_reg_133));
  FDRE \phi_mul2_reg_157_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_548[6]),
        .Q(phi_mul2_reg_157[6]),
        .R(out_d_reg_133));
  FDRE \phi_mul2_reg_157_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_548[7]),
        .Q(phi_mul2_reg_157[7]),
        .R(out_d_reg_133));
  FDRE \phi_mul2_reg_157_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_548[8]),
        .Q(phi_mul2_reg_157[8]),
        .R(out_d_reg_133));
  FDRE \phi_mul_reg_145_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_553[1]),
        .Q(phi_mul_reg_145[1]),
        .R(out_d_reg_133));
  FDRE \phi_mul_reg_145_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_553[2]),
        .Q(phi_mul_reg_145[2]),
        .R(out_d_reg_133));
  FDRE \phi_mul_reg_145_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_553[3]),
        .Q(phi_mul_reg_145[3]),
        .R(out_d_reg_133));
  FDRE \phi_mul_reg_145_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_553[4]),
        .Q(phi_mul_reg_145[4]),
        .R(out_d_reg_133));
  FDRE \phi_mul_reg_145_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_553[5]),
        .Q(phi_mul_reg_145[5]),
        .R(out_d_reg_133));
  FDRE \phi_mul_reg_145_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_553[6]),
        .Q(phi_mul_reg_145[6]),
        .R(out_d_reg_133));
  FDRE \phi_mul_reg_145_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_553[7]),
        .Q(phi_mul_reg_145[7]),
        .R(out_d_reg_133));
  FDRE \phi_mul_reg_145_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_553[8]),
        .Q(phi_mul_reg_145[8]),
        .R(out_d_reg_133));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_1__1
       (.I0(input_r_ce0),
        .I1(Q[2]),
        .O(SeparableConv2D_1_w_1_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_1__2
       (.I0(Q[6]),
        .I1(input_r_ce0),
        .O(SeparableConv2D_4_w_1_ce0));
  CARRY4 q0_reg_i_2
       (.CI(q0_reg_i_3_n_4),
        .CO({NLW_q0_reg_i_2_CO_UNCONNECTED[3],q0_reg_i_2_n_5,q0_reg_i_2_n_6,q0_reg_i_2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp6_reg_620[4]}),
        .O(kernel_0_address0[7:4]),
        .S({tmp6_reg_620[7:5],q0_reg_i_4_n_4}));
  CARRY4 q0_reg_i_3
       (.CI(1'b0),
        .CO({q0_reg_i_3_n_4,q0_reg_i_3_n_5,q0_reg_i_3_n_6,q0_reg_i_3_n_7}),
        .CYINIT(1'b0),
        .DI(tmp6_reg_620[3:0]),
        .O(kernel_0_address0[3:0]),
        .S({q0_reg_i_5_n_4,q0_reg_i_6_n_4,q0_reg_i_7_n_4,q0_reg_i_8_n_4}));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    q0_reg_i_4
       (.I0(\out_d_reg_133_reg_n_4_[4] ),
        .I1(p_shl_fu_289_p3[6]),
        .I2(p_shl_fu_289_p3[5]),
        .I3(q0_reg_i_9_n_4),
        .I4(tmp6_reg_620[4]),
        .O(q0_reg_i_4_n_4));
  LUT4 #(
    .INIT(16'h956A)) 
    q0_reg_i_5
       (.I0(p_shl_fu_289_p3[6]),
        .I1(p_shl_fu_289_p3[5]),
        .I2(q0_reg_i_9_n_4),
        .I3(tmp6_reg_620[3]),
        .O(q0_reg_i_5_n_4));
  LUT6 #(
    .INIT(64'hA9959595566A6A6A)) 
    q0_reg_i_6
       (.I0(p_shl_fu_289_p3[5]),
        .I1(k_w_reg_227[1]),
        .I2(p_shl_fu_289_p3[4]),
        .I3(p_shl_fu_289_p3[3]),
        .I4(k_w_reg_227[0]),
        .I5(tmp6_reg_620[2]),
        .O(q0_reg_i_6_n_4));
  LUT5 #(
    .INIT(32'h69999666)) 
    q0_reg_i_7
       (.I0(p_shl_fu_289_p3[4]),
        .I1(k_w_reg_227[1]),
        .I2(k_w_reg_227[0]),
        .I3(p_shl_fu_289_p3[3]),
        .I4(tmp6_reg_620[1]),
        .O(q0_reg_i_7_n_4));
  LUT3 #(
    .INIT(8'h96)) 
    q0_reg_i_8
       (.I0(k_w_reg_227[0]),
        .I1(p_shl_fu_289_p3[3]),
        .I2(tmp6_reg_620[0]),
        .O(q0_reg_i_8_n_4));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    q0_reg_i_9
       (.I0(k_w_reg_227[1]),
        .I1(p_shl_fu_289_p3[4]),
        .I2(p_shl_fu_289_p3[3]),
        .I3(k_w_reg_227[0]),
        .O(q0_reg_i_9_n_4));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h80808000)) 
    ram_reg_0_i_127__0
       (.I0(p_shl5_cast_fu_378_p1[2]),
        .I1(p_shl5_cast_fu_378_p1[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_315_output_r_ce0),
        .I3(Q[2]),
        .I4(Q[6]),
        .O(\k_h_reg_204_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8080800000008000)) 
    ram_reg_0_i_23
       (.I0(ram_reg_0_1),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_3),
        .I3(grp_depthwise_conv2d_fix_2_fu_315_output_r_address0[13]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_2[2]),
        .O(tmp_63_fu_422_p2_1));
  LUT6 #(
    .INIT(64'h8080800000008000)) 
    ram_reg_0_i_28
       (.I0(ram_reg_0_1),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_3),
        .I3(grp_depthwise_conv2d_fix_2_fu_315_output_r_address0[12]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_2[1]),
        .O(tmp_63_fu_422_p2_0));
  LUT6 #(
    .INIT(64'h00A8AAAA02AAAAAA)) 
    ram_reg_0_i_31
       (.I0(ram_reg_0_1),
        .I1(Q[6]),
        .I2(Q[2]),
        .I3(grp_depthwise_conv2d_fix_2_fu_315_output_r_address0[11]),
        .I4(ram_reg_0_0),
        .I5(ram_reg_0_2[0]),
        .O(\ap_CS_fsm_reg[36] ));
  LUT6 #(
    .INIT(64'hF100E000FFFFFFFF)) 
    ram_reg_0_i_31__0
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(grp_depthwise_conv2d_fix_2_fu_315_input_r_address0),
        .I3(ram_reg_0_0),
        .I4(grp_padding2d_fix16_fu_297_output_r_address0),
        .I5(ram_reg_0_1),
        .O(\ap_CS_fsm_reg[36]_0 ));
  LUT6 #(
    .INIT(64'h1B001BFF00000000)) 
    ram_reg_0_i_95__0
       (.I0(ram_reg_0),
        .I1(grp_depthwise_conv2d_fix_2_fu_315_output_r_ce0),
        .I2(ram_reg_0_i_19),
        .I3(ram_reg_0_0),
        .I4(output_r_ce0),
        .I5(ram_reg_0_1),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_2_i_1__0
       (.I0(ram_reg_7[0]),
        .I1(input_data_V_data_V_0_sel),
        .I2(ram_reg_7_0[0]),
        .I3(ram_reg_2),
        .I4(ram_reg_2_i_4__0_n_4),
        .O(d0[0]));
  LUT6 #(
    .INIT(64'hAAAA888A0000888A)) 
    ram_reg_2_i_4__0
       (.I0(ram_reg_2_i_7__0_n_4),
        .I1(q0[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(ram_reg_7_1[0]),
        .O(ram_reg_2_i_4__0_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    ram_reg_2_i_7__0
       (.I0(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[5]),
        .I1(ram_reg_0_0),
        .I2(ram_reg_7_i_4_0[0]),
        .I3(ram_reg_7_i_4_1[0]),
        .I4(ram_reg_7_i_4_2),
        .I5(ram_reg_7_i_4_3),
        .O(ram_reg_2_i_7__0_n_4));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_3_i_2__0
       (.I0(ram_reg_7[1]),
        .I1(input_data_V_data_V_0_sel),
        .I2(ram_reg_7_0[1]),
        .I3(ram_reg_2),
        .I4(ram_reg_3_i_5__0_n_4),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'hA280A280A280A2A2)) 
    ram_reg_3_i_5__0
       (.I0(ram_reg_3_i_6__0_n_4),
        .I1(Q[0]),
        .I2(ram_reg_7_1[1]),
        .I3(q0[6]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(ram_reg_3_i_5__0_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    ram_reg_3_i_6__0
       (.I0(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[6]),
        .I1(ram_reg_0_0),
        .I2(ram_reg_7_i_4_0[1]),
        .I3(ram_reg_7_i_4_1[1]),
        .I4(ram_reg_7_i_4_2),
        .I5(ram_reg_7_i_4_3),
        .O(ram_reg_3_i_6__0_n_4));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_6_i_2__0
       (.I0(ram_reg_7[2]),
        .I1(input_data_V_data_V_0_sel),
        .I2(ram_reg_7_0[2]),
        .I3(ram_reg_2),
        .I4(ram_reg_6_i_5__0_n_4),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'hA280A280A280A2A2)) 
    ram_reg_6_i_5__0
       (.I0(ram_reg_6_i_6__0_n_4),
        .I1(Q[0]),
        .I2(ram_reg_7_1[2]),
        .I3(q0[12]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(ram_reg_6_i_5__0_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    ram_reg_6_i_6__0
       (.I0(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[12]),
        .I1(ram_reg_0_0),
        .I2(ram_reg_7_i_4_0[2]),
        .I3(ram_reg_7_i_4_1[2]),
        .I4(ram_reg_7_i_4_2),
        .I5(ram_reg_7_i_4_3),
        .O(ram_reg_6_i_6__0_n_4));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_7_i_1__0
       (.I0(ram_reg_7[3]),
        .I1(input_data_V_data_V_0_sel),
        .I2(ram_reg_7_0[3]),
        .I3(ram_reg_2),
        .I4(ram_reg_7_i_4_n_4),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'hA280A280A280A2A2)) 
    ram_reg_7_i_4
       (.I0(ram_reg_7_i_6__0_n_4),
        .I1(Q[0]),
        .I2(ram_reg_7_1[3]),
        .I3(q0[15]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(ram_reg_7_i_4_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8FF00)) 
    ram_reg_7_i_6__0
       (.I0(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[15]),
        .I1(ram_reg_0_0),
        .I2(ram_reg_7_i_4_0[3]),
        .I3(ram_reg_7_i_4_1[3]),
        .I4(ram_reg_7_i_4_2),
        .I5(ram_reg_7_i_4_3),
        .O(ram_reg_7_i_6__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_620[1]_i_1 
       (.I0(p_shl5_cast_fu_378_p1[2]),
        .I1(p_shl5_cast_fu_378_p1[3]),
        .O(k_h_1_fu_360_p2));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp6_reg_620[2]_i_1 
       (.I0(p_shl5_cast_fu_378_p1[3]),
        .I1(p_shl5_cast_fu_378_p1[2]),
        .O(tmp_108_cast_fu_388_p1));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp6_reg_620[3]_i_1 
       (.I0(p_shl5_cast_fu_378_p1[3]),
        .I1(p_shl5_cast_fu_378_p1[2]),
        .I2(\p_shl_cast_reg_571_reg_n_4_[3] ),
        .O(\tmp6_reg_620[3]_i_1_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_620[6]_i_2 
       (.I0(\p_shl_cast_reg_571_reg_n_4_[4] ),
        .O(\tmp6_reg_620[6]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp6_reg_620[6]_i_3__0 
       (.I0(\p_shl_cast_reg_571_reg_n_4_[5] ),
        .I1(\p_shl_cast_reg_571_reg_n_4_[6] ),
        .O(\tmp6_reg_620[6]_i_3__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp6_reg_620[6]_i_4 
       (.I0(\p_shl_cast_reg_571_reg_n_4_[4] ),
        .I1(\p_shl_cast_reg_571_reg_n_4_[5] ),
        .O(\tmp6_reg_620[6]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp6_reg_620[6]_i_5 
       (.I0(p_shl5_cast_fu_378_p1[3]),
        .I1(p_shl5_cast_fu_378_p1[2]),
        .I2(\p_shl_cast_reg_571_reg_n_4_[3] ),
        .O(\tmp6_reg_620[6]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_620[7]_i_2 
       (.I0(\p_shl_cast_reg_571_reg_n_4_[6] ),
        .O(\tmp6_reg_620[7]_i_2_n_4 ));
  FDRE \tmp6_reg_620_reg[0] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(p_shl5_cast_fu_378_p1[2]),
        .Q(tmp6_reg_620[0]),
        .R(1'b0));
  FDRE \tmp6_reg_620_reg[1] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(k_h_1_fu_360_p2),
        .Q(tmp6_reg_620[1]),
        .R(1'b0));
  FDRE \tmp6_reg_620_reg[2] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp_108_cast_fu_388_p1),
        .Q(tmp6_reg_620[2]),
        .R(1'b0));
  FDRE \tmp6_reg_620_reg[3] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(\tmp6_reg_620[3]_i_1_n_4 ),
        .Q(tmp6_reg_620[3]),
        .R(1'b0));
  FDRE \tmp6_reg_620_reg[4] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp6_fu_417_p2[4]),
        .Q(tmp6_reg_620[4]),
        .R(1'b0));
  FDRE \tmp6_reg_620_reg[5] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp6_fu_417_p2[5]),
        .Q(tmp6_reg_620[5]),
        .R(1'b0));
  FDRE \tmp6_reg_620_reg[6] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp6_fu_417_p2[6]),
        .Q(tmp6_reg_620[6]),
        .R(1'b0));
  CARRY4 \tmp6_reg_620_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\tmp6_reg_620_reg[6]_i_1_n_4 ,\tmp6_reg_620_reg[6]_i_1_n_5 ,\tmp6_reg_620_reg[6]_i_1_n_6 ,\tmp6_reg_620_reg[6]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\p_shl_cast_reg_571_reg_n_4_[5] ,\p_shl_cast_reg_571_reg_n_4_[4] ,\tmp6_reg_620[6]_i_2_n_4 ,\p_shl_cast_reg_571_reg_n_4_[3] }),
        .O({tmp6_fu_417_p2[6:4],\NLW_tmp6_reg_620_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp6_reg_620[6]_i_3__0_n_4 ,\tmp6_reg_620[6]_i_4_n_4 ,\p_shl_cast_reg_571_reg_n_4_[4] ,\tmp6_reg_620[6]_i_5_n_4 }));
  FDRE \tmp6_reg_620_reg[7] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2151),
        .D(tmp6_fu_417_p2[7]),
        .Q(tmp6_reg_620[7]),
        .R(1'b0));
  CARRY4 \tmp6_reg_620_reg[7]_i_1 
       (.CI(\tmp6_reg_620_reg[6]_i_1_n_4 ),
        .CO(\NLW_tmp6_reg_620_reg[7]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp6_reg_620_reg[7]_i_1_O_UNCONNECTED [3:1],tmp6_fu_417_p2[7]}),
        .S({1'b0,1'b0,1'b0,\tmp6_reg_620[7]_i_2_n_4 }));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_63_fu_422_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_63_fu_422_p2_i_2_n_11,tmp_63_fu_422_p2_i_3_n_8,tmp_63_fu_422_p2_i_3_n_9,tmp_63_fu_422_p2_i_3_n_10,tmp_63_fu_422_p2_i_3_n_11,tmp_63_fu_422_p2_i_4_n_8,tmp_63_fu_422_p2_i_4_n_9,tmp_63_fu_422_p2_i_4_n_10,tmp_63_fu_422_p2_i_4_n_11}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_63_fu_422_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[6],1'b1,1'b1,grp_depthwise_conv2d_fix_2_fu_315_output_height,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_63_fu_422_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_reg_181}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_63_fu_422_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_63_fu_422_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm12_out),
        .CEC(ap_CS_fsm_state5),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(out_w_reg_1810),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_63_fu_422_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_63_fu_422_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_63_fu_422_p2_P_UNCONNECTED[47:14],grp_depthwise_conv2d_fix_2_fu_315_output_r_address0,output_r_address0}),
        .PATTERNBDETECT(NLW_tmp_63_fu_422_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_63_fu_422_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_63_fu_422_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_63_fu_422_p2_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_63_fu_422_p2_i_1
       (.I0(Q[6]),
        .O(grp_depthwise_conv2d_fix_2_fu_315_output_height));
  CARRY4 tmp_63_fu_422_p2_i_2
       (.CI(tmp_63_fu_422_p2_i_3_n_4),
        .CO(NLW_tmp_63_fu_422_p2_i_2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_63_fu_422_p2_i_2_O_UNCONNECTED[3:1],tmp_63_fu_422_p2_i_2_n_11}),
        .S({1'b0,1'b0,1'b0,phi_mul2_reg_157[8]}));
  CARRY4 tmp_63_fu_422_p2_i_3
       (.CI(tmp_63_fu_422_p2_i_4_n_4),
        .CO({tmp_63_fu_422_p2_i_3_n_4,tmp_63_fu_422_p2_i_3_n_5,tmp_63_fu_422_p2_i_3_n_6,tmp_63_fu_422_p2_i_3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul2_reg_157[4]}),
        .O({tmp_63_fu_422_p2_i_3_n_8,tmp_63_fu_422_p2_i_3_n_9,tmp_63_fu_422_p2_i_3_n_10,tmp_63_fu_422_p2_i_3_n_11}),
        .S({phi_mul2_reg_157[7:5],tmp_63_fu_422_p2_i_5_n_4}));
  CARRY4 tmp_63_fu_422_p2_i_4
       (.CI(1'b0),
        .CO({tmp_63_fu_422_p2_i_4_n_4,tmp_63_fu_422_p2_i_4_n_5,tmp_63_fu_422_p2_i_4_n_6,tmp_63_fu_422_p2_i_4_n_7}),
        .CYINIT(1'b0),
        .DI({phi_mul2_reg_157[3:1],1'b0}),
        .O({tmp_63_fu_422_p2_i_4_n_8,tmp_63_fu_422_p2_i_4_n_9,tmp_63_fu_422_p2_i_4_n_10,tmp_63_fu_422_p2_i_4_n_11}),
        .S({tmp_63_fu_422_p2_i_6_n_4,tmp_63_fu_422_p2_i_7_n_4,tmp_63_fu_422_p2_i_8_n_4,tmp_63_fu_422_p2_i_9_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_63_fu_422_p2_i_5
       (.I0(phi_mul2_reg_157[4]),
        .I1(\out_h_reg_169_reg_n_4_[4] ),
        .O(tmp_63_fu_422_p2_i_5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_63_fu_422_p2_i_6
       (.I0(phi_mul2_reg_157[3]),
        .I1(\out_h_reg_169_reg_n_4_[3] ),
        .O(tmp_63_fu_422_p2_i_6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_63_fu_422_p2_i_7
       (.I0(phi_mul2_reg_157[2]),
        .I1(\out_h_reg_169_reg_n_4_[2] ),
        .O(tmp_63_fu_422_p2_i_7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_63_fu_422_p2_i_8
       (.I0(phi_mul2_reg_157[1]),
        .I1(\out_h_reg_169_reg_n_4_[1] ),
        .O(tmp_63_fu_422_p2_i_8_n_4));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_63_fu_422_p2_i_9
       (.I0(\out_h_reg_169_reg_n_4_[0] ),
        .O(tmp_63_fu_422_p2_i_9_n_4));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_67_fu_457_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_67_fu_457_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_67_fu_457_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_67_fu_457_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_67_fu_457_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm12_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buffer_1_reg_2151),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_67_fu_457_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_67_fu_457_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_67_fu_457_p2_P_UNCONNECTED[47:14],input_r_address0[12:11],grp_depthwise_conv2d_fix_2_fu_315_input_r_address0,input_r_address0[10:0]}),
        .PATTERNBDETECT(NLW_tmp_67_fu_457_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_67_fu_457_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_67_fu_457_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_67_fu_457_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_67_fu_457_p2_i_1
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg),
        .O(ap_NS_fsm12_out));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_67_fu_457_p2_i_10
       (.I0(k_w_reg_227[0]),
        .I1(out_w_reg_181[0]),
        .O(C[0]));
  LUT4 #(
    .INIT(16'h6966)) 
    tmp_67_fu_457_p2_i_11
       (.I0(phi_mul_reg_145[4]),
        .I1(\out_h_reg_169_reg_n_4_[4] ),
        .I2(tmp_67_fu_457_p2_i_17_n_4),
        .I3(\out_h_reg_169_reg_n_4_[3] ),
        .O(tmp_67_fu_457_p2_i_11_n_4));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_67_fu_457_p2_i_12
       (.I0(phi_mul_reg_145[3]),
        .I1(\out_h_reg_169_reg_n_4_[3] ),
        .I2(tmp_67_fu_457_p2_i_17_n_4),
        .O(tmp_67_fu_457_p2_i_12_n_4));
  LUT6 #(
    .INIT(64'h9996966696966666)) 
    tmp_67_fu_457_p2_i_13
       (.I0(phi_mul_reg_145[2]),
        .I1(\out_h_reg_169_reg_n_4_[2] ),
        .I2(\out_h_reg_169_reg_n_4_[1] ),
        .I3(p_shl5_cast_fu_378_p1[2]),
        .I4(p_shl5_cast_fu_378_p1[3]),
        .I5(\out_h_reg_169_reg_n_4_[0] ),
        .O(tmp_67_fu_457_p2_i_13_n_4));
  LUT5 #(
    .INIT(32'h69969696)) 
    tmp_67_fu_457_p2_i_14
       (.I0(phi_mul_reg_145[1]),
        .I1(p_shl5_cast_fu_378_p1[3]),
        .I2(\out_h_reg_169_reg_n_4_[1] ),
        .I3(p_shl5_cast_fu_378_p1[2]),
        .I4(\out_h_reg_169_reg_n_4_[0] ),
        .O(tmp_67_fu_457_p2_i_14_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_67_fu_457_p2_i_15
       (.I0(\out_h_reg_169_reg_n_4_[0] ),
        .I1(p_shl5_cast_fu_378_p1[2]),
        .O(tmp_67_fu_457_p2_i_15_n_4));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_67_fu_457_p2_i_16
       (.I0(out_w_reg_181[0]),
        .I1(k_w_reg_227[0]),
        .O(tmp_67_fu_457_p2_i_16_n_4));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h137FFFFF)) 
    tmp_67_fu_457_p2_i_17
       (.I0(\out_h_reg_169_reg_n_4_[0] ),
        .I1(p_shl5_cast_fu_378_p1[3]),
        .I2(p_shl5_cast_fu_378_p1[2]),
        .I3(\out_h_reg_169_reg_n_4_[1] ),
        .I4(\out_h_reg_169_reg_n_4_[2] ),
        .O(tmp_67_fu_457_p2_i_17_n_4));
  LUT3 #(
    .INIT(8'h70)) 
    tmp_67_fu_457_p2_i_2
       (.I0(p_shl5_cast_fu_378_p1[3]),
        .I1(p_shl5_cast_fu_378_p1[2]),
        .I2(grp_depthwise_conv2d_fix_2_fu_315_output_r_ce0),
        .O(buffer_1_reg_2151));
  CARRY4 tmp_67_fu_457_p2_i_3
       (.CI(tmp_67_fu_457_p2_i_4_n_4),
        .CO(NLW_tmp_67_fu_457_p2_i_3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_67_fu_457_p2_i_3_O_UNCONNECTED[3:1],A_0[8]}),
        .S({1'b0,1'b0,1'b0,phi_mul_reg_145[8]}));
  CARRY4 tmp_67_fu_457_p2_i_4
       (.CI(tmp_67_fu_457_p2_i_5_n_4),
        .CO({tmp_67_fu_457_p2_i_4_n_4,tmp_67_fu_457_p2_i_4_n_5,tmp_67_fu_457_p2_i_4_n_6,tmp_67_fu_457_p2_i_4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul_reg_145[4]}),
        .O(A_0[7:4]),
        .S({phi_mul_reg_145[7:5],tmp_67_fu_457_p2_i_11_n_4}));
  CARRY4 tmp_67_fu_457_p2_i_5
       (.CI(1'b0),
        .CO({tmp_67_fu_457_p2_i_5_n_4,tmp_67_fu_457_p2_i_5_n_5,tmp_67_fu_457_p2_i_5_n_6,tmp_67_fu_457_p2_i_5_n_7}),
        .CYINIT(1'b0),
        .DI({phi_mul_reg_145[3:1],1'b0}),
        .O(A_0[3:0]),
        .S({tmp_67_fu_457_p2_i_12_n_4,tmp_67_fu_457_p2_i_13_n_4,tmp_67_fu_457_p2_i_14_n_4,tmp_67_fu_457_p2_i_15_n_4}));
  LUT6 #(
    .INIT(64'h75F7FFFF8A080000)) 
    tmp_67_fu_457_p2_i_6
       (.I0(out_w_reg_181[3]),
        .I1(k_w_reg_227[1]),
        .I2(tmp_67_fu_457_p2_i_16_n_4),
        .I3(out_w_reg_181[1]),
        .I4(out_w_reg_181[2]),
        .I5(out_w_reg_181[4]),
        .O(C[4]));
  LUT6 #(
    .INIT(64'h57777FFFA8888000)) 
    tmp_67_fu_457_p2_i_7
       (.I0(out_w_reg_181[2]),
        .I1(out_w_reg_181[1]),
        .I2(out_w_reg_181[0]),
        .I3(k_w_reg_227[0]),
        .I4(k_w_reg_227[1]),
        .I5(out_w_reg_181[3]),
        .O(C[3]));
  LUT5 #(
    .INIT(32'h157FEA80)) 
    tmp_67_fu_457_p2_i_8
       (.I0(k_w_reg_227[1]),
        .I1(k_w_reg_227[0]),
        .I2(out_w_reg_181[0]),
        .I3(out_w_reg_181[1]),
        .I4(out_w_reg_181[2]),
        .O(C[2]));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_67_fu_457_p2_i_9
       (.I0(k_w_reg_227[0]),
        .I1(out_w_reg_181[0]),
        .I2(out_w_reg_181[1]),
        .I3(k_w_reg_227[1]),
        .O(C[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \tmp_96_cast_reg_538[1]_i_1 
       (.I0(Q[6]),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg),
        .I3(tmp_96_cast_reg_538),
        .O(\tmp_96_cast_reg_538[1]_i_1_n_4 ));
  FDRE \tmp_96_cast_reg_538_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_96_cast_reg_538[1]_i_1_n_4 ),
        .Q(tmp_96_cast_reg_538),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_cast_reg_528[3]_i_1 
       (.I0(Q[6]),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg),
        .I3(tmp_cast_reg_528),
        .O(\tmp_cast_reg_528[3]_i_1_n_4 ));
  FDRE \tmp_cast_reg_528_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_cast_reg_528[3]_i_1_n_4 ),
        .Q(tmp_cast_reg_528),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_network_0_1,network,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "network,Vivado 2018.3.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    input_data_TVALID,
    input_data_TREADY,
    input_data_TDATA,
    input_data_TDEST,
    input_data_TKEEP,
    input_data_TSTRB,
    input_data_TUSER,
    input_data_TLAST,
    input_data_TID,
    output_data_TVALID,
    output_data_TREADY,
    output_data_TDATA,
    output_data_TDEST,
    output_data_TKEEP,
    output_data_TSTRB,
    output_data_TUSER,
    output_data_TLAST,
    output_data_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:input_data:output_data, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TVALID" *) input input_data_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TREADY" *) output input_data_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TDATA" *) input [15:0]input_data_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TDEST" *) input [0:0]input_data_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TKEEP" *) input [1:0]input_data_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TSTRB" *) input [1:0]input_data_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TUSER" *) input [0:0]input_data_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TLAST" *) input [0:0]input_data_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]input_data_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TVALID" *) output output_data_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TREADY" *) input output_data_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TDATA" *) output [15:0]output_data_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TDEST" *) output [0:0]output_data_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TKEEP" *) output [1:0]output_data_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TSTRB" *) output [1:0]output_data_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TUSER" *) output [0:0]output_data_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TLAST" *) output [0:0]output_data_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]output_data_TID;

  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]input_data_TDATA;
  wire [0:0]input_data_TDEST;
  wire [0:0]input_data_TID;
  wire [1:0]input_data_TKEEP;
  wire [0:0]input_data_TLAST;
  wire input_data_TREADY;
  wire [1:0]input_data_TSTRB;
  wire [0:0]input_data_TUSER;
  wire input_data_TVALID;
  wire interrupt;
  wire [15:0]output_data_TDATA;
  wire [0:0]output_data_TDEST;
  wire [0:0]output_data_TID;
  wire [1:0]output_data_TKEEP;
  wire [0:0]output_data_TLAST;
  wire output_data_TREADY;
  wire [1:0]output_data_TSTRB;
  wire [0:0]output_data_TUSER;
  wire output_data_TVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "45'b000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "45'b000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "45'b000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "45'b000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "45'b000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "45'b000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "45'b000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "45'b000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "45'b000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "45'b000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "45'b000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "45'b000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "45'b000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "45'b000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "45'b000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "45'b000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "45'b000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "45'b000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "45'b000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "45'b000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "45'b000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "45'b000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "45'b000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "45'b000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "45'b000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "45'b000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "45'b000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "45'b000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "45'b000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "45'b000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "45'b000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "45'b000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "45'b000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "45'b000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "45'b000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "45'b000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "45'b000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "45'b001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "45'b010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "45'b100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "45'b000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "45'b000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "45'b000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "45'b000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "45'b000000000000000000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_data_TDATA(input_data_TDATA),
        .input_data_TDEST(input_data_TDEST),
        .input_data_TID(input_data_TID),
        .input_data_TKEEP(input_data_TKEEP),
        .input_data_TLAST(input_data_TLAST),
        .input_data_TREADY(input_data_TREADY),
        .input_data_TSTRB(input_data_TSTRB),
        .input_data_TUSER(input_data_TUSER),
        .input_data_TVALID(input_data_TVALID),
        .interrupt(interrupt),
        .output_data_TDATA(output_data_TDATA),
        .output_data_TDEST(output_data_TDEST),
        .output_data_TID(output_data_TID),
        .output_data_TKEEP(output_data_TKEEP),
        .output_data_TLAST(output_data_TLAST),
        .output_data_TREADY(output_data_TREADY),
        .output_data_TSTRB(output_data_TSTRB),
        .output_data_TUSER(output_data_TUSER),
        .output_data_TVALID(output_data_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_pooling2d_fix16
   (P,
    grp_max_pooling2d_fix16_fu_363_input_r_address0,
    \ap_CS_fsm_reg[5]_0 ,
    E,
    ADDRARDADDR,
    \ap_CS_fsm_reg[38] ,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[16]_0 ,
    \ap_CS_fsm_reg[16]_1 ,
    \ap_CS_fsm_reg[16]_2 ,
    \ap_CS_fsm_reg[16]_3 ,
    \ap_CS_fsm_reg[16]_4 ,
    \ap_CS_fsm_reg[16]_5 ,
    \ap_CS_fsm_reg[16]_6 ,
    \ap_CS_fsm_reg[16]_7 ,
    \ap_CS_fsm_reg[16]_8 ,
    D,
    \ap_CS_fsm_reg[1]_0 ,
    \buffer_fu_70_reg[15]_0 ,
    ap_clk,
    Q,
    grp_max_pooling2d_fix16_fu_363_ap_start_reg,
    CO,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    input_r_address0,
    ram_reg_0_11,
    ram_reg_0_12,
    ap_rst_n_inv,
    q0);
  output [0:0]P;
  output [13:0]grp_max_pooling2d_fix16_fu_363_input_r_address0;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output [0:0]E;
  output [0:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[38] ;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[16]_0 ;
  output \ap_CS_fsm_reg[16]_1 ;
  output \ap_CS_fsm_reg[16]_2 ;
  output \ap_CS_fsm_reg[16]_3 ;
  output \ap_CS_fsm_reg[16]_4 ;
  output \ap_CS_fsm_reg[16]_5 ;
  output \ap_CS_fsm_reg[16]_6 ;
  output \ap_CS_fsm_reg[16]_7 ;
  output \ap_CS_fsm_reg[16]_8 ;
  output [3:0]D;
  output \ap_CS_fsm_reg[1]_0 ;
  output [15:0]\buffer_fu_70_reg[15]_0 ;
  input ap_clk;
  input [7:0]Q;
  input grp_max_pooling2d_fix16_fu_363_ap_start_reg;
  input [0:0]CO;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input [0:0]ram_reg_0_4;
  input [0:0]ram_reg_0_5;
  input [0:0]ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input [10:0]input_r_address0;
  input ram_reg_0_11;
  input [0:0]ram_reg_0_12;
  input ap_rst_n_inv;
  input [15:0]q0;

  wire [8:0]A;
  wire [0:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]P;
  wire [7:0]Q;
  wire \ap_CS_fsm[6]_i_1__6_n_4 ;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[16]_1 ;
  wire \ap_CS_fsm_reg[16]_2 ;
  wire \ap_CS_fsm_reg[16]_3 ;
  wire \ap_CS_fsm_reg[16]_4 ;
  wire \ap_CS_fsm_reg[16]_5 ;
  wire \ap_CS_fsm_reg[16]_6 ;
  wire \ap_CS_fsm_reg[16]_7 ;
  wire \ap_CS_fsm_reg[16]_8 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[38] ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire buffer_fu_70;
  wire [15:0]\buffer_fu_70_reg[15]_0 ;
  wire exitcond5_fu_255_p2;
  wire grp_max_pooling2d_fix16_fu_363_ap_start_reg;
  wire [13:0]grp_max_pooling2d_fix16_fu_363_input_r_address0;
  wire [4:4]grp_max_pooling2d_fix16_fu_363_output_depth;
  wire [11:0]grp_max_pooling2d_fix16_fu_363_output_r_address0;
  wire grp_max_pooling2d_fix16_fu_363_output_r_ce0;
  wire [1:0]in_h_1_reg_565;
  wire \in_h_1_reg_565[0]_i_1_n_4 ;
  wire \in_h_1_reg_565[1]_i_1_n_4 ;
  wire in_h_reg_1870;
  wire \in_h_reg_187[0]_i_1_n_4 ;
  wire \in_h_reg_187[1]_i_1_n_4 ;
  wire \in_h_reg_187_reg_n_4_[0] ;
  wire \in_h_reg_187_reg_n_4_[1] ;
  wire [1:0]in_w_1_reg_583;
  wire \in_w_1_reg_583[0]_i_1_n_4 ;
  wire \in_w_1_reg_583[1]_i_1_n_4 ;
  wire in_w_reg_1980;
  wire \in_w_reg_198[0]_i_1_n_4 ;
  wire \in_w_reg_198[1]_i_1_n_4 ;
  wire \in_w_reg_198_reg_n_4_[0] ;
  wire \in_w_reg_198_reg_n_4_[1] ;
  wire [10:0]input_r_address0;
  wire [7:0]next_mul3_fu_241_p2;
  wire [7:0]next_mul3_reg_503;
  wire \next_mul3_reg_503[3]_i_2_n_4 ;
  wire \next_mul3_reg_503[3]_i_3_n_4 ;
  wire \next_mul3_reg_503[3]_i_4_n_4 ;
  wire \next_mul3_reg_503[3]_i_5_n_4 ;
  wire \next_mul3_reg_503_reg[3]_i_1_n_4 ;
  wire \next_mul3_reg_503_reg[3]_i_1_n_5 ;
  wire \next_mul3_reg_503_reg[3]_i_1_n_6 ;
  wire \next_mul3_reg_503_reg[3]_i_1_n_7 ;
  wire \next_mul3_reg_503_reg[7]_i_1_n_5 ;
  wire \next_mul3_reg_503_reg[7]_i_1_n_6 ;
  wire \next_mul3_reg_503_reg[7]_i_1_n_7 ;
  wire [8:1]next_mul_fu_246_p2;
  wire [8:1]next_mul_reg_508;
  wire \next_mul_reg_508[4]_i_2_n_4 ;
  wire \next_mul_reg_508[4]_i_3_n_4 ;
  wire \next_mul_reg_508[4]_i_4_n_4 ;
  wire \next_mul_reg_508[4]_i_5_n_4 ;
  wire \next_mul_reg_508_reg[4]_i_1_n_4 ;
  wire \next_mul_reg_508_reg[4]_i_1_n_5 ;
  wire \next_mul_reg_508_reg[4]_i_1_n_6 ;
  wire \next_mul_reg_508_reg[4]_i_1_n_7 ;
  wire \next_mul_reg_508_reg[8]_i_1_n_5 ;
  wire \next_mul_reg_508_reg[8]_i_1_n_6 ;
  wire \next_mul_reg_508_reg[8]_i_1_n_7 ;
  wire [4:0]out_d_3_fu_260_p2;
  wire [4:0]out_d_3_reg_516;
  wire out_d_reg_130;
  wire \out_d_reg_130_reg_n_4_[0] ;
  wire \out_d_reg_130_reg_n_4_[1] ;
  wire \out_d_reg_130_reg_n_4_[2] ;
  wire \out_d_reg_130_reg_n_4_[3] ;
  wire \out_d_reg_130_reg_n_4_[4] ;
  wire [3:0]out_h_3_fu_275_p2;
  wire [3:0]out_h_3_reg_524;
  wire out_h_reg_1650;
  wire [3:0]out_w_3_fu_321_p2;
  wire [3:0]out_w_3_reg_542;
  wire out_w_reg_1760;
  wire [7:0]phi_mul2_reg_153;
  wire [8:1]phi_mul_reg_141;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire [0:0]ram_reg_0_12;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire [0:0]ram_reg_0_4;
  wire [0:0]ram_reg_0_5;
  wire [0:0]ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_104_n_7;
  wire ram_reg_0_i_111_n_4;
  wire ram_reg_0_i_111_n_5;
  wire ram_reg_0_i_111_n_6;
  wire ram_reg_0_i_111_n_7;
  wire ram_reg_0_i_124_n_4;
  wire ram_reg_0_i_124_n_5;
  wire ram_reg_0_i_124_n_6;
  wire ram_reg_0_i_124_n_7;
  wire ram_reg_0_i_135_n_4;
  wire ram_reg_0_i_135_n_5;
  wire ram_reg_0_i_135_n_6;
  wire ram_reg_0_i_135_n_7;
  wire ram_reg_0_i_193_n_4;
  wire ram_reg_0_i_194_n_4;
  wire ram_reg_0_i_195_n_4;
  wire ram_reg_0_i_19_n_4;
  wire ram_reg_0_i_224_n_4;
  wire ram_reg_0_i_225_n_4;
  wire ram_reg_0_i_226_n_4;
  wire ram_reg_0_i_227_n_4;
  wire ram_reg_0_i_228_n_4;
  wire ram_reg_0_i_229_n_4;
  wire ram_reg_0_i_230_n_4;
  wire ram_reg_0_i_29_n_4;
  wire tmp1_reg_570_reg_i_10_n_4;
  wire tmp1_reg_570_reg_i_11_n_4;
  wire tmp1_reg_570_reg_i_12_n_4;
  wire tmp1_reg_570_reg_i_13_n_4;
  wire tmp1_reg_570_reg_i_14_n_4;
  wire tmp1_reg_570_reg_i_15_n_4;
  wire tmp1_reg_570_reg_i_5_n_4;
  wire tmp1_reg_570_reg_i_5_n_5;
  wire tmp1_reg_570_reg_i_5_n_6;
  wire tmp1_reg_570_reg_i_5_n_7;
  wire tmp1_reg_570_reg_i_6_n_4;
  wire tmp1_reg_570_reg_i_6_n_5;
  wire tmp1_reg_570_reg_i_6_n_6;
  wire tmp1_reg_570_reg_i_6_n_7;
  wire tmp1_reg_570_reg_i_7_n_4;
  wire tmp1_reg_570_reg_i_8_n_4;
  wire tmp1_reg_570_reg_i_9_n_4;
  wire tmp1_reg_570_reg_n_100;
  wire tmp1_reg_570_reg_n_101;
  wire tmp1_reg_570_reg_n_102;
  wire tmp1_reg_570_reg_n_103;
  wire tmp1_reg_570_reg_n_104;
  wire tmp1_reg_570_reg_n_105;
  wire tmp1_reg_570_reg_n_106;
  wire tmp1_reg_570_reg_n_107;
  wire tmp1_reg_570_reg_n_108;
  wire tmp1_reg_570_reg_n_109;
  wire tmp1_reg_570_reg_n_96;
  wire tmp1_reg_570_reg_n_97;
  wire tmp1_reg_570_reg_n_98;
  wire tmp1_reg_570_reg_n_99;
  wire tmp_52_reg_557;
  wire \tmp_52_reg_557[0]_i_1_n_4 ;
  wire [4:1]tmp_53_fu_331_p3;
  wire tmp_54_fu_383_p2_i_2_n_10;
  wire tmp_54_fu_383_p2_i_2_n_11;
  wire tmp_54_fu_383_p2_i_2_n_5;
  wire tmp_54_fu_383_p2_i_2_n_6;
  wire tmp_54_fu_383_p2_i_2_n_7;
  wire tmp_54_fu_383_p2_i_2_n_8;
  wire tmp_54_fu_383_p2_i_2_n_9;
  wire tmp_54_fu_383_p2_i_3_n_10;
  wire tmp_54_fu_383_p2_i_3_n_11;
  wire tmp_54_fu_383_p2_i_3_n_4;
  wire tmp_54_fu_383_p2_i_3_n_5;
  wire tmp_54_fu_383_p2_i_3_n_6;
  wire tmp_54_fu_383_p2_i_3_n_7;
  wire tmp_54_fu_383_p2_i_3_n_8;
  wire tmp_54_fu_383_p2_i_3_n_9;
  wire tmp_54_fu_383_p2_i_4_n_4;
  wire tmp_54_fu_383_p2_i_5_n_4;
  wire tmp_54_fu_383_p2_i_6_n_4;
  wire tmp_54_fu_383_p2_i_7_n_4;
  wire tmp_56_reg_575;
  wire \tmp_56_reg_575[0]_i_1_n_4 ;
  wire [4:1]tmp_78_cast_reg_529;
  wire [4:1]tmp_81_cast_reg_552;
  wire [4:1]tmp_cast_reg_483;
  wire \tmp_cast_reg_483[1]_i_1_n_4 ;
  wire \tmp_cast_reg_483[4]_i_1_n_4 ;
  wire [4:1]tmp_s_fu_285_p3;
  wire [3:3]\NLW_next_mul3_reg_503_reg[7]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_next_mul_reg_508_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_508_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_ram_reg_0_i_104_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_104_O_UNCONNECTED;
  wire NLW_tmp1_reg_570_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp1_reg_570_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp1_reg_570_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp1_reg_570_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp1_reg_570_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp1_reg_570_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp1_reg_570_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp1_reg_570_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp1_reg_570_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp1_reg_570_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp1_reg_570_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp1_reg_570_reg_i_4_CO_UNCONNECTED;
  wire [3:1]NLW_tmp1_reg_570_reg_i_4_O_UNCONNECTED;
  wire NLW_tmp_54_fu_383_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_54_fu_383_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_54_fu_383_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_54_fu_383_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_54_fu_383_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_54_fu_383_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_54_fu_383_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_54_fu_383_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_54_fu_383_p2_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp_54_fu_383_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_54_fu_383_p2_PCOUT_UNCONNECTED;
  wire [3:3]NLW_tmp_54_fu_383_p2_i_2_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond5_fu_255_p2),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(grp_max_pooling2d_fix16_fu_363_ap_start_reg),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond5_fu_255_p2),
        .I2(grp_max_pooling2d_fix16_fu_363_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond5_fu_255_p2),
        .I2(grp_max_pooling2d_fix16_fu_363_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(Q[5]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(grp_max_pooling2d_fix16_fu_363_ap_start_reg),
        .I2(ap_NS_fsm11_out),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[2]_i_1__9 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond5_fu_255_p2),
        .I2(ap_NS_fsm10_out),
        .I3(ap_CS_fsm_state4),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0000010000010000)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\out_d_reg_130_reg_n_4_[0] ),
        .I1(\out_d_reg_130_reg_n_4_[1] ),
        .I2(\out_d_reg_130_reg_n_4_[2] ),
        .I3(Q[5]),
        .I4(\out_d_reg_130_reg_n_4_[4] ),
        .I5(\out_d_reg_130_reg_n_4_[3] ),
        .O(exitcond5_fu_255_p2));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_NS_fsm11_out),
        .I1(ap_CS_fsm_state3),
        .I2(grp_max_pooling2d_fix16_fu_363_output_r_ce0),
        .I3(\in_h_reg_187_reg_n_4_[0] ),
        .I4(\in_h_reg_187_reg_n_4_[1] ),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h44F44444)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(ap_NS_fsm10_out),
        .I1(ap_CS_fsm_state4),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(\in_w_reg_198_reg_n_4_[0] ),
        .I4(\in_w_reg_198_reg_n_4_[1] ),
        .O(ap_NS_fsm[4]));
  LUT4 #(
    .INIT(16'hFF8A)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(grp_max_pooling2d_fix16_fu_363_output_r_ce0),
        .I1(\in_h_reg_187_reg_n_4_[0] ),
        .I2(\in_h_reg_187_reg_n_4_[1] ),
        .I3(ap_CS_fsm_state7),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \ap_CS_fsm[6]_i_1__6 
       (.I0(\in_w_reg_198_reg_n_4_[1] ),
        .I1(\in_w_reg_198_reg_n_4_[0] ),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .O(\ap_CS_fsm[6]_i_1__6_n_4 ));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond5_fu_255_p2),
        .I2(grp_max_pooling2d_fix16_fu_363_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond5_fu_255_p2),
        .I2(grp_max_pooling2d_fix16_fu_363_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(Q[2]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(grp_max_pooling2d_fix16_fu_363_output_r_ce0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(\ap_CS_fsm_reg[5]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[6]_i_1__6_n_4 ),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hAA02)) 
    \buffer_fu_70[15]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(tmp_56_reg_575),
        .I2(tmp_52_reg_557),
        .I3(CO),
        .O(buffer_fu_70));
  FDRE \buffer_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(buffer_fu_70),
        .D(q0[0]),
        .Q(\buffer_fu_70_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \buffer_fu_70_reg[10] 
       (.C(ap_clk),
        .CE(buffer_fu_70),
        .D(q0[10]),
        .Q(\buffer_fu_70_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \buffer_fu_70_reg[11] 
       (.C(ap_clk),
        .CE(buffer_fu_70),
        .D(q0[11]),
        .Q(\buffer_fu_70_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \buffer_fu_70_reg[12] 
       (.C(ap_clk),
        .CE(buffer_fu_70),
        .D(q0[12]),
        .Q(\buffer_fu_70_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \buffer_fu_70_reg[13] 
       (.C(ap_clk),
        .CE(buffer_fu_70),
        .D(q0[13]),
        .Q(\buffer_fu_70_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \buffer_fu_70_reg[14] 
       (.C(ap_clk),
        .CE(buffer_fu_70),
        .D(q0[14]),
        .Q(\buffer_fu_70_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \buffer_fu_70_reg[15] 
       (.C(ap_clk),
        .CE(buffer_fu_70),
        .D(q0[15]),
        .Q(\buffer_fu_70_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \buffer_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(buffer_fu_70),
        .D(q0[1]),
        .Q(\buffer_fu_70_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \buffer_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(buffer_fu_70),
        .D(q0[2]),
        .Q(\buffer_fu_70_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \buffer_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(buffer_fu_70),
        .D(q0[3]),
        .Q(\buffer_fu_70_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \buffer_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(buffer_fu_70),
        .D(q0[4]),
        .Q(\buffer_fu_70_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \buffer_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(buffer_fu_70),
        .D(q0[5]),
        .Q(\buffer_fu_70_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \buffer_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(buffer_fu_70),
        .D(q0[6]),
        .Q(\buffer_fu_70_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \buffer_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(buffer_fu_70),
        .D(q0[7]),
        .Q(\buffer_fu_70_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \buffer_fu_70_reg[8] 
       (.C(ap_clk),
        .CE(buffer_fu_70),
        .D(q0[8]),
        .Q(\buffer_fu_70_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \buffer_fu_70_reg[9] 
       (.C(ap_clk),
        .CE(buffer_fu_70),
        .D(q0[9]),
        .Q(\buffer_fu_70_reg[15]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF7FFF0)) 
    grp_max_pooling2d_fix16_fu_363_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond5_fu_255_p2),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(grp_max_pooling2d_fix16_fu_363_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \in_h_1_reg_565[0]_i_1 
       (.I0(\in_h_reg_187_reg_n_4_[0] ),
        .I1(grp_max_pooling2d_fix16_fu_363_output_r_ce0),
        .I2(in_h_1_reg_565[0]),
        .O(\in_h_1_reg_565[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \in_h_1_reg_565[1]_i_1 
       (.I0(\in_h_reg_187_reg_n_4_[0] ),
        .I1(\in_h_reg_187_reg_n_4_[1] ),
        .I2(grp_max_pooling2d_fix16_fu_363_output_r_ce0),
        .I3(in_h_1_reg_565[1]),
        .O(\in_h_1_reg_565[1]_i_1_n_4 ));
  FDRE \in_h_1_reg_565_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_1_reg_565[0]_i_1_n_4 ),
        .Q(in_h_1_reg_565[0]),
        .R(1'b0));
  FDRE \in_h_1_reg_565_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_1_reg_565[1]_i_1_n_4 ),
        .Q(in_h_1_reg_565[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00C00000AACAAAAA)) 
    \in_h_reg_187[0]_i_1 
       (.I0(\in_h_reg_187_reg_n_4_[0] ),
        .I1(in_h_1_reg_565[0]),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(\in_w_reg_198_reg_n_4_[0] ),
        .I4(\in_w_reg_198_reg_n_4_[1] ),
        .I5(in_h_reg_1870),
        .O(\in_h_reg_187[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h00C00000AACAAAAA)) 
    \in_h_reg_187[1]_i_1 
       (.I0(\in_h_reg_187_reg_n_4_[1] ),
        .I1(in_h_1_reg_565[1]),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(\in_w_reg_198_reg_n_4_[0] ),
        .I4(\in_w_reg_198_reg_n_4_[1] ),
        .I5(in_h_reg_1870),
        .O(\in_h_reg_187[1]_i_1_n_4 ));
  FDRE \in_h_reg_187_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_reg_187[0]_i_1_n_4 ),
        .Q(\in_h_reg_187_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \in_h_reg_187_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_reg_187[1]_i_1_n_4 ),
        .Q(\in_h_reg_187_reg_n_4_[1] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \in_w_1_reg_583[0]_i_1 
       (.I0(\in_w_reg_198_reg_n_4_[0] ),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(in_w_1_reg_583[0]),
        .O(\in_w_1_reg_583[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \in_w_1_reg_583[1]_i_1 
       (.I0(\in_w_reg_198_reg_n_4_[0] ),
        .I1(\in_w_reg_198_reg_n_4_[1] ),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(in_w_1_reg_583[1]),
        .O(\in_w_1_reg_583[1]_i_1_n_4 ));
  FDRE \in_w_1_reg_583_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_1_reg_583[0]_i_1_n_4 ),
        .Q(in_w_1_reg_583[0]),
        .R(1'b0));
  FDRE \in_w_1_reg_583_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_1_reg_583[1]_i_1_n_4 ),
        .Q(in_w_1_reg_583[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000E200E2E2E2E2)) 
    \in_w_reg_198[0]_i_1 
       (.I0(\in_w_reg_198_reg_n_4_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(in_w_1_reg_583[0]),
        .I3(\in_h_reg_187_reg_n_4_[1] ),
        .I4(\in_h_reg_187_reg_n_4_[0] ),
        .I5(grp_max_pooling2d_fix16_fu_363_output_r_ce0),
        .O(\in_w_reg_198[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000E200E2E2E2E2)) 
    \in_w_reg_198[1]_i_1 
       (.I0(\in_w_reg_198_reg_n_4_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(in_w_1_reg_583[1]),
        .I3(\in_h_reg_187_reg_n_4_[1] ),
        .I4(\in_h_reg_187_reg_n_4_[0] ),
        .I5(grp_max_pooling2d_fix16_fu_363_output_r_ce0),
        .O(\in_w_reg_198[1]_i_1_n_4 ));
  FDRE \in_w_reg_198_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_reg_198[0]_i_1_n_4 ),
        .Q(\in_w_reg_198_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \in_w_reg_198_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_reg_198[1]_i_1_n_4 ),
        .Q(\in_w_reg_198_reg_n_4_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_503[3]_i_2 
       (.I0(phi_mul2_reg_153[3]),
        .I1(tmp_cast_reg_483[4]),
        .O(\next_mul3_reg_503[3]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_503[3]_i_3 
       (.I0(phi_mul2_reg_153[2]),
        .O(\next_mul3_reg_503[3]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_503[3]_i_4 
       (.I0(phi_mul2_reg_153[1]),
        .O(\next_mul3_reg_503[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_503[3]_i_5 
       (.I0(phi_mul2_reg_153[0]),
        .I1(tmp_cast_reg_483[1]),
        .O(\next_mul3_reg_503[3]_i_5_n_4 ));
  FDRE \next_mul3_reg_503_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_241_p2[0]),
        .Q(next_mul3_reg_503[0]),
        .R(1'b0));
  FDRE \next_mul3_reg_503_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_241_p2[1]),
        .Q(next_mul3_reg_503[1]),
        .R(1'b0));
  FDRE \next_mul3_reg_503_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_241_p2[2]),
        .Q(next_mul3_reg_503[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_503_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_241_p2[3]),
        .Q(next_mul3_reg_503[3]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_503_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_503_reg[3]_i_1_n_4 ,\next_mul3_reg_503_reg[3]_i_1_n_5 ,\next_mul3_reg_503_reg[3]_i_1_n_6 ,\next_mul3_reg_503_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_153[3:0]),
        .O(next_mul3_fu_241_p2[3:0]),
        .S({\next_mul3_reg_503[3]_i_2_n_4 ,\next_mul3_reg_503[3]_i_3_n_4 ,\next_mul3_reg_503[3]_i_4_n_4 ,\next_mul3_reg_503[3]_i_5_n_4 }));
  FDRE \next_mul3_reg_503_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_241_p2[4]),
        .Q(next_mul3_reg_503[4]),
        .R(1'b0));
  FDRE \next_mul3_reg_503_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_241_p2[5]),
        .Q(next_mul3_reg_503[5]),
        .R(1'b0));
  FDRE \next_mul3_reg_503_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_241_p2[6]),
        .Q(next_mul3_reg_503[6]),
        .R(1'b0));
  FDRE \next_mul3_reg_503_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_241_p2[7]),
        .Q(next_mul3_reg_503[7]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_503_reg[7]_i_1 
       (.CI(\next_mul3_reg_503_reg[3]_i_1_n_4 ),
        .CO({\NLW_next_mul3_reg_503_reg[7]_i_1_CO_UNCONNECTED [3],\next_mul3_reg_503_reg[7]_i_1_n_5 ,\next_mul3_reg_503_reg[7]_i_1_n_6 ,\next_mul3_reg_503_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul2_reg_153[6:4]}),
        .O(next_mul3_fu_241_p2[7:4]),
        .S(phi_mul2_reg_153[7:4]));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_508[1]_i_1 
       (.I0(phi_mul_reg_141[1]),
        .I1(tmp_cast_reg_483[1]),
        .O(next_mul_fu_246_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_508[4]_i_2 
       (.I0(phi_mul_reg_141[4]),
        .I1(tmp_cast_reg_483[4]),
        .O(\next_mul_reg_508[4]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_508[4]_i_3 
       (.I0(phi_mul_reg_141[3]),
        .O(\next_mul_reg_508[4]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_508[4]_i_4 
       (.I0(phi_mul_reg_141[2]),
        .O(\next_mul_reg_508[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_508[4]_i_5 
       (.I0(phi_mul_reg_141[1]),
        .I1(tmp_cast_reg_483[1]),
        .O(\next_mul_reg_508[4]_i_5_n_4 ));
  FDRE \next_mul_reg_508_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_246_p2[1]),
        .Q(next_mul_reg_508[1]),
        .R(1'b0));
  FDRE \next_mul_reg_508_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_246_p2[2]),
        .Q(next_mul_reg_508[2]),
        .R(1'b0));
  FDRE \next_mul_reg_508_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_246_p2[3]),
        .Q(next_mul_reg_508[3]),
        .R(1'b0));
  FDRE \next_mul_reg_508_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_246_p2[4]),
        .Q(next_mul_reg_508[4]),
        .R(1'b0));
  CARRY4 \next_mul_reg_508_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_508_reg[4]_i_1_n_4 ,\next_mul_reg_508_reg[4]_i_1_n_5 ,\next_mul_reg_508_reg[4]_i_1_n_6 ,\next_mul_reg_508_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_141[4:1]),
        .O({next_mul_fu_246_p2[4:2],\NLW_next_mul_reg_508_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\next_mul_reg_508[4]_i_2_n_4 ,\next_mul_reg_508[4]_i_3_n_4 ,\next_mul_reg_508[4]_i_4_n_4 ,\next_mul_reg_508[4]_i_5_n_4 }));
  FDRE \next_mul_reg_508_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_246_p2[5]),
        .Q(next_mul_reg_508[5]),
        .R(1'b0));
  FDRE \next_mul_reg_508_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_246_p2[6]),
        .Q(next_mul_reg_508[6]),
        .R(1'b0));
  FDRE \next_mul_reg_508_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_246_p2[7]),
        .Q(next_mul_reg_508[7]),
        .R(1'b0));
  FDRE \next_mul_reg_508_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_246_p2[8]),
        .Q(next_mul_reg_508[8]),
        .R(1'b0));
  CARRY4 \next_mul_reg_508_reg[8]_i_1 
       (.CI(\next_mul_reg_508_reg[4]_i_1_n_4 ),
        .CO({\NLW_next_mul_reg_508_reg[8]_i_1_CO_UNCONNECTED [3],\next_mul_reg_508_reg[8]_i_1_n_5 ,\next_mul_reg_508_reg[8]_i_1_n_6 ,\next_mul_reg_508_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_141[7:5]}),
        .O(next_mul_fu_246_p2[8:5]),
        .S(phi_mul_reg_141[8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_3_reg_516[0]_i_1 
       (.I0(\out_d_reg_130_reg_n_4_[0] ),
        .O(out_d_3_fu_260_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_3_reg_516[1]_i_1 
       (.I0(\out_d_reg_130_reg_n_4_[0] ),
        .I1(\out_d_reg_130_reg_n_4_[1] ),
        .O(out_d_3_fu_260_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_3_reg_516[2]_i_1 
       (.I0(\out_d_reg_130_reg_n_4_[0] ),
        .I1(\out_d_reg_130_reg_n_4_[1] ),
        .I2(\out_d_reg_130_reg_n_4_[2] ),
        .O(out_d_3_fu_260_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_3_reg_516[3]_i_1 
       (.I0(\out_d_reg_130_reg_n_4_[1] ),
        .I1(\out_d_reg_130_reg_n_4_[0] ),
        .I2(\out_d_reg_130_reg_n_4_[2] ),
        .I3(\out_d_reg_130_reg_n_4_[3] ),
        .O(out_d_3_fu_260_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_d_3_reg_516[4]_i_1 
       (.I0(\out_d_reg_130_reg_n_4_[2] ),
        .I1(\out_d_reg_130_reg_n_4_[0] ),
        .I2(\out_d_reg_130_reg_n_4_[1] ),
        .I3(\out_d_reg_130_reg_n_4_[3] ),
        .I4(\out_d_reg_130_reg_n_4_[4] ),
        .O(out_d_3_fu_260_p2[4]));
  FDRE \out_d_3_reg_516_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_260_p2[0]),
        .Q(out_d_3_reg_516[0]),
        .R(1'b0));
  FDRE \out_d_3_reg_516_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_260_p2[1]),
        .Q(out_d_3_reg_516[1]),
        .R(1'b0));
  FDRE \out_d_3_reg_516_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_260_p2[2]),
        .Q(out_d_3_reg_516[2]),
        .R(1'b0));
  FDRE \out_d_3_reg_516_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_260_p2[3]),
        .Q(out_d_3_reg_516[3]),
        .R(1'b0));
  FDRE \out_d_3_reg_516_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_260_p2[4]),
        .Q(out_d_3_reg_516[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \out_d_reg_130[4]_i_1 
       (.I0(grp_max_pooling2d_fix16_fu_363_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(ap_NS_fsm11_out),
        .O(out_d_reg_130));
  LUT6 #(
    .INIT(64'h1000800000000000)) 
    \out_d_reg_130[4]_i_2 
       (.I0(tmp_s_fu_285_p3[1]),
        .I1(Q[5]),
        .I2(tmp_s_fu_285_p3[3]),
        .I3(tmp_s_fu_285_p3[2]),
        .I4(tmp_s_fu_285_p3[4]),
        .I5(ap_CS_fsm_state3),
        .O(ap_NS_fsm11_out));
  FDRE \out_d_reg_130_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_516[0]),
        .Q(\out_d_reg_130_reg_n_4_[0] ),
        .R(out_d_reg_130));
  FDRE \out_d_reg_130_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_516[1]),
        .Q(\out_d_reg_130_reg_n_4_[1] ),
        .R(out_d_reg_130));
  FDRE \out_d_reg_130_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_516[2]),
        .Q(\out_d_reg_130_reg_n_4_[2] ),
        .R(out_d_reg_130));
  FDRE \out_d_reg_130_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_516[3]),
        .Q(\out_d_reg_130_reg_n_4_[3] ),
        .R(out_d_reg_130));
  FDRE \out_d_reg_130_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_3_reg_516[4]),
        .Q(\out_d_reg_130_reg_n_4_[4] ),
        .R(out_d_reg_130));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_3_reg_524[0]_i_1 
       (.I0(tmp_s_fu_285_p3[1]),
        .O(out_h_3_fu_275_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_3_reg_524[1]_i_1 
       (.I0(tmp_s_fu_285_p3[1]),
        .I1(tmp_s_fu_285_p3[2]),
        .O(out_h_3_fu_275_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_3_reg_524[2]_i_1 
       (.I0(tmp_s_fu_285_p3[1]),
        .I1(tmp_s_fu_285_p3[2]),
        .I2(tmp_s_fu_285_p3[3]),
        .O(out_h_3_fu_275_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_3_reg_524[3]_i_1 
       (.I0(tmp_s_fu_285_p3[2]),
        .I1(tmp_s_fu_285_p3[1]),
        .I2(tmp_s_fu_285_p3[3]),
        .I3(tmp_s_fu_285_p3[4]),
        .O(out_h_3_fu_275_p2[3]));
  FDRE \out_h_3_reg_524_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_275_p2[0]),
        .Q(out_h_3_reg_524[0]),
        .R(1'b0));
  FDRE \out_h_3_reg_524_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_275_p2[1]),
        .Q(out_h_3_reg_524[1]),
        .R(1'b0));
  FDRE \out_h_3_reg_524_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_275_p2[2]),
        .Q(out_h_3_reg_524[2]),
        .R(1'b0));
  FDRE \out_h_3_reg_524_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_275_p2[3]),
        .Q(out_h_3_reg_524[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_h_reg_165[3]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond5_fu_255_p2),
        .O(out_h_reg_1650));
  LUT6 #(
    .INIT(64'h1000800000000000)) 
    \out_h_reg_165[3]_i_2 
       (.I0(tmp_53_fu_331_p3[1]),
        .I1(Q[5]),
        .I2(tmp_53_fu_331_p3[3]),
        .I3(tmp_53_fu_331_p3[2]),
        .I4(tmp_53_fu_331_p3[4]),
        .I5(ap_CS_fsm_state4),
        .O(ap_NS_fsm10_out));
  FDRE \out_h_reg_165_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_524[0]),
        .Q(tmp_s_fu_285_p3[1]),
        .R(out_h_reg_1650));
  FDRE \out_h_reg_165_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_524[1]),
        .Q(tmp_s_fu_285_p3[2]),
        .R(out_h_reg_1650));
  FDRE \out_h_reg_165_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_524[2]),
        .Q(tmp_s_fu_285_p3[3]),
        .R(out_h_reg_1650));
  FDRE \out_h_reg_165_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_3_reg_524[3]),
        .Q(tmp_s_fu_285_p3[4]),
        .R(out_h_reg_1650));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_3_reg_542[0]_i_1 
       (.I0(tmp_53_fu_331_p3[1]),
        .O(out_w_3_fu_321_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_3_reg_542[1]_i_1 
       (.I0(tmp_53_fu_331_p3[1]),
        .I1(tmp_53_fu_331_p3[2]),
        .O(out_w_3_fu_321_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_3_reg_542[2]_i_1 
       (.I0(tmp_53_fu_331_p3[1]),
        .I1(tmp_53_fu_331_p3[2]),
        .I2(tmp_53_fu_331_p3[3]),
        .O(out_w_3_fu_321_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_3_reg_542[3]_i_1 
       (.I0(tmp_53_fu_331_p3[2]),
        .I1(tmp_53_fu_331_p3[1]),
        .I2(tmp_53_fu_331_p3[3]),
        .I3(tmp_53_fu_331_p3[4]),
        .O(out_w_3_fu_321_p2[3]));
  FDRE \out_w_3_reg_542_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_w_3_fu_321_p2[0]),
        .Q(out_w_3_reg_542[0]),
        .R(1'b0));
  FDRE \out_w_3_reg_542_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_w_3_fu_321_p2[1]),
        .Q(out_w_3_reg_542[1]),
        .R(1'b0));
  FDRE \out_w_3_reg_542_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_w_3_fu_321_p2[2]),
        .Q(out_w_3_reg_542[2]),
        .R(1'b0));
  FDRE \out_w_3_reg_542_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_w_3_fu_321_p2[3]),
        .Q(out_w_3_reg_542[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \out_w_reg_176[3]_i_1 
       (.I0(grp_max_pooling2d_fix16_fu_363_output_r_ce0),
        .I1(\in_h_reg_187_reg_n_4_[0] ),
        .I2(\in_h_reg_187_reg_n_4_[1] ),
        .O(E));
  FDRE \out_w_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_3_reg_542[0]),
        .Q(tmp_53_fu_331_p3[1]),
        .R(out_w_reg_1760));
  FDRE \out_w_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_3_reg_542[1]),
        .Q(tmp_53_fu_331_p3[2]),
        .R(out_w_reg_1760));
  FDRE \out_w_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_3_reg_542[2]),
        .Q(tmp_53_fu_331_p3[3]),
        .R(out_w_reg_1760));
  FDRE \out_w_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_3_reg_542[3]),
        .Q(tmp_53_fu_331_p3[4]),
        .R(out_w_reg_1760));
  FDRE \phi_mul2_reg_153_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_503[0]),
        .Q(phi_mul2_reg_153[0]),
        .R(out_d_reg_130));
  FDRE \phi_mul2_reg_153_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_503[1]),
        .Q(phi_mul2_reg_153[1]),
        .R(out_d_reg_130));
  FDRE \phi_mul2_reg_153_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_503[2]),
        .Q(phi_mul2_reg_153[2]),
        .R(out_d_reg_130));
  FDRE \phi_mul2_reg_153_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_503[3]),
        .Q(phi_mul2_reg_153[3]),
        .R(out_d_reg_130));
  FDRE \phi_mul2_reg_153_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_503[4]),
        .Q(phi_mul2_reg_153[4]),
        .R(out_d_reg_130));
  FDRE \phi_mul2_reg_153_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_503[5]),
        .Q(phi_mul2_reg_153[5]),
        .R(out_d_reg_130));
  FDRE \phi_mul2_reg_153_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_503[6]),
        .Q(phi_mul2_reg_153[6]),
        .R(out_d_reg_130));
  FDRE \phi_mul2_reg_153_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul3_reg_503[7]),
        .Q(phi_mul2_reg_153[7]),
        .R(out_d_reg_130));
  FDRE \phi_mul_reg_141_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_508[1]),
        .Q(phi_mul_reg_141[1]),
        .R(out_d_reg_130));
  FDRE \phi_mul_reg_141_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_508[2]),
        .Q(phi_mul_reg_141[2]),
        .R(out_d_reg_130));
  FDRE \phi_mul_reg_141_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_508[3]),
        .Q(phi_mul_reg_141[3]),
        .R(out_d_reg_130));
  FDRE \phi_mul_reg_141_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_508[4]),
        .Q(phi_mul_reg_141[4]),
        .R(out_d_reg_130));
  FDRE \phi_mul_reg_141_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_508[5]),
        .Q(phi_mul_reg_141[5]),
        .R(out_d_reg_130));
  FDRE \phi_mul_reg_141_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_508[6]),
        .Q(phi_mul_reg_141[6]),
        .R(out_d_reg_130));
  FDRE \phi_mul_reg_141_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_508[7]),
        .Q(phi_mul_reg_141[7]),
        .R(out_d_reg_130));
  FDRE \phi_mul_reg_141_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_508[8]),
        .Q(phi_mul_reg_141[8]),
        .R(out_d_reg_130));
  CARRY4 ram_reg_0_i_104
       (.CI(ram_reg_0_i_111_n_4),
        .CO({NLW_ram_reg_0_i_104_CO_UNCONNECTED[3:1],ram_reg_0_i_104_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_104_O_UNCONNECTED[3:2],grp_max_pooling2d_fix16_fu_363_input_r_address0[13:12]}),
        .S({1'b0,1'b0,tmp1_reg_570_reg_n_96,tmp1_reg_570_reg_n_97}));
  CARRY4 ram_reg_0_i_111
       (.CI(ram_reg_0_i_124_n_4),
        .CO({ram_reg_0_i_111_n_4,ram_reg_0_i_111_n_5,ram_reg_0_i_111_n_6,ram_reg_0_i_111_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_max_pooling2d_fix16_fu_363_input_r_address0[11:8]),
        .S({tmp1_reg_570_reg_n_98,tmp1_reg_570_reg_n_99,tmp1_reg_570_reg_n_100,tmp1_reg_570_reg_n_101}));
  CARRY4 ram_reg_0_i_124
       (.CI(ram_reg_0_i_135_n_4),
        .CO({ram_reg_0_i_124_n_4,ram_reg_0_i_124_n_5,ram_reg_0_i_124_n_6,ram_reg_0_i_124_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp1_reg_570_reg_n_104,ram_reg_0_i_193_n_4}),
        .O(grp_max_pooling2d_fix16_fu_363_input_r_address0[7:4]),
        .S({tmp1_reg_570_reg_n_102,tmp1_reg_570_reg_n_103,ram_reg_0_i_194_n_4,ram_reg_0_i_195_n_4}));
  CARRY4 ram_reg_0_i_135
       (.CI(1'b0),
        .CO({ram_reg_0_i_135_n_4,ram_reg_0_i_135_n_5,ram_reg_0_i_135_n_6,ram_reg_0_i_135_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_224_n_4,ram_reg_0_i_225_n_4,ram_reg_0_i_226_n_4,1'b0}),
        .O(grp_max_pooling2d_fix16_fu_363_input_r_address0[3:0]),
        .S({ram_reg_0_i_227_n_4,ram_reg_0_i_228_n_4,ram_reg_0_i_229_n_4,ram_reg_0_i_230_n_4}));
  LUT6 #(
    .INIT(64'h00000000FFFFD0FF)) 
    ram_reg_0_i_19
       (.I0(grp_max_pooling2d_fix16_fu_363_output_r_ce0),
        .I1(ram_reg_0_7),
        .I2(ram_reg_0_8),
        .I3(ram_reg_0),
        .I4(ram_reg_0_9),
        .I5(ram_reg_0_10),
        .O(ram_reg_0_i_19_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_193
       (.I0(tmp_81_cast_reg_552[3]),
        .I1(tmp1_reg_570_reg_n_106),
        .O(ram_reg_0_i_193_n_4));
  LUT3 #(
    .INIT(8'h78)) 
    ram_reg_0_i_194
       (.I0(tmp1_reg_570_reg_n_105),
        .I1(tmp_81_cast_reg_552[4]),
        .I2(tmp1_reg_570_reg_n_104),
        .O(ram_reg_0_i_194_n_4));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_195
       (.I0(tmp1_reg_570_reg_n_106),
        .I1(tmp_81_cast_reg_552[3]),
        .I2(tmp_81_cast_reg_552[4]),
        .I3(tmp1_reg_570_reg_n_105),
        .O(ram_reg_0_i_195_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00D1D1)) 
    ram_reg_0_i_1__0
       (.I0(ram_reg_0_i_19_n_4),
        .I1(Q[7]),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_5),
        .I4(Q[0]),
        .I5(ram_reg_0_6),
        .O(\ap_CS_fsm_reg[38] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_224
       (.I0(tmp_81_cast_reg_552[2]),
        .I1(tmp1_reg_570_reg_n_107),
        .O(ram_reg_0_i_224_n_4));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_225
       (.I0(\in_w_reg_198_reg_n_4_[1] ),
        .I1(tmp_81_cast_reg_552[1]),
        .I2(tmp1_reg_570_reg_n_108),
        .O(ram_reg_0_i_225_n_4));
  (* HLUTNM = "lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_226
       (.I0(\in_w_reg_198_reg_n_4_[0] ),
        .I1(tmp1_reg_570_reg_n_109),
        .O(ram_reg_0_i_226_n_4));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_227
       (.I0(tmp1_reg_570_reg_n_107),
        .I1(tmp_81_cast_reg_552[2]),
        .I2(tmp_81_cast_reg_552[3]),
        .I3(tmp1_reg_570_reg_n_106),
        .O(ram_reg_0_i_227_n_4));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    ram_reg_0_i_228
       (.I0(tmp1_reg_570_reg_n_108),
        .I1(tmp_81_cast_reg_552[1]),
        .I2(\in_w_reg_198_reg_n_4_[1] ),
        .I3(tmp_81_cast_reg_552[2]),
        .I4(tmp1_reg_570_reg_n_107),
        .O(ram_reg_0_i_228_n_4));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_229
       (.I0(ram_reg_0_i_226_n_4),
        .I1(tmp_81_cast_reg_552[1]),
        .I2(\in_w_reg_198_reg_n_4_[1] ),
        .I3(tmp1_reg_570_reg_n_108),
        .O(ram_reg_0_i_229_n_4));
  (* HLUTNM = "lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_230
       (.I0(\in_w_reg_198_reg_n_4_[0] ),
        .I1(tmp1_reg_570_reg_n_109),
        .O(ram_reg_0_i_230_n_4));
  LUT6 #(
    .INIT(64'h00F00FFF01F101F1)) 
    ram_reg_0_i_29
       (.I0(grp_max_pooling2d_fix16_fu_363_output_r_address0[11]),
        .I1(ram_reg_0_11),
        .I2(Q[3]),
        .I3(ram_reg_0_12),
        .I4(input_r_address0[10]),
        .I5(Q[6]),
        .O(ram_reg_0_i_29_n_4));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_37
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(input_r_address0[9]),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(grp_max_pooling2d_fix16_fu_363_output_r_address0[10]),
        .O(\ap_CS_fsm_reg[16]_8 ));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_42
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(input_r_address0[8]),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(grp_max_pooling2d_fix16_fu_363_output_r_address0[9]),
        .O(\ap_CS_fsm_reg[16]_7 ));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_47
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(input_r_address0[7]),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(grp_max_pooling2d_fix16_fu_363_output_r_address0[8]),
        .O(\ap_CS_fsm_reg[16]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF040000)) 
    ram_reg_0_i_4__0
       (.I0(ram_reg_0_i_29_n_4),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(ADDRARDADDR));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_52
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(input_r_address0[6]),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(grp_max_pooling2d_fix16_fu_363_output_r_address0[7]),
        .O(\ap_CS_fsm_reg[16]_5 ));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_57
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(input_r_address0[5]),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(grp_max_pooling2d_fix16_fu_363_output_r_address0[6]),
        .O(\ap_CS_fsm_reg[16]_4 ));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_62
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(input_r_address0[4]),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(grp_max_pooling2d_fix16_fu_363_output_r_address0[5]),
        .O(\ap_CS_fsm_reg[16]_3 ));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_67
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(input_r_address0[3]),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(grp_max_pooling2d_fix16_fu_363_output_r_address0[4]),
        .O(\ap_CS_fsm_reg[16]_2 ));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_72__0
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(input_r_address0[2]),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(grp_max_pooling2d_fix16_fu_363_output_r_address0[3]),
        .O(\ap_CS_fsm_reg[16]_1 ));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_77__0
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(input_r_address0[1]),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(grp_max_pooling2d_fix16_fu_363_output_r_address0[2]),
        .O(\ap_CS_fsm_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_87
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(input_r_address0[0]),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(grp_max_pooling2d_fix16_fu_363_output_r_address0[0]),
        .O(\ap_CS_fsm_reg[16] ));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp1_reg_570_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp1_reg_570_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_363_output_depth,1'b1,1'b1,Q[5],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp1_reg_570_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp1_reg_570_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp1_reg_570_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm12_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(in_w_reg_1980),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp1_reg_570_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp1_reg_570_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp1_reg_570_reg_P_UNCONNECTED[47:14],tmp1_reg_570_reg_n_96,tmp1_reg_570_reg_n_97,tmp1_reg_570_reg_n_98,tmp1_reg_570_reg_n_99,tmp1_reg_570_reg_n_100,tmp1_reg_570_reg_n_101,tmp1_reg_570_reg_n_102,tmp1_reg_570_reg_n_103,tmp1_reg_570_reg_n_104,tmp1_reg_570_reg_n_105,tmp1_reg_570_reg_n_106,tmp1_reg_570_reg_n_107,tmp1_reg_570_reg_n_108,tmp1_reg_570_reg_n_109}),
        .PATTERNBDETECT(NLW_tmp1_reg_570_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp1_reg_570_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp1_reg_570_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp1_reg_570_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp1_reg_570_reg_i_1
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(grp_max_pooling2d_fix16_fu_363_ap_start_reg),
        .O(ap_NS_fsm12_out));
  LUT2 #(
    .INIT(4'h8)) 
    tmp1_reg_570_reg_i_10
       (.I0(tmp_78_cast_reg_529[2]),
        .I1(phi_mul_reg_141[2]),
        .O(tmp1_reg_570_reg_i_10_n_4));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp1_reg_570_reg_i_11
       (.I0(\in_h_reg_187_reg_n_4_[1] ),
        .I1(tmp_78_cast_reg_529[1]),
        .I2(phi_mul_reg_141[1]),
        .O(tmp1_reg_570_reg_i_11_n_4));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp1_reg_570_reg_i_12
       (.I0(phi_mul_reg_141[2]),
        .I1(tmp_78_cast_reg_529[2]),
        .I2(tmp_78_cast_reg_529[3]),
        .I3(phi_mul_reg_141[3]),
        .O(tmp1_reg_570_reg_i_12_n_4));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    tmp1_reg_570_reg_i_13
       (.I0(phi_mul_reg_141[1]),
        .I1(tmp_78_cast_reg_529[1]),
        .I2(\in_h_reg_187_reg_n_4_[1] ),
        .I3(tmp_78_cast_reg_529[2]),
        .I4(phi_mul_reg_141[2]),
        .O(tmp1_reg_570_reg_i_13_n_4));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp1_reg_570_reg_i_14
       (.I0(1'b0),
        .I1(tmp_78_cast_reg_529[1]),
        .I2(\in_h_reg_187_reg_n_4_[1] ),
        .I3(phi_mul_reg_141[1]),
        .O(tmp1_reg_570_reg_i_14_n_4));
  LUT1 #(
    .INIT(2'h2)) 
    tmp1_reg_570_reg_i_15
       (.I0(\in_h_reg_187_reg_n_4_[0] ),
        .O(tmp1_reg_570_reg_i_15_n_4));
  LUT3 #(
    .INIT(8'h8A)) 
    tmp1_reg_570_reg_i_2
       (.I0(grp_max_pooling2d_fix16_fu_363_output_r_ce0),
        .I1(\in_h_reg_187_reg_n_4_[0] ),
        .I2(\in_h_reg_187_reg_n_4_[1] ),
        .O(in_w_reg_1980));
  LUT1 #(
    .INIT(2'h1)) 
    tmp1_reg_570_reg_i_3
       (.I0(Q[5]),
        .O(grp_max_pooling2d_fix16_fu_363_output_depth));
  CARRY4 tmp1_reg_570_reg_i_4
       (.CI(tmp1_reg_570_reg_i_5_n_4),
        .CO(NLW_tmp1_reg_570_reg_i_4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp1_reg_570_reg_i_4_O_UNCONNECTED[3:1],A[8]}),
        .S({1'b0,1'b0,1'b0,phi_mul_reg_141[8]}));
  CARRY4 tmp1_reg_570_reg_i_5
       (.CI(tmp1_reg_570_reg_i_6_n_4),
        .CO({tmp1_reg_570_reg_i_5_n_4,tmp1_reg_570_reg_i_5_n_5,tmp1_reg_570_reg_i_5_n_6,tmp1_reg_570_reg_i_5_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_141[5],tmp1_reg_570_reg_i_7_n_4}),
        .O(A[7:4]),
        .S({phi_mul_reg_141[7:6],tmp1_reg_570_reg_i_8_n_4,tmp1_reg_570_reg_i_9_n_4}));
  CARRY4 tmp1_reg_570_reg_i_6
       (.CI(1'b0),
        .CO({tmp1_reg_570_reg_i_6_n_4,tmp1_reg_570_reg_i_6_n_5,tmp1_reg_570_reg_i_6_n_6,tmp1_reg_570_reg_i_6_n_7}),
        .CYINIT(1'b0),
        .DI({tmp1_reg_570_reg_i_10_n_4,tmp1_reg_570_reg_i_11_n_4,1'b0,1'b0}),
        .O(A[3:0]),
        .S({tmp1_reg_570_reg_i_12_n_4,tmp1_reg_570_reg_i_13_n_4,tmp1_reg_570_reg_i_14_n_4,tmp1_reg_570_reg_i_15_n_4}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp1_reg_570_reg_i_7
       (.I0(tmp_78_cast_reg_529[3]),
        .I1(phi_mul_reg_141[3]),
        .O(tmp1_reg_570_reg_i_7_n_4));
  LUT3 #(
    .INIT(8'h78)) 
    tmp1_reg_570_reg_i_8
       (.I0(phi_mul_reg_141[4]),
        .I1(tmp_78_cast_reg_529[4]),
        .I2(phi_mul_reg_141[5]),
        .O(tmp1_reg_570_reg_i_8_n_4));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp1_reg_570_reg_i_9
       (.I0(phi_mul_reg_141[3]),
        .I1(tmp_78_cast_reg_529[3]),
        .I2(tmp_78_cast_reg_529[4]),
        .I3(phi_mul_reg_141[4]),
        .O(tmp1_reg_570_reg_i_9_n_4));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_52_reg_557[0]_i_1 
       (.I0(\in_h_reg_187_reg_n_4_[0] ),
        .I1(grp_max_pooling2d_fix16_fu_363_output_r_ce0),
        .I2(tmp_52_reg_557),
        .O(\tmp_52_reg_557[0]_i_1_n_4 ));
  FDRE \tmp_52_reg_557_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_52_reg_557[0]_i_1_n_4 ),
        .Q(tmp_52_reg_557),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_54_fu_383_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_54_fu_383_p2_i_2_n_8,tmp_54_fu_383_p2_i_2_n_9,tmp_54_fu_383_p2_i_2_n_10,tmp_54_fu_383_p2_i_2_n_11,tmp_54_fu_383_p2_i_3_n_8,tmp_54_fu_383_p2_i_3_n_9,tmp_54_fu_383_p2_i_3_n_10,tmp_54_fu_383_p2_i_3_n_11}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_54_fu_383_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_363_output_depth,1'b1,1'b1,Q[5]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_54_fu_383_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_53_fu_331_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_54_fu_383_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_54_fu_383_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm12_out),
        .CEC(in_h_reg_1870),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(out_w_reg_1760),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_54_fu_383_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_54_fu_383_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_54_fu_383_p2_P_UNCONNECTED[47:12],grp_max_pooling2d_fix16_fu_363_output_r_address0[11:2],P,grp_max_pooling2d_fix16_fu_363_output_r_address0[0]}),
        .PATTERNBDETECT(NLW_tmp_54_fu_383_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_54_fu_383_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_54_fu_383_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_54_fu_383_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hA8AAAAAA2AAAAAAA)) 
    tmp_54_fu_383_p2_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_53_fu_331_p3[1]),
        .I2(Q[5]),
        .I3(tmp_53_fu_331_p3[3]),
        .I4(tmp_53_fu_331_p3[2]),
        .I5(tmp_53_fu_331_p3[4]),
        .O(in_h_reg_1870));
  CARRY4 tmp_54_fu_383_p2_i_2
       (.CI(tmp_54_fu_383_p2_i_3_n_4),
        .CO({NLW_tmp_54_fu_383_p2_i_2_CO_UNCONNECTED[3],tmp_54_fu_383_p2_i_2_n_5,tmp_54_fu_383_p2_i_2_n_6,tmp_54_fu_383_p2_i_2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_54_fu_383_p2_i_2_n_8,tmp_54_fu_383_p2_i_2_n_9,tmp_54_fu_383_p2_i_2_n_10,tmp_54_fu_383_p2_i_2_n_11}),
        .S(phi_mul2_reg_153[7:4]));
  CARRY4 tmp_54_fu_383_p2_i_3
       (.CI(1'b0),
        .CO({tmp_54_fu_383_p2_i_3_n_4,tmp_54_fu_383_p2_i_3_n_5,tmp_54_fu_383_p2_i_3_n_6,tmp_54_fu_383_p2_i_3_n_7}),
        .CYINIT(1'b0),
        .DI(tmp_s_fu_285_p3),
        .O({tmp_54_fu_383_p2_i_3_n_8,tmp_54_fu_383_p2_i_3_n_9,tmp_54_fu_383_p2_i_3_n_10,tmp_54_fu_383_p2_i_3_n_11}),
        .S({tmp_54_fu_383_p2_i_4_n_4,tmp_54_fu_383_p2_i_5_n_4,tmp_54_fu_383_p2_i_6_n_4,tmp_54_fu_383_p2_i_7_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_54_fu_383_p2_i_4
       (.I0(tmp_s_fu_285_p3[4]),
        .I1(phi_mul2_reg_153[3]),
        .O(tmp_54_fu_383_p2_i_4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_54_fu_383_p2_i_5
       (.I0(tmp_s_fu_285_p3[3]),
        .I1(phi_mul2_reg_153[2]),
        .O(tmp_54_fu_383_p2_i_5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_54_fu_383_p2_i_6
       (.I0(tmp_s_fu_285_p3[2]),
        .I1(phi_mul2_reg_153[1]),
        .O(tmp_54_fu_383_p2_i_6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_54_fu_383_p2_i_7
       (.I0(tmp_s_fu_285_p3[1]),
        .I1(phi_mul2_reg_153[0]),
        .O(tmp_54_fu_383_p2_i_7_n_4));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_56_reg_575[0]_i_1 
       (.I0(\in_w_reg_198_reg_n_4_[0] ),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(tmp_56_reg_575),
        .O(\tmp_56_reg_575[0]_i_1_n_4 ));
  FDRE \tmp_56_reg_575_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_56_reg_575[0]_i_1_n_4 ),
        .Q(tmp_56_reg_575),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8AAAAAA2AAAAAAA)) 
    \tmp_78_cast_reg_529[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_s_fu_285_p3[1]),
        .I2(Q[5]),
        .I3(tmp_s_fu_285_p3[3]),
        .I4(tmp_s_fu_285_p3[2]),
        .I5(tmp_s_fu_285_p3[4]),
        .O(out_w_reg_1760));
  FDRE \tmp_78_cast_reg_529_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_1760),
        .D(tmp_s_fu_285_p3[1]),
        .Q(tmp_78_cast_reg_529[1]),
        .R(1'b0));
  FDRE \tmp_78_cast_reg_529_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_1760),
        .D(tmp_s_fu_285_p3[2]),
        .Q(tmp_78_cast_reg_529[2]),
        .R(1'b0));
  FDRE \tmp_78_cast_reg_529_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_1760),
        .D(tmp_s_fu_285_p3[3]),
        .Q(tmp_78_cast_reg_529[3]),
        .R(1'b0));
  FDRE \tmp_78_cast_reg_529_reg[4] 
       (.C(ap_clk),
        .CE(out_w_reg_1760),
        .D(tmp_s_fu_285_p3[4]),
        .Q(tmp_78_cast_reg_529[4]),
        .R(1'b0));
  FDRE \tmp_81_cast_reg_552_reg[1] 
       (.C(ap_clk),
        .CE(in_h_reg_1870),
        .D(tmp_53_fu_331_p3[1]),
        .Q(tmp_81_cast_reg_552[1]),
        .R(1'b0));
  FDRE \tmp_81_cast_reg_552_reg[2] 
       (.C(ap_clk),
        .CE(in_h_reg_1870),
        .D(tmp_53_fu_331_p3[2]),
        .Q(tmp_81_cast_reg_552[2]),
        .R(1'b0));
  FDRE \tmp_81_cast_reg_552_reg[3] 
       (.C(ap_clk),
        .CE(in_h_reg_1870),
        .D(tmp_53_fu_331_p3[3]),
        .Q(tmp_81_cast_reg_552[3]),
        .R(1'b0));
  FDRE \tmp_81_cast_reg_552_reg[4] 
       (.C(ap_clk),
        .CE(in_h_reg_1870),
        .D(tmp_53_fu_331_p3[4]),
        .Q(tmp_81_cast_reg_552[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_cast_reg_483[1]_i_1 
       (.I0(Q[5]),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_max_pooling2d_fix16_fu_363_ap_start_reg),
        .I3(tmp_cast_reg_483[1]),
        .O(\tmp_cast_reg_483[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \tmp_cast_reg_483[4]_i_1 
       (.I0(Q[5]),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_max_pooling2d_fix16_fu_363_ap_start_reg),
        .I3(tmp_cast_reg_483[4]),
        .O(\tmp_cast_reg_483[4]_i_1_n_4 ));
  FDRE \tmp_cast_reg_483_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_cast_reg_483[1]_i_1_n_4 ),
        .Q(tmp_cast_reg_483[1]),
        .R(1'b0));
  FDRE \tmp_cast_reg_483_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_cast_reg_483[4]_i_1_n_4 ),
        .Q(tmp_cast_reg_483[4]),
        .R(1'b0));
endmodule

(* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "45'b000000000000000000000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "45'b000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "45'b000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "45'b000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_state13 = "45'b000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "45'b000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "45'b000000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "45'b000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "45'b000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "45'b000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "45'b000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "45'b000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "45'b000000000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "45'b000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "45'b000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "45'b000000000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "45'b000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "45'b000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "45'b000000000000000000010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "45'b000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "45'b000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "45'b000000000000000010000000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "45'b000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "45'b000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "45'b000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state32 = "45'b000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "45'b000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "45'b000000000001000000000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "45'b000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "45'b000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "45'b000000001000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "45'b000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "45'b000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "45'b000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_state40 = "45'b000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "45'b000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "45'b000100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state43 = "45'b001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "45'b010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "45'b100000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state5 = "45'b000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state6 = "45'b000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state7 = "45'b000000000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_state8 = "45'b000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "45'b000000000000000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network
   (ap_clk,
    ap_rst_n,
    input_data_TDATA,
    input_data_TVALID,
    input_data_TREADY,
    input_data_TKEEP,
    input_data_TSTRB,
    input_data_TUSER,
    input_data_TLAST,
    input_data_TID,
    input_data_TDEST,
    output_data_TDATA,
    output_data_TVALID,
    output_data_TREADY,
    output_data_TKEEP,
    output_data_TSTRB,
    output_data_TUSER,
    output_data_TLAST,
    output_data_TID,
    output_data_TDEST,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [15:0]input_data_TDATA;
  input input_data_TVALID;
  output input_data_TREADY;
  input [1:0]input_data_TKEEP;
  input [1:0]input_data_TSTRB;
  input [0:0]input_data_TUSER;
  input [0:0]input_data_TLAST;
  input [0:0]input_data_TID;
  input [0:0]input_data_TDEST;
  output [15:0]output_data_TDATA;
  output output_data_TVALID;
  input output_data_TREADY;
  output [1:0]output_data_TKEEP;
  output [1:0]output_data_TSTRB;
  output [0:0]output_data_TUSER;
  output [0:0]output_data_TLAST;
  output [0:0]output_data_TID;
  output [0:0]output_data_TDEST;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire MemBank_A_U_n_10;
  wire MemBank_A_U_n_11;
  wire MemBank_A_U_n_12;
  wire MemBank_A_U_n_14;
  wire MemBank_A_U_n_15;
  wire MemBank_A_U_n_16;
  wire MemBank_A_U_n_17;
  wire MemBank_A_U_n_18;
  wire MemBank_A_U_n_19;
  wire MemBank_A_U_n_20;
  wire MemBank_A_U_n_21;
  wire MemBank_A_U_n_22;
  wire MemBank_A_U_n_23;
  wire MemBank_A_U_n_24;
  wire MemBank_A_U_n_25;
  wire MemBank_A_U_n_26;
  wire MemBank_A_U_n_27;
  wire MemBank_A_U_n_28;
  wire MemBank_A_U_n_29;
  wire MemBank_A_U_n_30;
  wire MemBank_A_U_n_31;
  wire MemBank_A_U_n_32;
  wire MemBank_A_U_n_4;
  wire MemBank_A_U_n_5;
  wire MemBank_A_U_n_6;
  wire MemBank_A_U_n_7;
  wire MemBank_A_U_n_8;
  wire MemBank_A_U_n_9;
  wire [15:0]MemBank_A_q0;
  wire MemBank_B_U_n_21;
  wire MemBank_B_U_n_22;
  wire MemBank_B_U_n_23;
  wire MemBank_B_U_n_24;
  wire MemBank_B_U_n_25;
  wire MemBank_B_U_n_26;
  wire MemBank_B_U_n_27;
  wire MemBank_B_U_n_28;
  wire MemBank_B_U_n_29;
  wire MemBank_B_U_n_30;
  wire MemBank_B_U_n_31;
  wire MemBank_B_U_n_32;
  wire MemBank_B_U_n_33;
  wire MemBank_B_U_n_34;
  wire MemBank_B_U_n_35;
  wire MemBank_B_U_n_36;
  wire MemBank_B_U_n_37;
  wire MemBank_B_U_n_38;
  wire MemBank_B_U_n_39;
  wire MemBank_B_U_n_40;
  wire MemBank_B_U_n_41;
  wire MemBank_B_U_n_42;
  wire MemBank_B_U_n_43;
  wire MemBank_B_U_n_44;
  wire MemBank_B_U_n_45;
  wire MemBank_B_U_n_46;
  wire MemBank_B_U_n_47;
  wire MemBank_B_U_n_48;
  wire MemBank_B_U_n_49;
  wire MemBank_B_U_n_50;
  wire MemBank_B_U_n_51;
  wire MemBank_B_U_n_52;
  wire MemBank_B_U_n_53;
  wire MemBank_B_U_n_54;
  wire [15:0]MemBank_B_d0;
  wire [15:0]MemBank_B_q0;
  wire [15:0]MemBank_Out_q0;
  wire SeparableConv2D_1_w_1_ce0;
  wire [15:0]SeparableConv2D_1_w_1_q0;
  wire SeparableConv2D_2_w_1_ce0;
  wire [15:0]SeparableConv2D_2_w_1_q0;
  wire SeparableConv2D_3_w_1_ce0;
  wire SeparableConv2D_4_w_1_ce0;
  wire \ap_CS_fsm[2]_i_2__2_n_4 ;
  wire \ap_CS_fsm[40]_i_2_n_4 ;
  wire \ap_CS_fsm[44]_i_2_n_4 ;
  wire \ap_CS_fsm[44]_i_3_n_4 ;
  wire \ap_CS_fsm[44]_i_4_n_4 ;
  wire \ap_CS_fsm[44]_i_5_n_4 ;
  wire \ap_CS_fsm[44]_i_6_n_4 ;
  wire \ap_CS_fsm[44]_i_7_n_4 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire \ap_CS_fsm_reg_n_4_[11] ;
  wire \ap_CS_fsm_reg_n_4_[14] ;
  wire \ap_CS_fsm_reg_n_4_[15] ;
  wire \ap_CS_fsm_reg_n_4_[17] ;
  wire \ap_CS_fsm_reg_n_4_[19] ;
  wire \ap_CS_fsm_reg_n_4_[22] ;
  wire \ap_CS_fsm_reg_n_4_[23] ;
  wire \ap_CS_fsm_reg_n_4_[25] ;
  wire \ap_CS_fsm_reg_n_4_[27] ;
  wire \ap_CS_fsm_reg_n_4_[30] ;
  wire \ap_CS_fsm_reg_n_4_[31] ;
  wire \ap_CS_fsm_reg_n_4_[33] ;
  wire \ap_CS_fsm_reg_n_4_[35] ;
  wire \ap_CS_fsm_reg_n_4_[38] ;
  wire \ap_CS_fsm_reg_n_4_[39] ;
  wire \ap_CS_fsm_reg_n_4_[42] ;
  wire \ap_CS_fsm_reg_n_4_[43] ;
  wire \ap_CS_fsm_reg_n_4_[44] ;
  wire \ap_CS_fsm_reg_n_4_[7] ;
  wire \ap_CS_fsm_reg_n_4_[9] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state7_0;
  wire ap_CS_fsm_state9;
  wire [44:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:1]buffer1_reg_109_reg;
  wire [15:0]buffer1_reg_142_reg;
  wire [15:0]buffer1_reg_158_reg;
  wire clear;
  wire grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg;
  wire grp_depthwise_conv2d_fix_1_fu_339_input_r_ce0;
  wire [6:0]grp_depthwise_conv2d_fix_1_fu_339_kernel_0_address0;
  wire [15:0]grp_depthwise_conv2d_fix_1_fu_339_kernel_0_q0;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_10;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_11;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_12;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_13;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_14;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_15;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_16;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_17;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_18;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_19;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_20;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_21;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_25;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_26;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_27;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_28;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_29;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_30;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_31;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_32;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_33;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_34;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_35;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_4;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_40;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_41;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_42;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_43;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_44;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_45;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_46;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_5;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_6;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_7;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_8;
  wire grp_depthwise_conv2d_fix_1_fu_339_n_9;
  wire grp_depthwise_conv2d_fix_1_fu_339_output_r_ce0;
  wire [15:5]grp_depthwise_conv2d_fix_1_fu_339_output_r_d0;
  wire grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg;
  wire [13:0]grp_depthwise_conv2d_fix_2_fu_315_input_r_address0;
  wire grp_depthwise_conv2d_fix_2_fu_315_input_r_ce0;
  wire [7:0]grp_depthwise_conv2d_fix_2_fu_315_kernel_0_address0;
  wire [15:0]grp_depthwise_conv2d_fix_2_fu_315_kernel_0_q0;
  wire grp_depthwise_conv2d_fix_2_fu_315_n_12;
  wire grp_depthwise_conv2d_fix_2_fu_315_n_13;
  wire grp_depthwise_conv2d_fix_2_fu_315_n_25;
  wire grp_depthwise_conv2d_fix_2_fu_315_n_26;
  wire grp_depthwise_conv2d_fix_2_fu_315_n_39;
  wire grp_depthwise_conv2d_fix_2_fu_315_n_4;
  wire grp_depthwise_conv2d_fix_2_fu_315_n_5;
  wire grp_depthwise_conv2d_fix_2_fu_315_n_53;
  wire grp_depthwise_conv2d_fix_2_fu_315_n_6;
  wire grp_depthwise_conv2d_fix_2_fu_315_n_7;
  wire grp_depthwise_conv2d_fix_2_fu_315_n_8;
  wire [10:0]grp_depthwise_conv2d_fix_2_fu_315_output_r_address0;
  wire [14:0]grp_depthwise_conv2d_fix_2_fu_315_output_r_d0;
  wire grp_depthwise_conv2d_fix_fu_435_ap_start_reg;
  wire [13:2]grp_depthwise_conv2d_fix_fu_435_input_r_address0;
  wire grp_depthwise_conv2d_fix_fu_435_input_r_ce0;
  wire grp_depthwise_conv2d_fix_fu_435_n_10;
  wire grp_depthwise_conv2d_fix_fu_435_n_11;
  wire grp_depthwise_conv2d_fix_fu_435_n_12;
  wire grp_depthwise_conv2d_fix_fu_435_n_13;
  wire grp_depthwise_conv2d_fix_fu_435_n_27;
  wire grp_depthwise_conv2d_fix_fu_435_n_28;
  wire grp_depthwise_conv2d_fix_fu_435_n_29;
  wire grp_depthwise_conv2d_fix_fu_435_n_30;
  wire grp_depthwise_conv2d_fix_fu_435_n_31;
  wire grp_depthwise_conv2d_fix_fu_435_n_32;
  wire grp_depthwise_conv2d_fix_fu_435_n_33;
  wire grp_depthwise_conv2d_fix_fu_435_n_4;
  wire grp_depthwise_conv2d_fix_fu_435_n_44;
  wire grp_depthwise_conv2d_fix_fu_435_n_45;
  wire grp_depthwise_conv2d_fix_fu_435_n_46;
  wire grp_depthwise_conv2d_fix_fu_435_n_47;
  wire grp_depthwise_conv2d_fix_fu_435_n_48;
  wire grp_depthwise_conv2d_fix_fu_435_n_49;
  wire grp_depthwise_conv2d_fix_fu_435_n_5;
  wire grp_depthwise_conv2d_fix_fu_435_n_50;
  wire grp_depthwise_conv2d_fix_fu_435_n_6;
  wire grp_depthwise_conv2d_fix_fu_435_n_7;
  wire grp_depthwise_conv2d_fix_fu_435_n_8;
  wire grp_depthwise_conv2d_fix_fu_435_n_9;
  wire [13:9]grp_depthwise_conv2d_fix_fu_435_output_r_address0;
  wire grp_depthwise_conv2d_fix_fu_435_output_r_ce0;
  wire [15:0]grp_depthwise_conv2d_fix_fu_435_output_r_d0;
  wire grp_max_pooling2d_fix16_fu_363_ap_start_reg;
  wire [13:0]grp_max_pooling2d_fix16_fu_363_input_r_address0;
  wire grp_max_pooling2d_fix16_fu_363_input_r_ce0;
  wire grp_max_pooling2d_fix16_fu_363_n_21;
  wire grp_max_pooling2d_fix16_fu_363_n_22;
  wire grp_max_pooling2d_fix16_fu_363_n_23;
  wire grp_max_pooling2d_fix16_fu_363_n_24;
  wire grp_max_pooling2d_fix16_fu_363_n_25;
  wire grp_max_pooling2d_fix16_fu_363_n_26;
  wire grp_max_pooling2d_fix16_fu_363_n_27;
  wire grp_max_pooling2d_fix16_fu_363_n_28;
  wire grp_max_pooling2d_fix16_fu_363_n_29;
  wire grp_max_pooling2d_fix16_fu_363_n_30;
  wire grp_max_pooling2d_fix16_fu_363_n_31;
  wire grp_max_pooling2d_fix16_fu_363_n_32;
  wire grp_max_pooling2d_fix16_fu_363_n_37;
  wire [1:1]grp_max_pooling2d_fix16_fu_363_output_r_address0;
  wire [15:0]grp_max_pooling2d_fix16_fu_363_output_r_d0;
  wire grp_max_pooling2d_fix16_fu_363_output_r_we0;
  wire grp_padding2d_fix16_fu_297_ap_start_reg;
  wire grp_padding2d_fix16_fu_297_ap_start_reg0;
  wire [13:0]grp_padding2d_fix16_fu_297_input_r_address0;
  wire grp_padding2d_fix16_fu_297_n_18;
  wire grp_padding2d_fix16_fu_297_n_19;
  wire grp_padding2d_fix16_fu_297_n_20;
  wire grp_padding2d_fix16_fu_297_n_22;
  wire grp_padding2d_fix16_fu_297_n_23;
  wire [11:0]grp_padding2d_fix16_fu_297_output_r_address0;
  wire grp_padding2d_fix16_fu_297_output_r_we0;
  wire grp_pointwise_conv2d_fix_1_fu_394_ap_start_reg;
  wire [11:0]grp_pointwise_conv2d_fix_1_fu_394_input_r_address0;
  wire grp_pointwise_conv2d_fix_1_fu_394_n_10;
  wire grp_pointwise_conv2d_fix_1_fu_394_n_11;
  wire grp_pointwise_conv2d_fix_1_fu_394_n_13;
  wire grp_pointwise_conv2d_fix_1_fu_394_n_25;
  wire grp_pointwise_conv2d_fix_1_fu_394_n_8;
  wire grp_pointwise_conv2d_fix_1_fu_394_n_9;
  wire [13:0]grp_pointwise_conv2d_fix_1_fu_394_output_r_address0;
  wire grp_pointwise_conv2d_fix_1_fu_394_output_r_ce0;
  wire [14:2]grp_pointwise_conv2d_fix_1_fu_394_output_r_d0;
  wire grp_pointwise_conv2d_fix_1_fu_394_output_r_we0;
  wire grp_pointwise_conv2d_fix_2_fu_404_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_2_fu_404_input_r_address0;
  wire grp_pointwise_conv2d_fix_2_fu_404_n_26;
  wire grp_pointwise_conv2d_fix_2_fu_404_n_29;
  wire grp_pointwise_conv2d_fix_2_fu_404_n_4;
  wire grp_pointwise_conv2d_fix_2_fu_404_n_44;
  wire grp_pointwise_conv2d_fix_2_fu_404_n_45;
  wire grp_pointwise_conv2d_fix_2_fu_404_n_46;
  wire grp_pointwise_conv2d_fix_2_fu_404_n_5;
  wire [13:0]grp_pointwise_conv2d_fix_2_fu_404_output_r_address0;
  wire grp_pointwise_conv2d_fix_2_fu_404_output_r_we0;
  wire grp_pointwise_conv2d_fix_3_fu_384_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_3_fu_384_input_r_address0;
  wire grp_pointwise_conv2d_fix_3_fu_384_n_10;
  wire grp_pointwise_conv2d_fix_3_fu_384_n_11;
  wire grp_pointwise_conv2d_fix_3_fu_384_n_12;
  wire grp_pointwise_conv2d_fix_3_fu_384_n_13;
  wire grp_pointwise_conv2d_fix_3_fu_384_n_16;
  wire grp_pointwise_conv2d_fix_3_fu_384_n_17;
  wire grp_pointwise_conv2d_fix_3_fu_384_n_23;
  wire grp_pointwise_conv2d_fix_3_fu_384_n_24;
  wire grp_pointwise_conv2d_fix_3_fu_384_n_26;
  wire grp_pointwise_conv2d_fix_3_fu_384_n_4;
  wire grp_pointwise_conv2d_fix_3_fu_384_n_5;
  wire grp_pointwise_conv2d_fix_3_fu_384_n_6;
  wire grp_pointwise_conv2d_fix_3_fu_384_n_7;
  wire grp_pointwise_conv2d_fix_3_fu_384_n_8;
  wire grp_pointwise_conv2d_fix_3_fu_384_n_9;
  wire [13:0]grp_pointwise_conv2d_fix_3_fu_384_output_r_address0;
  wire grp_pointwise_conv2d_fix_3_fu_384_output_r_ce0;
  wire grp_pointwise_conv2d_fix_4_fu_443_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_4_fu_443_input_r_address0;
  wire grp_pointwise_conv2d_fix_4_fu_443_n_10;
  wire grp_pointwise_conv2d_fix_4_fu_443_n_11;
  wire grp_pointwise_conv2d_fix_4_fu_443_n_12;
  wire grp_pointwise_conv2d_fix_4_fu_443_n_13;
  wire grp_pointwise_conv2d_fix_4_fu_443_n_14;
  wire grp_pointwise_conv2d_fix_4_fu_443_n_15;
  wire grp_pointwise_conv2d_fix_4_fu_443_n_16;
  wire grp_pointwise_conv2d_fix_4_fu_443_n_17;
  wire grp_pointwise_conv2d_fix_4_fu_443_n_21;
  wire grp_pointwise_conv2d_fix_4_fu_443_n_22;
  wire grp_pointwise_conv2d_fix_4_fu_443_n_23;
  wire grp_pointwise_conv2d_fix_4_fu_443_n_24;
  wire grp_pointwise_conv2d_fix_4_fu_443_n_25;
  wire grp_pointwise_conv2d_fix_4_fu_443_n_26;
  wire grp_pointwise_conv2d_fix_4_fu_443_n_27;
  wire grp_pointwise_conv2d_fix_4_fu_443_n_4;
  wire grp_pointwise_conv2d_fix_4_fu_443_n_8;
  wire grp_pointwise_conv2d_fix_4_fu_443_n_9;
  wire [13:0]grp_pointwise_conv2d_fix_4_fu_443_output_r_address0;
  wire grp_pointwise_conv2d_fix_4_fu_443_output_r_ce0;
  wire grp_pointwise_conv2d_fix_fu_451_ap_start_reg;
  wire [9:3]grp_pointwise_conv2d_fix_fu_451_input_r_address0;
  wire grp_pointwise_conv2d_fix_fu_451_input_r_ce0;
  wire grp_pointwise_conv2d_fix_fu_451_n_10;
  wire grp_pointwise_conv2d_fix_fu_451_n_27;
  wire grp_pointwise_conv2d_fix_fu_451_n_30;
  wire grp_pointwise_conv2d_fix_fu_451_n_4;
  wire grp_pointwise_conv2d_fix_fu_451_n_40;
  wire grp_pointwise_conv2d_fix_fu_451_n_41;
  wire grp_pointwise_conv2d_fix_fu_451_n_42;
  wire grp_pointwise_conv2d_fix_fu_451_n_43;
  wire grp_pointwise_conv2d_fix_fu_451_n_44;
  wire grp_pointwise_conv2d_fix_fu_451_n_45;
  wire grp_pointwise_conv2d_fix_fu_451_n_46;
  wire grp_pointwise_conv2d_fix_fu_451_n_47;
  wire grp_pointwise_conv2d_fix_fu_451_n_48;
  wire grp_pointwise_conv2d_fix_fu_451_n_5;
  wire grp_pointwise_conv2d_fix_fu_451_n_50;
  wire grp_pointwise_conv2d_fix_fu_451_n_51;
  wire grp_pointwise_conv2d_fix_fu_451_n_53;
  wire grp_pointwise_conv2d_fix_fu_451_n_6;
  wire grp_pointwise_conv2d_fix_fu_451_n_7;
  wire grp_pointwise_conv2d_fix_fu_451_n_8;
  wire grp_pointwise_conv2d_fix_fu_451_n_9;
  wire [13:12]grp_pointwise_conv2d_fix_fu_451_output_r_address0;
  wire grp_pointwise_conv2d_fix_fu_451_output_r_ce0;
  wire grp_up_sampling2d_fix16_fu_414_ap_start_reg;
  wire [1:0]grp_up_sampling2d_fix16_fu_414_input_r_address0;
  wire grp_up_sampling2d_fix16_fu_414_n_10;
  wire grp_up_sampling2d_fix16_fu_414_n_13;
  wire grp_up_sampling2d_fix16_fu_414_n_24;
  wire grp_up_sampling2d_fix16_fu_414_n_25;
  wire grp_up_sampling2d_fix16_fu_414_n_26;
  wire grp_up_sampling2d_fix16_fu_414_n_27;
  wire grp_up_sampling2d_fix16_fu_414_n_28;
  wire grp_up_sampling2d_fix16_fu_414_n_29;
  wire grp_up_sampling2d_fix16_fu_414_n_30;
  wire grp_up_sampling2d_fix16_fu_414_n_31;
  wire grp_up_sampling2d_fix16_fu_414_n_4;
  wire grp_up_sampling2d_fix16_fu_414_n_5;
  wire grp_up_sampling2d_fix16_fu_414_n_6;
  wire grp_up_sampling2d_fix16_fu_414_n_7;
  wire grp_up_sampling2d_fix16_fu_414_n_8;
  wire grp_up_sampling2d_fix16_fu_414_n_9;
  wire [11:0]grp_up_sampling2d_fix16_fu_414_output_r_address0;
  wire grp_up_sampling2d_fix16_fu_414_output_r_ce0;
  wire i1_reg_275;
  wire \i1_reg_275_reg_n_4_[0] ;
  wire \i1_reg_275_reg_n_4_[1] ;
  wire \i1_reg_275_reg_n_4_[2] ;
  wire \i1_reg_275_reg_n_4_[3] ;
  wire \i1_reg_275_reg_n_4_[4] ;
  wire \i1_reg_275_reg_n_4_[5] ;
  wire \i1_reg_275_reg_n_4_[6] ;
  wire \i1_reg_275_reg_n_4_[7] ;
  wire \i1_reg_275_reg_n_4_[8] ;
  wire \i1_reg_275_reg_n_4_[9] ;
  wire [9:0]i2_reg_286;
  wire \i2_reg_286[9]_i_1_n_4 ;
  wire [9:0]i_1_fu_467_p2;
  wire [9:0]i_2_fu_489_p2;
  wire [9:0]i_2_reg_540;
  wire \i_2_reg_540[4]_i_1_n_4 ;
  wire \i_2_reg_540[5]_i_1_n_4 ;
  wire \i_2_reg_540[6]_i_1_n_4 ;
  wire \i_2_reg_540[7]_i_1_n_4 ;
  wire \i_2_reg_540[8]_i_2_n_4 ;
  wire \i_2_reg_540[9]_i_2_n_4 ;
  wire [9:0]i_3_fu_511_p2;
  wire [9:0]i_3_reg_558;
  wire \i_3_reg_558[5]_i_1_n_4 ;
  wire \i_3_reg_558[8]_i_2_n_4 ;
  wire \i_3_reg_558[9]_i_2_n_4 ;
  wire \i_reg_264[9]_i_4_n_4 ;
  wire [9:0]i_reg_264_reg__0;
  wire [15:0]input_data_TDATA;
  wire input_data_TREADY;
  wire input_data_TVALID;
  wire input_data_V_data_V_0_load_A;
  wire input_data_V_data_V_0_load_B;
  wire [15:0]input_data_V_data_V_0_payload_A;
  wire [15:0]input_data_V_data_V_0_payload_B;
  wire input_data_V_data_V_0_sel;
  wire input_data_V_data_V_0_sel0;
  wire input_data_V_data_V_0_sel_rd_i_1_n_4;
  wire input_data_V_data_V_0_sel_wr;
  wire input_data_V_data_V_0_sel_wr_i_1_n_4;
  wire [1:1]input_data_V_data_V_0_state;
  wire \input_data_V_data_V_0_state[0]_i_1_n_4 ;
  wire \input_data_V_data_V_0_state_reg_n_4_[0] ;
  wire \input_data_V_data_V_0_state_reg_n_4_[1] ;
  wire [1:1]input_data_V_dest_V_0_state;
  wire \input_data_V_dest_V_0_state[0]_i_1_n_4 ;
  wire \input_data_V_dest_V_0_state_reg_n_4_[0] ;
  wire interrupt;
  wire [15:0]output_data_TDATA;
  wire [0:0]output_data_TLAST;
  wire output_data_TREADY;
  wire [0:0]output_data_TUSER;
  wire output_data_TVALID;
  wire output_data_V_data_V_1_ack_in;
  wire output_data_V_data_V_1_load_A;
  wire output_data_V_data_V_1_load_B;
  wire [15:0]output_data_V_data_V_1_payload_A;
  wire [15:0]output_data_V_data_V_1_payload_B;
  wire output_data_V_data_V_1_sel;
  wire output_data_V_data_V_1_sel_rd_i_1_n_4;
  wire output_data_V_data_V_1_sel_wr;
  wire output_data_V_data_V_1_sel_wr_i_1_n_4;
  wire [1:1]output_data_V_data_V_1_state;
  wire \output_data_V_data_V_1_state[0]_i_1_n_4 ;
  wire \output_data_V_data_V_1_state_reg_n_4_[0] ;
  wire \output_data_V_dest_V_1_state[0]_i_1_n_4 ;
  wire \output_data_V_dest_V_1_state[1]_i_1_n_4 ;
  wire \output_data_V_dest_V_1_state_reg_n_4_[1] ;
  wire \output_data_V_id_V_1_state[0]_i_1_n_4 ;
  wire \output_data_V_id_V_1_state[1]_i_1_n_4 ;
  wire \output_data_V_id_V_1_state_reg_n_4_[0] ;
  wire \output_data_V_id_V_1_state_reg_n_4_[1] ;
  wire \output_data_V_keep_V_1_state[0]_i_1_n_4 ;
  wire \output_data_V_keep_V_1_state[1]_i_1_n_4 ;
  wire \output_data_V_keep_V_1_state_reg_n_4_[0] ;
  wire \output_data_V_keep_V_1_state_reg_n_4_[1] ;
  wire output_data_V_last_V_1_ack_in;
  wire output_data_V_last_V_1_payload_A;
  wire \output_data_V_last_V_1_payload_A[0]_i_1_n_4 ;
  wire output_data_V_last_V_1_payload_B;
  wire \output_data_V_last_V_1_payload_B[0]_i_1_n_4 ;
  wire output_data_V_last_V_1_sel;
  wire output_data_V_last_V_1_sel_rd_i_1_n_4;
  wire output_data_V_last_V_1_sel_wr;
  wire output_data_V_last_V_1_sel_wr_i_1_n_4;
  wire [1:1]output_data_V_last_V_1_state;
  wire \output_data_V_last_V_1_state[0]_i_1_n_4 ;
  wire \output_data_V_last_V_1_state_reg_n_4_[0] ;
  wire \output_data_V_strb_V_1_state[0]_i_1_n_4 ;
  wire \output_data_V_strb_V_1_state[1]_i_1_n_4 ;
  wire \output_data_V_strb_V_1_state_reg_n_4_[0] ;
  wire \output_data_V_strb_V_1_state_reg_n_4_[1] ;
  wire output_data_V_user_V_1_ack_in;
  wire output_data_V_user_V_1_payload_A;
  wire \output_data_V_user_V_1_payload_A[0]_i_1_n_4 ;
  wire output_data_V_user_V_1_payload_B;
  wire \output_data_V_user_V_1_payload_B[0]_i_1_n_4 ;
  wire output_data_V_user_V_1_sel;
  wire output_data_V_user_V_1_sel_rd_i_1_n_4;
  wire output_data_V_user_V_1_sel_wr;
  wire output_data_V_user_V_1_sel_wr_i_1_n_4;
  wire [1:1]output_data_V_user_V_1_state;
  wire \output_data_V_user_V_1_state[0]_i_1_n_4 ;
  wire \output_data_V_user_V_1_state_reg_n_4_[0] ;
  wire ram_reg_0_i_133__0_n_4;
  wire ram_reg_0_i_134__0_n_4;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [7:0]\^s_axi_AXILiteS_RDATA ;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire sel00;
  wire [15:0]tmp_26_fu_283_p1;
  wire [9:0]tmp_51_reg_545_reg__0;
  wire tmp_62_fu_437_p2;
  wire tmp_last_V_reg_5680;
  wire \tmp_last_V_reg_568[0]_i_1_n_4 ;
  wire \tmp_last_V_reg_568[0]_i_2_n_4 ;
  wire \tmp_last_V_reg_568[0]_i_3_n_4 ;
  wire \tmp_last_V_reg_568_reg_n_4_[0] ;
  wire \tmp_s_reg_747[6]_i_12_n_4 ;
  wire \tmp_s_reg_747[6]_i_8_n_4 ;
  wire \tmp_user_V_reg_563[0]_i_1_n_4 ;
  wire \tmp_user_V_reg_563[0]_i_2_n_4 ;
  wire \tmp_user_V_reg_563[0]_i_3_n_4 ;
  wire \tmp_user_V_reg_563_reg_n_4_[0] ;

  assign output_data_TDEST[0] = \<const0> ;
  assign output_data_TID[0] = \<const0> ;
  assign output_data_TKEEP[1] = \<const0> ;
  assign output_data_TKEEP[0] = \<const0> ;
  assign output_data_TSTRB[1] = \<const0> ;
  assign output_data_TSTRB[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[31] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[30] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[29] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[28] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[27] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[26] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[25] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[24] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[23] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[22] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[21] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[20] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[19] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[18] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[17] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[16] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[15] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[14] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[13] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[12] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[11] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[10] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[9] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[8] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[7] = \^s_axi_AXILiteS_RDATA [7];
  assign s_axi_AXILiteS_RDATA[6] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[5] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[4] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[3:0] = \^s_axi_AXILiteS_RDATA [3:0];
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A MemBank_A_U
       (.ADDRARDADDR({grp_pointwise_conv2d_fix_fu_451_n_44,grp_pointwise_conv2d_fix_fu_451_n_45,grp_max_pooling2d_fix16_fu_363_n_21,grp_up_sampling2d_fix16_fu_414_n_8,grp_up_sampling2d_fix16_fu_414_n_9,grp_depthwise_conv2d_fix_fu_435_n_5,grp_depthwise_conv2d_fix_fu_435_n_6,grp_depthwise_conv2d_fix_fu_435_n_7,grp_depthwise_conv2d_fix_fu_435_n_8,grp_depthwise_conv2d_fix_fu_435_n_9,grp_depthwise_conv2d_fix_fu_435_n_10,grp_depthwise_conv2d_fix_fu_435_n_11,grp_depthwise_conv2d_fix_fu_435_n_12,grp_depthwise_conv2d_fix_fu_435_n_13}),
        .Q({\ap_CS_fsm_reg_n_4_[38] ,ap_CS_fsm_state37,ap_CS_fsm_state33,\ap_CS_fsm_reg_n_4_[30] ,ap_CS_fsm_state29,ap_CS_fsm_state25,\ap_CS_fsm_reg_n_4_[22] ,ap_CS_fsm_state21,ap_CS_fsm_state17,\ap_CS_fsm_reg_n_4_[14] ,ap_CS_fsm_state13,ap_CS_fsm_state9,ap_CS_fsm_state7,sel00,ap_CS_fsm_state2}),
        .WEA({grp_depthwise_conv2d_fix_fu_435_n_46,grp_depthwise_conv2d_fix_fu_435_n_47}),
        .\ap_CS_fsm_reg[16] (MemBank_A_U_n_18),
        .\ap_CS_fsm_reg[1] (MemBank_A_U_n_5),
        .\ap_CS_fsm_reg[22] (MemBank_A_U_n_32),
        .\ap_CS_fsm_reg[28] (MemBank_A_U_n_16),
        .\ap_CS_fsm_reg[32] (MemBank_A_U_n_31),
        .\ap_CS_fsm_reg[36] (MemBank_A_U_n_15),
        .\ap_CS_fsm_reg[4] (MemBank_A_U_n_19),
        .\ap_CS_fsm_reg[4]_0 (MemBank_A_U_n_20),
        .\ap_CS_fsm_reg[4]_1 (MemBank_A_U_n_21),
        .\ap_CS_fsm_reg[4]_10 (MemBank_A_U_n_30),
        .\ap_CS_fsm_reg[4]_2 (MemBank_A_U_n_22),
        .\ap_CS_fsm_reg[4]_3 (MemBank_A_U_n_23),
        .\ap_CS_fsm_reg[4]_4 (MemBank_A_U_n_24),
        .\ap_CS_fsm_reg[4]_5 (MemBank_A_U_n_25),
        .\ap_CS_fsm_reg[4]_6 (MemBank_A_U_n_26),
        .\ap_CS_fsm_reg[4]_7 (MemBank_A_U_n_27),
        .\ap_CS_fsm_reg[4]_8 (MemBank_A_U_n_28),
        .\ap_CS_fsm_reg[4]_9 (MemBank_A_U_n_29),
        .\ap_CS_fsm_reg[6] (MemBank_A_U_n_4),
        .\ap_CS_fsm_reg[6]_0 (MemBank_A_U_n_6),
        .\ap_CS_fsm_reg[6]_1 (MemBank_A_U_n_8),
        .\ap_CS_fsm_reg[6]_2 (MemBank_A_U_n_10),
        .\ap_CS_fsm_reg[6]_3 (MemBank_A_U_n_12),
        .\ap_CS_fsm_reg[8] (MemBank_A_U_n_17),
        .ap_clk(ap_clk),
        .d0({grp_depthwise_conv2d_fix_2_fu_315_n_5,grp_depthwise_conv2d_fix_1_fu_339_n_16,grp_depthwise_conv2d_fix_fu_435_n_28,grp_depthwise_conv2d_fix_2_fu_315_n_6,grp_depthwise_conv2d_fix_1_fu_339_n_17,grp_depthwise_conv2d_fix_fu_435_n_29,grp_depthwise_conv2d_fix_fu_435_n_30,grp_depthwise_conv2d_fix_1_fu_339_n_18,grp_depthwise_conv2d_fix_fu_435_n_31,grp_depthwise_conv2d_fix_2_fu_315_n_7,grp_depthwise_conv2d_fix_2_fu_315_n_8,grp_depthwise_conv2d_fix_fu_435_n_32,grp_depthwise_conv2d_fix_1_fu_339_n_19,grp_depthwise_conv2d_fix_fu_435_n_33,grp_depthwise_conv2d_fix_1_fu_339_n_20,grp_depthwise_conv2d_fix_1_fu_339_n_21}),
        .\i_reg_264_reg[0] (MemBank_A_U_n_14),
        .\i_reg_264_reg[0]_0 (i_reg_264_reg__0),
        .\i_reg_264_reg[0]_1 (\input_data_V_data_V_0_state_reg_n_4_[0] ),
        .\i_reg_264_reg[5] (MemBank_A_U_n_7),
        .\i_reg_264_reg[7] (MemBank_A_U_n_9),
        .\i_reg_264_reg[9] (MemBank_A_U_n_11),
        .input_data_V_data_V_0_sel0(input_data_V_data_V_0_sel0),
        .input_r_address0(grp_pointwise_conv2d_fix_fu_451_input_r_address0),
        .q0(MemBank_A_q0),
        .ram_reg_0(grp_pointwise_conv2d_fix_4_fu_443_input_r_address0[9:3]),
        .ram_reg_0_0({grp_pointwise_conv2d_fix_1_fu_394_input_r_address0[10:2],grp_pointwise_conv2d_fix_1_fu_394_input_r_address0[0]}),
        .ram_reg_0_1(grp_max_pooling2d_fix16_fu_363_n_22),
        .ram_reg_7({grp_depthwise_conv2d_fix_fu_435_n_48,grp_depthwise_conv2d_fix_fu_435_n_49}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A_0 MemBank_B_U
       (.ADDRARDADDR({grp_padding2d_fix16_fu_297_n_18,grp_padding2d_fix16_fu_297_n_19,grp_up_sampling2d_fix16_fu_414_n_4,grp_up_sampling2d_fix16_fu_414_n_5,grp_pointwise_conv2d_fix_fu_451_n_4,grp_pointwise_conv2d_fix_fu_451_n_5,grp_pointwise_conv2d_fix_fu_451_n_6,grp_pointwise_conv2d_fix_fu_451_n_7,grp_pointwise_conv2d_fix_fu_451_n_8,grp_pointwise_conv2d_fix_fu_451_n_9,grp_up_sampling2d_fix16_fu_414_n_6,grp_up_sampling2d_fix16_fu_414_n_7,grp_depthwise_conv2d_fix_fu_435_n_4,grp_pointwise_conv2d_fix_fu_451_n_10}),
        .CO(tmp_62_fu_437_p2),
        .Q(grp_max_pooling2d_fix16_fu_363_output_r_d0),
        .WEA({grp_pointwise_conv2d_fix_4_fu_443_n_23,grp_pointwise_conv2d_fix_4_fu_443_n_24}),
        .\ap_CS_fsm_reg[14] (MemBank_B_U_n_34),
        .\ap_CS_fsm_reg[14]_0 (MemBank_B_U_n_35),
        .\ap_CS_fsm_reg[14]_1 (MemBank_B_U_n_36),
        .\ap_CS_fsm_reg[16] (MemBank_B_U_n_23),
        .\ap_CS_fsm_reg[16]_0 (MemBank_B_U_n_24),
        .\ap_CS_fsm_reg[16]_1 (MemBank_B_U_n_25),
        .\ap_CS_fsm_reg[16]_2 (MemBank_B_U_n_26),
        .\ap_CS_fsm_reg[16]_3 (MemBank_B_U_n_27),
        .\ap_CS_fsm_reg[16]_4 (MemBank_B_U_n_28),
        .\ap_CS_fsm_reg[16]_5 (MemBank_B_U_n_29),
        .\ap_CS_fsm_reg[16]_6 (MemBank_B_U_n_30),
        .\ap_CS_fsm_reg[16]_7 (MemBank_B_U_n_31),
        .\ap_CS_fsm_reg[16]_8 (MemBank_B_U_n_32),
        .\ap_CS_fsm_reg[22] (MemBank_B_U_n_49),
        .\ap_CS_fsm_reg[2] (MemBank_B_U_n_21),
        .\ap_CS_fsm_reg[30] (MemBank_B_U_n_22),
        .\ap_CS_fsm_reg[30]_0 (MemBank_B_U_n_33),
        .\ap_CS_fsm_reg[30]_1 (MemBank_B_U_n_38),
        .\ap_CS_fsm_reg[32] (MemBank_B_U_n_54),
        .\ap_CS_fsm_reg[38] (MemBank_B_U_n_51),
        .\ap_CS_fsm_reg[38]_0 (MemBank_B_U_n_53),
        .\ap_CS_fsm_reg[39] (MemBank_B_U_n_50),
        .\ap_CS_fsm_reg[39]_0 (MemBank_B_U_n_52),
        .\ap_CS_fsm_reg[4] (MemBank_B_U_n_39),
        .\ap_CS_fsm_reg[4]_0 (MemBank_B_U_n_40),
        .\ap_CS_fsm_reg[4]_1 (MemBank_B_U_n_41),
        .\ap_CS_fsm_reg[4]_2 (MemBank_B_U_n_42),
        .\ap_CS_fsm_reg[4]_3 (MemBank_B_U_n_43),
        .\ap_CS_fsm_reg[4]_4 (MemBank_B_U_n_44),
        .\ap_CS_fsm_reg[4]_5 (MemBank_B_U_n_45),
        .\ap_CS_fsm_reg[4]_6 (MemBank_B_U_n_46),
        .\ap_CS_fsm_reg[4]_7 (MemBank_B_U_n_47),
        .\ap_CS_fsm_reg[4]_8 (MemBank_B_U_n_48),
        .\ap_CS_fsm_reg[8] (MemBank_B_U_n_37),
        .ap_clk(ap_clk),
        .d0(MemBank_B_d0),
        .grp_max_pooling2d_fix16_fu_363_input_r_address0(grp_max_pooling2d_fix16_fu_363_input_r_address0),
        .input_r_address0(grp_depthwise_conv2d_fix_fu_435_input_r_address0[13]),
        .output_r_address0({grp_pointwise_conv2d_fix_3_fu_384_output_r_address0[13],grp_pointwise_conv2d_fix_3_fu_384_output_r_address0[11:0]}),
        .q0(MemBank_B_q0),
        .ram_reg_0({\ap_CS_fsm_reg_n_4_[39] ,\ap_CS_fsm_reg_n_4_[38] ,ap_CS_fsm_state35,ap_CS_fsm_state33,\ap_CS_fsm_reg_n_4_[30] ,ap_CS_fsm_state29,ap_CS_fsm_state27,ap_CS_fsm_state25,\ap_CS_fsm_reg_n_4_[22] ,ap_CS_fsm_state21,ap_CS_fsm_state19,ap_CS_fsm_state17,\ap_CS_fsm_reg_n_4_[14] ,ap_CS_fsm_state11,ap_CS_fsm_state9,ap_CS_fsm_state7,sel00,ap_CS_fsm_state3}),
        .ram_reg_0_0(MemBank_A_U_n_18),
        .ram_reg_0_1({grp_pointwise_conv2d_fix_1_fu_394_output_r_address0[13],grp_pointwise_conv2d_fix_1_fu_394_output_r_address0[10:0]}),
        .ram_reg_0_2(grp_pointwise_conv2d_fix_2_fu_404_output_r_address0[13]),
        .ram_reg_0_3(MemBank_A_U_n_30),
        .ram_reg_0_4(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[13]),
        .ram_reg_0_5(grp_pointwise_conv2d_fix_2_fu_404_n_26),
        .ram_reg_7({grp_pointwise_conv2d_fix_4_fu_443_n_25,grp_pointwise_conv2d_fix_4_fu_443_n_26}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out MemBank_Out_U
       (.D(MemBank_Out_q0),
        .Q({ap_CS_fsm_state42,ap_CS_fsm_state41}),
        .ap_clk(ap_clk),
        .q0(MemBank_B_q0),
        .ram_reg(i2_reg_286),
        .ram_reg_0(tmp_51_reg_545_reg__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_1 SeparableConv2D_1_w_1_U
       (.DOADO(SeparableConv2D_1_w_1_q0),
        .SeparableConv2D_1_w_1_ce0(SeparableConv2D_1_w_1_ce0),
        .ap_clk(ap_clk),
        .kernel_0_address0(grp_depthwise_conv2d_fix_2_fu_315_kernel_0_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_1 SeparableConv2D_2_w_1_U
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_1_fu_339_kernel_0_address0),
        .DOADO(SeparableConv2D_2_w_1_q0),
        .SeparableConv2D_2_w_1_ce0(SeparableConv2D_2_w_1_ce0),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_1 SeparableConv2D_3_w_1_U
       (.A(grp_depthwise_conv2d_fix_1_fu_339_kernel_0_q0),
        .ADDRARDADDR(grp_depthwise_conv2d_fix_1_fu_339_kernel_0_address0),
        .DOADO(SeparableConv2D_2_w_1_q0),
        .Q(ap_CS_fsm_state29),
        .SeparableConv2D_3_w_1_ce0(SeparableConv2D_3_w_1_ce0),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_1 SeparableConv2D_4_w_1_U
       (.A(grp_depthwise_conv2d_fix_2_fu_315_kernel_0_q0),
        .DOADO(SeparableConv2D_1_w_1_q0),
        .Q(ap_CS_fsm_state37),
        .SeparableConv2D_4_w_1_ce0(SeparableConv2D_4_w_1_ce0),
        .ap_clk(ap_clk),
        .kernel_0_address0(grp_depthwise_conv2d_fix_2_fu_315_kernel_0_address0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(ap_CS_fsm_state2),
        .I1(MemBank_A_U_n_14),
        .I2(i_reg_264_reg__0[4]),
        .I3(i_reg_264_reg__0[8]),
        .I4(i_reg_264_reg__0[9]),
        .I5(i_reg_264_reg__0[5]),
        .O(\ap_CS_fsm[2]_i_2__2_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[39] ),
        .I1(\ap_CS_fsm[40]_i_2_n_4 ),
        .I2(\i1_reg_275_reg_n_4_[9] ),
        .I3(\i1_reg_275_reg_n_4_[8] ),
        .I4(\i1_reg_275_reg_n_4_[2] ),
        .I5(\i1_reg_275_reg_n_4_[5] ),
        .O(ap_NS_fsm[40]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[40]_i_2 
       (.I0(\i1_reg_275_reg_n_4_[0] ),
        .I1(\i1_reg_275_reg_n_4_[1] ),
        .I2(\i1_reg_275_reg_n_4_[3] ),
        .I3(\i1_reg_275_reg_n_4_[4] ),
        .I4(\i1_reg_275_reg_n_4_[7] ),
        .I5(\i1_reg_275_reg_n_4_[6] ),
        .O(\ap_CS_fsm[40]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(\i2_reg_286[9]_i_1_n_4 ),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(\ap_CS_fsm_reg_n_4_[43] ),
        .O(ap_NS_fsm[41]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(tmp_last_V_reg_5680),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(\ap_CS_fsm_reg_n_4_[42] ),
        .O(ap_NS_fsm[42]));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAAA)) 
    \ap_CS_fsm[42]_i_2 
       (.I0(ap_CS_fsm_state42),
        .I1(\ap_CS_fsm[44]_i_7_n_4 ),
        .I2(i2_reg_286[6]),
        .I3(i2_reg_286[7]),
        .I4(i2_reg_286[8]),
        .I5(i2_reg_286[9]),
        .O(tmp_last_V_reg_5680));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[42] ),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(\ap_CS_fsm_reg_n_4_[43] ),
        .O(ap_NS_fsm[43]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(\ap_CS_fsm[44]_i_2_n_4 ),
        .I1(\ap_CS_fsm_reg_n_4_[44] ),
        .I2(\ap_CS_fsm[44]_i_3_n_4 ),
        .I3(ap_CS_fsm_state42),
        .O(ap_NS_fsm[44]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \ap_CS_fsm[44]_i_2 
       (.I0(\output_data_V_keep_V_1_state_reg_n_4_[1] ),
        .I1(\output_data_V_user_V_1_state_reg_n_4_[0] ),
        .I2(\output_data_V_dest_V_1_state_reg_n_4_[1] ),
        .I3(\ap_CS_fsm[44]_i_4_n_4 ),
        .I4(\ap_CS_fsm[44]_i_5_n_4 ),
        .I5(\ap_CS_fsm[44]_i_6_n_4 ),
        .O(\ap_CS_fsm[44]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[44]_i_3 
       (.I0(i2_reg_286[9]),
        .I1(i2_reg_286[8]),
        .I2(i2_reg_286[7]),
        .I3(i2_reg_286[6]),
        .I4(\ap_CS_fsm[44]_i_7_n_4 ),
        .O(\ap_CS_fsm[44]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[44]_i_4 
       (.I0(output_data_TVALID),
        .I1(\output_data_V_strb_V_1_state_reg_n_4_[1] ),
        .I2(\output_data_V_keep_V_1_state_reg_n_4_[0] ),
        .I3(\output_data_V_strb_V_1_state_reg_n_4_[0] ),
        .O(\ap_CS_fsm[44]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_CS_fsm[44]_i_5 
       (.I0(\ap_CS_fsm_reg_n_4_[44] ),
        .I1(\output_data_V_id_V_1_state_reg_n_4_[1] ),
        .I2(output_data_V_user_V_1_ack_in),
        .I3(\output_data_V_last_V_1_state_reg_n_4_[0] ),
        .O(\ap_CS_fsm[44]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \ap_CS_fsm[44]_i_6 
       (.I0(\output_data_V_id_V_1_state_reg_n_4_[0] ),
        .I1(\output_data_V_data_V_1_state_reg_n_4_[0] ),
        .I2(output_data_V_last_V_1_ack_in),
        .I3(output_data_V_data_V_1_ack_in),
        .O(\ap_CS_fsm[44]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[44]_i_7 
       (.I0(i2_reg_286[0]),
        .I1(i2_reg_286[2]),
        .I2(i2_reg_286[5]),
        .I3(i2_reg_286[4]),
        .I4(i2_reg_286[3]),
        .I5(i2_reg_286[1]),
        .O(\ap_CS_fsm[44]_i_7_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(\ap_CS_fsm_reg_n_4_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(\ap_CS_fsm_reg_n_4_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(\ap_CS_fsm_reg_n_4_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(\ap_CS_fsm_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(\ap_CS_fsm_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(\ap_CS_fsm_reg_n_4_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(\ap_CS_fsm_reg_n_4_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(\ap_CS_fsm_reg_n_4_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(\ap_CS_fsm_reg_n_4_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(\ap_CS_fsm_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(\ap_CS_fsm_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(\ap_CS_fsm_reg_n_4_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(\ap_CS_fsm_reg_n_4_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(\ap_CS_fsm_reg_n_4_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(\ap_CS_fsm_reg_n_4_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[40]),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(\ap_CS_fsm_reg_n_4_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(\ap_CS_fsm_reg_n_4_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(\ap_CS_fsm_reg_n_4_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(sel00),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(\ap_CS_fsm_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(\ap_CS_fsm_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_1 grp_depthwise_conv2d_fix_1_fu_339
       (.A(grp_depthwise_conv2d_fix_1_fu_339_kernel_0_q0),
        .ADDRARDADDR(grp_depthwise_conv2d_fix_1_fu_339_kernel_0_address0),
        .D({ap_NS_fsm[29:28],ap_NS_fsm[21:20]}),
        .E(grp_max_pooling2d_fix16_fu_363_output_r_we0),
        .Q({input_data_V_data_V_0_payload_B[14],input_data_V_data_V_0_payload_B[11],input_data_V_data_V_0_payload_B[8],input_data_V_data_V_0_payload_B[3],input_data_V_data_V_0_payload_B[1:0]}),
        .SeparableConv2D_2_w_1_ce0(SeparableConv2D_2_w_1_ce0),
        .SeparableConv2D_3_w_1_ce0(SeparableConv2D_3_w_1_ce0),
        .\ap_CS_fsm_reg[27] (grp_depthwise_conv2d_fix_1_fu_339_n_46),
        .\ap_CS_fsm_reg[28] (grp_depthwise_conv2d_fix_1_fu_339_n_15),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\buffer6_reg_193_reg[10]_0 (grp_depthwise_conv2d_fix_1_fu_339_n_44),
        .\buffer6_reg_193_reg[13]_0 (grp_depthwise_conv2d_fix_1_fu_339_n_45),
        .\buffer6_reg_193_reg[15]_0 ({grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[15],grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[12],grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[6:5]}),
        .\buffer6_reg_193_reg[2]_0 (grp_depthwise_conv2d_fix_1_fu_339_n_40),
        .\buffer6_reg_193_reg[4]_0 (grp_depthwise_conv2d_fix_1_fu_339_n_41),
        .\buffer6_reg_193_reg[7]_0 (grp_depthwise_conv2d_fix_1_fu_339_n_42),
        .\buffer6_reg_193_reg[9]_0 (grp_depthwise_conv2d_fix_1_fu_339_n_43),
        .d0({grp_depthwise_conv2d_fix_1_fu_339_n_16,grp_depthwise_conv2d_fix_1_fu_339_n_17,grp_depthwise_conv2d_fix_1_fu_339_n_18,grp_depthwise_conv2d_fix_1_fu_339_n_19,grp_depthwise_conv2d_fix_1_fu_339_n_20,grp_depthwise_conv2d_fix_1_fu_339_n_21}),
        .grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg(grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg),
        .grp_depthwise_conv2d_fix_2_fu_315_output_r_d0({grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[14:13],grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[11:7],grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[4:0]}),
        .grp_padding2d_fix16_fu_297_output_r_address0(grp_padding2d_fix16_fu_297_output_r_address0[10:0]),
        .input_data_V_data_V_0_sel(input_data_V_data_V_0_sel),
        .input_r_address0(grp_depthwise_conv2d_fix_2_fu_315_input_r_address0[10:0]),
        .input_r_ce0(grp_depthwise_conv2d_fix_1_fu_339_input_r_ce0),
        .input_r_q0(MemBank_B_q0),
        .output_r_address0(grp_depthwise_conv2d_fix_2_fu_315_output_r_address0),
        .output_r_ce0(grp_depthwise_conv2d_fix_1_fu_339_output_r_ce0),
        .ram_reg_0(MemBank_B_U_n_37),
        .ram_reg_0_0(MemBank_A_U_n_15),
        .ram_reg_0_1(MemBank_A_U_n_16),
        .ram_reg_0_2(MemBank_A_U_n_5),
        .ram_reg_0_3({ap_CS_fsm_state33,ap_CS_fsm_state29,\ap_CS_fsm_reg_n_4_[27] ,ap_CS_fsm_state25,ap_CS_fsm_state21,\ap_CS_fsm_reg_n_4_[19] ,sel00}),
        .ram_reg_0_4(grp_padding2d_fix16_fu_297_input_r_address0[10:0]),
        .ram_reg_2(grp_depthwise_conv2d_fix_2_fu_315_n_4),
        .ram_reg_2_0(MemBank_A_U_n_18),
        .ram_reg_2_1(MemBank_A_U_n_30),
        .ram_reg_7({input_data_V_data_V_0_payload_A[14],input_data_V_data_V_0_payload_A[11],input_data_V_data_V_0_payload_A[8],input_data_V_data_V_0_payload_A[3],input_data_V_data_V_0_payload_A[1:0]}),
        .ram_reg_7_0({grp_depthwise_conv2d_fix_fu_435_output_r_d0[14],grp_depthwise_conv2d_fix_fu_435_output_r_d0[11],grp_depthwise_conv2d_fix_fu_435_output_r_d0[8],grp_depthwise_conv2d_fix_fu_435_output_r_d0[3],grp_depthwise_conv2d_fix_fu_435_output_r_d0[1:0]}),
        .ram_reg_7_i_5__0_0({grp_max_pooling2d_fix16_fu_363_output_r_d0[14:13],grp_max_pooling2d_fix16_fu_363_output_r_d0[11:7],grp_max_pooling2d_fix16_fu_363_output_r_d0[4:0]}),
        .tmp_63_fu_422_p2(grp_depthwise_conv2d_fix_1_fu_339_n_25),
        .tmp_63_fu_422_p2_0(grp_depthwise_conv2d_fix_1_fu_339_n_26),
        .tmp_63_fu_422_p2_1(grp_depthwise_conv2d_fix_1_fu_339_n_27),
        .tmp_63_fu_422_p2_2(grp_depthwise_conv2d_fix_1_fu_339_n_28),
        .tmp_63_fu_422_p2_3(grp_depthwise_conv2d_fix_1_fu_339_n_29),
        .tmp_63_fu_422_p2_4(grp_depthwise_conv2d_fix_1_fu_339_n_30),
        .tmp_63_fu_422_p2_5(grp_depthwise_conv2d_fix_1_fu_339_n_31),
        .tmp_63_fu_422_p2_6(grp_depthwise_conv2d_fix_1_fu_339_n_32),
        .tmp_63_fu_422_p2_7(grp_depthwise_conv2d_fix_1_fu_339_n_33),
        .tmp_63_fu_422_p2_8(grp_depthwise_conv2d_fix_1_fu_339_n_34),
        .tmp_63_fu_422_p2_9(grp_depthwise_conv2d_fix_1_fu_339_n_35),
        .tmp_67_fu_457_p2(grp_depthwise_conv2d_fix_1_fu_339_n_4),
        .tmp_67_fu_457_p2_0(grp_depthwise_conv2d_fix_1_fu_339_n_5),
        .tmp_67_fu_457_p2_1(grp_depthwise_conv2d_fix_1_fu_339_n_6),
        .tmp_67_fu_457_p2_2(grp_depthwise_conv2d_fix_1_fu_339_n_7),
        .tmp_67_fu_457_p2_3(grp_depthwise_conv2d_fix_1_fu_339_n_8),
        .tmp_67_fu_457_p2_4(grp_depthwise_conv2d_fix_1_fu_339_n_9),
        .tmp_67_fu_457_p2_5(grp_depthwise_conv2d_fix_1_fu_339_n_10),
        .tmp_67_fu_457_p2_6(grp_depthwise_conv2d_fix_1_fu_339_n_11),
        .tmp_67_fu_457_p2_7(grp_depthwise_conv2d_fix_1_fu_339_n_12),
        .tmp_67_fu_457_p2_8(grp_depthwise_conv2d_fix_1_fu_339_n_13),
        .tmp_67_fu_457_p2_9(grp_depthwise_conv2d_fix_1_fu_339_n_14));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_1_fu_339_n_46),
        .Q(grp_depthwise_conv2d_fix_1_fu_339_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_2 grp_depthwise_conv2d_fix_2_fu_315
       (.A(grp_depthwise_conv2d_fix_2_fu_315_kernel_0_q0),
        .D({ap_NS_fsm[37:36],ap_NS_fsm[13:12]}),
        .Q({ap_CS_fsm_state37,\ap_CS_fsm_reg_n_4_[35] ,ap_CS_fsm_state33,ap_CS_fsm_state25,ap_CS_fsm_state13,\ap_CS_fsm_reg_n_4_[11] ,sel00}),
        .SeparableConv2D_1_w_1_ce0(SeparableConv2D_1_w_1_ce0),
        .SeparableConv2D_4_w_1_ce0(SeparableConv2D_4_w_1_ce0),
        .\ap_CS_fsm_reg[1]_0 (grp_depthwise_conv2d_fix_2_fu_315_n_53),
        .\ap_CS_fsm_reg[36] (grp_depthwise_conv2d_fix_2_fu_315_n_13),
        .\ap_CS_fsm_reg[36]_0 (grp_depthwise_conv2d_fix_2_fu_315_n_39),
        .\ap_CS_fsm_reg[5]_0 (grp_depthwise_conv2d_fix_2_fu_315_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\buffer6_reg_193_reg[14]_0 ({grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[14:13],grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[11:7],grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[4:0]}),
        .d0({grp_depthwise_conv2d_fix_2_fu_315_n_5,grp_depthwise_conv2d_fix_2_fu_315_n_6,grp_depthwise_conv2d_fix_2_fu_315_n_7,grp_depthwise_conv2d_fix_2_fu_315_n_8}),
        .grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg(grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg),
        .grp_padding2d_fix16_fu_297_output_r_address0(grp_padding2d_fix16_fu_297_output_r_address0[11]),
        .input_data_V_data_V_0_sel(input_data_V_data_V_0_sel),
        .input_r_address0({grp_depthwise_conv2d_fix_2_fu_315_input_r_address0[13:12],grp_depthwise_conv2d_fix_2_fu_315_input_r_address0[10:0]}),
        .input_r_ce0(grp_depthwise_conv2d_fix_2_fu_315_input_r_ce0),
        .\k_h_reg_204_reg[0]_0 (grp_depthwise_conv2d_fix_2_fu_315_n_4),
        .kernel_0_address0(grp_depthwise_conv2d_fix_2_fu_315_kernel_0_address0),
        .output_r_address0(grp_depthwise_conv2d_fix_2_fu_315_output_r_address0),
        .output_r_ce0(grp_depthwise_conv2d_fix_1_fu_339_output_r_ce0),
        .q0(MemBank_B_q0),
        .ram_reg_0(MemBank_A_U_n_15),
        .ram_reg_0_0(MemBank_A_U_n_16),
        .ram_reg_0_1(MemBank_B_U_n_37),
        .ram_reg_0_2(grp_padding2d_fix16_fu_297_input_r_address0[13:11]),
        .ram_reg_0_3(MemBank_A_U_n_32),
        .ram_reg_0_i_19(grp_padding2d_fix16_fu_297_n_22),
        .ram_reg_2(MemBank_A_U_n_5),
        .ram_reg_7({input_data_V_data_V_0_payload_B[15],input_data_V_data_V_0_payload_B[12],input_data_V_data_V_0_payload_B[6:5]}),
        .ram_reg_7_0({input_data_V_data_V_0_payload_A[15],input_data_V_data_V_0_payload_A[12],input_data_V_data_V_0_payload_A[6:5]}),
        .ram_reg_7_1({grp_depthwise_conv2d_fix_fu_435_output_r_d0[15],grp_depthwise_conv2d_fix_fu_435_output_r_d0[12],grp_depthwise_conv2d_fix_fu_435_output_r_d0[6:5]}),
        .ram_reg_7_i_4_0({grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[15],grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[12],grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[6:5]}),
        .ram_reg_7_i_4_1({grp_max_pooling2d_fix16_fu_363_output_r_d0[15],grp_max_pooling2d_fix16_fu_363_output_r_d0[12],grp_max_pooling2d_fix16_fu_363_output_r_d0[6:5]}),
        .ram_reg_7_i_4_2(MemBank_A_U_n_18),
        .ram_reg_7_i_4_3(MemBank_A_U_n_30),
        .tmp_63_fu_422_p2_0(grp_depthwise_conv2d_fix_2_fu_315_n_25),
        .tmp_63_fu_422_p2_1(grp_depthwise_conv2d_fix_2_fu_315_n_26));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_2_fu_315_n_53),
        .Q(grp_depthwise_conv2d_fix_2_fu_315_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix grp_depthwise_conv2d_fix_fu_435
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_fu_435_n_4),
        .D(ap_NS_fsm[5:4]),
        .Q({ap_CS_fsm_state33,ap_CS_fsm_state25,\ap_CS_fsm_reg_n_4_[22] ,sel00,ap_CS_fsm_state4}),
        .WEA({grp_depthwise_conv2d_fix_fu_435_n_46,grp_depthwise_conv2d_fix_fu_435_n_47}),
        .\ap_CS_fsm_reg[22] (grp_depthwise_conv2d_fix_fu_435_n_44),
        .\ap_CS_fsm_reg[32] (grp_depthwise_conv2d_fix_fu_435_n_45),
        .\ap_CS_fsm_reg[3]_0 (grp_depthwise_conv2d_fix_fu_435_n_50),
        .\ap_CS_fsm_reg[4]_0 (grp_depthwise_conv2d_fix_fu_435_n_27),
        .\ap_CS_fsm_reg[4]_1 ({grp_depthwise_conv2d_fix_fu_435_n_48,grp_depthwise_conv2d_fix_fu_435_n_49}),
        .\ap_CS_fsm_reg[6]_0 ({grp_depthwise_conv2d_fix_fu_435_n_5,grp_depthwise_conv2d_fix_fu_435_n_6,grp_depthwise_conv2d_fix_fu_435_n_7,grp_depthwise_conv2d_fix_fu_435_n_8,grp_depthwise_conv2d_fix_fu_435_n_9,grp_depthwise_conv2d_fix_fu_435_n_10,grp_depthwise_conv2d_fix_fu_435_n_11,grp_depthwise_conv2d_fix_fu_435_n_12,grp_depthwise_conv2d_fix_fu_435_n_13}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0({grp_depthwise_conv2d_fix_fu_435_n_28,grp_depthwise_conv2d_fix_fu_435_n_29,grp_depthwise_conv2d_fix_fu_435_n_30,grp_depthwise_conv2d_fix_fu_435_n_31,grp_depthwise_conv2d_fix_fu_435_n_32,grp_depthwise_conv2d_fix_fu_435_n_33}),
        .grp_depthwise_conv2d_fix_fu_435_ap_start_reg(grp_depthwise_conv2d_fix_fu_435_ap_start_reg),
        .input_data_V_data_V_0_sel(input_data_V_data_V_0_sel),
        .input_data_V_data_V_0_sel0(input_data_V_data_V_0_sel0),
        .input_r_address0({grp_pointwise_conv2d_fix_2_fu_404_input_r_address0[13],grp_pointwise_conv2d_fix_2_fu_404_input_r_address0[8:0]}),
        .input_r_ce0(grp_depthwise_conv2d_fix_fu_435_input_r_ce0),
        .output_r_address0({grp_up_sampling2d_fix16_fu_414_output_r_address0[11],grp_up_sampling2d_fix16_fu_414_output_r_address0[8:0]}),
        .output_r_ce0(grp_depthwise_conv2d_fix_fu_435_output_r_ce0),
        .output_r_d0({grp_depthwise_conv2d_fix_fu_435_output_r_d0[15:14],grp_depthwise_conv2d_fix_fu_435_output_r_d0[12:11],grp_depthwise_conv2d_fix_fu_435_output_r_d0[8],grp_depthwise_conv2d_fix_fu_435_output_r_d0[6:5],grp_depthwise_conv2d_fix_fu_435_output_r_d0[3],grp_depthwise_conv2d_fix_fu_435_output_r_d0[1:0]}),
        .q0(MemBank_B_q0),
        .ram_reg_0(MemBank_B_U_n_50),
        .ram_reg_0_0(grp_depthwise_conv2d_fix_1_fu_339_n_5),
        .ram_reg_0_1(MemBank_B_U_n_47),
        .ram_reg_0_10(MemBank_A_U_n_28),
        .ram_reg_0_11(grp_max_pooling2d_fix16_fu_363_n_24),
        .ram_reg_0_12(grp_pointwise_conv2d_fix_fu_451_n_30),
        .ram_reg_0_13(MemBank_A_U_n_31),
        .ram_reg_0_14(grp_pointwise_conv2d_fix_2_fu_404_output_r_address0[1:0]),
        .ram_reg_0_15(grp_up_sampling2d_fix16_fu_414_input_r_address0),
        .ram_reg_0_16(grp_depthwise_conv2d_fix_1_fu_339_n_25),
        .ram_reg_0_17(MemBank_A_U_n_29),
        .ram_reg_0_18(grp_max_pooling2d_fix16_fu_363_n_23),
        .ram_reg_0_19(grp_pointwise_conv2d_fix_fu_451_n_40),
        .ram_reg_0_2(MemBank_B_U_n_24),
        .ram_reg_0_20(grp_depthwise_conv2d_fix_1_fu_339_n_28),
        .ram_reg_0_21(MemBank_A_U_n_27),
        .ram_reg_0_22(grp_max_pooling2d_fix16_fu_363_n_25),
        .ram_reg_0_23(MemBank_A_U_n_4),
        .ram_reg_0_24(grp_depthwise_conv2d_fix_1_fu_339_n_29),
        .ram_reg_0_25(MemBank_A_U_n_26),
        .ram_reg_0_26(grp_max_pooling2d_fix16_fu_363_n_26),
        .ram_reg_0_27(MemBank_A_U_n_6),
        .ram_reg_0_28(grp_depthwise_conv2d_fix_1_fu_339_n_30),
        .ram_reg_0_29(MemBank_A_U_n_25),
        .ram_reg_0_3(grp_pointwise_conv2d_fix_fu_451_n_47),
        .ram_reg_0_30(grp_max_pooling2d_fix16_fu_363_n_27),
        .ram_reg_0_31(MemBank_A_U_n_7),
        .ram_reg_0_32(grp_depthwise_conv2d_fix_1_fu_339_n_31),
        .ram_reg_0_33(MemBank_A_U_n_24),
        .ram_reg_0_34(grp_max_pooling2d_fix16_fu_363_n_28),
        .ram_reg_0_35(MemBank_A_U_n_8),
        .ram_reg_0_36(grp_depthwise_conv2d_fix_1_fu_339_n_32),
        .ram_reg_0_37(MemBank_A_U_n_23),
        .ram_reg_0_38(grp_max_pooling2d_fix16_fu_363_n_29),
        .ram_reg_0_39(MemBank_A_U_n_9),
        .ram_reg_0_4(MemBank_A_U_n_12),
        .ram_reg_0_40(grp_depthwise_conv2d_fix_1_fu_339_n_33),
        .ram_reg_0_41(MemBank_A_U_n_22),
        .ram_reg_0_42(grp_max_pooling2d_fix16_fu_363_n_30),
        .ram_reg_0_43(MemBank_A_U_n_10),
        .ram_reg_0_5(grp_depthwise_conv2d_fix_1_fu_339_n_26),
        .ram_reg_0_6(grp_pointwise_conv2d_fix_1_fu_394_n_10),
        .ram_reg_0_7(grp_pointwise_conv2d_fix_3_fu_384_n_23),
        .ram_reg_0_8(grp_pointwise_conv2d_fix_fu_451_n_41),
        .ram_reg_0_9(grp_depthwise_conv2d_fix_1_fu_339_n_27),
        .ram_reg_1(grp_depthwise_conv2d_fix_1_fu_339_n_40),
        .ram_reg_1_0(MemBank_A_U_n_5),
        .ram_reg_2(grp_depthwise_conv2d_fix_1_fu_339_n_41),
        .ram_reg_2_0(MemBank_A_U_n_19),
        .ram_reg_2_1(grp_up_sampling2d_fix16_fu_414_output_r_ce0),
        .ram_reg_2_2(grp_depthwise_conv2d_fix_1_fu_339_n_15),
        .ram_reg_3(grp_depthwise_conv2d_fix_1_fu_339_n_42),
        .ram_reg_4(grp_depthwise_conv2d_fix_1_fu_339_n_43),
        .ram_reg_5(grp_depthwise_conv2d_fix_1_fu_339_n_44),
        .ram_reg_6({input_data_V_data_V_0_payload_B[13],input_data_V_data_V_0_payload_B[10:9],input_data_V_data_V_0_payload_B[7],input_data_V_data_V_0_payload_B[4],input_data_V_data_V_0_payload_B[2]}),
        .ram_reg_6_0({input_data_V_data_V_0_payload_A[13],input_data_V_data_V_0_payload_A[10:9],input_data_V_data_V_0_payload_A[7],input_data_V_data_V_0_payload_A[4],input_data_V_data_V_0_payload_A[2]}),
        .ram_reg_6_1(grp_depthwise_conv2d_fix_1_fu_339_n_45),
        .\tmp1_reg_417_reg[9]_0 ({grp_depthwise_conv2d_fix_fu_435_input_r_address0[13],grp_depthwise_conv2d_fix_fu_435_input_r_address0[9:2]}),
        .tmp_98_cast_fu_288_p1({grp_depthwise_conv2d_fix_fu_435_output_r_address0[13],grp_depthwise_conv2d_fix_fu_435_output_r_address0[9]}));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv2d_fix_fu_435_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_fu_435_n_50),
        .Q(grp_depthwise_conv2d_fix_fu_435_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_pooling2d_fix16 grp_max_pooling2d_fix16_fu_363
       (.ADDRARDADDR(grp_max_pooling2d_fix16_fu_363_n_21),
        .CO(tmp_62_fu_437_p2),
        .D({ap_NS_fsm[17:16],ap_NS_fsm[9:8]}),
        .E(grp_max_pooling2d_fix16_fu_363_output_r_we0),
        .P(grp_max_pooling2d_fix16_fu_363_output_r_address0),
        .Q({\ap_CS_fsm_reg_n_4_[38] ,\ap_CS_fsm_reg_n_4_[30] ,ap_CS_fsm_state17,\ap_CS_fsm_reg_n_4_[15] ,\ap_CS_fsm_reg_n_4_[14] ,ap_CS_fsm_state9,\ap_CS_fsm_reg_n_4_[7] ,ap_CS_fsm_state7}),
        .\ap_CS_fsm_reg[16] (grp_max_pooling2d_fix16_fu_363_n_23),
        .\ap_CS_fsm_reg[16]_0 (grp_max_pooling2d_fix16_fu_363_n_24),
        .\ap_CS_fsm_reg[16]_1 (grp_max_pooling2d_fix16_fu_363_n_25),
        .\ap_CS_fsm_reg[16]_2 (grp_max_pooling2d_fix16_fu_363_n_26),
        .\ap_CS_fsm_reg[16]_3 (grp_max_pooling2d_fix16_fu_363_n_27),
        .\ap_CS_fsm_reg[16]_4 (grp_max_pooling2d_fix16_fu_363_n_28),
        .\ap_CS_fsm_reg[16]_5 (grp_max_pooling2d_fix16_fu_363_n_29),
        .\ap_CS_fsm_reg[16]_6 (grp_max_pooling2d_fix16_fu_363_n_30),
        .\ap_CS_fsm_reg[16]_7 (grp_max_pooling2d_fix16_fu_363_n_31),
        .\ap_CS_fsm_reg[16]_8 (grp_max_pooling2d_fix16_fu_363_n_32),
        .\ap_CS_fsm_reg[1]_0 (grp_max_pooling2d_fix16_fu_363_n_37),
        .\ap_CS_fsm_reg[38] (grp_max_pooling2d_fix16_fu_363_n_22),
        .\ap_CS_fsm_reg[5]_0 (grp_max_pooling2d_fix16_fu_363_input_r_ce0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\buffer_fu_70_reg[15]_0 (grp_max_pooling2d_fix16_fu_363_output_r_d0),
        .grp_max_pooling2d_fix16_fu_363_ap_start_reg(grp_max_pooling2d_fix16_fu_363_ap_start_reg),
        .grp_max_pooling2d_fix16_fu_363_input_r_address0(grp_max_pooling2d_fix16_fu_363_input_r_address0),
        .input_r_address0({grp_pointwise_conv2d_fix_3_fu_384_input_r_address0[13],grp_pointwise_conv2d_fix_3_fu_384_input_r_address0[10:2],grp_pointwise_conv2d_fix_3_fu_384_input_r_address0[0]}),
        .q0(MemBank_B_q0),
        .ram_reg_0(MemBank_A_U_n_32),
        .ram_reg_0_0(grp_depthwise_conv2d_fix_2_fu_315_n_13),
        .ram_reg_0_1(grp_depthwise_conv2d_fix_fu_435_n_44),
        .ram_reg_0_10(grp_pointwise_conv2d_fix_2_fu_404_n_45),
        .ram_reg_0_11(MemBank_A_U_n_18),
        .ram_reg_0_12(grp_pointwise_conv2d_fix_1_fu_394_input_r_address0[11]),
        .ram_reg_0_2(MemBank_A_U_n_12),
        .ram_reg_0_3(grp_pointwise_conv2d_fix_fu_451_n_43),
        .ram_reg_0_4(grp_pointwise_conv2d_fix_4_fu_443_output_r_ce0),
        .ram_reg_0_5(grp_pointwise_conv2d_fix_fu_451_input_r_ce0),
        .ram_reg_0_6(input_data_V_data_V_0_sel0),
        .ram_reg_0_7(MemBank_A_U_n_17),
        .ram_reg_0_8(grp_pointwise_conv2d_fix_3_fu_384_n_24),
        .ram_reg_0_9(grp_depthwise_conv2d_fix_2_fu_315_n_12));
  FDRE #(
    .INIT(1'b0)) 
    grp_max_pooling2d_fix16_fu_363_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_max_pooling2d_fix16_fu_363_n_37),
        .Q(grp_max_pooling2d_fix16_fu_363_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16 grp_padding2d_fix16_fu_297
       (.ADDRARDADDR({grp_padding2d_fix16_fu_297_n_18,grp_padding2d_fix16_fu_297_n_19}),
        .D({ap_NS_fsm[35:34],ap_NS_fsm[27:26],ap_NS_fsm[19:18],ap_NS_fsm[11:10],ap_NS_fsm[3:2]}),
        .DI(\tmp_s_reg_747[6]_i_8_n_4 ),
        .Q({\ap_CS_fsm_reg_n_4_[38] ,ap_CS_fsm_state35,\ap_CS_fsm_reg_n_4_[33] ,ap_CS_fsm_state27,\ap_CS_fsm_reg_n_4_[25] ,\ap_CS_fsm_reg_n_4_[22] ,ap_CS_fsm_state19,\ap_CS_fsm_reg_n_4_[17] ,ap_CS_fsm_state11,\ap_CS_fsm_reg_n_4_[9] ,ap_CS_fsm_state7,ap_CS_fsm_state3}),
        .S(\tmp_s_reg_747[6]_i_12_n_4 ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm[2]_i_2__2_n_4 ),
        .\ap_CS_fsm_reg[3]_0 (grp_padding2d_fix16_fu_297_n_20),
        .\ap_CS_fsm_reg[5]_0 (grp_padding2d_fix16_fu_297_n_22),
        .\ap_CS_fsm_reg[6]_0 (ap_CS_fsm_state7_0),
        .\ap_CS_fsm_reg[8]_0 (grp_padding2d_fix16_fu_297_output_r_address0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0(MemBank_B_d0[15]),
        .grp_padding2d_fix16_fu_297_ap_start_reg(grp_padding2d_fix16_fu_297_ap_start_reg),
        .grp_padding2d_fix16_fu_297_ap_start_reg0(grp_padding2d_fix16_fu_297_ap_start_reg0),
        .grp_padding2d_fix16_fu_297_ap_start_reg_reg(grp_padding2d_fix16_fu_297_n_23),
        .grp_padding2d_fix16_fu_297_output_r_we0(grp_padding2d_fix16_fu_297_output_r_we0),
        .\i_count_2_reg_299_reg[13]_0 (grp_padding2d_fix16_fu_297_input_r_address0),
        .input_r_address0(grp_depthwise_conv2d_fix_2_fu_315_input_r_address0[13:12]),
        .input_r_ce0(grp_depthwise_conv2d_fix_2_fu_315_input_r_ce0),
        .q0(MemBank_A_q0[15]),
        .ram_reg_0(MemBank_B_U_n_35),
        .ram_reg_0_0(MemBank_B_U_n_49),
        .ram_reg_0_1(grp_pointwise_conv2d_fix_fu_451_output_r_address0),
        .ram_reg_0_2(MemBank_B_U_n_52),
        .ram_reg_0_3(MemBank_B_U_n_36),
        .ram_reg_0_4(MemBank_B_U_n_21),
        .ram_reg_0_5(MemBank_A_U_n_15),
        .ram_reg_0_6(MemBank_B_U_n_22),
        .ram_reg_0_7(MemBank_A_U_n_16),
        .ram_reg_0_8(MemBank_B_U_n_37),
        .ram_reg_0_9(MemBank_A_U_n_32),
        .ram_reg_7(MemBank_B_U_n_38));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_padding2d_fix16_fu_297_ap_start_reg_i_2
       (.I0(\ap_CS_fsm_reg_n_4_[33] ),
        .I1(\ap_CS_fsm_reg_n_4_[25] ),
        .I2(\ap_CS_fsm_reg_n_4_[17] ),
        .I3(\ap_CS_fsm_reg_n_4_[9] ),
        .I4(\ap_CS_fsm[2]_i_2__2_n_4 ),
        .O(grp_padding2d_fix16_fu_297_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    grp_padding2d_fix16_fu_297_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_fu_297_n_23),
        .Q(grp_padding2d_fix16_fu_297_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_1 grp_pointwise_conv2d_fix_1_fu_394
       (.D(ap_NS_fsm[15:14]),
        .E(grp_pointwise_conv2d_fix_1_fu_394_output_r_we0),
        .Q({\ap_CS_fsm_reg_n_4_[38] ,\ap_CS_fsm_reg_n_4_[30] ,ap_CS_fsm_state29,\ap_CS_fsm_reg_n_4_[22] ,ap_CS_fsm_state21,\ap_CS_fsm_reg_n_4_[14] ,ap_CS_fsm_state14,ap_CS_fsm_state7}),
        .\ap_CS_fsm_reg[14] (grp_pointwise_conv2d_fix_1_fu_394_n_13),
        .\ap_CS_fsm_reg[22] (grp_pointwise_conv2d_fix_1_fu_394_n_8),
        .\ap_CS_fsm_reg[22]_0 (grp_pointwise_conv2d_fix_1_fu_394_n_9),
        .\ap_CS_fsm_reg[28] (grp_pointwise_conv2d_fix_1_fu_394_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buffer1_reg_158_reg({buffer1_reg_158_reg[15],buffer1_reg_158_reg[9],buffer1_reg_158_reg[0]}),
        .d0({MemBank_B_d0[9],MemBank_B_d0[0]}),
        .grp_pointwise_conv2d_fix_1_fu_394_ap_start_reg(grp_pointwise_conv2d_fix_1_fu_394_ap_start_reg),
        .grp_pointwise_conv2d_fix_1_fu_394_output_r_d0({grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[14:10],grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[8:4],grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[2]}),
        .input_r_address0({grp_pointwise_conv2d_fix_1_fu_394_input_r_address0[11:2],grp_pointwise_conv2d_fix_1_fu_394_input_r_address0[0]}),
        .input_r_ce0(grp_depthwise_conv2d_fix_1_fu_339_input_r_ce0),
        .input_r_q0(MemBank_A_q0),
        .\out_d_reg_112_reg[3]_0 (grp_pointwise_conv2d_fix_1_fu_394_n_25),
        .output_r_address0({grp_pointwise_conv2d_fix_1_fu_394_output_r_address0[13],grp_pointwise_conv2d_fix_1_fu_394_output_r_address0[10:0]}),
        .output_r_ce0(grp_pointwise_conv2d_fix_1_fu_394_output_r_ce0),
        .ram_reg_0(grp_pointwise_conv2d_fix_4_fu_443_n_17),
        .ram_reg_0_0(MemBank_A_U_n_32),
        .ram_reg_0_1(MemBank_B_U_n_37),
        .ram_reg_0_2(grp_pointwise_conv2d_fix_3_fu_384_input_r_address0[13]),
        .ram_reg_0_i_22_0(grp_pointwise_conv2d_fix_3_fu_384_output_r_ce0),
        .ram_reg_0_i_22_1(MemBank_A_U_n_18),
        .ram_reg_0_i_22_2(grp_max_pooling2d_fix16_fu_363_input_r_ce0),
        .ram_reg_4(grp_pointwise_conv2d_fix_4_fu_443_n_12),
        .ram_reg_4_0(MemBank_B_U_n_38),
        .ram_reg_4_1(ap_CS_fsm_state7_0),
        .\tmp_19_reg_471_reg[1]_0 (grp_pointwise_conv2d_fix_1_fu_394_n_10),
        .tmp_26_fu_283_p1({tmp_26_fu_283_p1[15],tmp_26_fu_283_p1[9],tmp_26_fu_283_p1[0]}));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_1_fu_394_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_1_fu_394_n_25),
        .Q(grp_pointwise_conv2d_fix_1_fu_394_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_2 grp_pointwise_conv2d_fix_2_fu_404
       (.D(ap_NS_fsm[23:22]),
        .O(grp_pointwise_conv2d_fix_2_fu_404_n_4),
        .Q({\ap_CS_fsm_reg_n_4_[38] ,\ap_CS_fsm_reg_n_4_[22] ,ap_CS_fsm_state22,sel00}),
        .S({ram_reg_0_i_133__0_n_4,ram_reg_0_i_134__0_n_4}),
        .\ap_CS_fsm_reg[1]_0 (grp_pointwise_conv2d_fix_2_fu_404_n_46),
        .\ap_CS_fsm_reg[22] (grp_pointwise_conv2d_fix_2_fu_404_n_29),
        .\ap_CS_fsm_reg[22]_0 (grp_pointwise_conv2d_fix_2_fu_404_n_44),
        .\ap_CS_fsm_reg[22]_1 (grp_pointwise_conv2d_fix_2_fu_404_n_45),
        .\ap_CS_fsm_reg[5]_0 (grp_pointwise_conv2d_fix_2_fu_404_n_26),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buffer1_reg_109_reg({buffer1_reg_109_reg[15],buffer1_reg_109_reg[3],buffer1_reg_109_reg[1]}),
        .\buffer1_reg_142_reg[15]_0 ({buffer1_reg_142_reg[15:4],buffer1_reg_142_reg[2],buffer1_reg_142_reg[0]}),
        .grp_pointwise_conv2d_fix_2_fu_404_ap_start_reg(grp_pointwise_conv2d_fix_2_fu_404_ap_start_reg),
        .grp_pointwise_conv2d_fix_2_fu_404_output_r_address0({grp_pointwise_conv2d_fix_2_fu_404_output_r_address0[13],grp_pointwise_conv2d_fix_2_fu_404_output_r_address0[8:0]}),
        .grp_pointwise_conv2d_fix_2_fu_404_output_r_we0(grp_pointwise_conv2d_fix_2_fu_404_output_r_we0),
        .input_r_address0({grp_pointwise_conv2d_fix_2_fu_404_input_r_address0[13],grp_pointwise_conv2d_fix_2_fu_404_input_r_address0[8:0]}),
        .output_r_ce0(grp_depthwise_conv2d_fix_fu_435_output_r_ce0),
        .\phi_mul_reg_163_reg[8]_0 (grp_pointwise_conv2d_fix_2_fu_404_n_5),
        .q0(MemBank_A_q0),
        .ram_reg_0(MemBank_B_U_n_54),
        .ram_reg_0_0(grp_up_sampling2d_fix16_fu_414_n_24),
        .ram_reg_0_1(grp_padding2d_fix16_fu_297_n_20),
        .ram_reg_0_2(grp_pointwise_conv2d_fix_1_fu_394_n_11),
        .ram_reg_0_3(grp_pointwise_conv2d_fix_fu_451_n_48),
        .ram_reg_0_i_19(grp_up_sampling2d_fix16_fu_414_output_r_ce0),
        .ram_reg_0_i_19_0(MemBank_A_U_n_31));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_2_fu_404_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_2_fu_404_n_46),
        .Q(grp_pointwise_conv2d_fix_2_fu_404_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_3 grp_pointwise_conv2d_fix_3_fu_384
       (.D(ap_NS_fsm[31:30]),
        .E(grp_pointwise_conv2d_fix_1_fu_394_output_r_we0),
        .P(grp_max_pooling2d_fix16_fu_363_output_r_address0),
        .Q({\ap_CS_fsm_reg_n_4_[30] ,ap_CS_fsm_state30,\ap_CS_fsm_reg_n_4_[22] ,ap_CS_fsm_state17,\ap_CS_fsm_reg_n_4_[14] ,ap_CS_fsm_state9,ap_CS_fsm_state7}),
        .\ap_CS_fsm_reg[16] (grp_pointwise_conv2d_fix_3_fu_384_n_24),
        .\ap_CS_fsm_reg[29] (grp_pointwise_conv2d_fix_3_fu_384_n_26),
        .\ap_CS_fsm_reg[30] (grp_pointwise_conv2d_fix_3_fu_384_n_4),
        .\ap_CS_fsm_reg[30]_0 (grp_pointwise_conv2d_fix_3_fu_384_n_5),
        .\ap_CS_fsm_reg[30]_1 (grp_pointwise_conv2d_fix_3_fu_384_n_6),
        .\ap_CS_fsm_reg[30]_10 (grp_pointwise_conv2d_fix_3_fu_384_n_17),
        .\ap_CS_fsm_reg[30]_2 (grp_pointwise_conv2d_fix_3_fu_384_n_7),
        .\ap_CS_fsm_reg[30]_3 (grp_pointwise_conv2d_fix_3_fu_384_n_8),
        .\ap_CS_fsm_reg[30]_4 (grp_pointwise_conv2d_fix_3_fu_384_n_9),
        .\ap_CS_fsm_reg[30]_5 (grp_pointwise_conv2d_fix_3_fu_384_n_10),
        .\ap_CS_fsm_reg[30]_6 (grp_pointwise_conv2d_fix_3_fu_384_n_11),
        .\ap_CS_fsm_reg[30]_7 (grp_pointwise_conv2d_fix_3_fu_384_n_12),
        .\ap_CS_fsm_reg[30]_8 (grp_pointwise_conv2d_fix_3_fu_384_n_13),
        .\ap_CS_fsm_reg[30]_9 (grp_pointwise_conv2d_fix_3_fu_384_n_16),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\buffer1_reg_158_reg[15]_0 ({buffer1_reg_158_reg[15],buffer1_reg_158_reg[9],buffer1_reg_158_reg[0]}),
        .d0({MemBank_B_d0[3],MemBank_B_d0[1]}),
        .grp_pointwise_conv2d_fix_1_fu_394_output_r_d0({grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[14:10],grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[8:4],grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[2]}),
        .grp_pointwise_conv2d_fix_3_fu_384_ap_start_reg(grp_pointwise_conv2d_fix_3_fu_384_ap_start_reg),
        .input_r_address0({grp_pointwise_conv2d_fix_3_fu_384_input_r_address0[13],grp_pointwise_conv2d_fix_3_fu_384_input_r_address0[10:2],grp_pointwise_conv2d_fix_3_fu_384_input_r_address0[0]}),
        .output_r_address0({grp_pointwise_conv2d_fix_3_fu_384_output_r_address0[13],grp_pointwise_conv2d_fix_3_fu_384_output_r_address0[11:0]}),
        .output_r_ce0(grp_pointwise_conv2d_fix_3_fu_384_output_r_ce0),
        .q0(MemBank_A_q0),
        .ram_reg_0(grp_pointwise_conv2d_fix_2_fu_404_n_44),
        .ram_reg_0_0(grp_pointwise_conv2d_fix_1_fu_394_n_9),
        .ram_reg_0_1(MemBank_A_U_n_18),
        .ram_reg_0_i_19(grp_pointwise_conv2d_fix_1_fu_394_output_r_ce0),
        .ram_reg_1(grp_pointwise_conv2d_fix_2_fu_404_n_29),
        .ram_reg_1_i_3_0(grp_pointwise_conv2d_fix_1_fu_394_n_8),
        .ram_reg_2(MemBank_B_U_n_51),
        .ram_reg_7(ap_CS_fsm_state7_0),
        .tmp_26_fu_283_p1({tmp_26_fu_283_p1[15],tmp_26_fu_283_p1[3],tmp_26_fu_283_p1[1]}),
        .\tmp_2_reg_473_reg[1]_0 (grp_pointwise_conv2d_fix_3_fu_384_n_23));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_3_fu_384_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_3_fu_384_n_26),
        .Q(grp_pointwise_conv2d_fix_3_fu_384_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_4 grp_pointwise_conv2d_fix_4_fu_443
       (.D(ap_NS_fsm[39:38]),
        .Q({ap_CS_fsm_state41,\ap_CS_fsm_reg_n_4_[38] ,ap_CS_fsm_state38,\ap_CS_fsm_reg_n_4_[30] ,\ap_CS_fsm_reg_n_4_[22] ,\ap_CS_fsm_reg_n_4_[14] ,ap_CS_fsm_state7}),
        .SR(i1_reg_275),
        .WEA({grp_pointwise_conv2d_fix_4_fu_443_n_23,grp_pointwise_conv2d_fix_4_fu_443_n_24}),
        .\ap_CS_fsm_reg[30] ({grp_pointwise_conv2d_fix_4_fu_443_n_25,grp_pointwise_conv2d_fix_4_fu_443_n_26}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\buffer1_reg_109_reg[0]_0 (grp_pointwise_conv2d_fix_4_fu_443_n_17),
        .\buffer1_reg_109_reg[10]_0 (grp_pointwise_conv2d_fix_4_fu_443_n_11),
        .\buffer1_reg_109_reg[11]_0 (grp_pointwise_conv2d_fix_4_fu_443_n_10),
        .\buffer1_reg_109_reg[12]_0 (grp_pointwise_conv2d_fix_4_fu_443_n_9),
        .\buffer1_reg_109_reg[13]_0 (grp_pointwise_conv2d_fix_4_fu_443_n_8),
        .\buffer1_reg_109_reg[14]_0 (grp_pointwise_conv2d_fix_4_fu_443_n_4),
        .\buffer1_reg_109_reg[15]_0 ({buffer1_reg_109_reg[15],buffer1_reg_109_reg[3],buffer1_reg_109_reg[1]}),
        .\buffer1_reg_109_reg[2]_0 (grp_pointwise_conv2d_fix_4_fu_443_n_16),
        .\buffer1_reg_109_reg[4]_0 (grp_pointwise_conv2d_fix_4_fu_443_n_15),
        .\buffer1_reg_109_reg[5]_0 (grp_pointwise_conv2d_fix_4_fu_443_n_22),
        .\buffer1_reg_109_reg[6]_0 (grp_pointwise_conv2d_fix_4_fu_443_n_21),
        .\buffer1_reg_109_reg[7]_0 (grp_pointwise_conv2d_fix_4_fu_443_n_14),
        .\buffer1_reg_109_reg[8]_0 (grp_pointwise_conv2d_fix_4_fu_443_n_13),
        .\buffer1_reg_109_reg[9]_0 (grp_pointwise_conv2d_fix_4_fu_443_n_12),
        .grp_padding2d_fix16_fu_297_output_r_we0(grp_padding2d_fix16_fu_297_output_r_we0),
        .grp_pointwise_conv2d_fix_2_fu_404_output_r_we0(grp_pointwise_conv2d_fix_2_fu_404_output_r_we0),
        .grp_pointwise_conv2d_fix_4_fu_443_ap_start_reg(grp_pointwise_conv2d_fix_4_fu_443_ap_start_reg),
        .grp_pointwise_conv2d_fix_4_fu_443_output_r_address0({grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[13],grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[9:0]}),
        .input_r_address0(grp_pointwise_conv2d_fix_4_fu_443_input_r_address0),
        .\out_h_reg_87_reg[4]_0 (grp_pointwise_conv2d_fix_4_fu_443_n_27),
        .output_r_ce0(grp_pointwise_conv2d_fix_4_fu_443_output_r_ce0),
        .q0(MemBank_A_q0),
        .ram_reg_2(grp_pointwise_conv2d_fix_3_fu_384_n_17),
        .ram_reg_2_0(MemBank_B_U_n_21),
        .ram_reg_7(grp_pointwise_conv2d_fix_fu_451_output_r_ce0),
        .ram_reg_7_0({buffer1_reg_142_reg[15:4],buffer1_reg_142_reg[2],buffer1_reg_142_reg[0]}));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_4_fu_443_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_4_fu_443_n_27),
        .Q(grp_pointwise_conv2d_fix_4_fu_443_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix grp_pointwise_conv2d_fix_fu_451
       (.ADDRARDADDR({grp_pointwise_conv2d_fix_fu_451_n_4,grp_pointwise_conv2d_fix_fu_451_n_5,grp_pointwise_conv2d_fix_fu_451_n_6,grp_pointwise_conv2d_fix_fu_451_n_7,grp_pointwise_conv2d_fix_fu_451_n_8,grp_pointwise_conv2d_fix_fu_451_n_9,grp_pointwise_conv2d_fix_fu_451_n_10}),
        .D(ap_NS_fsm[7:6]),
        .Q({\ap_CS_fsm_reg_n_4_[39] ,\ap_CS_fsm_reg_n_4_[38] ,ap_CS_fsm_state7,ap_CS_fsm_state6}),
        .\ap_CS_fsm_reg[38] (grp_pointwise_conv2d_fix_fu_451_n_42),
        .\ap_CS_fsm_reg[38]_0 (grp_pointwise_conv2d_fix_fu_451_n_43),
        .\ap_CS_fsm_reg[38]_1 ({grp_pointwise_conv2d_fix_fu_451_n_44,grp_pointwise_conv2d_fix_fu_451_n_45}),
        .\ap_CS_fsm_reg[38]_2 (grp_pointwise_conv2d_fix_fu_451_n_50),
        .\ap_CS_fsm_reg[38]_3 (grp_pointwise_conv2d_fix_fu_451_n_51),
        .\ap_CS_fsm_reg[5]_0 (grp_pointwise_conv2d_fix_fu_451_n_53),
        .\ap_CS_fsm_reg[6]_0 (grp_pointwise_conv2d_fix_fu_451_n_30),
        .\ap_CS_fsm_reg[7]_0 (grp_pointwise_conv2d_fix_fu_451_n_48),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0({MemBank_B_d0[14:10],MemBank_B_d0[8:4],MemBank_B_d0[2]}),
        .grp_pointwise_conv2d_fix_4_fu_443_output_r_address0({grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[13],grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[9:0]}),
        .grp_pointwise_conv2d_fix_fu_451_ap_start_reg(grp_pointwise_conv2d_fix_fu_451_ap_start_reg),
        .\i1_reg_275_reg[2] (grp_pointwise_conv2d_fix_fu_451_n_27),
        .\i1_reg_275_reg[3] (grp_pointwise_conv2d_fix_fu_451_n_46),
        .\i_reg_264_reg[0] (grp_pointwise_conv2d_fix_fu_451_n_40),
        .\i_reg_264_reg[1] (grp_pointwise_conv2d_fix_fu_451_n_41),
        .input_r_address0(grp_pointwise_conv2d_fix_fu_451_input_r_address0),
        .input_r_ce0(grp_pointwise_conv2d_fix_fu_451_input_r_ce0),
        .output_r_address0(grp_pointwise_conv2d_fix_fu_451_output_r_address0),
        .output_r_ce0(grp_pointwise_conv2d_fix_fu_451_output_r_ce0),
        .p({tmp_26_fu_283_p1[15],tmp_26_fu_283_p1[9],tmp_26_fu_283_p1[3],tmp_26_fu_283_p1[1:0]}),
        .q0(MemBank_A_q0),
        .ram_reg_0(MemBank_B_U_n_50),
        .ram_reg_0_0(grp_depthwise_conv2d_fix_fu_435_n_27),
        .ram_reg_0_1(grp_depthwise_conv2d_fix_1_fu_339_n_4),
        .ram_reg_0_10(MemBank_B_U_n_43),
        .ram_reg_0_11(MemBank_B_U_n_28),
        .ram_reg_0_12(grp_up_sampling2d_fix16_fu_414_n_13),
        .ram_reg_0_13(grp_depthwise_conv2d_fix_1_fu_339_n_10),
        .ram_reg_0_14(MemBank_B_U_n_42),
        .ram_reg_0_15(MemBank_B_U_n_29),
        .ram_reg_0_16(grp_up_sampling2d_fix16_fu_414_n_26),
        .ram_reg_0_17(grp_depthwise_conv2d_fix_1_fu_339_n_11),
        .ram_reg_0_18(MemBank_B_U_n_41),
        .ram_reg_0_19(MemBank_B_U_n_30),
        .ram_reg_0_2(MemBank_B_U_n_48),
        .ram_reg_0_20(grp_up_sampling2d_fix16_fu_414_n_27),
        .ram_reg_0_21(grp_depthwise_conv2d_fix_1_fu_339_n_12),
        .ram_reg_0_22(MemBank_B_U_n_40),
        .ram_reg_0_23(MemBank_B_U_n_31),
        .ram_reg_0_24(grp_up_sampling2d_fix16_fu_414_n_28),
        .ram_reg_0_25(grp_depthwise_conv2d_fix_1_fu_339_n_13),
        .ram_reg_0_26(MemBank_B_U_n_39),
        .ram_reg_0_27(MemBank_B_U_n_32),
        .ram_reg_0_28({\i1_reg_275_reg_n_4_[9] ,\i1_reg_275_reg_n_4_[8] ,\i1_reg_275_reg_n_4_[7] ,\i1_reg_275_reg_n_4_[6] ,\i1_reg_275_reg_n_4_[5] ,\i1_reg_275_reg_n_4_[4] ,\i1_reg_275_reg_n_4_[3] ,\i1_reg_275_reg_n_4_[2] ,\i1_reg_275_reg_n_4_[1] ,\i1_reg_275_reg_n_4_[0] }),
        .ram_reg_0_29({grp_pointwise_conv2d_fix_4_fu_443_input_r_address0[13:10],grp_pointwise_conv2d_fix_4_fu_443_input_r_address0[2:0]}),
        .ram_reg_0_3(MemBank_B_U_n_23),
        .ram_reg_0_30(MemBank_A_U_n_5),
        .ram_reg_0_31(i_reg_264_reg__0[2:0]),
        .ram_reg_0_32(grp_up_sampling2d_fix16_fu_414_n_29),
        .ram_reg_0_33(grp_pointwise_conv2d_fix_1_fu_394_n_13),
        .ram_reg_0_34(grp_depthwise_conv2d_fix_2_fu_315_n_25),
        .ram_reg_0_35(grp_depthwise_conv2d_fix_fu_435_n_45),
        .ram_reg_0_36(MemBank_A_U_n_12),
        .ram_reg_0_37(grp_up_sampling2d_fix16_fu_414_n_30),
        .ram_reg_0_38(grp_depthwise_conv2d_fix_2_fu_315_n_26),
        .ram_reg_0_39(grp_pointwise_conv2d_fix_4_fu_443_output_r_ce0),
        .ram_reg_0_4(grp_up_sampling2d_fix16_fu_414_n_10),
        .ram_reg_0_5(grp_depthwise_conv2d_fix_1_fu_339_n_8),
        .ram_reg_0_6(MemBank_B_U_n_44),
        .ram_reg_0_7(MemBank_B_U_n_27),
        .ram_reg_0_8(grp_up_sampling2d_fix16_fu_414_n_25),
        .ram_reg_0_9(grp_depthwise_conv2d_fix_1_fu_339_n_9),
        .ram_reg_1(grp_pointwise_conv2d_fix_3_fu_384_n_16),
        .ram_reg_1_0(grp_pointwise_conv2d_fix_4_fu_443_n_16),
        .ram_reg_2(grp_pointwise_conv2d_fix_3_fu_384_n_12),
        .ram_reg_2_0(grp_pointwise_conv2d_fix_4_fu_443_n_22),
        .ram_reg_2_1(grp_pointwise_conv2d_fix_3_fu_384_n_13),
        .ram_reg_2_2(grp_pointwise_conv2d_fix_4_fu_443_n_15),
        .ram_reg_3(grp_pointwise_conv2d_fix_3_fu_384_n_10),
        .ram_reg_3_0(grp_pointwise_conv2d_fix_4_fu_443_n_14),
        .ram_reg_3_1(grp_pointwise_conv2d_fix_3_fu_384_n_11),
        .ram_reg_3_2(grp_pointwise_conv2d_fix_4_fu_443_n_21),
        .ram_reg_4(grp_pointwise_conv2d_fix_3_fu_384_n_9),
        .ram_reg_4_0(grp_pointwise_conv2d_fix_4_fu_443_n_13),
        .ram_reg_5(grp_pointwise_conv2d_fix_3_fu_384_n_7),
        .ram_reg_5_0(grp_pointwise_conv2d_fix_4_fu_443_n_10),
        .ram_reg_5_1(grp_pointwise_conv2d_fix_3_fu_384_n_8),
        .ram_reg_5_2(grp_pointwise_conv2d_fix_4_fu_443_n_11),
        .ram_reg_6(grp_pointwise_conv2d_fix_3_fu_384_n_5),
        .ram_reg_6_0(grp_pointwise_conv2d_fix_4_fu_443_n_8),
        .ram_reg_6_1(grp_pointwise_conv2d_fix_3_fu_384_n_6),
        .ram_reg_6_2(grp_pointwise_conv2d_fix_4_fu_443_n_9),
        .ram_reg_7(grp_pointwise_conv2d_fix_3_fu_384_n_4),
        .ram_reg_7_0(MemBank_B_U_n_53),
        .ram_reg_7_1(grp_pointwise_conv2d_fix_4_fu_443_n_4),
        .\tmp_9_reg_386_reg[1]_0 (grp_pointwise_conv2d_fix_fu_451_n_47));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_fu_451_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_fu_451_n_53),
        .Q(grp_pointwise_conv2d_fix_fu_451_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_sampling2d_fix16 grp_up_sampling2d_fix16_fu_414
       (.ADDRARDADDR({grp_up_sampling2d_fix16_fu_414_n_4,grp_up_sampling2d_fix16_fu_414_n_5,grp_up_sampling2d_fix16_fu_414_n_6,grp_up_sampling2d_fix16_fu_414_n_7}),
        .D({ap_NS_fsm[33:32],ap_NS_fsm[25:24]}),
        .Q({ap_CS_fsm_state33,\ap_CS_fsm_reg_n_4_[31] ,ap_CS_fsm_state25,\ap_CS_fsm_reg_n_4_[23] ,\ap_CS_fsm_reg_n_4_[22] ,sel00}),
        .\ap_CS_fsm_reg[1]_0 (grp_up_sampling2d_fix16_fu_414_n_31),
        .\ap_CS_fsm_reg[22] (grp_up_sampling2d_fix16_fu_414_n_26),
        .\ap_CS_fsm_reg[22]_0 (grp_up_sampling2d_fix16_fu_414_n_27),
        .\ap_CS_fsm_reg[22]_1 (grp_up_sampling2d_fix16_fu_414_n_28),
        .\ap_CS_fsm_reg[24] (grp_up_sampling2d_fix16_fu_414_n_24),
        .\ap_CS_fsm_reg[4]_0 (grp_up_sampling2d_fix16_fu_414_n_10),
        .\ap_CS_fsm_reg[4]_1 (grp_up_sampling2d_fix16_fu_414_n_13),
        .\ap_CS_fsm_reg[6] ({grp_up_sampling2d_fix16_fu_414_n_8,grp_up_sampling2d_fix16_fu_414_n_9}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_pointwise_conv2d_fix_2_fu_404_output_r_address0({grp_pointwise_conv2d_fix_2_fu_404_output_r_address0[13],grp_pointwise_conv2d_fix_2_fu_404_output_r_address0[8:2]}),
        .grp_up_sampling2d_fix16_fu_414_ap_start_reg(grp_up_sampling2d_fix16_fu_414_ap_start_reg),
        .input_r_address0(grp_up_sampling2d_fix16_fu_414_input_r_address0),
        .input_r_ce0(grp_depthwise_conv2d_fix_fu_435_input_r_ce0),
        .output_r_address0({grp_up_sampling2d_fix16_fu_414_output_r_address0[11],grp_up_sampling2d_fix16_fu_414_output_r_address0[8:0]}),
        .output_r_ce0(grp_up_sampling2d_fix16_fu_414_output_r_ce0),
        .ram_reg_0(MemBank_B_U_n_50),
        .ram_reg_0_0(grp_depthwise_conv2d_fix_1_fu_339_n_6),
        .ram_reg_0_1(MemBank_B_U_n_46),
        .ram_reg_0_10(MemBank_B_U_n_33),
        .ram_reg_0_11(grp_depthwise_conv2d_fix_1_fu_339_n_14),
        .ram_reg_0_12(grp_pointwise_conv2d_fix_fu_451_n_50),
        .ram_reg_0_13(grp_depthwise_conv2d_fix_2_fu_315_n_39),
        .ram_reg_0_14(MemBank_B_U_n_34),
        .ram_reg_0_15(grp_pointwise_conv2d_fix_fu_451_n_51),
        .ram_reg_0_16(MemBank_A_U_n_12),
        .ram_reg_0_17(grp_depthwise_conv2d_fix_1_fu_339_n_34),
        .ram_reg_0_18(MemBank_A_U_n_21),
        .ram_reg_0_19(grp_max_pooling2d_fix16_fu_363_n_31),
        .ram_reg_0_2(MemBank_B_U_n_25),
        .ram_reg_0_20(MemBank_A_U_n_11),
        .ram_reg_0_21(grp_depthwise_conv2d_fix_1_fu_339_n_35),
        .ram_reg_0_22(MemBank_A_U_n_20),
        .ram_reg_0_23(grp_max_pooling2d_fix16_fu_363_n_32),
        .ram_reg_0_24(grp_pointwise_conv2d_fix_fu_451_n_42),
        .ram_reg_0_25(grp_depthwise_conv2d_fix_fu_435_input_r_address0[9:2]),
        .ram_reg_0_26(MemBank_A_U_n_31),
        .ram_reg_0_27(grp_pointwise_conv2d_fix_2_fu_404_input_r_address0[13]),
        .ram_reg_0_3(grp_pointwise_conv2d_fix_fu_451_n_27),
        .ram_reg_0_4(grp_depthwise_conv2d_fix_1_fu_339_n_7),
        .ram_reg_0_5(MemBank_B_U_n_45),
        .ram_reg_0_6(MemBank_B_U_n_26),
        .ram_reg_0_7(grp_pointwise_conv2d_fix_fu_451_n_46),
        .ram_reg_0_8(MemBank_B_U_n_49),
        .ram_reg_0_9(MemBank_A_U_n_32),
        .tmp_4_reg_398_reg_0(grp_up_sampling2d_fix16_fu_414_n_29),
        .tmp_4_reg_398_reg_1(grp_up_sampling2d_fix16_fu_414_n_30),
        .tmp_98_cast_fu_288_p1({grp_depthwise_conv2d_fix_fu_435_output_r_address0[13],grp_depthwise_conv2d_fix_fu_435_output_r_address0[9]}),
        .tmp_s_fu_291_p2_0(grp_up_sampling2d_fix16_fu_414_n_25));
  FDRE #(
    .INIT(1'b0)) 
    grp_up_sampling2d_fix16_fu_414_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_up_sampling2d_fix16_fu_414_n_31),
        .Q(grp_up_sampling2d_fix16_fu_414_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \i1_reg_275_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_2_reg_540[0]),
        .Q(\i1_reg_275_reg_n_4_[0] ),
        .R(i1_reg_275));
  FDRE \i1_reg_275_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_2_reg_540[1]),
        .Q(\i1_reg_275_reg_n_4_[1] ),
        .R(i1_reg_275));
  FDRE \i1_reg_275_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_2_reg_540[2]),
        .Q(\i1_reg_275_reg_n_4_[2] ),
        .R(i1_reg_275));
  FDRE \i1_reg_275_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_2_reg_540[3]),
        .Q(\i1_reg_275_reg_n_4_[3] ),
        .R(i1_reg_275));
  FDRE \i1_reg_275_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_2_reg_540[4]),
        .Q(\i1_reg_275_reg_n_4_[4] ),
        .R(i1_reg_275));
  FDRE \i1_reg_275_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_2_reg_540[5]),
        .Q(\i1_reg_275_reg_n_4_[5] ),
        .R(i1_reg_275));
  FDRE \i1_reg_275_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_2_reg_540[6]),
        .Q(\i1_reg_275_reg_n_4_[6] ),
        .R(i1_reg_275));
  FDRE \i1_reg_275_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_2_reg_540[7]),
        .Q(\i1_reg_275_reg_n_4_[7] ),
        .R(i1_reg_275));
  FDRE \i1_reg_275_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_2_reg_540[8]),
        .Q(\i1_reg_275_reg_n_4_[8] ),
        .R(i1_reg_275));
  FDRE \i1_reg_275_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_2_reg_540[9]),
        .Q(\i1_reg_275_reg_n_4_[9] ),
        .R(i1_reg_275));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \i2_reg_286[9]_i_1 
       (.I0(\ap_CS_fsm[40]_i_2_n_4 ),
        .I1(\i1_reg_275_reg_n_4_[9] ),
        .I2(\i1_reg_275_reg_n_4_[8] ),
        .I3(\i1_reg_275_reg_n_4_[2] ),
        .I4(\i1_reg_275_reg_n_4_[5] ),
        .I5(\ap_CS_fsm_reg_n_4_[39] ),
        .O(\i2_reg_286[9]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \i2_reg_286[9]_i_2 
       (.I0(\ap_CS_fsm_reg_n_4_[43] ),
        .I1(output_data_V_data_V_1_ack_in),
        .O(ap_NS_fsm1));
  FDRE \i2_reg_286_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_558[0]),
        .Q(i2_reg_286[0]),
        .R(\i2_reg_286[9]_i_1_n_4 ));
  FDRE \i2_reg_286_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_558[1]),
        .Q(i2_reg_286[1]),
        .R(\i2_reg_286[9]_i_1_n_4 ));
  FDRE \i2_reg_286_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_558[2]),
        .Q(i2_reg_286[2]),
        .R(\i2_reg_286[9]_i_1_n_4 ));
  FDRE \i2_reg_286_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_558[3]),
        .Q(i2_reg_286[3]),
        .R(\i2_reg_286[9]_i_1_n_4 ));
  FDRE \i2_reg_286_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_558[4]),
        .Q(i2_reg_286[4]),
        .R(\i2_reg_286[9]_i_1_n_4 ));
  FDRE \i2_reg_286_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_558[5]),
        .Q(i2_reg_286[5]),
        .R(\i2_reg_286[9]_i_1_n_4 ));
  FDRE \i2_reg_286_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_558[6]),
        .Q(i2_reg_286[6]),
        .R(\i2_reg_286[9]_i_1_n_4 ));
  FDRE \i2_reg_286_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_558[7]),
        .Q(i2_reg_286[7]),
        .R(\i2_reg_286[9]_i_1_n_4 ));
  FDRE \i2_reg_286_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_558[8]),
        .Q(i2_reg_286[8]),
        .R(\i2_reg_286[9]_i_1_n_4 ));
  FDRE \i2_reg_286_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_3_reg_558[9]),
        .Q(i2_reg_286[9]),
        .R(\i2_reg_286[9]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_540[0]_i_1 
       (.I0(\i1_reg_275_reg_n_4_[0] ),
        .O(i_2_fu_489_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_540[1]_i_1 
       (.I0(\i1_reg_275_reg_n_4_[1] ),
        .I1(\i1_reg_275_reg_n_4_[0] ),
        .O(i_2_fu_489_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_540[2]_i_1 
       (.I0(\i1_reg_275_reg_n_4_[2] ),
        .I1(\i1_reg_275_reg_n_4_[1] ),
        .I2(\i1_reg_275_reg_n_4_[0] ),
        .O(i_2_fu_489_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_540[3]_i_1 
       (.I0(\i1_reg_275_reg_n_4_[3] ),
        .I1(\i1_reg_275_reg_n_4_[0] ),
        .I2(\i1_reg_275_reg_n_4_[1] ),
        .I3(\i1_reg_275_reg_n_4_[2] ),
        .O(i_2_fu_489_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_540[4]_i_1 
       (.I0(\i1_reg_275_reg_n_4_[4] ),
        .I1(\i1_reg_275_reg_n_4_[3] ),
        .I2(\i1_reg_275_reg_n_4_[0] ),
        .I3(\i1_reg_275_reg_n_4_[1] ),
        .I4(\i1_reg_275_reg_n_4_[2] ),
        .O(\i_2_reg_540[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_2_reg_540[5]_i_1 
       (.I0(\i1_reg_275_reg_n_4_[5] ),
        .I1(\i1_reg_275_reg_n_4_[4] ),
        .I2(\i1_reg_275_reg_n_4_[2] ),
        .I3(\i1_reg_275_reg_n_4_[1] ),
        .I4(\i1_reg_275_reg_n_4_[0] ),
        .I5(\i1_reg_275_reg_n_4_[3] ),
        .O(\i_2_reg_540[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_2_reg_540[6]_i_1 
       (.I0(\i1_reg_275_reg_n_4_[6] ),
        .I1(\i1_reg_275_reg_n_4_[5] ),
        .I2(\i_2_reg_540[8]_i_2_n_4 ),
        .I3(\i1_reg_275_reg_n_4_[4] ),
        .O(\i_2_reg_540[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i_2_reg_540[7]_i_1 
       (.I0(\i1_reg_275_reg_n_4_[7] ),
        .I1(\i1_reg_275_reg_n_4_[6] ),
        .I2(\i1_reg_275_reg_n_4_[4] ),
        .I3(\i_2_reg_540[8]_i_2_n_4 ),
        .I4(\i1_reg_275_reg_n_4_[5] ),
        .O(\i_2_reg_540[7]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_2_reg_540[8]_i_1 
       (.I0(\i1_reg_275_reg_n_4_[8] ),
        .I1(\i1_reg_275_reg_n_4_[5] ),
        .I2(\i_2_reg_540[8]_i_2_n_4 ),
        .I3(\i1_reg_275_reg_n_4_[4] ),
        .I4(\i1_reg_275_reg_n_4_[6] ),
        .I5(\i1_reg_275_reg_n_4_[7] ),
        .O(i_2_fu_489_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \i_2_reg_540[8]_i_2 
       (.I0(\i1_reg_275_reg_n_4_[2] ),
        .I1(\i1_reg_275_reg_n_4_[1] ),
        .I2(\i1_reg_275_reg_n_4_[0] ),
        .I3(\i1_reg_275_reg_n_4_[3] ),
        .O(\i_2_reg_540[8]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \i_2_reg_540[9]_i_1 
       (.I0(\i1_reg_275_reg_n_4_[9] ),
        .I1(\i1_reg_275_reg_n_4_[8] ),
        .I2(\i1_reg_275_reg_n_4_[7] ),
        .I3(\i1_reg_275_reg_n_4_[6] ),
        .I4(\i_2_reg_540[9]_i_2_n_4 ),
        .O(i_2_fu_489_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_2_reg_540[9]_i_2 
       (.I0(\i1_reg_275_reg_n_4_[4] ),
        .I1(\i1_reg_275_reg_n_4_[2] ),
        .I2(\i1_reg_275_reg_n_4_[1] ),
        .I3(\i1_reg_275_reg_n_4_[0] ),
        .I4(\i1_reg_275_reg_n_4_[3] ),
        .I5(\i1_reg_275_reg_n_4_[5] ),
        .O(\i_2_reg_540[9]_i_2_n_4 ));
  FDRE \i_2_reg_540_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[39] ),
        .D(i_2_fu_489_p2[0]),
        .Q(i_2_reg_540[0]),
        .R(1'b0));
  FDRE \i_2_reg_540_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[39] ),
        .D(i_2_fu_489_p2[1]),
        .Q(i_2_reg_540[1]),
        .R(1'b0));
  FDRE \i_2_reg_540_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[39] ),
        .D(i_2_fu_489_p2[2]),
        .Q(i_2_reg_540[2]),
        .R(1'b0));
  FDRE \i_2_reg_540_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[39] ),
        .D(i_2_fu_489_p2[3]),
        .Q(i_2_reg_540[3]),
        .R(1'b0));
  FDRE \i_2_reg_540_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[39] ),
        .D(\i_2_reg_540[4]_i_1_n_4 ),
        .Q(i_2_reg_540[4]),
        .R(1'b0));
  FDRE \i_2_reg_540_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[39] ),
        .D(\i_2_reg_540[5]_i_1_n_4 ),
        .Q(i_2_reg_540[5]),
        .R(1'b0));
  FDRE \i_2_reg_540_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[39] ),
        .D(\i_2_reg_540[6]_i_1_n_4 ),
        .Q(i_2_reg_540[6]),
        .R(1'b0));
  FDRE \i_2_reg_540_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[39] ),
        .D(\i_2_reg_540[7]_i_1_n_4 ),
        .Q(i_2_reg_540[7]),
        .R(1'b0));
  FDRE \i_2_reg_540_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[39] ),
        .D(i_2_fu_489_p2[8]),
        .Q(i_2_reg_540[8]),
        .R(1'b0));
  FDRE \i_2_reg_540_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[39] ),
        .D(i_2_fu_489_p2[9]),
        .Q(i_2_reg_540[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_reg_558[0]_i_1 
       (.I0(i2_reg_286[0]),
        .O(i_3_fu_511_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_3_reg_558[1]_i_1 
       (.I0(i2_reg_286[1]),
        .I1(i2_reg_286[0]),
        .O(i_3_fu_511_p2[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_3_reg_558[2]_i_1 
       (.I0(i2_reg_286[2]),
        .I1(i2_reg_286[1]),
        .I2(i2_reg_286[0]),
        .O(i_3_fu_511_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_3_reg_558[3]_i_1 
       (.I0(i2_reg_286[3]),
        .I1(i2_reg_286[0]),
        .I2(i2_reg_286[1]),
        .I3(i2_reg_286[2]),
        .O(i_3_fu_511_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_3_reg_558[4]_i_1 
       (.I0(i2_reg_286[4]),
        .I1(i2_reg_286[2]),
        .I2(i2_reg_286[1]),
        .I3(i2_reg_286[0]),
        .I4(i2_reg_286[3]),
        .O(i_3_fu_511_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_3_reg_558[5]_i_1 
       (.I0(i2_reg_286[5]),
        .I1(i2_reg_286[4]),
        .I2(i2_reg_286[2]),
        .I3(i2_reg_286[1]),
        .I4(i2_reg_286[0]),
        .I5(i2_reg_286[3]),
        .O(\i_3_reg_558[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_3_reg_558[6]_i_1 
       (.I0(i2_reg_286[4]),
        .I1(\i_3_reg_558[8]_i_2_n_4 ),
        .I2(i2_reg_286[5]),
        .I3(i2_reg_286[6]),
        .O(i_3_fu_511_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_3_reg_558[7]_i_1 
       (.I0(i2_reg_286[7]),
        .I1(i2_reg_286[4]),
        .I2(\i_3_reg_558[8]_i_2_n_4 ),
        .I3(i2_reg_286[5]),
        .I4(i2_reg_286[6]),
        .O(i_3_fu_511_p2[7]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \i_3_reg_558[8]_i_1 
       (.I0(i2_reg_286[8]),
        .I1(i2_reg_286[6]),
        .I2(i2_reg_286[5]),
        .I3(\i_3_reg_558[8]_i_2_n_4 ),
        .I4(i2_reg_286[4]),
        .I5(i2_reg_286[7]),
        .O(i_3_fu_511_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \i_3_reg_558[8]_i_2 
       (.I0(i2_reg_286[2]),
        .I1(i2_reg_286[1]),
        .I2(i2_reg_286[0]),
        .I3(i2_reg_286[3]),
        .O(\i_3_reg_558[8]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_3_reg_558[9]_i_1 
       (.I0(i2_reg_286[9]),
        .I1(i2_reg_286[7]),
        .I2(\i_3_reg_558[9]_i_2_n_4 ),
        .I3(i2_reg_286[5]),
        .I4(i2_reg_286[6]),
        .I5(i2_reg_286[8]),
        .O(i_3_fu_511_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_3_reg_558[9]_i_2 
       (.I0(i2_reg_286[3]),
        .I1(i2_reg_286[0]),
        .I2(i2_reg_286[1]),
        .I3(i2_reg_286[2]),
        .I4(i2_reg_286[4]),
        .O(\i_3_reg_558[9]_i_2_n_4 ));
  FDRE \i_3_reg_558_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_fu_511_p2[0]),
        .Q(i_3_reg_558[0]),
        .R(1'b0));
  FDRE \i_3_reg_558_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_fu_511_p2[1]),
        .Q(i_3_reg_558[1]),
        .R(1'b0));
  FDRE \i_3_reg_558_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_fu_511_p2[2]),
        .Q(i_3_reg_558[2]),
        .R(1'b0));
  FDRE \i_3_reg_558_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_fu_511_p2[3]),
        .Q(i_3_reg_558[3]),
        .R(1'b0));
  FDRE \i_3_reg_558_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_fu_511_p2[4]),
        .Q(i_3_reg_558[4]),
        .R(1'b0));
  FDRE \i_3_reg_558_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(\i_3_reg_558[5]_i_1_n_4 ),
        .Q(i_3_reg_558[5]),
        .R(1'b0));
  FDRE \i_3_reg_558_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_fu_511_p2[6]),
        .Q(i_3_reg_558[6]),
        .R(1'b0));
  FDRE \i_3_reg_558_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_fu_511_p2[7]),
        .Q(i_3_reg_558[7]),
        .R(1'b0));
  FDRE \i_3_reg_558_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_fu_511_p2[8]),
        .Q(i_3_reg_558[8]),
        .R(1'b0));
  FDRE \i_3_reg_558_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_fu_511_p2[9]),
        .Q(i_3_reg_558[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_264[0]_i_1 
       (.I0(i_reg_264_reg__0[0]),
        .O(i_1_fu_467_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_264[1]_i_1 
       (.I0(i_reg_264_reg__0[1]),
        .I1(i_reg_264_reg__0[0]),
        .O(i_1_fu_467_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_264[2]_i_1 
       (.I0(i_reg_264_reg__0[2]),
        .I1(i_reg_264_reg__0[1]),
        .I2(i_reg_264_reg__0[0]),
        .O(i_1_fu_467_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_264[3]_i_1 
       (.I0(i_reg_264_reg__0[3]),
        .I1(i_reg_264_reg__0[0]),
        .I2(i_reg_264_reg__0[1]),
        .I3(i_reg_264_reg__0[2]),
        .O(i_1_fu_467_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_264[4]_i_1 
       (.I0(i_reg_264_reg__0[4]),
        .I1(i_reg_264_reg__0[2]),
        .I2(i_reg_264_reg__0[1]),
        .I3(i_reg_264_reg__0[0]),
        .I4(i_reg_264_reg__0[3]),
        .O(i_1_fu_467_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_reg_264[5]_i_1 
       (.I0(i_reg_264_reg__0[5]),
        .I1(i_reg_264_reg__0[3]),
        .I2(i_reg_264_reg__0[0]),
        .I3(i_reg_264_reg__0[1]),
        .I4(i_reg_264_reg__0[2]),
        .I5(i_reg_264_reg__0[4]),
        .O(i_1_fu_467_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_reg_264[6]_i_1 
       (.I0(\i_reg_264[9]_i_4_n_4 ),
        .I1(i_reg_264_reg__0[6]),
        .O(i_1_fu_467_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_reg_264[7]_i_1 
       (.I0(i_reg_264_reg__0[7]),
        .I1(\i_reg_264[9]_i_4_n_4 ),
        .I2(i_reg_264_reg__0[6]),
        .O(i_1_fu_467_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_reg_264[8]_i_1 
       (.I0(i_reg_264_reg__0[8]),
        .I1(i_reg_264_reg__0[6]),
        .I2(\i_reg_264[9]_i_4_n_4 ),
        .I3(i_reg_264_reg__0[7]),
        .O(i_1_fu_467_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_reg_264[9]_i_3 
       (.I0(i_reg_264_reg__0[9]),
        .I1(i_reg_264_reg__0[7]),
        .I2(\i_reg_264[9]_i_4_n_4 ),
        .I3(i_reg_264_reg__0[6]),
        .I4(i_reg_264_reg__0[8]),
        .O(i_1_fu_467_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_reg_264[9]_i_4 
       (.I0(i_reg_264_reg__0[4]),
        .I1(i_reg_264_reg__0[2]),
        .I2(i_reg_264_reg__0[1]),
        .I3(i_reg_264_reg__0[0]),
        .I4(i_reg_264_reg__0[3]),
        .I5(i_reg_264_reg__0[5]),
        .O(\i_reg_264[9]_i_4_n_4 ));
  FDRE \i_reg_264_reg[0] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_sel0),
        .D(i_1_fu_467_p2[0]),
        .Q(i_reg_264_reg__0[0]),
        .R(clear));
  FDRE \i_reg_264_reg[1] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_sel0),
        .D(i_1_fu_467_p2[1]),
        .Q(i_reg_264_reg__0[1]),
        .R(clear));
  FDRE \i_reg_264_reg[2] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_sel0),
        .D(i_1_fu_467_p2[2]),
        .Q(i_reg_264_reg__0[2]),
        .R(clear));
  FDRE \i_reg_264_reg[3] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_sel0),
        .D(i_1_fu_467_p2[3]),
        .Q(i_reg_264_reg__0[3]),
        .R(clear));
  FDRE \i_reg_264_reg[4] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_sel0),
        .D(i_1_fu_467_p2[4]),
        .Q(i_reg_264_reg__0[4]),
        .R(clear));
  FDRE \i_reg_264_reg[5] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_sel0),
        .D(i_1_fu_467_p2[5]),
        .Q(i_reg_264_reg__0[5]),
        .R(clear));
  FDRE \i_reg_264_reg[6] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_sel0),
        .D(i_1_fu_467_p2[6]),
        .Q(i_reg_264_reg__0[6]),
        .R(clear));
  FDRE \i_reg_264_reg[7] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_sel0),
        .D(i_1_fu_467_p2[7]),
        .Q(i_reg_264_reg__0[7]),
        .R(clear));
  FDRE \i_reg_264_reg[8] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_sel0),
        .D(i_1_fu_467_p2[8]),
        .Q(i_reg_264_reg__0[8]),
        .R(clear));
  FDRE \i_reg_264_reg[9] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_sel0),
        .D(i_1_fu_467_p2[9]),
        .Q(i_reg_264_reg__0[9]),
        .R(clear));
  LUT3 #(
    .INIT(8'h45)) 
    \input_data_V_data_V_0_payload_A[15]_i_1 
       (.I0(input_data_V_data_V_0_sel_wr),
        .I1(\input_data_V_data_V_0_state_reg_n_4_[1] ),
        .I2(\input_data_V_data_V_0_state_reg_n_4_[0] ),
        .O(input_data_V_data_V_0_load_A));
  FDRE \input_data_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[0]),
        .Q(input_data_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[10]),
        .Q(input_data_V_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[11]),
        .Q(input_data_V_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[12]),
        .Q(input_data_V_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[13]),
        .Q(input_data_V_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[14]),
        .Q(input_data_V_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[15]),
        .Q(input_data_V_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[1]),
        .Q(input_data_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[2]),
        .Q(input_data_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[3]),
        .Q(input_data_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[4]),
        .Q(input_data_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[5]),
        .Q(input_data_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[6]),
        .Q(input_data_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[7]),
        .Q(input_data_V_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[8]),
        .Q(input_data_V_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[9]),
        .Q(input_data_V_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \input_data_V_data_V_0_payload_B[15]_i_1 
       (.I0(input_data_V_data_V_0_sel_wr),
        .I1(\input_data_V_data_V_0_state_reg_n_4_[1] ),
        .I2(\input_data_V_data_V_0_state_reg_n_4_[0] ),
        .O(input_data_V_data_V_0_load_B));
  FDRE \input_data_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[0]),
        .Q(input_data_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[10]),
        .Q(input_data_V_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[11]),
        .Q(input_data_V_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[12]),
        .Q(input_data_V_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[13]),
        .Q(input_data_V_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[14]),
        .Q(input_data_V_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[15]),
        .Q(input_data_V_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[1]),
        .Q(input_data_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[2]),
        .Q(input_data_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[3]),
        .Q(input_data_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[4]),
        .Q(input_data_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[5]),
        .Q(input_data_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[6]),
        .Q(input_data_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[7]),
        .Q(input_data_V_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[8]),
        .Q(input_data_V_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[9]),
        .Q(input_data_V_data_V_0_payload_B[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    input_data_V_data_V_0_sel_rd_i_1
       (.I0(MemBank_A_U_n_5),
        .I1(\input_data_V_data_V_0_state_reg_n_4_[0] ),
        .I2(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_sel_rd_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    input_data_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_data_V_0_sel_rd_i_1_n_4),
        .Q(input_data_V_data_V_0_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    input_data_V_data_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_V_data_V_0_state_reg_n_4_[1] ),
        .I2(input_data_V_data_V_0_sel_wr),
        .O(input_data_V_data_V_0_sel_wr_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    input_data_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_data_V_0_sel_wr_i_1_n_4),
        .Q(input_data_V_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \input_data_V_data_V_0_state[0]_i_1 
       (.I0(\input_data_V_data_V_0_state_reg_n_4_[1] ),
        .I1(input_data_TVALID),
        .I2(\input_data_V_data_V_0_state_reg_n_4_[0] ),
        .I3(MemBank_A_U_n_5),
        .O(\input_data_V_data_V_0_state[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \input_data_V_data_V_0_state[1]_i_1 
       (.I0(\input_data_V_data_V_0_state_reg_n_4_[0] ),
        .I1(MemBank_A_U_n_5),
        .I2(input_data_TVALID),
        .I3(\input_data_V_data_V_0_state_reg_n_4_[1] ),
        .O(input_data_V_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_data_V_0_state[0]_i_1_n_4 ),
        .Q(\input_data_V_data_V_0_state_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_data_V_0_state),
        .Q(\input_data_V_data_V_0_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hD8F8F8F8)) 
    \input_data_V_dest_V_0_state[0]_i_1 
       (.I0(input_data_TREADY),
        .I1(input_data_TVALID),
        .I2(\input_data_V_dest_V_0_state_reg_n_4_[0] ),
        .I3(\input_data_V_data_V_0_state_reg_n_4_[0] ),
        .I4(MemBank_A_U_n_5),
        .O(\input_data_V_dest_V_0_state[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \input_data_V_dest_V_0_state[1]_i_2 
       (.I0(\input_data_V_dest_V_0_state_reg_n_4_[0] ),
        .I1(\input_data_V_data_V_0_state_reg_n_4_[0] ),
        .I2(MemBank_A_U_n_5),
        .I3(input_data_TVALID),
        .I4(input_data_TREADY),
        .O(input_data_V_dest_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_dest_V_0_state[0]_i_1_n_4 ),
        .Q(\input_data_V_dest_V_0_state_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_dest_V_0_state),
        .Q(input_data_TREADY),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_AXILiteS_s_axi network_AXILiteS_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .Q({\ap_CS_fsm_reg_n_4_[44] ,\ap_CS_fsm_reg_n_4_[0] }),
        .SR(clear),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm[44]_i_2_n_4 ),
        .\ap_CS_fsm_reg[1] (MemBank_A_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\i_reg_264_reg[0] (\input_data_V_data_V_0_state_reg_n_4_[0] ),
        .int_ap_ready_reg_0(\output_data_V_user_V_1_state_reg_n_4_[0] ),
        .int_ap_ready_reg_1(\output_data_V_id_V_1_state_reg_n_4_[0] ),
        .int_ap_ready_reg_10(\output_data_V_strb_V_1_state_reg_n_4_[0] ),
        .int_ap_ready_reg_2(output_data_TVALID),
        .int_ap_ready_reg_3(\output_data_V_last_V_1_state_reg_n_4_[0] ),
        .int_ap_ready_reg_4(\output_data_V_data_V_1_state_reg_n_4_[0] ),
        .int_ap_ready_reg_5(\output_data_V_id_V_1_state_reg_n_4_[1] ),
        .int_ap_ready_reg_6(\output_data_V_keep_V_1_state_reg_n_4_[0] ),
        .int_ap_ready_reg_7(\output_data_V_dest_V_1_state_reg_n_4_[1] ),
        .int_ap_ready_reg_8(\output_data_V_keep_V_1_state_reg_n_4_[1] ),
        .int_ap_ready_reg_9(\output_data_V_strb_V_1_state_reg_n_4_[1] ),
        .interrupt(interrupt),
        .output_data_V_data_V_1_ack_in(output_data_V_data_V_1_ack_in),
        .output_data_V_last_V_1_ack_in(output_data_V_last_V_1_ack_in),
        .output_data_V_user_V_1_ack_in(output_data_V_user_V_1_ack_in),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA({\^s_axi_AXILiteS_RDATA [7],\^s_axi_AXILiteS_RDATA [3:0]}),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA({s_axi_AXILiteS_WDATA[7],s_axi_AXILiteS_WDATA[1:0]}),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB[0]),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[0]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[0]),
        .I1(output_data_V_data_V_1_payload_A[0]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[10]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[10]),
        .I1(output_data_V_data_V_1_payload_A[10]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[11]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[11]),
        .I1(output_data_V_data_V_1_payload_A[11]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[12]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[12]),
        .I1(output_data_V_data_V_1_payload_A[12]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[13]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[13]),
        .I1(output_data_V_data_V_1_payload_A[13]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[14]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[14]),
        .I1(output_data_V_data_V_1_payload_A[14]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[15]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[15]),
        .I1(output_data_V_data_V_1_payload_A[15]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[1]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[1]),
        .I1(output_data_V_data_V_1_payload_A[1]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[2]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[2]),
        .I1(output_data_V_data_V_1_payload_A[2]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[3]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[3]),
        .I1(output_data_V_data_V_1_payload_A[3]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[4]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[4]),
        .I1(output_data_V_data_V_1_payload_A[4]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[5]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[5]),
        .I1(output_data_V_data_V_1_payload_A[5]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[6]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[6]),
        .I1(output_data_V_data_V_1_payload_A[6]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[7]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[7]),
        .I1(output_data_V_data_V_1_payload_A[7]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[8]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[8]),
        .I1(output_data_V_data_V_1_payload_A[8]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[9]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[9]),
        .I1(output_data_V_data_V_1_payload_A[9]),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TLAST[0]_INST_0 
       (.I0(output_data_V_last_V_1_payload_B),
        .I1(output_data_V_last_V_1_payload_A),
        .I2(output_data_V_last_V_1_sel),
        .O(output_data_TLAST));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TUSER[0]_INST_0 
       (.I0(output_data_V_user_V_1_payload_B),
        .I1(output_data_V_user_V_1_payload_A),
        .I2(output_data_V_user_V_1_sel),
        .O(output_data_TUSER));
  LUT3 #(
    .INIT(8'h45)) 
    \output_data_V_data_V_1_payload_A[15]_i_1 
       (.I0(output_data_V_data_V_1_sel_wr),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(\output_data_V_data_V_1_state_reg_n_4_[0] ),
        .O(output_data_V_data_V_1_load_A));
  FDRE \output_data_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(MemBank_Out_q0[0]),
        .Q(output_data_V_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(MemBank_Out_q0[10]),
        .Q(output_data_V_data_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(MemBank_Out_q0[11]),
        .Q(output_data_V_data_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(MemBank_Out_q0[12]),
        .Q(output_data_V_data_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(MemBank_Out_q0[13]),
        .Q(output_data_V_data_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(MemBank_Out_q0[14]),
        .Q(output_data_V_data_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(MemBank_Out_q0[15]),
        .Q(output_data_V_data_V_1_payload_A[15]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(MemBank_Out_q0[1]),
        .Q(output_data_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(MemBank_Out_q0[2]),
        .Q(output_data_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(MemBank_Out_q0[3]),
        .Q(output_data_V_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(MemBank_Out_q0[4]),
        .Q(output_data_V_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(MemBank_Out_q0[5]),
        .Q(output_data_V_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(MemBank_Out_q0[6]),
        .Q(output_data_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(MemBank_Out_q0[7]),
        .Q(output_data_V_data_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(MemBank_Out_q0[8]),
        .Q(output_data_V_data_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(MemBank_Out_q0[9]),
        .Q(output_data_V_data_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \output_data_V_data_V_1_payload_B[15]_i_1 
       (.I0(output_data_V_data_V_1_sel_wr),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(\output_data_V_data_V_1_state_reg_n_4_[0] ),
        .O(output_data_V_data_V_1_load_B));
  FDRE \output_data_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(MemBank_Out_q0[0]),
        .Q(output_data_V_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(MemBank_Out_q0[10]),
        .Q(output_data_V_data_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(MemBank_Out_q0[11]),
        .Q(output_data_V_data_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(MemBank_Out_q0[12]),
        .Q(output_data_V_data_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(MemBank_Out_q0[13]),
        .Q(output_data_V_data_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(MemBank_Out_q0[14]),
        .Q(output_data_V_data_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(MemBank_Out_q0[15]),
        .Q(output_data_V_data_V_1_payload_B[15]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(MemBank_Out_q0[1]),
        .Q(output_data_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(MemBank_Out_q0[2]),
        .Q(output_data_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(MemBank_Out_q0[3]),
        .Q(output_data_V_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(MemBank_Out_q0[4]),
        .Q(output_data_V_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(MemBank_Out_q0[5]),
        .Q(output_data_V_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(MemBank_Out_q0[6]),
        .Q(output_data_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(MemBank_Out_q0[7]),
        .Q(output_data_V_data_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(MemBank_Out_q0[8]),
        .Q(output_data_V_data_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(MemBank_Out_q0[9]),
        .Q(output_data_V_data_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_V_data_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(\output_data_V_data_V_1_state_reg_n_4_[0] ),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_V_data_V_1_sel_rd_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_data_V_1_sel_rd_i_1_n_4),
        .Q(output_data_V_data_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_V_data_V_1_sel_wr_i_1
       (.I0(\ap_CS_fsm_reg_n_4_[42] ),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(output_data_V_data_V_1_sel_wr),
        .O(output_data_V_data_V_1_sel_wr_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_data_V_1_sel_wr_i_1_n_4),
        .Q(output_data_V_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \output_data_V_data_V_1_state[0]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_4_[42] ),
        .I2(\output_data_V_data_V_1_state_reg_n_4_[0] ),
        .I3(output_data_TREADY),
        .O(\output_data_V_data_V_1_state[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \output_data_V_data_V_1_state[1]_i_1 
       (.I0(\output_data_V_data_V_1_state_reg_n_4_[0] ),
        .I1(output_data_TREADY),
        .I2(\ap_CS_fsm_reg_n_4_[42] ),
        .I3(output_data_V_data_V_1_ack_in),
        .O(output_data_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_data_V_1_state[0]_i_1_n_4 ),
        .Q(\output_data_V_data_V_1_state_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_data_V_1_state),
        .Q(output_data_V_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F008800FF000000)) 
    \output_data_V_dest_V_1_state[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[42] ),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(output_data_TREADY),
        .I3(ap_rst_n),
        .I4(output_data_TVALID),
        .I5(\output_data_V_dest_V_1_state_reg_n_4_[1] ),
        .O(\output_data_V_dest_V_1_state[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hFF70FFFF)) 
    \output_data_V_dest_V_1_state[1]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_4_[42] ),
        .I2(\output_data_V_dest_V_1_state_reg_n_4_[1] ),
        .I3(output_data_TREADY),
        .I4(output_data_TVALID),
        .O(\output_data_V_dest_V_1_state[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_dest_V_1_state[0]_i_1_n_4 ),
        .Q(output_data_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_dest_V_1_state[1]_i_1_n_4 ),
        .Q(\output_data_V_dest_V_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F008800FF000000)) 
    \output_data_V_id_V_1_state[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[42] ),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(output_data_TREADY),
        .I3(ap_rst_n),
        .I4(\output_data_V_id_V_1_state_reg_n_4_[0] ),
        .I5(\output_data_V_id_V_1_state_reg_n_4_[1] ),
        .O(\output_data_V_id_V_1_state[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hFF70FFFF)) 
    \output_data_V_id_V_1_state[1]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_4_[42] ),
        .I2(\output_data_V_id_V_1_state_reg_n_4_[1] ),
        .I3(output_data_TREADY),
        .I4(\output_data_V_id_V_1_state_reg_n_4_[0] ),
        .O(\output_data_V_id_V_1_state[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_id_V_1_state[0]_i_1_n_4 ),
        .Q(\output_data_V_id_V_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_id_V_1_state[1]_i_1_n_4 ),
        .Q(\output_data_V_id_V_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F00FF0088000000)) 
    \output_data_V_keep_V_1_state[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[42] ),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(output_data_TREADY),
        .I3(ap_rst_n),
        .I4(\output_data_V_keep_V_1_state_reg_n_4_[1] ),
        .I5(\output_data_V_keep_V_1_state_reg_n_4_[0] ),
        .O(\output_data_V_keep_V_1_state[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hFF70FFFF)) 
    \output_data_V_keep_V_1_state[1]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_4_[42] ),
        .I2(\output_data_V_keep_V_1_state_reg_n_4_[1] ),
        .I3(output_data_TREADY),
        .I4(\output_data_V_keep_V_1_state_reg_n_4_[0] ),
        .O(\output_data_V_keep_V_1_state[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_keep_V_1_state[0]_i_1_n_4 ),
        .Q(\output_data_V_keep_V_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_keep_V_1_state[1]_i_1_n_4 ),
        .Q(\output_data_V_keep_V_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \output_data_V_last_V_1_payload_A[0]_i_1 
       (.I0(\tmp_last_V_reg_568_reg_n_4_[0] ),
        .I1(output_data_V_last_V_1_sel_wr),
        .I2(output_data_V_last_V_1_ack_in),
        .I3(\output_data_V_last_V_1_state_reg_n_4_[0] ),
        .I4(output_data_V_last_V_1_payload_A),
        .O(\output_data_V_last_V_1_payload_A[0]_i_1_n_4 ));
  FDRE \output_data_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_last_V_1_payload_A[0]_i_1_n_4 ),
        .Q(output_data_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \output_data_V_last_V_1_payload_B[0]_i_1 
       (.I0(\tmp_last_V_reg_568_reg_n_4_[0] ),
        .I1(output_data_V_last_V_1_sel_wr),
        .I2(output_data_V_last_V_1_ack_in),
        .I3(\output_data_V_last_V_1_state_reg_n_4_[0] ),
        .I4(output_data_V_last_V_1_payload_B),
        .O(\output_data_V_last_V_1_payload_B[0]_i_1_n_4 ));
  FDRE \output_data_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_last_V_1_payload_B[0]_i_1_n_4 ),
        .Q(output_data_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_V_last_V_1_sel_rd_i_1
       (.I0(\output_data_V_last_V_1_state_reg_n_4_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_V_last_V_1_sel),
        .O(output_data_V_last_V_1_sel_rd_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_last_V_1_sel_rd_i_1_n_4),
        .Q(output_data_V_last_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    output_data_V_last_V_1_sel_wr_i_1
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_4_[42] ),
        .I2(output_data_V_last_V_1_ack_in),
        .I3(output_data_V_last_V_1_sel_wr),
        .O(output_data_V_last_V_1_sel_wr_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_last_V_1_sel_wr_i_1_n_4),
        .Q(output_data_V_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h88F8F0F0)) 
    \output_data_V_last_V_1_state[0]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_4_[42] ),
        .I2(\output_data_V_last_V_1_state_reg_n_4_[0] ),
        .I3(output_data_TREADY),
        .I4(output_data_V_last_V_1_ack_in),
        .O(\output_data_V_last_V_1_state[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \output_data_V_last_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(\output_data_V_last_V_1_state_reg_n_4_[0] ),
        .I2(output_data_V_last_V_1_ack_in),
        .I3(output_data_V_data_V_1_ack_in),
        .I4(\ap_CS_fsm_reg_n_4_[42] ),
        .O(output_data_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_last_V_1_state[0]_i_1_n_4 ),
        .Q(\output_data_V_last_V_1_state_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_last_V_1_state),
        .Q(output_data_V_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F00FF0088000000)) 
    \output_data_V_strb_V_1_state[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[42] ),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(output_data_TREADY),
        .I3(ap_rst_n),
        .I4(\output_data_V_strb_V_1_state_reg_n_4_[1] ),
        .I5(\output_data_V_strb_V_1_state_reg_n_4_[0] ),
        .O(\output_data_V_strb_V_1_state[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hFF70FFFF)) 
    \output_data_V_strb_V_1_state[1]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_4_[42] ),
        .I2(\output_data_V_strb_V_1_state_reg_n_4_[1] ),
        .I3(output_data_TREADY),
        .I4(\output_data_V_strb_V_1_state_reg_n_4_[0] ),
        .O(\output_data_V_strb_V_1_state[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_strb_V_1_state[0]_i_1_n_4 ),
        .Q(\output_data_V_strb_V_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_strb_V_1_state[1]_i_1_n_4 ),
        .Q(\output_data_V_strb_V_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \output_data_V_user_V_1_payload_A[0]_i_1 
       (.I0(\tmp_user_V_reg_563_reg_n_4_[0] ),
        .I1(output_data_V_user_V_1_sel_wr),
        .I2(output_data_V_user_V_1_ack_in),
        .I3(\output_data_V_user_V_1_state_reg_n_4_[0] ),
        .I4(output_data_V_user_V_1_payload_A),
        .O(\output_data_V_user_V_1_payload_A[0]_i_1_n_4 ));
  FDRE \output_data_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_user_V_1_payload_A[0]_i_1_n_4 ),
        .Q(output_data_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \output_data_V_user_V_1_payload_B[0]_i_1 
       (.I0(\tmp_user_V_reg_563_reg_n_4_[0] ),
        .I1(output_data_V_user_V_1_sel_wr),
        .I2(output_data_V_user_V_1_ack_in),
        .I3(\output_data_V_user_V_1_state_reg_n_4_[0] ),
        .I4(output_data_V_user_V_1_payload_B),
        .O(\output_data_V_user_V_1_payload_B[0]_i_1_n_4 ));
  FDRE \output_data_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_user_V_1_payload_B[0]_i_1_n_4 ),
        .Q(output_data_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_V_user_V_1_sel_rd_i_1
       (.I0(\output_data_V_user_V_1_state_reg_n_4_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_V_user_V_1_sel),
        .O(output_data_V_user_V_1_sel_rd_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_user_V_1_sel_rd_i_1_n_4),
        .Q(output_data_V_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    output_data_V_user_V_1_sel_wr_i_1
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_4_[42] ),
        .I2(output_data_V_user_V_1_ack_in),
        .I3(output_data_V_user_V_1_sel_wr),
        .O(output_data_V_user_V_1_sel_wr_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_user_V_1_sel_wr_i_1_n_4),
        .Q(output_data_V_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h88F8F0F0)) 
    \output_data_V_user_V_1_state[0]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_4_[42] ),
        .I2(\output_data_V_user_V_1_state_reg_n_4_[0] ),
        .I3(output_data_TREADY),
        .I4(output_data_V_user_V_1_ack_in),
        .O(\output_data_V_user_V_1_state[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hBBFBFBFB)) 
    \output_data_V_user_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(\output_data_V_user_V_1_state_reg_n_4_[0] ),
        .I2(output_data_V_user_V_1_ack_in),
        .I3(output_data_V_data_V_1_ack_in),
        .I4(\ap_CS_fsm_reg_n_4_[42] ),
        .O(output_data_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_user_V_1_state[0]_i_1_n_4 ),
        .Q(\output_data_V_user_V_1_state_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_user_V_1_state),
        .Q(output_data_V_user_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_133__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_404_n_5),
        .O(ram_reg_0_i_133__0_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_134__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_404_n_4),
        .I1(grp_pointwise_conv2d_fix_2_fu_404_n_5),
        .O(ram_reg_0_i_134__0_n_4));
  FDRE \tmp_51_reg_545_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[40]),
        .D(\i1_reg_275_reg_n_4_[0] ),
        .Q(tmp_51_reg_545_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_51_reg_545_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[40]),
        .D(\i1_reg_275_reg_n_4_[1] ),
        .Q(tmp_51_reg_545_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_51_reg_545_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[40]),
        .D(\i1_reg_275_reg_n_4_[2] ),
        .Q(tmp_51_reg_545_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_51_reg_545_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[40]),
        .D(\i1_reg_275_reg_n_4_[3] ),
        .Q(tmp_51_reg_545_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_51_reg_545_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[40]),
        .D(\i1_reg_275_reg_n_4_[4] ),
        .Q(tmp_51_reg_545_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_51_reg_545_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[40]),
        .D(\i1_reg_275_reg_n_4_[5] ),
        .Q(tmp_51_reg_545_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_51_reg_545_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[40]),
        .D(\i1_reg_275_reg_n_4_[6] ),
        .Q(tmp_51_reg_545_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_51_reg_545_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[40]),
        .D(\i1_reg_275_reg_n_4_[7] ),
        .Q(tmp_51_reg_545_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_51_reg_545_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[40]),
        .D(\i1_reg_275_reg_n_4_[8] ),
        .Q(tmp_51_reg_545_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_51_reg_545_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[40]),
        .D(\i1_reg_275_reg_n_4_[9] ),
        .Q(tmp_51_reg_545_reg__0[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \tmp_last_V_reg_568[0]_i_1 
       (.I0(tmp_last_V_reg_5680),
        .I1(\tmp_last_V_reg_568_reg_n_4_[0] ),
        .I2(\i_3_reg_558[8]_i_2_n_4 ),
        .I3(\tmp_last_V_reg_568[0]_i_2_n_4 ),
        .I4(\tmp_last_V_reg_568[0]_i_3_n_4 ),
        .O(\tmp_last_V_reg_568[0]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_last_V_reg_568[0]_i_2 
       (.I0(i2_reg_286[5]),
        .I1(ap_CS_fsm_state42),
        .I2(i2_reg_286[4]),
        .O(\tmp_last_V_reg_568[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \tmp_last_V_reg_568[0]_i_3 
       (.I0(i2_reg_286[6]),
        .I1(i2_reg_286[7]),
        .I2(i2_reg_286[8]),
        .I3(i2_reg_286[9]),
        .O(\tmp_last_V_reg_568[0]_i_3_n_4 ));
  FDRE \tmp_last_V_reg_568_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_last_V_reg_568[0]_i_1_n_4 ),
        .Q(\tmp_last_V_reg_568_reg_n_4_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_s_reg_747[6]_i_12 
       (.I0(ap_CS_fsm_state19),
        .O(\tmp_s_reg_747[6]_i_12_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_747[6]_i_8 
       (.I0(ap_CS_fsm_state19),
        .O(\tmp_s_reg_747[6]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h44444444444F4444)) 
    \tmp_user_V_reg_563[0]_i_1 
       (.I0(tmp_last_V_reg_5680),
        .I1(\tmp_user_V_reg_563_reg_n_4_[0] ),
        .I2(\tmp_user_V_reg_563[0]_i_2_n_4 ),
        .I3(i2_reg_286[5]),
        .I4(ap_CS_fsm_state42),
        .I5(i2_reg_286[4]),
        .O(\tmp_user_V_reg_563[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_user_V_reg_563[0]_i_2 
       (.I0(i2_reg_286[2]),
        .I1(i2_reg_286[0]),
        .I2(i2_reg_286[7]),
        .I3(i2_reg_286[6]),
        .I4(\tmp_user_V_reg_563[0]_i_3_n_4 ),
        .O(\tmp_user_V_reg_563[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_user_V_reg_563[0]_i_3 
       (.I0(i2_reg_286[1]),
        .I1(i2_reg_286[3]),
        .I2(i2_reg_286[8]),
        .I3(i2_reg_286[9]),
        .O(\tmp_user_V_reg_563[0]_i_3_n_4 ));
  FDRE \tmp_user_V_reg_563_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_reg_563[0]_i_1_n_4 ),
        .Q(\tmp_user_V_reg_563_reg_n_4_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_AXILiteS_s_axi
   (ap_rst_n_inv,
    D,
    SR,
    s_axi_AXILiteS_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_AXILiteS_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_AXILiteS_RDATA,
    interrupt,
    ap_rst_n,
    \ap_CS_fsm_reg[1] ,
    Q,
    \i_reg_264_reg[0] ,
    \ap_CS_fsm_reg[0] ,
    int_ap_ready_reg_0,
    int_ap_ready_reg_1,
    int_ap_ready_reg_2,
    int_ap_ready_reg_3,
    int_ap_ready_reg_4,
    int_ap_ready_reg_5,
    int_ap_ready_reg_6,
    int_ap_ready_reg_7,
    output_data_V_data_V_1_ack_in,
    int_ap_ready_reg_8,
    output_data_V_last_V_1_ack_in,
    int_ap_ready_reg_9,
    output_data_V_user_V_1_ack_in,
    int_ap_ready_reg_10,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_RREADY);
  output ap_rst_n_inv;
  output [1:0]D;
  output [0:0]SR;
  output s_axi_AXILiteS_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_AXILiteS_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [4:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1] ;
  input [1:0]Q;
  input \i_reg_264_reg[0] ;
  input \ap_CS_fsm_reg[0] ;
  input int_ap_ready_reg_0;
  input int_ap_ready_reg_1;
  input int_ap_ready_reg_2;
  input int_ap_ready_reg_3;
  input int_ap_ready_reg_4;
  input int_ap_ready_reg_5;
  input int_ap_ready_reg_6;
  input int_ap_ready_reg_7;
  input output_data_V_data_V_1_ack_in;
  input int_ap_ready_reg_8;
  input output_data_V_last_V_1_ack_in;
  input int_ap_ready_reg_9;
  input output_data_V_user_V_1_ack_in;
  input int_ap_ready_reg_10;
  input ap_clk;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input [2:0]s_axi_AXILiteS_WDATA;
  input s_axi_AXILiteS_BREADY;
  input s_axi_AXILiteS_WVALID;
  input [0:0]s_axi_AXILiteS_WSTRB;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_ARVALID;
  input s_axi_AXILiteS_RREADY;

  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_4 ;
  wire \FSM_onehot_rstate[2]_i_1_n_4 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_4 ;
  wire \FSM_onehot_wstate[2]_i_1_n_4 ;
  wire \FSM_onehot_wstate[3]_i_1_n_4 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire [7:1]data0;
  wire \i_reg_264_reg[0] ;
  wire int_ap_done_i_1_n_4;
  wire int_ap_done_i_2_n_4;
  wire int_ap_ready_i_2_n_4;
  wire int_ap_ready_i_3_n_4;
  wire int_ap_ready_i_4_n_4;
  wire int_ap_ready_reg_0;
  wire int_ap_ready_reg_1;
  wire int_ap_ready_reg_10;
  wire int_ap_ready_reg_2;
  wire int_ap_ready_reg_3;
  wire int_ap_ready_reg_4;
  wire int_ap_ready_reg_5;
  wire int_ap_ready_reg_6;
  wire int_ap_ready_reg_7;
  wire int_ap_ready_reg_8;
  wire int_ap_ready_reg_9;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_4;
  wire int_auto_restart_i_1_n_4;
  wire int_gie_i_1_n_4;
  wire int_gie_reg_n_4;
  wire \int_ier[0]_i_1_n_4 ;
  wire \int_ier[1]_i_1_n_4 ;
  wire \int_ier[1]_i_2_n_4 ;
  wire \int_ier_reg_n_4_[0] ;
  wire int_isr;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_4 ;
  wire \int_isr[1]_i_1_n_4 ;
  wire \int_isr_reg_n_4_[0] ;
  wire interrupt;
  wire output_data_V_data_V_1_ack_in;
  wire output_data_V_last_V_1_ack_in;
  wire output_data_V_user_V_1_ack_in;
  wire p_0_in;
  wire p_1_in__0;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_4 ;
  wire \rdata[1]_i_2_n_4 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [4:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [2:0]s_axi_AXILiteS_WDATA;
  wire [0:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire waddr;
  wire \waddr_reg_n_4_[0] ;
  wire \waddr_reg_n_4_[1] ;
  wire \waddr_reg_n_4_[2] ;
  wire \waddr_reg_n_4_[3] ;
  wire \waddr_reg_n_4_[4] ;

  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h8FDD)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RVALID),
        .I1(s_axi_AXILiteS_RREADY),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(s_axi_AXILiteS_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_4 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_4 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_4 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC0FFD1D1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_4 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_4 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_4 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_4 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(ap_start),
        .I2(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \i_reg_264[9]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\i_reg_264_reg[0] ),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \input_data_V_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    int_ap_done_i_1
       (.I0(int_ap_done_i_2_n_4),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(ap_done),
        .I4(data0[1]),
        .O(int_ap_done_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .O(int_ap_done_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_4),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    int_ap_ready_i_1
       (.I0(int_ap_ready_i_2_n_4),
        .I1(int_ap_ready_i_3_n_4),
        .I2(int_ap_ready_i_4_n_4),
        .I3(int_ap_ready_reg_0),
        .I4(int_ap_ready_reg_1),
        .I5(int_ap_ready_reg_2),
        .O(ap_done));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_ready_i_2
       (.I0(int_ap_ready_reg_7),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(int_ap_ready_reg_8),
        .I3(output_data_V_last_V_1_ack_in),
        .O(int_ap_ready_i_2_n_4));
  LUT4 #(
    .INIT(16'h0080)) 
    int_ap_ready_i_3
       (.I0(int_ap_ready_reg_9),
        .I1(output_data_V_user_V_1_ack_in),
        .I2(Q[1]),
        .I3(int_ap_ready_reg_10),
        .O(int_ap_ready_i_3_n_4));
  LUT4 #(
    .INIT(16'hFFEF)) 
    int_ap_ready_i_4
       (.I0(int_ap_ready_reg_3),
        .I1(int_ap_ready_reg_4),
        .I2(int_ap_ready_reg_5),
        .I3(int_ap_ready_reg_6),
        .O(int_ap_ready_i_4_n_4));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_done),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(s_axi_AXILiteS_WDATA[0]),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\int_ier[1]_i_2_n_4 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_4),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\int_ier[1]_i_2_n_4 ),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_4),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\int_ier[1]_i_2_n_4 ),
        .I4(int_gie_reg_n_4),
        .O(int_gie_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_4),
        .Q(int_gie_reg_n_4),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\int_ier[1]_i_2_n_4 ),
        .I4(\int_ier_reg_n_4_[0] ),
        .O(\int_ier[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\int_ier[1]_i_2_n_4 ),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_4_[0] ),
        .I1(\waddr_reg_n_4_[1] ),
        .I2(s_axi_AXILiteS_WSTRB),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_AXILiteS_WVALID),
        .O(\int_ier[1]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_4 ),
        .Q(\int_ier_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_4 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_4 ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(int_isr7_out),
        .I5(\int_isr_reg_n_4_[0] ),
        .O(\int_isr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[0]_i_2 
       (.I0(ap_done),
        .I1(\int_ier_reg_n_4_[0] ),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_4 ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(int_isr),
        .I5(p_1_in__0),
        .O(\int_isr[1]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[1]_i_2 
       (.I0(ap_done),
        .I1(p_0_in),
        .O(int_isr));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_4 ),
        .Q(\int_isr_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_4 ),
        .Q(p_1_in__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_4_[0] ),
        .I1(p_1_in__0),
        .I2(int_gie_reg_n_4),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hFFFF000000CA0000)) 
    \rdata[0]_i_1 
       (.I0(ap_start),
        .I1(\int_ier_reg_n_4_[0] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(\rdata[1]_i_2_n_4 ),
        .I5(\rdata[0]_i_2_n_4 ),
        .O(rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[0]_i_2 
       (.I0(int_gie_reg_n_4),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_isr_reg_n_4_[0] ),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hCE0E0000C2020000)) 
    \rdata[1]_i_1 
       (.I0(data0[1]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(p_1_in__0),
        .I4(\rdata[1]_i_2_n_4 ),
        .I5(p_0_in),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[1]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[2]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(data0[2]),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[3]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(data0[3]),
        .O(rdata[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[7]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(data0[7]),
        .O(rdata[7]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_4_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A
   (\ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[6]_0 ,
    \i_reg_264_reg[5] ,
    \ap_CS_fsm_reg[6]_1 ,
    \i_reg_264_reg[7] ,
    \ap_CS_fsm_reg[6]_2 ,
    \i_reg_264_reg[9] ,
    \ap_CS_fsm_reg[6]_3 ,
    input_data_V_data_V_0_sel0,
    \i_reg_264_reg[0] ,
    \ap_CS_fsm_reg[36] ,
    \ap_CS_fsm_reg[28] ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[4]_3 ,
    \ap_CS_fsm_reg[4]_4 ,
    \ap_CS_fsm_reg[4]_5 ,
    \ap_CS_fsm_reg[4]_6 ,
    \ap_CS_fsm_reg[4]_7 ,
    \ap_CS_fsm_reg[4]_8 ,
    \ap_CS_fsm_reg[4]_9 ,
    \ap_CS_fsm_reg[4]_10 ,
    \ap_CS_fsm_reg[32] ,
    \ap_CS_fsm_reg[22] ,
    q0,
    input_r_address0,
    Q,
    ram_reg_0,
    \i_reg_264_reg[0]_0 ,
    \i_reg_264_reg[0]_1 ,
    ram_reg_0_0,
    ap_clk,
    ram_reg_0_1,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7);
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[6]_0 ;
  output \i_reg_264_reg[5] ;
  output \ap_CS_fsm_reg[6]_1 ;
  output \i_reg_264_reg[7] ;
  output \ap_CS_fsm_reg[6]_2 ;
  output \i_reg_264_reg[9] ;
  output \ap_CS_fsm_reg[6]_3 ;
  output input_data_V_data_V_0_sel0;
  output \i_reg_264_reg[0] ;
  output \ap_CS_fsm_reg[36] ;
  output \ap_CS_fsm_reg[28] ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[4]_2 ;
  output \ap_CS_fsm_reg[4]_3 ;
  output \ap_CS_fsm_reg[4]_4 ;
  output \ap_CS_fsm_reg[4]_5 ;
  output \ap_CS_fsm_reg[4]_6 ;
  output \ap_CS_fsm_reg[4]_7 ;
  output \ap_CS_fsm_reg[4]_8 ;
  output \ap_CS_fsm_reg[4]_9 ;
  output \ap_CS_fsm_reg[4]_10 ;
  output \ap_CS_fsm_reg[32] ;
  output \ap_CS_fsm_reg[22] ;
  output [15:0]q0;
  input [6:0]input_r_address0;
  input [14:0]Q;
  input [6:0]ram_reg_0;
  input [9:0]\i_reg_264_reg[0]_0 ;
  input \i_reg_264_reg[0]_1 ;
  input [9:0]ram_reg_0_0;
  input ap_clk;
  input ram_reg_0_1;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7;

  wire [13:0]ADDRARDADDR;
  wire [14:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[32] ;
  wire \ap_CS_fsm_reg[36] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_10 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[4]_4 ;
  wire \ap_CS_fsm_reg[4]_5 ;
  wire \ap_CS_fsm_reg[4]_6 ;
  wire \ap_CS_fsm_reg[4]_7 ;
  wire \ap_CS_fsm_reg[4]_8 ;
  wire \ap_CS_fsm_reg[4]_9 ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg[6]_2 ;
  wire \ap_CS_fsm_reg[6]_3 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire [15:0]d0;
  wire \i_reg_264_reg[0] ;
  wire [9:0]\i_reg_264_reg[0]_0 ;
  wire \i_reg_264_reg[0]_1 ;
  wire \i_reg_264_reg[5] ;
  wire \i_reg_264_reg[7] ;
  wire \i_reg_264_reg[9] ;
  wire input_data_V_data_V_0_sel0;
  wire [6:0]input_r_address0;
  wire [15:0]q0;
  wire [6:0]ram_reg_0;
  wire [9:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire [1:0]ram_reg_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A_ram_11 network_MemBank_A_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .\ap_CS_fsm_reg[28] (\ap_CS_fsm_reg[28] ),
        .\ap_CS_fsm_reg[32] (\ap_CS_fsm_reg[32] ),
        .\ap_CS_fsm_reg[36] (\ap_CS_fsm_reg[36] ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[4]_1 (\ap_CS_fsm_reg[4]_1 ),
        .\ap_CS_fsm_reg[4]_10 (\ap_CS_fsm_reg[4]_10 ),
        .\ap_CS_fsm_reg[4]_2 (\ap_CS_fsm_reg[4]_2 ),
        .\ap_CS_fsm_reg[4]_3 (\ap_CS_fsm_reg[4]_3 ),
        .\ap_CS_fsm_reg[4]_4 (\ap_CS_fsm_reg[4]_4 ),
        .\ap_CS_fsm_reg[4]_5 (\ap_CS_fsm_reg[4]_5 ),
        .\ap_CS_fsm_reg[4]_6 (\ap_CS_fsm_reg[4]_6 ),
        .\ap_CS_fsm_reg[4]_7 (\ap_CS_fsm_reg[4]_7 ),
        .\ap_CS_fsm_reg[4]_8 (\ap_CS_fsm_reg[4]_8 ),
        .\ap_CS_fsm_reg[4]_9 (\ap_CS_fsm_reg[4]_9 ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6]_0 ),
        .\ap_CS_fsm_reg[6]_1 (\ap_CS_fsm_reg[6]_1 ),
        .\ap_CS_fsm_reg[6]_2 (\ap_CS_fsm_reg[6]_2 ),
        .\ap_CS_fsm_reg[6]_3 (\ap_CS_fsm_reg[6]_3 ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .d0(d0),
        .\i_reg_264_reg[0] (\i_reg_264_reg[0] ),
        .\i_reg_264_reg[0]_0 (\i_reg_264_reg[0]_0 ),
        .\i_reg_264_reg[0]_1 (\i_reg_264_reg[0]_1 ),
        .\i_reg_264_reg[5] (\i_reg_264_reg[5] ),
        .\i_reg_264_reg[7] (\i_reg_264_reg[7] ),
        .\i_reg_264_reg[9] (\i_reg_264_reg[9] ),
        .input_data_V_data_V_0_sel0(input_data_V_data_V_0_sel0),
        .input_r_address0(input_r_address0),
        .q0(q0),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_2(ram_reg_0_1),
        .ram_reg_7_0(ram_reg_7));
endmodule

(* ORIG_REF_NAME = "network_MemBank_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A_0
   (CO,
    q0,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[30] ,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[16]_0 ,
    \ap_CS_fsm_reg[16]_1 ,
    \ap_CS_fsm_reg[16]_2 ,
    \ap_CS_fsm_reg[16]_3 ,
    \ap_CS_fsm_reg[16]_4 ,
    \ap_CS_fsm_reg[16]_5 ,
    \ap_CS_fsm_reg[16]_6 ,
    \ap_CS_fsm_reg[16]_7 ,
    \ap_CS_fsm_reg[16]_8 ,
    \ap_CS_fsm_reg[30]_0 ,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[14]_0 ,
    \ap_CS_fsm_reg[14]_1 ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[30]_1 ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[4]_3 ,
    \ap_CS_fsm_reg[4]_4 ,
    \ap_CS_fsm_reg[4]_5 ,
    \ap_CS_fsm_reg[4]_6 ,
    \ap_CS_fsm_reg[4]_7 ,
    \ap_CS_fsm_reg[4]_8 ,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[39] ,
    \ap_CS_fsm_reg[38] ,
    \ap_CS_fsm_reg[39]_0 ,
    \ap_CS_fsm_reg[38]_0 ,
    \ap_CS_fsm_reg[32] ,
    Q,
    ram_reg_0,
    output_r_address0,
    grp_max_pooling2d_fix16_fu_363_input_r_address0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    input_r_address0,
    ram_reg_0_4,
    ap_clk,
    ram_reg_0_5,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7);
  output [0:0]CO;
  output [15:0]q0;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[30] ;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[16]_0 ;
  output \ap_CS_fsm_reg[16]_1 ;
  output \ap_CS_fsm_reg[16]_2 ;
  output \ap_CS_fsm_reg[16]_3 ;
  output \ap_CS_fsm_reg[16]_4 ;
  output \ap_CS_fsm_reg[16]_5 ;
  output \ap_CS_fsm_reg[16]_6 ;
  output \ap_CS_fsm_reg[16]_7 ;
  output \ap_CS_fsm_reg[16]_8 ;
  output \ap_CS_fsm_reg[30]_0 ;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[14]_0 ;
  output \ap_CS_fsm_reg[14]_1 ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[30]_1 ;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[4]_2 ;
  output \ap_CS_fsm_reg[4]_3 ;
  output \ap_CS_fsm_reg[4]_4 ;
  output \ap_CS_fsm_reg[4]_5 ;
  output \ap_CS_fsm_reg[4]_6 ;
  output \ap_CS_fsm_reg[4]_7 ;
  output \ap_CS_fsm_reg[4]_8 ;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[39] ;
  output \ap_CS_fsm_reg[38] ;
  output \ap_CS_fsm_reg[39]_0 ;
  output \ap_CS_fsm_reg[38]_0 ;
  output \ap_CS_fsm_reg[32] ;
  input [15:0]Q;
  input [17:0]ram_reg_0;
  input [12:0]output_r_address0;
  input [13:0]grp_max_pooling2d_fix16_fu_363_input_r_address0;
  input ram_reg_0_0;
  input [11:0]ram_reg_0_1;
  input [0:0]ram_reg_0_2;
  input ram_reg_0_3;
  input [0:0]input_r_address0;
  input [0:0]ram_reg_0_4;
  input ap_clk;
  input ram_reg_0_5;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7;

  wire [13:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [15:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[14]_1 ;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[16]_1 ;
  wire \ap_CS_fsm_reg[16]_2 ;
  wire \ap_CS_fsm_reg[16]_3 ;
  wire \ap_CS_fsm_reg[16]_4 ;
  wire \ap_CS_fsm_reg[16]_5 ;
  wire \ap_CS_fsm_reg[16]_6 ;
  wire \ap_CS_fsm_reg[16]_7 ;
  wire \ap_CS_fsm_reg[16]_8 ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[30] ;
  wire \ap_CS_fsm_reg[30]_0 ;
  wire \ap_CS_fsm_reg[30]_1 ;
  wire \ap_CS_fsm_reg[32] ;
  wire \ap_CS_fsm_reg[38] ;
  wire \ap_CS_fsm_reg[38]_0 ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[39]_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[4]_4 ;
  wire \ap_CS_fsm_reg[4]_5 ;
  wire \ap_CS_fsm_reg[4]_6 ;
  wire \ap_CS_fsm_reg[4]_7 ;
  wire \ap_CS_fsm_reg[4]_8 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire [15:0]d0;
  wire [13:0]grp_max_pooling2d_fix16_fu_363_input_r_address0;
  wire [0:0]input_r_address0;
  wire [12:0]output_r_address0;
  wire [15:0]q0;
  wire [17:0]ram_reg_0;
  wire ram_reg_0_0;
  wire [11:0]ram_reg_0_1;
  wire [0:0]ram_reg_0_2;
  wire ram_reg_0_3;
  wire [0:0]ram_reg_0_4;
  wire ram_reg_0_5;
  wire [1:0]ram_reg_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A_ram network_MemBank_A_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[14]_0 (\ap_CS_fsm_reg[14]_0 ),
        .\ap_CS_fsm_reg[14]_1 (\ap_CS_fsm_reg[14]_1 ),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[16]_0 (\ap_CS_fsm_reg[16]_0 ),
        .\ap_CS_fsm_reg[16]_1 (\ap_CS_fsm_reg[16]_1 ),
        .\ap_CS_fsm_reg[16]_2 (\ap_CS_fsm_reg[16]_2 ),
        .\ap_CS_fsm_reg[16]_3 (\ap_CS_fsm_reg[16]_3 ),
        .\ap_CS_fsm_reg[16]_4 (\ap_CS_fsm_reg[16]_4 ),
        .\ap_CS_fsm_reg[16]_5 (\ap_CS_fsm_reg[16]_5 ),
        .\ap_CS_fsm_reg[16]_6 (\ap_CS_fsm_reg[16]_6 ),
        .\ap_CS_fsm_reg[16]_7 (\ap_CS_fsm_reg[16]_7 ),
        .\ap_CS_fsm_reg[16]_8 (\ap_CS_fsm_reg[16]_8 ),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[30] (\ap_CS_fsm_reg[30] ),
        .\ap_CS_fsm_reg[30]_0 (\ap_CS_fsm_reg[30]_0 ),
        .\ap_CS_fsm_reg[30]_1 (\ap_CS_fsm_reg[30]_1 ),
        .\ap_CS_fsm_reg[32] (\ap_CS_fsm_reg[32] ),
        .\ap_CS_fsm_reg[38] (\ap_CS_fsm_reg[38] ),
        .\ap_CS_fsm_reg[38]_0 (\ap_CS_fsm_reg[38]_0 ),
        .\ap_CS_fsm_reg[39] (\ap_CS_fsm_reg[39] ),
        .\ap_CS_fsm_reg[39]_0 (\ap_CS_fsm_reg[39]_0 ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[4]_1 (\ap_CS_fsm_reg[4]_1 ),
        .\ap_CS_fsm_reg[4]_2 (\ap_CS_fsm_reg[4]_2 ),
        .\ap_CS_fsm_reg[4]_3 (\ap_CS_fsm_reg[4]_3 ),
        .\ap_CS_fsm_reg[4]_4 (\ap_CS_fsm_reg[4]_4 ),
        .\ap_CS_fsm_reg[4]_5 (\ap_CS_fsm_reg[4]_5 ),
        .\ap_CS_fsm_reg[4]_6 (\ap_CS_fsm_reg[4]_6 ),
        .\ap_CS_fsm_reg[4]_7 (\ap_CS_fsm_reg[4]_7 ),
        .\ap_CS_fsm_reg[4]_8 (\ap_CS_fsm_reg[4]_8 ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .d0(d0),
        .grp_max_pooling2d_fix16_fu_363_input_r_address0(grp_max_pooling2d_fix16_fu_363_input_r_address0),
        .input_r_address0(input_r_address0),
        .output_r_address0(output_r_address0),
        .q0(q0),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_2(ram_reg_0_1),
        .ram_reg_0_3(ram_reg_0_2),
        .ram_reg_0_4(ram_reg_0_3),
        .ram_reg_0_5(ram_reg_0_4),
        .ram_reg_0_6(ram_reg_0_5),
        .ram_reg_7_0(ram_reg_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A_ram
   (CO,
    q0,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[30] ,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[16]_0 ,
    \ap_CS_fsm_reg[16]_1 ,
    \ap_CS_fsm_reg[16]_2 ,
    \ap_CS_fsm_reg[16]_3 ,
    \ap_CS_fsm_reg[16]_4 ,
    \ap_CS_fsm_reg[16]_5 ,
    \ap_CS_fsm_reg[16]_6 ,
    \ap_CS_fsm_reg[16]_7 ,
    \ap_CS_fsm_reg[16]_8 ,
    \ap_CS_fsm_reg[30]_0 ,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[14]_0 ,
    \ap_CS_fsm_reg[14]_1 ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[30]_1 ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[4]_3 ,
    \ap_CS_fsm_reg[4]_4 ,
    \ap_CS_fsm_reg[4]_5 ,
    \ap_CS_fsm_reg[4]_6 ,
    \ap_CS_fsm_reg[4]_7 ,
    \ap_CS_fsm_reg[4]_8 ,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[39] ,
    \ap_CS_fsm_reg[38] ,
    \ap_CS_fsm_reg[39]_0 ,
    \ap_CS_fsm_reg[38]_0 ,
    \ap_CS_fsm_reg[32] ,
    Q,
    ram_reg_0_0,
    output_r_address0,
    grp_max_pooling2d_fix16_fu_363_input_r_address0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    input_r_address0,
    ram_reg_0_5,
    ap_clk,
    ram_reg_0_6,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7_0);
  output [0:0]CO;
  output [15:0]q0;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[30] ;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[16]_0 ;
  output \ap_CS_fsm_reg[16]_1 ;
  output \ap_CS_fsm_reg[16]_2 ;
  output \ap_CS_fsm_reg[16]_3 ;
  output \ap_CS_fsm_reg[16]_4 ;
  output \ap_CS_fsm_reg[16]_5 ;
  output \ap_CS_fsm_reg[16]_6 ;
  output \ap_CS_fsm_reg[16]_7 ;
  output \ap_CS_fsm_reg[16]_8 ;
  output \ap_CS_fsm_reg[30]_0 ;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[14]_0 ;
  output \ap_CS_fsm_reg[14]_1 ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[30]_1 ;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[4]_2 ;
  output \ap_CS_fsm_reg[4]_3 ;
  output \ap_CS_fsm_reg[4]_4 ;
  output \ap_CS_fsm_reg[4]_5 ;
  output \ap_CS_fsm_reg[4]_6 ;
  output \ap_CS_fsm_reg[4]_7 ;
  output \ap_CS_fsm_reg[4]_8 ;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[39] ;
  output \ap_CS_fsm_reg[38] ;
  output \ap_CS_fsm_reg[39]_0 ;
  output \ap_CS_fsm_reg[38]_0 ;
  output \ap_CS_fsm_reg[32] ;
  input [15:0]Q;
  input [17:0]ram_reg_0_0;
  input [12:0]output_r_address0;
  input [13:0]grp_max_pooling2d_fix16_fu_363_input_r_address0;
  input ram_reg_0_1;
  input [11:0]ram_reg_0_2;
  input [0:0]ram_reg_0_3;
  input ram_reg_0_4;
  input [0:0]input_r_address0;
  input [0:0]ram_reg_0_5;
  input ap_clk;
  input ram_reg_0_6;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_0;

  wire [13:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [15:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[14]_1 ;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[16]_1 ;
  wire \ap_CS_fsm_reg[16]_2 ;
  wire \ap_CS_fsm_reg[16]_3 ;
  wire \ap_CS_fsm_reg[16]_4 ;
  wire \ap_CS_fsm_reg[16]_5 ;
  wire \ap_CS_fsm_reg[16]_6 ;
  wire \ap_CS_fsm_reg[16]_7 ;
  wire \ap_CS_fsm_reg[16]_8 ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[30] ;
  wire \ap_CS_fsm_reg[30]_0 ;
  wire \ap_CS_fsm_reg[30]_1 ;
  wire \ap_CS_fsm_reg[32] ;
  wire \ap_CS_fsm_reg[38] ;
  wire \ap_CS_fsm_reg[38]_0 ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[39]_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[4]_4 ;
  wire \ap_CS_fsm_reg[4]_5 ;
  wire \ap_CS_fsm_reg[4]_6 ;
  wire \ap_CS_fsm_reg[4]_7 ;
  wire \ap_CS_fsm_reg[4]_8 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire \buffer_fu_70[15]_i_10_n_4 ;
  wire \buffer_fu_70[15]_i_11_n_4 ;
  wire \buffer_fu_70[15]_i_12_n_4 ;
  wire \buffer_fu_70[15]_i_13_n_4 ;
  wire \buffer_fu_70[15]_i_14_n_4 ;
  wire \buffer_fu_70[15]_i_15_n_4 ;
  wire \buffer_fu_70[15]_i_16_n_4 ;
  wire \buffer_fu_70[15]_i_17_n_4 ;
  wire \buffer_fu_70[15]_i_18_n_4 ;
  wire \buffer_fu_70[15]_i_19_n_4 ;
  wire \buffer_fu_70[15]_i_4_n_4 ;
  wire \buffer_fu_70[15]_i_5_n_4 ;
  wire \buffer_fu_70[15]_i_6_n_4 ;
  wire \buffer_fu_70[15]_i_7_n_4 ;
  wire \buffer_fu_70[15]_i_8_n_4 ;
  wire \buffer_fu_70[15]_i_9_n_4 ;
  wire \buffer_fu_70_reg[15]_i_2_n_5 ;
  wire \buffer_fu_70_reg[15]_i_2_n_6 ;
  wire \buffer_fu_70_reg[15]_i_2_n_7 ;
  wire \buffer_fu_70_reg[15]_i_3_n_4 ;
  wire \buffer_fu_70_reg[15]_i_3_n_5 ;
  wire \buffer_fu_70_reg[15]_i_3_n_6 ;
  wire \buffer_fu_70_reg[15]_i_3_n_7 ;
  wire [15:0]d0;
  wire [13:0]grp_max_pooling2d_fix16_fu_363_input_r_address0;
  wire [0:0]input_r_address0;
  wire [12:0]output_r_address0;
  wire [15:0]q0;
  wire [17:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire [11:0]ram_reg_0_2;
  wire [0:0]ram_reg_0_3;
  wire ram_reg_0_4;
  wire [0:0]ram_reg_0_5;
  wire ram_reg_0_6;
  wire [1:0]ram_reg_7_0;
  wire [3:0]\NLW_buffer_fu_70_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_buffer_fu_70_reg[15]_i_3_O_UNCONNECTED ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;

  LUT4 #(
    .INIT(16'h9009)) 
    \buffer_fu_70[15]_i_10 
       (.I0(q0[10]),
        .I1(Q[10]),
        .I2(q0[11]),
        .I3(Q[11]),
        .O(\buffer_fu_70[15]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buffer_fu_70[15]_i_11 
       (.I0(q0[8]),
        .I1(Q[8]),
        .I2(q0[9]),
        .I3(Q[9]),
        .O(\buffer_fu_70[15]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buffer_fu_70[15]_i_12 
       (.I0(q0[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(q0[7]),
        .O(\buffer_fu_70[15]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buffer_fu_70[15]_i_13 
       (.I0(q0[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(q0[5]),
        .O(\buffer_fu_70[15]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buffer_fu_70[15]_i_14 
       (.I0(q0[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(q0[3]),
        .O(\buffer_fu_70[15]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buffer_fu_70[15]_i_15 
       (.I0(q0[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q0[1]),
        .O(\buffer_fu_70[15]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buffer_fu_70[15]_i_16 
       (.I0(q0[6]),
        .I1(Q[6]),
        .I2(q0[7]),
        .I3(Q[7]),
        .O(\buffer_fu_70[15]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buffer_fu_70[15]_i_17 
       (.I0(q0[4]),
        .I1(Q[4]),
        .I2(q0[5]),
        .I3(Q[5]),
        .O(\buffer_fu_70[15]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buffer_fu_70[15]_i_18 
       (.I0(q0[2]),
        .I1(Q[2]),
        .I2(q0[3]),
        .I3(Q[3]),
        .O(\buffer_fu_70[15]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buffer_fu_70[15]_i_19 
       (.I0(q0[0]),
        .I1(Q[0]),
        .I2(q0[1]),
        .I3(Q[1]),
        .O(\buffer_fu_70[15]_i_19_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buffer_fu_70[15]_i_4 
       (.I0(q0[14]),
        .I1(Q[14]),
        .I2(q0[15]),
        .I3(Q[15]),
        .O(\buffer_fu_70[15]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buffer_fu_70[15]_i_5 
       (.I0(q0[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(q0[13]),
        .O(\buffer_fu_70[15]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buffer_fu_70[15]_i_6 
       (.I0(q0[10]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(q0[11]),
        .O(\buffer_fu_70[15]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buffer_fu_70[15]_i_7 
       (.I0(q0[8]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(q0[9]),
        .O(\buffer_fu_70[15]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buffer_fu_70[15]_i_8 
       (.I0(q0[14]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(q0[15]),
        .O(\buffer_fu_70[15]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buffer_fu_70[15]_i_9 
       (.I0(q0[12]),
        .I1(Q[12]),
        .I2(q0[13]),
        .I3(Q[13]),
        .O(\buffer_fu_70[15]_i_9_n_4 ));
  CARRY4 \buffer_fu_70_reg[15]_i_2 
       (.CI(\buffer_fu_70_reg[15]_i_3_n_4 ),
        .CO({CO,\buffer_fu_70_reg[15]_i_2_n_5 ,\buffer_fu_70_reg[15]_i_2_n_6 ,\buffer_fu_70_reg[15]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer_fu_70[15]_i_4_n_4 ,\buffer_fu_70[15]_i_5_n_4 ,\buffer_fu_70[15]_i_6_n_4 ,\buffer_fu_70[15]_i_7_n_4 }),
        .O(\NLW_buffer_fu_70_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\buffer_fu_70[15]_i_8_n_4 ,\buffer_fu_70[15]_i_9_n_4 ,\buffer_fu_70[15]_i_10_n_4 ,\buffer_fu_70[15]_i_11_n_4 }));
  CARRY4 \buffer_fu_70_reg[15]_i_3 
       (.CI(1'b0),
        .CO({\buffer_fu_70_reg[15]_i_3_n_4 ,\buffer_fu_70_reg[15]_i_3_n_5 ,\buffer_fu_70_reg[15]_i_3_n_6 ,\buffer_fu_70_reg[15]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer_fu_70[15]_i_12_n_4 ,\buffer_fu_70[15]_i_13_n_4 ,\buffer_fu_70[15]_i_14_n_4 ,\buffer_fu_70[15]_i_15_n_4 }),
        .O(\NLW_buffer_fu_70_reg[15]_i_3_O_UNCONNECTED [3:0]),
        .S({\buffer_fu_70[15]_i_16_n_4 ,\buffer_fu_70[15]_i_17_n_4 ,\buffer_fu_70[15]_i_18_n_4 ,\buffer_fu_70[15]_i_19_n_4 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],q0[1:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_6),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_i_100
       (.I0(ram_reg_0_0[13]),
        .I1(ram_reg_0_0[5]),
        .I2(ram_reg_0_0[6]),
        .I3(ram_reg_0_0[3]),
        .I4(ram_reg_0_0[8]),
        .I5(ram_reg_0_0[12]),
        .O(\ap_CS_fsm_reg[30] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_0_i_100__0
       (.I0(ram_reg_0_0[3]),
        .I1(ram_reg_0_0[6]),
        .I2(ram_reg_0_0[5]),
        .I3(ram_reg_0_0[13]),
        .O(\ap_CS_fsm_reg[8] ));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_154
       (.I0(ram_reg_0_0[16]),
        .I1(ram_reg_0_0[2]),
        .O(\ap_CS_fsm_reg[38] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram_reg_0_i_19__0
       (.I0(ram_reg_0_0[14]),
        .I1(ram_reg_0_0[10]),
        .I2(ram_reg_0_0[1]),
        .I3(ram_reg_0_0[9]),
        .O(\ap_CS_fsm_reg[32] ));
  LUT6 #(
    .INIT(64'hCCAACCFFCCAACCF0)) 
    ram_reg_0_i_24
       (.I0(output_r_address0[12]),
        .I1(ram_reg_0_2[11]),
        .I2(ram_reg_0_1),
        .I3(ram_reg_0_0[5]),
        .I4(ram_reg_0_0[13]),
        .I5(grp_max_pooling2d_fix16_fu_363_input_r_address0[13]),
        .O(\ap_CS_fsm_reg[14]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFF20FF20FF20)) 
    ram_reg_0_i_26__0
       (.I0(ram_reg_0_3),
        .I1(ram_reg_0_4),
        .I2(ram_reg_0_0[9]),
        .I3(\ap_CS_fsm_reg[39] ),
        .I4(ram_reg_0_0[1]),
        .I5(input_r_address0),
        .O(\ap_CS_fsm_reg[22] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    ram_reg_0_i_27__0
       (.I0(ram_reg_0_0[17]),
        .I1(ram_reg_0_0[2]),
        .I2(ram_reg_0_0[16]),
        .I3(ram_reg_0_5),
        .O(\ap_CS_fsm_reg[39]_0 ));
  LUT6 #(
    .INIT(64'hCCAACCFFCCAACCF0)) 
    ram_reg_0_i_28__0
       (.I0(output_r_address0[12]),
        .I1(ram_reg_0_2[11]),
        .I2(ram_reg_0_1),
        .I3(ram_reg_0_0[5]),
        .I4(ram_reg_0_0[13]),
        .I5(grp_max_pooling2d_fix16_fu_363_input_r_address0[12]),
        .O(\ap_CS_fsm_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h50505F5050535F53)) 
    ram_reg_0_i_32
       (.I0(ram_reg_0_2[11]),
        .I1(grp_max_pooling2d_fix16_fu_363_input_r_address0[11]),
        .I2(ram_reg_0_0[5]),
        .I3(ram_reg_0_0[13]),
        .I4(output_r_address0[11]),
        .I5(ram_reg_0_1),
        .O(\ap_CS_fsm_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFF0000C0E2C0E2)) 
    ram_reg_0_i_35__0
       (.I0(grp_max_pooling2d_fix16_fu_363_input_r_address0[10]),
        .I1(ram_reg_0_0[13]),
        .I2(output_r_address0[10]),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2[10]),
        .I5(ram_reg_0_0[5]),
        .O(\ap_CS_fsm_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_39__0
       (.I0(ram_reg_0_0[17]),
        .I1(ram_reg_0_0[2]),
        .I2(ram_reg_0_0[16]),
        .O(\ap_CS_fsm_reg[39] ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_42__0
       (.I0(ram_reg_0_0[1]),
        .I1(ram_reg_0_0[10]),
        .I2(ram_reg_0_0[14]),
        .I3(ram_reg_0_0[9]),
        .I4(ram_reg_0_2[9]),
        .I5(ram_reg_0_0[5]),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_43__0
       (.I0(ram_reg_0_0[6]),
        .I1(ram_reg_0_0[3]),
        .I2(output_r_address0[9]),
        .I3(ram_reg_0_0[13]),
        .I4(ram_reg_0_0[5]),
        .I5(grp_max_pooling2d_fix16_fu_363_input_r_address0[9]),
        .O(\ap_CS_fsm_reg[16]_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_47__0
       (.I0(ram_reg_0_0[1]),
        .I1(ram_reg_0_0[10]),
        .I2(ram_reg_0_0[14]),
        .I3(ram_reg_0_0[9]),
        .I4(ram_reg_0_2[8]),
        .I5(ram_reg_0_0[5]),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_48__0
       (.I0(ram_reg_0_0[6]),
        .I1(ram_reg_0_0[3]),
        .I2(output_r_address0[8]),
        .I3(ram_reg_0_0[13]),
        .I4(ram_reg_0_0[5]),
        .I5(grp_max_pooling2d_fix16_fu_363_input_r_address0[8]),
        .O(\ap_CS_fsm_reg[16]_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_52__0
       (.I0(ram_reg_0_0[1]),
        .I1(ram_reg_0_0[10]),
        .I2(ram_reg_0_0[14]),
        .I3(ram_reg_0_0[9]),
        .I4(ram_reg_0_2[7]),
        .I5(ram_reg_0_0[5]),
        .O(\ap_CS_fsm_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_53__0
       (.I0(ram_reg_0_0[6]),
        .I1(ram_reg_0_0[3]),
        .I2(output_r_address0[7]),
        .I3(ram_reg_0_0[13]),
        .I4(ram_reg_0_0[5]),
        .I5(grp_max_pooling2d_fix16_fu_363_input_r_address0[7]),
        .O(\ap_CS_fsm_reg[16]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_57__0
       (.I0(ram_reg_0_0[1]),
        .I1(ram_reg_0_0[10]),
        .I2(ram_reg_0_0[14]),
        .I3(ram_reg_0_0[9]),
        .I4(ram_reg_0_2[6]),
        .I5(ram_reg_0_0[5]),
        .O(\ap_CS_fsm_reg[4]_2 ));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_58__0
       (.I0(ram_reg_0_0[6]),
        .I1(ram_reg_0_0[3]),
        .I2(output_r_address0[6]),
        .I3(ram_reg_0_0[13]),
        .I4(ram_reg_0_0[5]),
        .I5(grp_max_pooling2d_fix16_fu_363_input_r_address0[6]),
        .O(\ap_CS_fsm_reg[16]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_62__0
       (.I0(ram_reg_0_0[1]),
        .I1(ram_reg_0_0[10]),
        .I2(ram_reg_0_0[14]),
        .I3(ram_reg_0_0[9]),
        .I4(ram_reg_0_2[5]),
        .I5(ram_reg_0_0[5]),
        .O(\ap_CS_fsm_reg[4]_3 ));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_63__0
       (.I0(ram_reg_0_0[6]),
        .I1(ram_reg_0_0[3]),
        .I2(output_r_address0[5]),
        .I3(ram_reg_0_0[13]),
        .I4(ram_reg_0_0[5]),
        .I5(grp_max_pooling2d_fix16_fu_363_input_r_address0[5]),
        .O(\ap_CS_fsm_reg[16]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_67__0
       (.I0(ram_reg_0_0[1]),
        .I1(ram_reg_0_0[10]),
        .I2(ram_reg_0_0[14]),
        .I3(ram_reg_0_0[9]),
        .I4(ram_reg_0_2[4]),
        .I5(ram_reg_0_0[5]),
        .O(\ap_CS_fsm_reg[4]_4 ));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_68__0
       (.I0(ram_reg_0_0[6]),
        .I1(ram_reg_0_0[3]),
        .I2(output_r_address0[4]),
        .I3(ram_reg_0_0[13]),
        .I4(ram_reg_0_0[5]),
        .I5(grp_max_pooling2d_fix16_fu_363_input_r_address0[4]),
        .O(\ap_CS_fsm_reg[16]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_71__0
       (.I0(ram_reg_0_0[1]),
        .I1(ram_reg_0_0[10]),
        .I2(ram_reg_0_0[14]),
        .I3(ram_reg_0_0[9]),
        .I4(ram_reg_0_2[3]),
        .I5(ram_reg_0_0[5]),
        .O(\ap_CS_fsm_reg[4]_5 ));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_72
       (.I0(ram_reg_0_0[6]),
        .I1(ram_reg_0_0[3]),
        .I2(output_r_address0[3]),
        .I3(ram_reg_0_0[13]),
        .I4(ram_reg_0_0[5]),
        .I5(grp_max_pooling2d_fix16_fu_363_input_r_address0[3]),
        .O(\ap_CS_fsm_reg[16]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_76__0
       (.I0(ram_reg_0_0[1]),
        .I1(ram_reg_0_0[10]),
        .I2(ram_reg_0_0[14]),
        .I3(ram_reg_0_0[9]),
        .I4(ram_reg_0_2[2]),
        .I5(ram_reg_0_0[5]),
        .O(\ap_CS_fsm_reg[4]_6 ));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_77
       (.I0(ram_reg_0_0[6]),
        .I1(ram_reg_0_0[3]),
        .I2(output_r_address0[2]),
        .I3(ram_reg_0_0[13]),
        .I4(ram_reg_0_0[5]),
        .I5(grp_max_pooling2d_fix16_fu_363_input_r_address0[2]),
        .O(\ap_CS_fsm_reg[16]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_81__0
       (.I0(ram_reg_0_0[1]),
        .I1(ram_reg_0_0[10]),
        .I2(ram_reg_0_0[14]),
        .I3(ram_reg_0_0[9]),
        .I4(ram_reg_0_2[1]),
        .I5(ram_reg_0_0[5]),
        .O(\ap_CS_fsm_reg[4]_7 ));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_82__0
       (.I0(ram_reg_0_0[6]),
        .I1(ram_reg_0_0[3]),
        .I2(output_r_address0[1]),
        .I3(ram_reg_0_0[13]),
        .I4(ram_reg_0_0[5]),
        .I5(grp_max_pooling2d_fix16_fu_363_input_r_address0[1]),
        .O(\ap_CS_fsm_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_87__0
       (.I0(ram_reg_0_0[1]),
        .I1(ram_reg_0_0[10]),
        .I2(ram_reg_0_0[14]),
        .I3(ram_reg_0_0[9]),
        .I4(ram_reg_0_2[0]),
        .I5(ram_reg_0_0[5]),
        .O(\ap_CS_fsm_reg[4]_8 ));
  LUT6 #(
    .INIT(64'h0000F0EE0000F000)) 
    ram_reg_0_i_88__0
       (.I0(ram_reg_0_0[6]),
        .I1(ram_reg_0_0[3]),
        .I2(output_r_address0[0]),
        .I3(ram_reg_0_0[13]),
        .I4(ram_reg_0_0[5]),
        .I5(grp_max_pooling2d_fix16_fu_363_input_r_address0[0]),
        .O(\ap_CS_fsm_reg[16] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_0_i_97__0
       (.I0(ram_reg_0_0[0]),
        .I1(ram_reg_0_0[15]),
        .I2(ram_reg_0_0[4]),
        .I3(ram_reg_0_0[11]),
        .I4(ram_reg_0_0[7]),
        .O(\ap_CS_fsm_reg[2] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],q0[3:2]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_6),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_1_i_5__0
       (.I0(ram_reg_0_0[16]),
        .I1(ram_reg_0_0[9]),
        .O(\ap_CS_fsm_reg[38]_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],q0[5:4]}),
        .DOBDO(NLW_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_6),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],q0[7:6]}),
        .DOBDO(NLW_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_6),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],q0[9:8]}),
        .DOBDO(NLW_ram_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_6),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],q0[11:10]}),
        .DOBDO(NLW_ram_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_6),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],q0[13:12]}),
        .DOBDO(NLW_ram_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_6),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],q0[15:14]}),
        .DOBDO(NLW_ram_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_6),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[1],ram_reg_7_0,ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_7_i_4__0
       (.I0(ram_reg_0_0[13]),
        .I1(ram_reg_0_0[5]),
        .O(\ap_CS_fsm_reg[30]_1 ));
endmodule

(* ORIG_REF_NAME = "network_MemBank_A_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A_ram_11
   (\ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[6]_0 ,
    \i_reg_264_reg[5] ,
    \ap_CS_fsm_reg[6]_1 ,
    \i_reg_264_reg[7] ,
    \ap_CS_fsm_reg[6]_2 ,
    \i_reg_264_reg[9] ,
    \ap_CS_fsm_reg[6]_3 ,
    input_data_V_data_V_0_sel0,
    \i_reg_264_reg[0] ,
    \ap_CS_fsm_reg[36] ,
    \ap_CS_fsm_reg[28] ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[4]_3 ,
    \ap_CS_fsm_reg[4]_4 ,
    \ap_CS_fsm_reg[4]_5 ,
    \ap_CS_fsm_reg[4]_6 ,
    \ap_CS_fsm_reg[4]_7 ,
    \ap_CS_fsm_reg[4]_8 ,
    \ap_CS_fsm_reg[4]_9 ,
    \ap_CS_fsm_reg[4]_10 ,
    \ap_CS_fsm_reg[32] ,
    \ap_CS_fsm_reg[22] ,
    q0,
    input_r_address0,
    Q,
    ram_reg_0_0,
    \i_reg_264_reg[0]_0 ,
    \i_reg_264_reg[0]_1 ,
    ram_reg_0_1,
    ap_clk,
    ram_reg_0_2,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7_0);
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[6]_0 ;
  output \i_reg_264_reg[5] ;
  output \ap_CS_fsm_reg[6]_1 ;
  output \i_reg_264_reg[7] ;
  output \ap_CS_fsm_reg[6]_2 ;
  output \i_reg_264_reg[9] ;
  output \ap_CS_fsm_reg[6]_3 ;
  output input_data_V_data_V_0_sel0;
  output \i_reg_264_reg[0] ;
  output \ap_CS_fsm_reg[36] ;
  output \ap_CS_fsm_reg[28] ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[4]_2 ;
  output \ap_CS_fsm_reg[4]_3 ;
  output \ap_CS_fsm_reg[4]_4 ;
  output \ap_CS_fsm_reg[4]_5 ;
  output \ap_CS_fsm_reg[4]_6 ;
  output \ap_CS_fsm_reg[4]_7 ;
  output \ap_CS_fsm_reg[4]_8 ;
  output \ap_CS_fsm_reg[4]_9 ;
  output \ap_CS_fsm_reg[4]_10 ;
  output \ap_CS_fsm_reg[32] ;
  output \ap_CS_fsm_reg[22] ;
  output [15:0]q0;
  input [6:0]input_r_address0;
  input [14:0]Q;
  input [6:0]ram_reg_0_0;
  input [9:0]\i_reg_264_reg[0]_0 ;
  input \i_reg_264_reg[0]_1 ;
  input [9:0]ram_reg_0_1;
  input ap_clk;
  input ram_reg_0_2;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_0;

  wire [13:0]ADDRARDADDR;
  wire [14:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[32] ;
  wire \ap_CS_fsm_reg[36] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_10 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[4]_4 ;
  wire \ap_CS_fsm_reg[4]_5 ;
  wire \ap_CS_fsm_reg[4]_6 ;
  wire \ap_CS_fsm_reg[4]_7 ;
  wire \ap_CS_fsm_reg[4]_8 ;
  wire \ap_CS_fsm_reg[4]_9 ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg[6]_2 ;
  wire \ap_CS_fsm_reg[6]_3 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire [15:0]d0;
  wire \i_reg_264_reg[0] ;
  wire [9:0]\i_reg_264_reg[0]_0 ;
  wire \i_reg_264_reg[0]_1 ;
  wire \i_reg_264_reg[5] ;
  wire \i_reg_264_reg[7] ;
  wire \i_reg_264_reg[9] ;
  wire input_data_V_data_V_0_sel0;
  wire [6:0]input_r_address0;
  wire [15:0]q0;
  wire [6:0]ram_reg_0_0;
  wire [9:0]ram_reg_0_1;
  wire ram_reg_0_2;
  wire [1:0]ram_reg_7_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_reg_264[9]_i_2 
       (.I0(\i_reg_264_reg[0]_1 ),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(input_data_V_data_V_0_sel0));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAAAAAA)) 
    \input_data_V_dest_V_0_state[1]_i_3 
       (.I0(Q[0]),
        .I1(\i_reg_264_reg[0] ),
        .I2(\i_reg_264_reg[0]_0 [4]),
        .I3(\i_reg_264_reg[0]_0 [8]),
        .I4(\i_reg_264_reg[0]_0 [9]),
        .I5(\i_reg_264_reg[0]_0 [5]),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \input_data_V_dest_V_0_state[1]_i_4 
       (.I0(\i_reg_264_reg[0]_0 [0]),
        .I1(\i_reg_264_reg[0]_0 [1]),
        .I2(\i_reg_264_reg[0]_0 [3]),
        .I3(\i_reg_264_reg[0]_0 [2]),
        .I4(\i_reg_264_reg[0]_0 [7]),
        .I5(\i_reg_264_reg[0]_0 [6]),
        .O(\i_reg_264_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],q0[1:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_2),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_101
       (.I0(Q[10]),
        .I1(Q[7]),
        .O(\ap_CS_fsm_reg[28] ));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_102__0
       (.I0(Q[13]),
        .I1(Q[4]),
        .O(\ap_CS_fsm_reg[36] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_105__0
       (.I0(Q[6]),
        .I1(Q[3]),
        .O(\ap_CS_fsm_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_106__0
       (.I0(Q[12]),
        .I1(Q[9]),
        .O(\ap_CS_fsm_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_128__0
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(Q[12]),
        .O(\ap_CS_fsm_reg[4]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_25
       (.I0(Q[2]),
        .I1(Q[14]),
        .I2(\ap_CS_fsm_reg[1] ),
        .O(\ap_CS_fsm_reg[6]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_0_i_30__0
       (.I0(Q[8]),
        .I1(Q[12]),
        .I2(Q[9]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_36__0
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(Q[12]),
        .I3(Q[8]),
        .I4(ram_reg_0_1[9]),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_41__0
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(Q[12]),
        .I3(Q[8]),
        .I4(ram_reg_0_1[8]),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_i_43
       (.I0(\i_reg_264_reg[0]_0 [9]),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(input_r_address0[6]),
        .I3(Q[2]),
        .I4(Q[14]),
        .I5(ram_reg_0_0[6]),
        .O(\i_reg_264_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_46__0
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(Q[12]),
        .I3(Q[8]),
        .I4(ram_reg_0_1[7]),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[4]_2 ));
  LUT6 #(
    .INIT(64'hFFFFB8880000B888)) 
    ram_reg_0_i_48
       (.I0(input_r_address0[5]),
        .I1(Q[2]),
        .I2(Q[14]),
        .I3(ram_reg_0_0[5]),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(\i_reg_264_reg[0]_0 [8]),
        .O(\ap_CS_fsm_reg[6]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_51__0
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(Q[12]),
        .I3(Q[8]),
        .I4(ram_reg_0_1[6]),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_i_53
       (.I0(\i_reg_264_reg[0]_0 [7]),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(input_r_address0[4]),
        .I3(Q[2]),
        .I4(Q[14]),
        .I5(ram_reg_0_0[4]),
        .O(\i_reg_264_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_56__0
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(Q[12]),
        .I3(Q[8]),
        .I4(ram_reg_0_1[5]),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[4]_4 ));
  LUT6 #(
    .INIT(64'hFFFFB8880000B888)) 
    ram_reg_0_i_58
       (.I0(input_r_address0[3]),
        .I1(Q[2]),
        .I2(Q[14]),
        .I3(ram_reg_0_0[3]),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(\i_reg_264_reg[0]_0 [6]),
        .O(\ap_CS_fsm_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_61__0
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(Q[12]),
        .I3(Q[8]),
        .I4(ram_reg_0_1[4]),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[4]_5 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_i_63
       (.I0(\i_reg_264_reg[0]_0 [5]),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(input_r_address0[2]),
        .I3(Q[2]),
        .I4(Q[14]),
        .I5(ram_reg_0_0[2]),
        .O(\i_reg_264_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_66__0
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(Q[12]),
        .I3(Q[8]),
        .I4(ram_reg_0_1[3]),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[4]_6 ));
  LUT6 #(
    .INIT(64'hFFFFB8880000B888)) 
    ram_reg_0_i_68
       (.I0(input_r_address0[1]),
        .I1(Q[2]),
        .I2(Q[14]),
        .I3(ram_reg_0_0[1]),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(\i_reg_264_reg[0]_0 [4]),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_71
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(Q[12]),
        .I3(Q[8]),
        .I4(ram_reg_0_1[2]),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[4]_7 ));
  LUT6 #(
    .INIT(64'hFFFFB8880000B888)) 
    ram_reg_0_i_73
       (.I0(input_r_address0[0]),
        .I1(Q[2]),
        .I2(Q[14]),
        .I3(ram_reg_0_0[0]),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(\i_reg_264_reg[0]_0 [3]),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_76
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(Q[12]),
        .I3(Q[8]),
        .I4(ram_reg_0_1[1]),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[4]_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    ram_reg_0_i_86__0
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(Q[12]),
        .I3(Q[8]),
        .I4(ram_reg_0_1[0]),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[4]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    ram_reg_0_i_91__0
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(Q[12]),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFF1)) 
    ram_reg_0_i_93__0
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[11]),
        .O(\ap_CS_fsm_reg[8] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],q0[3:2]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_2),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],q0[5:4]}),
        .DOBDO(NLW_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_2),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],q0[7:6]}),
        .DOBDO(NLW_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_2),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],q0[9:8]}),
        .DOBDO(NLW_ram_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_2),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],q0[11:10]}),
        .DOBDO(NLW_ram_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_2),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],q0[13:12]}),
        .DOBDO(NLW_ram_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_2),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],q0[15:14]}),
        .DOBDO(NLW_ram_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_2),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[1],ram_reg_7_0,ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out
   (D,
    ap_clk,
    q0,
    Q,
    ram_reg,
    ram_reg_0);
  output [15:0]D;
  input ap_clk;
  input [15:0]q0;
  input [1:0]Q;
  input [9:0]ram_reg;
  input [9:0]ram_reg_0;

  wire [15:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]q0;
  wire [9:0]ram_reg;
  wire [9:0]ram_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out_ram network_MemBank_Out_ram_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .q0(q0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out_ram
   (D,
    ap_clk,
    q0,
    Q,
    ram_reg_0,
    ram_reg_1);
  output [15:0]D;
  input ap_clk;
  input [15:0]q0;
  input [1:0]Q;
  input [9:0]ram_reg_0;
  input [9:0]ram_reg_1;

  wire [15:0]D;
  wire [9:0]MemBank_Out_address0;
  wire MemBank_Out_ce0;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]q0;
  wire [9:0]ram_reg_0;
  wire [9:0]ram_reg_1;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "12544" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({MemBank_Out_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(q0),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(MemBank_Out_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({Q[0],Q[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(MemBank_Out_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10
       (.I0(ram_reg_0[1]),
        .I1(Q[1]),
        .I2(ram_reg_1[1]),
        .O(MemBank_Out_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11
       (.I0(ram_reg_0[0]),
        .I1(Q[1]),
        .I2(ram_reg_1[0]),
        .O(MemBank_Out_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2
       (.I0(ram_reg_0[9]),
        .I1(Q[1]),
        .I2(ram_reg_1[9]),
        .O(MemBank_Out_address0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3
       (.I0(ram_reg_0[8]),
        .I1(Q[1]),
        .I2(ram_reg_1[8]),
        .O(MemBank_Out_address0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4
       (.I0(ram_reg_0[7]),
        .I1(Q[1]),
        .I2(ram_reg_1[7]),
        .O(MemBank_Out_address0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5
       (.I0(ram_reg_0[6]),
        .I1(Q[1]),
        .I2(ram_reg_1[6]),
        .O(MemBank_Out_address0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6
       (.I0(ram_reg_0[5]),
        .I1(Q[1]),
        .I2(ram_reg_1[5]),
        .O(MemBank_Out_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7
       (.I0(ram_reg_0[4]),
        .I1(Q[1]),
        .I2(ram_reg_1[4]),
        .O(MemBank_Out_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8
       (.I0(ram_reg_0[3]),
        .I1(Q[1]),
        .I2(ram_reg_1[3]),
        .O(MemBank_Out_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9
       (.I0(ram_reg_0[2]),
        .I1(Q[1]),
        .I2(ram_reg_1[2]),
        .O(MemBank_Out_address0[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_1
   (DOADO,
    ap_clk,
    SeparableConv2D_1_w_1_ce0,
    kernel_0_address0);
  output [15:0]DOADO;
  input ap_clk;
  input SeparableConv2D_1_w_1_ce0;
  input [7:0]kernel_0_address0;

  wire [15:0]DOADO;
  wire SeparableConv2D_1_w_1_ce0;
  wire ap_clk;
  wire [7:0]kernel_0_address0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_1_rom network_SeparableConv2D_1_w_1_rom_U
       (.DOADO(DOADO),
        .SeparableConv2D_1_w_1_ce0(SeparableConv2D_1_w_1_ce0),
        .ap_clk(ap_clk),
        .kernel_0_address0(kernel_0_address0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_1_rom
   (DOADO,
    ap_clk,
    SeparableConv2D_1_w_1_ce0,
    kernel_0_address0);
  output [15:0]DOADO;
  input ap_clk;
  input SeparableConv2D_1_w_1_ce0;
  input [7:0]kernel_0_address0;

  wire [15:0]DOADO;
  wire SeparableConv2D_1_w_1_ce0;
  wire ap_clk;
  wire [7:0]kernel_0_address0;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hF33B00A6060C020205B4FC0BFD4B117B06F6F82A075408EDFD80090C1061FAD2),
    .INIT_01(256'h05F806D50478F7C50BA4F6F7FD16F952F97A04F4FBD1F934F9C405C7F4A9F38E),
    .INIT_02(256'h058502B00D42FBCBFA45FF8101E4FDA806D007D402EE091BFD47F8F00B61015A),
    .INIT_03(256'hF5E5F312DD7B05B7099FF60707D00AA4FB910C330632F313095EF80308AF0311),
    .INIT_04(256'hF680EB43FBA2E911EAA7FE5D02B2FCD5020A0B20F32EFD5BFF24F448084EF885),
    .INIT_05(256'h027FF4EBF48D08ECFFE301A00991FAA8FB10FF2AF3FD067202CEFB5C0BAC05AB),
    .INIT_06(256'hF9FBF6D2F59FFB5403C0F58DF6E8FBD1FC060B73F7B9031AFA7CF4F7032DFBEC),
    .INIT_07(256'h040DF849FF2116E6FA67F89DF831E97707D5024803A2016E063500D0F4AFF647),
    .INIT_08(256'hFE0EF3C2FF3C06060408FD0BFCAFF563FCA6033D08EC095FF432010A0B27052F),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,kernel_0_address0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(DOADO),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(SeparableConv2D_1_w_1_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_1
   (DOADO,
    ap_clk,
    SeparableConv2D_2_w_1_ce0,
    ADDRARDADDR);
  output [15:0]DOADO;
  input ap_clk;
  input SeparableConv2D_2_w_1_ce0;
  input [6:0]ADDRARDADDR;

  wire [6:0]ADDRARDADDR;
  wire [15:0]DOADO;
  wire SeparableConv2D_2_w_1_ce0;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_1_rom network_SeparableConv2D_2_w_1_rom_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .SeparableConv2D_2_w_1_ce0(SeparableConv2D_2_w_1_ce0),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_1_rom
   (DOADO,
    ap_clk,
    SeparableConv2D_2_w_1_ce0,
    ADDRARDADDR);
  output [15:0]DOADO;
  input ap_clk;
  input SeparableConv2D_2_w_1_ce0;
  input [6:0]ADDRARDADDR;

  wire [6:0]ADDRARDADDR;
  wire [15:0]DOADO;
  wire SeparableConv2D_2_w_1_ce0;
  wire ap_clk;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h027B11FDFF1009960F6A0360034BEC2CF382FF9B2421003FFA710AC4E53D09E8),
    .INIT_01(256'h061DF466F275F8BC019AF24E039310EC0E30FEED018AEFF50E010EA003AC1547),
    .INIT_02(256'h097CFB65015D04B6FB9AF03A088AF53DEE500667F7EDEFE5F2ADFDBCF4A7EC3B),
    .INIT_03(256'h0021041C011F01EFF7AB0E2E0E33FD7B06A9F799029B0B77F8800AB4240DF8B5),
    .INIT_04(256'h00000000000000000000000000000000FBA5053E02DD0D31F66F04BCFDE708C7),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(DOADO),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(SeparableConv2D_2_w_1_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_1
   (A,
    ap_clk,
    SeparableConv2D_3_w_1_ce0,
    ADDRARDADDR,
    Q,
    DOADO);
  output [15:0]A;
  input ap_clk;
  input SeparableConv2D_3_w_1_ce0;
  input [6:0]ADDRARDADDR;
  input [0:0]Q;
  input [15:0]DOADO;

  wire [15:0]A;
  wire [6:0]ADDRARDADDR;
  wire [15:0]DOADO;
  wire [0:0]Q;
  wire SeparableConv2D_3_w_1_ce0;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_1_rom network_SeparableConv2D_3_w_1_rom_U
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .Q(Q),
        .SeparableConv2D_3_w_1_ce0(SeparableConv2D_3_w_1_ce0),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_1_rom
   (A,
    ap_clk,
    SeparableConv2D_3_w_1_ce0,
    ADDRARDADDR,
    Q,
    DOADO);
  output [15:0]A;
  input ap_clk;
  input SeparableConv2D_3_w_1_ce0;
  input [6:0]ADDRARDADDR;
  input [0:0]Q;
  input [15:0]DOADO;

  wire [15:0]A;
  wire [6:0]ADDRARDADDR;
  wire [15:0]DOADO;
  wire [0:0]Q;
  wire SeparableConv2D_3_w_1_ce0;
  wire [15:0]SeparableConv2D_3_w_1_q0;
  wire ap_clk;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    p_i_10__2
       (.I0(SeparableConv2D_3_w_1_q0[6]),
        .I1(Q),
        .I2(DOADO[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_11__2
       (.I0(SeparableConv2D_3_w_1_q0[5]),
        .I1(Q),
        .I2(DOADO[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_12__2
       (.I0(SeparableConv2D_3_w_1_q0[4]),
        .I1(Q),
        .I2(DOADO[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_13__2
       (.I0(SeparableConv2D_3_w_1_q0[3]),
        .I1(Q),
        .I2(DOADO[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_14__2
       (.I0(SeparableConv2D_3_w_1_q0[2]),
        .I1(Q),
        .I2(DOADO[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_15__2
       (.I0(SeparableConv2D_3_w_1_q0[1]),
        .I1(Q),
        .I2(DOADO[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_16__0
       (.I0(SeparableConv2D_3_w_1_q0[0]),
        .I1(Q),
        .I2(DOADO[0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_1__2
       (.I0(SeparableConv2D_3_w_1_q0[15]),
        .I1(Q),
        .I2(DOADO[15]),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_2__2
       (.I0(SeparableConv2D_3_w_1_q0[14]),
        .I1(Q),
        .I2(DOADO[14]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_3__2
       (.I0(SeparableConv2D_3_w_1_q0[13]),
        .I1(Q),
        .I2(DOADO[13]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_4__2
       (.I0(SeparableConv2D_3_w_1_q0[12]),
        .I1(Q),
        .I2(DOADO[12]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_5__2
       (.I0(SeparableConv2D_3_w_1_q0[11]),
        .I1(Q),
        .I2(DOADO[11]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_6__2
       (.I0(SeparableConv2D_3_w_1_q0[10]),
        .I1(Q),
        .I2(DOADO[10]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_7__2
       (.I0(SeparableConv2D_3_w_1_q0[9]),
        .I1(Q),
        .I2(DOADO[9]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_8__2
       (.I0(SeparableConv2D_3_w_1_q0[8]),
        .I1(Q),
        .I2(DOADO[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_9__2
       (.I0(SeparableConv2D_3_w_1_q0[7]),
        .I1(Q),
        .I2(DOADO[7]),
        .O(A[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h004600CEF19AFE0CF94001DE101E0FA30511EB8806FEF72406DA07011A901953),
    .INIT_01(256'h0BFC0E1A0058F854FC5D07D102BBFFE207BB05ADFBFEF3B5FE25F5390BD3048C),
    .INIT_02(256'h0F8B1809069B01CBFF36141FFCDAF601F489FEE6FBC608060A54158B0AAF08BB),
    .INIT_03(256'h11320597013116D4F12E098D15AAF9C9FE43024BFB4C06AA010E156A20840B3F),
    .INIT_04(256'h00000000000000000000000000000000F7710B0A0C2E0FD1F213F6030408F754),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(SeparableConv2D_3_w_1_q0),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(SeparableConv2D_3_w_1_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_1
   (A,
    ap_clk,
    SeparableConv2D_4_w_1_ce0,
    kernel_0_address0,
    Q,
    DOADO);
  output [15:0]A;
  input ap_clk;
  input SeparableConv2D_4_w_1_ce0;
  input [7:0]kernel_0_address0;
  input [0:0]Q;
  input [15:0]DOADO;

  wire [15:0]A;
  wire [15:0]DOADO;
  wire [0:0]Q;
  wire SeparableConv2D_4_w_1_ce0;
  wire ap_clk;
  wire [7:0]kernel_0_address0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_1_rom network_SeparableConv2D_4_w_1_rom_U
       (.A(A),
        .DOADO(DOADO),
        .Q(Q),
        .SeparableConv2D_4_w_1_ce0(SeparableConv2D_4_w_1_ce0),
        .ap_clk(ap_clk),
        .kernel_0_address0(kernel_0_address0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_1_rom
   (A,
    ap_clk,
    SeparableConv2D_4_w_1_ce0,
    kernel_0_address0,
    Q,
    DOADO);
  output [15:0]A;
  input ap_clk;
  input SeparableConv2D_4_w_1_ce0;
  input [7:0]kernel_0_address0;
  input [0:0]Q;
  input [15:0]DOADO;

  wire [15:0]A;
  wire [15:0]DOADO;
  wire [0:0]Q;
  wire SeparableConv2D_4_w_1_ce0;
  wire [15:0]SeparableConv2D_4_w_1_q0;
  wire ap_clk;
  wire [7:0]kernel_0_address0;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    p_i_10__1
       (.I0(SeparableConv2D_4_w_1_q0[6]),
        .I1(Q),
        .I2(DOADO[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_11__1
       (.I0(SeparableConv2D_4_w_1_q0[5]),
        .I1(Q),
        .I2(DOADO[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_12__1
       (.I0(SeparableConv2D_4_w_1_q0[4]),
        .I1(Q),
        .I2(DOADO[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_13__1
       (.I0(SeparableConv2D_4_w_1_q0[3]),
        .I1(Q),
        .I2(DOADO[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_14__1
       (.I0(SeparableConv2D_4_w_1_q0[2]),
        .I1(Q),
        .I2(DOADO[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_15__1
       (.I0(SeparableConv2D_4_w_1_q0[1]),
        .I1(Q),
        .I2(DOADO[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_16
       (.I0(SeparableConv2D_4_w_1_q0[0]),
        .I1(Q),
        .I2(DOADO[0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_1__1
       (.I0(SeparableConv2D_4_w_1_q0[15]),
        .I1(Q),
        .I2(DOADO[15]),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_2__1
       (.I0(SeparableConv2D_4_w_1_q0[14]),
        .I1(Q),
        .I2(DOADO[14]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_3__1
       (.I0(SeparableConv2D_4_w_1_q0[13]),
        .I1(Q),
        .I2(DOADO[13]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_4__1
       (.I0(SeparableConv2D_4_w_1_q0[12]),
        .I1(Q),
        .I2(DOADO[12]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_5__1
       (.I0(SeparableConv2D_4_w_1_q0[11]),
        .I1(Q),
        .I2(DOADO[11]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_6__1
       (.I0(SeparableConv2D_4_w_1_q0[10]),
        .I1(Q),
        .I2(DOADO[10]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_7__1
       (.I0(SeparableConv2D_4_w_1_q0[9]),
        .I1(Q),
        .I2(DOADO[9]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_8__1
       (.I0(SeparableConv2D_4_w_1_q0[8]),
        .I1(Q),
        .I2(DOADO[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_9__1
       (.I0(SeparableConv2D_4_w_1_q0[7]),
        .I1(Q),
        .I2(DOADO[7]),
        .O(A[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hF410E144E7E4E0F6EC9FE417F541F8EBFD3D06A5FBF50A52FF05059DFF71F4B5),
    .INIT_01(256'hF79AFCF1F414027FFB030C940486036606F2F6DB03B10A1DF4F2FFF0F065DEDC),
    .INIT_02(256'h0B5602C1FC7FFC3EFD22FA05011004F204C8F63D04C5097FF763048EFD7AFFC3),
    .INIT_03(256'h04EEF83D06FF082C0513FAD0FF7A0258FEEAF9FB0342FE7B021CF62609B2F68E),
    .INIT_04(256'h0A6D08BE0C5AFCB808490BFEFE24FC5402D70BE1FC4002B4FF8B02DFF88302CC),
    .INIT_05(256'hF408F4DDF89EF9B9FDC5EC310392FB27F7BF039F0F91073D03AC10B304F705CC),
    .INIT_06(256'hF3BEFAFFF7BEF92605180431F3A8F484015907A50C1BFB77F7A9F0A7010FFF1B),
    .INIT_07(256'hFEA2011605CDF8B1F7D207E1FC530AACFFD105580139FCE8EE16EDC7E35BE1ED),
    .INIT_08(256'hF6AAF11C004AEE48EE2DFE7DFC45EDCFF5E1096AFE55FB130795F9DAF47E0608),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,kernel_0_address0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(SeparableConv2D_4_w_1_q0),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(SeparableConv2D_4_w_1_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_15s_16s_30_1_1
   (d0,
    O,
    p,
    Q,
    ap_clk,
    q0,
    ram_reg_7,
    ram_reg_7_0,
    ram_reg_7_1,
    ram_reg_7_2,
    ram_reg_6,
    ram_reg_6_0,
    ram_reg_6_1,
    ram_reg_6_2,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_5_1,
    ram_reg_5_2,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_3_2,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_2_2,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_7_3,
    p_0,
    DI);
  output [10:0]d0;
  output [0:0]O;
  output [3:0]p;
  input [3:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [0:0]ram_reg_7;
  input ram_reg_7_0;
  input ram_reg_7_1;
  input ram_reg_7_2;
  input ram_reg_6;
  input ram_reg_6_0;
  input ram_reg_6_1;
  input ram_reg_6_2;
  input ram_reg_5;
  input ram_reg_5_0;
  input ram_reg_5_1;
  input ram_reg_5_2;
  input ram_reg_4;
  input ram_reg_4_0;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_3_1;
  input ram_reg_3_2;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_2_1;
  input ram_reg_2_2;
  input ram_reg_1;
  input ram_reg_1_0;
  input [12:0]ram_reg_7_3;
  input [3:0]p_0;
  input [0:0]DI;

  wire [0:0]DI;
  wire [0:0]O;
  wire [3:0]Q;
  wire ap_clk;
  wire [10:0]d0;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [15:0]q0;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_2_2;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_1;
  wire ram_reg_3_2;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire ram_reg_5_1;
  wire ram_reg_5_2;
  wire ram_reg_6;
  wire ram_reg_6_0;
  wire ram_reg_6_1;
  wire ram_reg_6_2;
  wire [0:0]ram_reg_7;
  wire ram_reg_7_0;
  wire ram_reg_7_1;
  wire ram_reg_7_2;
  wire [12:0]ram_reg_7_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_15s_16s_30_1_1_DSP48_0 network_mul_mul_15s_16s_30_1_1_DSP48_0_U
       (.DI(DI),
        .O(O),
        .Q(Q),
        .ap_clk(ap_clk),
        .d0(d0),
        .p_0(p),
        .p_1(p_0),
        .q0(q0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_2(ram_reg_2),
        .ram_reg_2_0(ram_reg_2_0),
        .ram_reg_2_1(ram_reg_2_1),
        .ram_reg_2_2(ram_reg_2_2),
        .ram_reg_3(ram_reg_3),
        .ram_reg_3_0(ram_reg_3_0),
        .ram_reg_3_1(ram_reg_3_1),
        .ram_reg_3_2(ram_reg_3_2),
        .ram_reg_4(ram_reg_4),
        .ram_reg_4_0(ram_reg_4_0),
        .ram_reg_5(ram_reg_5),
        .ram_reg_5_0(ram_reg_5_0),
        .ram_reg_5_1(ram_reg_5_1),
        .ram_reg_5_2(ram_reg_5_2),
        .ram_reg_6(ram_reg_6),
        .ram_reg_6_0(ram_reg_6_0),
        .ram_reg_6_1(ram_reg_6_1),
        .ram_reg_6_2(ram_reg_6_2),
        .ram_reg_7(ram_reg_7),
        .ram_reg_7_0(ram_reg_7_0),
        .ram_reg_7_1(ram_reg_7_1),
        .ram_reg_7_2(ram_reg_7_2),
        .ram_reg_7_3(ram_reg_7_3));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_15s_16s_30_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_15s_16s_30_1_1_1
   (O,
    p,
    p_0,
    p_1,
    Q,
    ap_clk,
    q0,
    p_2,
    \buffer1_reg_109_reg[15] ,
    buffer1_reg_109_reg,
    \buffer1_reg_109_reg[3] );
  output [3:0]O;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  input [2:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [3:0]p_2;
  input \buffer1_reg_109_reg[15] ;
  input [12:0]buffer1_reg_109_reg;
  input [1:0]\buffer1_reg_109_reg[3] ;

  wire [3:0]O;
  wire [2:0]Q;
  wire ap_clk;
  wire [12:0]buffer1_reg_109_reg;
  wire \buffer1_reg_109_reg[15] ;
  wire [1:0]\buffer1_reg_109_reg[3] ;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire [15:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_15s_16s_30_1_1_DSP48_0_2 network_mul_mul_15s_16s_30_1_1_DSP48_0_U
       (.O(O),
        .Q(Q),
        .ap_clk(ap_clk),
        .buffer1_reg_109_reg(buffer1_reg_109_reg),
        .\buffer1_reg_109_reg[15] (\buffer1_reg_109_reg[15] ),
        .\buffer1_reg_109_reg[3] (\buffer1_reg_109_reg[3] ),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_15s_16s_30_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_15s_16s_30_1_1_7
   (O,
    \k_h_reg_122_reg[1] ,
    \k_h_reg_122_reg[1]_0 ,
    \k_h_reg_122_reg[1]_1 ,
    Q,
    ap_clk,
    q0,
    k_w_reg_145,
    p,
    \buffer_1_reg_133_reg[3] ,
    D,
    \buffer_1_reg_133_reg[15] );
  output [3:0]O;
  output [3:0]\k_h_reg_122_reg[1] ;
  output [3:0]\k_h_reg_122_reg[1]_0 ;
  output [3:0]\k_h_reg_122_reg[1]_1 ;
  input [3:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [1:0]k_w_reg_145;
  input [3:0]p;
  input [1:0]\buffer_1_reg_133_reg[3] ;
  input [15:0]D;
  input [15:0]\buffer_1_reg_133_reg[15] ;

  wire [15:0]D;
  wire [3:0]O;
  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]\buffer_1_reg_133_reg[15] ;
  wire [1:0]\buffer_1_reg_133_reg[3] ;
  wire [3:0]\k_h_reg_122_reg[1] ;
  wire [3:0]\k_h_reg_122_reg[1]_0 ;
  wire [3:0]\k_h_reg_122_reg[1]_1 ;
  wire [1:0]k_w_reg_145;
  wire [3:0]p;
  wire [15:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_15s_16s_30_1_1_DSP48_0_8 network_mul_mul_15s_16s_30_1_1_DSP48_0_U
       (.D(D),
        .O(O),
        .Q(Q),
        .ap_clk(ap_clk),
        .\buffer_1_reg_133_reg[15] (\buffer_1_reg_133_reg[15] ),
        .\buffer_1_reg_133_reg[3] (\buffer_1_reg_133_reg[3] ),
        .\k_h_reg_122_reg[1] (\k_h_reg_122_reg[1] ),
        .\k_h_reg_122_reg[1]_0 (\k_h_reg_122_reg[1]_0 ),
        .\k_h_reg_122_reg[1]_1 (\k_h_reg_122_reg[1]_1 ),
        .k_w_reg_145(k_w_reg_145),
        .p_0(p),
        .q0(q0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_15s_16s_30_1_1_DSP48_0
   (d0,
    O,
    p_0,
    Q,
    ap_clk,
    q0,
    ram_reg_7,
    ram_reg_7_0,
    ram_reg_7_1,
    ram_reg_7_2,
    ram_reg_6,
    ram_reg_6_0,
    ram_reg_6_1,
    ram_reg_6_2,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_5_1,
    ram_reg_5_2,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_3_2,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_2_2,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_7_3,
    p_1,
    DI);
  output [10:0]d0;
  output [0:0]O;
  output [3:0]p_0;
  input [3:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [0:0]ram_reg_7;
  input ram_reg_7_0;
  input ram_reg_7_1;
  input ram_reg_7_2;
  input ram_reg_6;
  input ram_reg_6_0;
  input ram_reg_6_1;
  input ram_reg_6_2;
  input ram_reg_5;
  input ram_reg_5_0;
  input ram_reg_5_1;
  input ram_reg_5_2;
  input ram_reg_4;
  input ram_reg_4_0;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_3_1;
  input ram_reg_3_2;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_2_1;
  input ram_reg_2_2;
  input ram_reg_1;
  input ram_reg_1_0;
  input [12:0]ram_reg_7_3;
  input [3:0]p_1;
  input [0:0]DI;

  wire [0:0]DI;
  wire [0:0]O;
  wire [3:0]Q;
  wire ap_clk;
  wire [10:0]d0;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire p_i_10__0_n_4;
  wire p_i_11__0_n_4;
  wire p_i_12__0_n_4;
  wire p_i_13__0_n_4;
  wire p_i_14__0_n_4;
  wire p_i_15__0_n_4;
  wire p_i_1__0_n_4;
  wire p_i_2__0_n_4;
  wire p_i_3__0_n_4;
  wire p_i_4__0_n_4;
  wire p_i_5__0_n_4;
  wire p_i_6__0_n_4;
  wire p_i_7__0_n_4;
  wire p_i_8__0_n_4;
  wire p_i_9__0_n_4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_79;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire ram_reg_0_i_142__0_n_4;
  wire ram_reg_0_i_143__0_n_4;
  wire ram_reg_0_i_144__0_n_4;
  wire ram_reg_0_i_145__0_n_4;
  wire ram_reg_0_i_147__0_n_4;
  wire ram_reg_0_i_148__0_n_4;
  wire ram_reg_0_i_149__0_n_4;
  wire ram_reg_0_i_150__0_n_4;
  wire ram_reg_0_i_89_n_4;
  wire ram_reg_0_i_89_n_5;
  wire ram_reg_0_i_89_n_6;
  wire ram_reg_0_i_89_n_7;
  wire ram_reg_0_i_90_n_5;
  wire ram_reg_0_i_90_n_6;
  wire ram_reg_0_i_90_n_7;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_2_2;
  wire ram_reg_2_i_10_n_4;
  wire ram_reg_2_i_11_n_4;
  wire ram_reg_2_i_12_n_4;
  wire ram_reg_2_i_4_n_4;
  wire ram_reg_2_i_4_n_5;
  wire ram_reg_2_i_4_n_6;
  wire ram_reg_2_i_4_n_7;
  wire ram_reg_2_i_9_n_4;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_1;
  wire ram_reg_3_2;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_4_i_10_n_4;
  wire ram_reg_4_i_11_n_4;
  wire ram_reg_4_i_3_n_4;
  wire ram_reg_4_i_3_n_5;
  wire ram_reg_4_i_3_n_6;
  wire ram_reg_4_i_3_n_7;
  wire ram_reg_4_i_8_n_4;
  wire ram_reg_4_i_9_n_4;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire ram_reg_5_1;
  wire ram_reg_5_2;
  wire ram_reg_6;
  wire ram_reg_6_0;
  wire ram_reg_6_1;
  wire ram_reg_6_2;
  wire [0:0]ram_reg_7;
  wire ram_reg_7_0;
  wire ram_reg_7_1;
  wire ram_reg_7_2;
  wire [12:0]ram_reg_7_3;
  wire [15:0]tmp_17_reg_396;
  wire [14:2]tmp_26_fu_283_p1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_90_CO_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_i_1__0_n_4,p_i_1__0_n_4,p_i_1__0_n_4,p_i_1__0_n_4,p_i_2__0_n_4,p_i_3__0_n_4,p_i_4__0_n_4,p_i_5__0_n_4,p_i_6__0_n_4,p_i_7__0_n_4,p_i_8__0_n_4,p_i_9__0_n_4,p_i_10__0_n_4,p_i_11__0_n_4,p_i_12__0_n_4,p_i_13__0_n_4,p_i_14__0_n_4,p_i_15__0_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[2]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[3]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:31],p_n_79,tmp_17_reg_396,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h8ABC)) 
    p_i_10__0
       (.I0(p_1[3]),
        .I1(p_1[2]),
        .I2(p_1[0]),
        .I3(p_1[1]),
        .O(p_i_10__0_n_4));
  LUT4 #(
    .INIT(16'h1877)) 
    p_i_11__0
       (.I0(p_1[3]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .I3(p_1[0]),
        .O(p_i_11__0_n_4));
  LUT4 #(
    .INIT(16'hD7B6)) 
    p_i_12__0
       (.I0(p_1[3]),
        .I1(p_1[2]),
        .I2(p_1[0]),
        .I3(p_1[1]),
        .O(p_i_12__0_n_4));
  LUT4 #(
    .INIT(16'hB04F)) 
    p_i_13__0
       (.I0(p_1[1]),
        .I1(p_1[0]),
        .I2(p_1[3]),
        .I3(p_1[2]),
        .O(p_i_13__0_n_4));
  LUT4 #(
    .INIT(16'hBA45)) 
    p_i_14__0
       (.I0(p_1[3]),
        .I1(p_1[0]),
        .I2(p_1[2]),
        .I3(p_1[1]),
        .O(p_i_14__0_n_4));
  LUT4 #(
    .INIT(16'hE5B0)) 
    p_i_15__0
       (.I0(p_1[3]),
        .I1(p_1[2]),
        .I2(p_1[0]),
        .I3(p_1[1]),
        .O(p_i_15__0_n_4));
  LUT4 #(
    .INIT(16'h1843)) 
    p_i_1__0
       (.I0(p_1[3]),
        .I1(p_1[2]),
        .I2(p_1[1]),
        .I3(p_1[0]),
        .O(p_i_1__0_n_4));
  LUT4 #(
    .INIT(16'h1C01)) 
    p_i_2__0
       (.I0(p_1[3]),
        .I1(p_1[2]),
        .I2(p_1[1]),
        .I3(p_1[0]),
        .O(p_i_2__0_n_4));
  LUT4 #(
    .INIT(16'h8BB7)) 
    p_i_3__0
       (.I0(p_1[1]),
        .I1(p_1[3]),
        .I2(p_1[2]),
        .I3(p_1[0]),
        .O(p_i_3__0_n_4));
  LUT4 #(
    .INIT(16'h925D)) 
    p_i_4__0
       (.I0(p_1[3]),
        .I1(p_1[0]),
        .I2(p_1[1]),
        .I3(p_1[2]),
        .O(p_i_4__0_n_4));
  LUT4 #(
    .INIT(16'h6FE2)) 
    p_i_5__0
       (.I0(p_1[3]),
        .I1(p_1[0]),
        .I2(p_1[2]),
        .I3(p_1[1]),
        .O(p_i_5__0_n_4));
  LUT4 #(
    .INIT(16'h625C)) 
    p_i_6__0
       (.I0(p_1[3]),
        .I1(p_1[2]),
        .I2(p_1[1]),
        .I3(p_1[0]),
        .O(p_i_6__0_n_4));
  LUT4 #(
    .INIT(16'hB7D7)) 
    p_i_7__0
       (.I0(p_1[3]),
        .I1(p_1[0]),
        .I2(p_1[1]),
        .I3(p_1[2]),
        .O(p_i_7__0_n_4));
  LUT4 #(
    .INIT(16'hB7F2)) 
    p_i_8__0
       (.I0(p_1[3]),
        .I1(p_1[2]),
        .I2(p_1[0]),
        .I3(p_1[1]),
        .O(p_i_8__0_n_4));
  LUT4 #(
    .INIT(16'h8498)) 
    p_i_9__0
       (.I0(p_1[3]),
        .I1(p_1[2]),
        .I2(p_1[0]),
        .I3(p_1[1]),
        .O(p_i_9__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_142__0
       (.I0(tmp_17_reg_396[3]),
        .I1(ram_reg_7_3[3]),
        .O(ram_reg_0_i_142__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_143__0
       (.I0(tmp_17_reg_396[2]),
        .I1(ram_reg_7_3[2]),
        .O(ram_reg_0_i_143__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_144__0
       (.I0(tmp_17_reg_396[1]),
        .I1(ram_reg_7_3[1]),
        .O(ram_reg_0_i_144__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_145__0
       (.I0(tmp_17_reg_396[0]),
        .I1(ram_reg_7_3[0]),
        .O(ram_reg_0_i_145__0_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_147__0
       (.I0(tmp_17_reg_396[14]),
        .I1(tmp_17_reg_396[15]),
        .O(ram_reg_0_i_147__0_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_148__0
       (.I0(tmp_17_reg_396[13]),
        .I1(tmp_17_reg_396[14]),
        .O(ram_reg_0_i_148__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_149__0
       (.I0(ram_reg_7_3[12]),
        .I1(tmp_17_reg_396[13]),
        .O(ram_reg_0_i_149__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_150__0
       (.I0(ram_reg_7_3[12]),
        .I1(tmp_17_reg_396[12]),
        .O(ram_reg_0_i_150__0_n_4));
  CARRY4 ram_reg_0_i_89
       (.CI(1'b0),
        .CO({ram_reg_0_i_89_n_4,ram_reg_0_i_89_n_5,ram_reg_0_i_89_n_6,ram_reg_0_i_89_n_7}),
        .CYINIT(1'b0),
        .DI(tmp_17_reg_396[3:0]),
        .O({p_0[2],tmp_26_fu_283_p1[2],p_0[1:0]}),
        .S({ram_reg_0_i_142__0_n_4,ram_reg_0_i_143__0_n_4,ram_reg_0_i_144__0_n_4,ram_reg_0_i_145__0_n_4}));
  CARRY4 ram_reg_0_i_90
       (.CI(ram_reg_4_i_3_n_4),
        .CO({NLW_ram_reg_0_i_90_CO_UNCONNECTED[3],ram_reg_0_i_90_n_5,ram_reg_0_i_90_n_6,ram_reg_0_i_90_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_17_reg_396[13],DI,ram_reg_7_3[12]}),
        .O({O,tmp_26_fu_283_p1[14:12]}),
        .S({ram_reg_0_i_147__0_n_4,ram_reg_0_i_148__0_n_4,ram_reg_0_i_149__0_n_4,ram_reg_0_i_150__0_n_4}));
  LUT6 #(
    .INIT(64'h2F2F2F2F202F2020)) 
    ram_reg_1_i_2
       (.I0(tmp_26_fu_283_p1[2]),
        .I1(O),
        .I2(ram_reg_7),
        .I3(ram_reg_1),
        .I4(ram_reg_7_1),
        .I5(ram_reg_1_0),
        .O(d0[0]));
  LUT6 #(
    .INIT(64'h2F2F2F2F202F2020)) 
    ram_reg_2_i_1
       (.I0(tmp_26_fu_283_p1[5]),
        .I1(O),
        .I2(ram_reg_7),
        .I3(ram_reg_2),
        .I4(ram_reg_7_1),
        .I5(ram_reg_2_0),
        .O(d0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_2_i_10
       (.I0(tmp_17_reg_396[6]),
        .I1(ram_reg_7_3[6]),
        .O(ram_reg_2_i_10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_2_i_11
       (.I0(tmp_17_reg_396[5]),
        .I1(ram_reg_7_3[5]),
        .O(ram_reg_2_i_11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_2_i_12
       (.I0(tmp_17_reg_396[4]),
        .I1(ram_reg_7_3[4]),
        .O(ram_reg_2_i_12_n_4));
  LUT6 #(
    .INIT(64'h2F2F2F2F202F2020)) 
    ram_reg_2_i_2
       (.I0(tmp_26_fu_283_p1[4]),
        .I1(O),
        .I2(ram_reg_7),
        .I3(ram_reg_2_1),
        .I4(ram_reg_7_1),
        .I5(ram_reg_2_2),
        .O(d0[1]));
  CARRY4 ram_reg_2_i_4
       (.CI(ram_reg_0_i_89_n_4),
        .CO({ram_reg_2_i_4_n_4,ram_reg_2_i_4_n_5,ram_reg_2_i_4_n_6,ram_reg_2_i_4_n_7}),
        .CYINIT(1'b0),
        .DI(tmp_17_reg_396[7:4]),
        .O(tmp_26_fu_283_p1[7:4]),
        .S({ram_reg_2_i_9_n_4,ram_reg_2_i_10_n_4,ram_reg_2_i_11_n_4,ram_reg_2_i_12_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_2_i_9
       (.I0(tmp_17_reg_396[7]),
        .I1(ram_reg_7_3[7]),
        .O(ram_reg_2_i_9_n_4));
  LUT6 #(
    .INIT(64'h2F2F2F2F202F2020)) 
    ram_reg_3_i_1
       (.I0(tmp_26_fu_283_p1[7]),
        .I1(O),
        .I2(ram_reg_7),
        .I3(ram_reg_3),
        .I4(ram_reg_7_1),
        .I5(ram_reg_3_0),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'h2F2F2F2F202F2020)) 
    ram_reg_3_i_2
       (.I0(tmp_26_fu_283_p1[6]),
        .I1(O),
        .I2(ram_reg_7),
        .I3(ram_reg_3_1),
        .I4(ram_reg_7_1),
        .I5(ram_reg_3_2),
        .O(d0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_4_i_10
       (.I0(tmp_17_reg_396[9]),
        .I1(ram_reg_7_3[9]),
        .O(ram_reg_4_i_10_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_4_i_11
       (.I0(tmp_17_reg_396[8]),
        .I1(ram_reg_7_3[8]),
        .O(ram_reg_4_i_11_n_4));
  LUT6 #(
    .INIT(64'h2F2F2F2F202F2020)) 
    ram_reg_4_i_2
       (.I0(tmp_26_fu_283_p1[8]),
        .I1(O),
        .I2(ram_reg_7),
        .I3(ram_reg_4),
        .I4(ram_reg_7_1),
        .I5(ram_reg_4_0),
        .O(d0[5]));
  CARRY4 ram_reg_4_i_3
       (.CI(ram_reg_2_i_4_n_4),
        .CO({ram_reg_4_i_3_n_4,ram_reg_4_i_3_n_5,ram_reg_4_i_3_n_6,ram_reg_4_i_3_n_7}),
        .CYINIT(1'b0),
        .DI(tmp_17_reg_396[11:8]),
        .O({tmp_26_fu_283_p1[11:10],p_0[3],tmp_26_fu_283_p1[8]}),
        .S({ram_reg_4_i_8_n_4,ram_reg_4_i_9_n_4,ram_reg_4_i_10_n_4,ram_reg_4_i_11_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_4_i_8
       (.I0(tmp_17_reg_396[11]),
        .I1(ram_reg_7_3[11]),
        .O(ram_reg_4_i_8_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_4_i_9
       (.I0(tmp_17_reg_396[10]),
        .I1(ram_reg_7_3[10]),
        .O(ram_reg_4_i_9_n_4));
  LUT6 #(
    .INIT(64'h2F2F2F2F202F2020)) 
    ram_reg_5_i_1
       (.I0(tmp_26_fu_283_p1[11]),
        .I1(O),
        .I2(ram_reg_7),
        .I3(ram_reg_5),
        .I4(ram_reg_7_1),
        .I5(ram_reg_5_0),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'h2F2F2F2F202F2020)) 
    ram_reg_5_i_2
       (.I0(tmp_26_fu_283_p1[10]),
        .I1(O),
        .I2(ram_reg_7),
        .I3(ram_reg_5_1),
        .I4(ram_reg_7_1),
        .I5(ram_reg_5_2),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'h2F2F2F2F202F2020)) 
    ram_reg_6_i_1
       (.I0(tmp_26_fu_283_p1[13]),
        .I1(O),
        .I2(ram_reg_7),
        .I3(ram_reg_6),
        .I4(ram_reg_7_1),
        .I5(ram_reg_6_0),
        .O(d0[9]));
  LUT6 #(
    .INIT(64'h2F2F2F2F202F2020)) 
    ram_reg_6_i_2
       (.I0(tmp_26_fu_283_p1[12]),
        .I1(O),
        .I2(ram_reg_7),
        .I3(ram_reg_6_1),
        .I4(ram_reg_7_1),
        .I5(ram_reg_6_2),
        .O(d0[8]));
  LUT6 #(
    .INIT(64'h2F2F2F2F202F2020)) 
    ram_reg_7_i_2
       (.I0(tmp_26_fu_283_p1[14]),
        .I1(O),
        .I2(ram_reg_7),
        .I3(ram_reg_7_0),
        .I4(ram_reg_7_1),
        .I5(ram_reg_7_2),
        .O(d0[10]));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_15s_16s_30_1_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_15s_16s_30_1_1_DSP48_0_2
   (O,
    p_0,
    p_1,
    p_2,
    Q,
    ap_clk,
    q0,
    p_3,
    \buffer1_reg_109_reg[15] ,
    buffer1_reg_109_reg,
    \buffer1_reg_109_reg[3] );
  output [3:0]O;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  input [2:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [3:0]p_3;
  input \buffer1_reg_109_reg[15] ;
  input [12:0]buffer1_reg_109_reg;
  input [1:0]\buffer1_reg_109_reg[3] ;

  wire [3:0]O;
  wire [2:0]Q;
  wire ap_clk;
  wire \buffer1_reg_109[0]_i_2_n_4 ;
  wire \buffer1_reg_109[0]_i_3_n_4 ;
  wire \buffer1_reg_109[0]_i_4_n_4 ;
  wire \buffer1_reg_109[0]_i_5_n_4 ;
  wire \buffer1_reg_109[12]_i_2_n_4 ;
  wire \buffer1_reg_109[12]_i_3_n_4 ;
  wire \buffer1_reg_109[12]_i_4_n_4 ;
  wire \buffer1_reg_109[12]_i_5_n_4 ;
  wire \buffer1_reg_109[4]_i_2_n_4 ;
  wire \buffer1_reg_109[4]_i_3_n_4 ;
  wire \buffer1_reg_109[4]_i_4_n_4 ;
  wire \buffer1_reg_109[4]_i_5_n_4 ;
  wire \buffer1_reg_109[8]_i_2_n_4 ;
  wire \buffer1_reg_109[8]_i_3_n_4 ;
  wire \buffer1_reg_109[8]_i_4_n_4 ;
  wire \buffer1_reg_109[8]_i_5_n_4 ;
  wire [12:0]buffer1_reg_109_reg;
  wire \buffer1_reg_109_reg[0]_i_1_n_4 ;
  wire \buffer1_reg_109_reg[0]_i_1_n_5 ;
  wire \buffer1_reg_109_reg[0]_i_1_n_6 ;
  wire \buffer1_reg_109_reg[0]_i_1_n_7 ;
  wire \buffer1_reg_109_reg[12]_i_1_n_5 ;
  wire \buffer1_reg_109_reg[12]_i_1_n_6 ;
  wire \buffer1_reg_109_reg[12]_i_1_n_7 ;
  wire \buffer1_reg_109_reg[15] ;
  wire [1:0]\buffer1_reg_109_reg[3] ;
  wire \buffer1_reg_109_reg[4]_i_1_n_4 ;
  wire \buffer1_reg_109_reg[4]_i_1_n_5 ;
  wire \buffer1_reg_109_reg[4]_i_1_n_6 ;
  wire \buffer1_reg_109_reg[4]_i_1_n_7 ;
  wire \buffer1_reg_109_reg[8]_i_1_n_4 ;
  wire \buffer1_reg_109_reg[8]_i_1_n_5 ;
  wire \buffer1_reg_109_reg[8]_i_1_n_6 ;
  wire \buffer1_reg_109_reg[8]_i_1_n_7 ;
  wire [3:0]p_0;
  wire [14:0]p_0_out;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_79;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire [15:0]tmp_s_reg_393;
  wire [3:3]\NLW_buffer1_reg_109_reg[12]_i_1_CO_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \buffer1_reg_109[0]_i_2 
       (.I0(tmp_s_reg_393[3]),
        .I1(\buffer1_reg_109_reg[3] [1]),
        .O(\buffer1_reg_109[0]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer1_reg_109[0]_i_3 
       (.I0(tmp_s_reg_393[2]),
        .I1(buffer1_reg_109_reg[1]),
        .O(\buffer1_reg_109[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer1_reg_109[0]_i_4 
       (.I0(tmp_s_reg_393[1]),
        .I1(\buffer1_reg_109_reg[3] [0]),
        .O(\buffer1_reg_109[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer1_reg_109[0]_i_5 
       (.I0(tmp_s_reg_393[0]),
        .I1(buffer1_reg_109_reg[0]),
        .O(\buffer1_reg_109[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer1_reg_109[12]_i_2 
       (.I0(tmp_s_reg_393[15]),
        .I1(\buffer1_reg_109_reg[15] ),
        .O(\buffer1_reg_109[12]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer1_reg_109[12]_i_3 
       (.I0(tmp_s_reg_393[14]),
        .I1(buffer1_reg_109_reg[12]),
        .O(\buffer1_reg_109[12]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer1_reg_109[12]_i_4 
       (.I0(tmp_s_reg_393[13]),
        .I1(buffer1_reg_109_reg[11]),
        .O(\buffer1_reg_109[12]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer1_reg_109[12]_i_5 
       (.I0(tmp_s_reg_393[12]),
        .I1(buffer1_reg_109_reg[10]),
        .O(\buffer1_reg_109[12]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer1_reg_109[4]_i_2 
       (.I0(tmp_s_reg_393[7]),
        .I1(buffer1_reg_109_reg[5]),
        .O(\buffer1_reg_109[4]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer1_reg_109[4]_i_3 
       (.I0(tmp_s_reg_393[6]),
        .I1(buffer1_reg_109_reg[4]),
        .O(\buffer1_reg_109[4]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer1_reg_109[4]_i_4 
       (.I0(tmp_s_reg_393[5]),
        .I1(buffer1_reg_109_reg[3]),
        .O(\buffer1_reg_109[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer1_reg_109[4]_i_5 
       (.I0(tmp_s_reg_393[4]),
        .I1(buffer1_reg_109_reg[2]),
        .O(\buffer1_reg_109[4]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer1_reg_109[8]_i_2 
       (.I0(tmp_s_reg_393[11]),
        .I1(buffer1_reg_109_reg[9]),
        .O(\buffer1_reg_109[8]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer1_reg_109[8]_i_3 
       (.I0(tmp_s_reg_393[10]),
        .I1(buffer1_reg_109_reg[8]),
        .O(\buffer1_reg_109[8]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer1_reg_109[8]_i_4 
       (.I0(tmp_s_reg_393[9]),
        .I1(buffer1_reg_109_reg[7]),
        .O(\buffer1_reg_109[8]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer1_reg_109[8]_i_5 
       (.I0(tmp_s_reg_393[8]),
        .I1(buffer1_reg_109_reg[6]),
        .O(\buffer1_reg_109[8]_i_5_n_4 ));
  CARRY4 \buffer1_reg_109_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\buffer1_reg_109_reg[0]_i_1_n_4 ,\buffer1_reg_109_reg[0]_i_1_n_5 ,\buffer1_reg_109_reg[0]_i_1_n_6 ,\buffer1_reg_109_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_s_reg_393[3:0]),
        .O(O),
        .S({\buffer1_reg_109[0]_i_2_n_4 ,\buffer1_reg_109[0]_i_3_n_4 ,\buffer1_reg_109[0]_i_4_n_4 ,\buffer1_reg_109[0]_i_5_n_4 }));
  CARRY4 \buffer1_reg_109_reg[12]_i_1 
       (.CI(\buffer1_reg_109_reg[8]_i_1_n_4 ),
        .CO({\NLW_buffer1_reg_109_reg[12]_i_1_CO_UNCONNECTED [3],\buffer1_reg_109_reg[12]_i_1_n_5 ,\buffer1_reg_109_reg[12]_i_1_n_6 ,\buffer1_reg_109_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_s_reg_393[14:12]}),
        .O(p_2),
        .S({\buffer1_reg_109[12]_i_2_n_4 ,\buffer1_reg_109[12]_i_3_n_4 ,\buffer1_reg_109[12]_i_4_n_4 ,\buffer1_reg_109[12]_i_5_n_4 }));
  CARRY4 \buffer1_reg_109_reg[4]_i_1 
       (.CI(\buffer1_reg_109_reg[0]_i_1_n_4 ),
        .CO({\buffer1_reg_109_reg[4]_i_1_n_4 ,\buffer1_reg_109_reg[4]_i_1_n_5 ,\buffer1_reg_109_reg[4]_i_1_n_6 ,\buffer1_reg_109_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_s_reg_393[7:4]),
        .O(p_0),
        .S({\buffer1_reg_109[4]_i_2_n_4 ,\buffer1_reg_109[4]_i_3_n_4 ,\buffer1_reg_109[4]_i_4_n_4 ,\buffer1_reg_109[4]_i_5_n_4 }));
  CARRY4 \buffer1_reg_109_reg[8]_i_1 
       (.CI(\buffer1_reg_109_reg[4]_i_1_n_4 ),
        .CO({\buffer1_reg_109_reg[8]_i_1_n_4 ,\buffer1_reg_109_reg[8]_i_1_n_5 ,\buffer1_reg_109_reg[8]_i_1_n_6 ,\buffer1_reg_109_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_s_reg_393[11:8]),
        .O(p_1),
        .S({\buffer1_reg_109[8]_i_2_n_4 ,\buffer1_reg_109[8]_i_3_n_4 ,\buffer1_reg_109[8]_i_4_n_4 ,\buffer1_reg_109[8]_i_5_n_4 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_0_out[14],p_0_out[14],p_0_out[14],p_0_out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[2]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:31],p_n_79,tmp_s_reg_393,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h8CF9)) 
    p_i_1
       (.I0(p_3[1]),
        .I1(p_3[2]),
        .I2(p_3[0]),
        .I3(p_3[3]),
        .O(p_0_out[14]));
  LUT4 #(
    .INIT(16'hD232)) 
    p_i_10
       (.I0(p_3[3]),
        .I1(p_3[1]),
        .I2(p_3[2]),
        .I3(p_3[0]),
        .O(p_0_out[5]));
  LUT4 #(
    .INIT(16'hD42D)) 
    p_i_11
       (.I0(p_3[2]),
        .I1(p_3[1]),
        .I2(p_3[3]),
        .I3(p_3[0]),
        .O(p_0_out[4]));
  LUT4 #(
    .INIT(16'h96FB)) 
    p_i_12
       (.I0(p_3[2]),
        .I1(p_3[1]),
        .I2(p_3[3]),
        .I3(p_3[0]),
        .O(p_0_out[3]));
  LUT4 #(
    .INIT(16'h7F78)) 
    p_i_13
       (.I0(p_3[0]),
        .I1(p_3[2]),
        .I2(p_3[1]),
        .I3(p_3[3]),
        .O(p_0_out[2]));
  LUT4 #(
    .INIT(16'hD9E7)) 
    p_i_14
       (.I0(p_3[2]),
        .I1(p_3[0]),
        .I2(p_3[3]),
        .I3(p_3[1]),
        .O(p_0_out[1]));
  LUT4 #(
    .INIT(16'h8990)) 
    p_i_15
       (.I0(p_3[3]),
        .I1(p_3[2]),
        .I2(p_3[1]),
        .I3(p_3[0]),
        .O(p_0_out[0]));
  LUT4 #(
    .INIT(16'h7441)) 
    p_i_2
       (.I0(p_3[3]),
        .I1(p_3[0]),
        .I2(p_3[1]),
        .I3(p_3[2]),
        .O(p_0_out[13]));
  LUT4 #(
    .INIT(16'hBE78)) 
    p_i_3
       (.I0(p_3[2]),
        .I1(p_3[3]),
        .I2(p_3[1]),
        .I3(p_3[0]),
        .O(p_0_out[12]));
  LUT4 #(
    .INIT(16'hF274)) 
    p_i_4
       (.I0(p_3[3]),
        .I1(p_3[2]),
        .I2(p_3[1]),
        .I3(p_3[0]),
        .O(p_0_out[11]));
  LUT4 #(
    .INIT(16'h4FA3)) 
    p_i_5
       (.I0(p_3[1]),
        .I1(p_3[0]),
        .I2(p_3[3]),
        .I3(p_3[2]),
        .O(p_0_out[10]));
  LUT4 #(
    .INIT(16'hF4CD)) 
    p_i_6
       (.I0(p_3[0]),
        .I1(p_3[3]),
        .I2(p_3[1]),
        .I3(p_3[2]),
        .O(p_0_out[9]));
  LUT4 #(
    .INIT(16'h3948)) 
    p_i_7
       (.I0(p_3[3]),
        .I1(p_3[0]),
        .I2(p_3[1]),
        .I3(p_3[2]),
        .O(p_0_out[8]));
  LUT4 #(
    .INIT(16'h1CC5)) 
    p_i_8
       (.I0(p_3[0]),
        .I1(p_3[3]),
        .I2(p_3[2]),
        .I3(p_3[1]),
        .O(p_0_out[7]));
  LUT4 #(
    .INIT(16'hBDAA)) 
    p_i_9
       (.I0(p_3[3]),
        .I1(p_3[0]),
        .I2(p_3[1]),
        .I3(p_3[2]),
        .O(p_0_out[6]));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_15s_16s_30_1_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_15s_16s_30_1_1_DSP48_0_8
   (O,
    \k_h_reg_122_reg[1] ,
    \k_h_reg_122_reg[1]_0 ,
    \k_h_reg_122_reg[1]_1 ,
    Q,
    ap_clk,
    q0,
    k_w_reg_145,
    p_0,
    \buffer_1_reg_133_reg[3] ,
    D,
    \buffer_1_reg_133_reg[15] );
  output [3:0]O;
  output [3:0]\k_h_reg_122_reg[1] ;
  output [3:0]\k_h_reg_122_reg[1]_0 ;
  output [3:0]\k_h_reg_122_reg[1]_1 ;
  input [3:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [1:0]k_w_reg_145;
  input [3:0]p_0;
  input [1:0]\buffer_1_reg_133_reg[3] ;
  input [15:0]D;
  input [15:0]\buffer_1_reg_133_reg[15] ;

  wire [15:0]D;
  wire [3:0]O;
  wire [3:0]Q;
  wire ap_clk;
  wire \buffer_1_reg_133[0]_i_2_n_4 ;
  wire \buffer_1_reg_133[0]_i_3_n_4 ;
  wire \buffer_1_reg_133[0]_i_4_n_4 ;
  wire \buffer_1_reg_133[0]_i_5_n_4 ;
  wire \buffer_1_reg_133[0]_i_6_n_4 ;
  wire \buffer_1_reg_133[0]_i_7_n_4 ;
  wire \buffer_1_reg_133[0]_i_8_n_4 ;
  wire \buffer_1_reg_133[0]_i_9_n_4 ;
  wire \buffer_1_reg_133[12]_i_2_n_4 ;
  wire \buffer_1_reg_133[12]_i_3_n_4 ;
  wire \buffer_1_reg_133[12]_i_4_n_4 ;
  wire \buffer_1_reg_133[12]_i_5_n_4 ;
  wire \buffer_1_reg_133[12]_i_6_n_4 ;
  wire \buffer_1_reg_133[12]_i_7_n_4 ;
  wire \buffer_1_reg_133[12]_i_8_n_4 ;
  wire \buffer_1_reg_133[4]_i_2_n_4 ;
  wire \buffer_1_reg_133[4]_i_3_n_4 ;
  wire \buffer_1_reg_133[4]_i_4_n_4 ;
  wire \buffer_1_reg_133[4]_i_5_n_4 ;
  wire \buffer_1_reg_133[4]_i_6_n_4 ;
  wire \buffer_1_reg_133[4]_i_7_n_4 ;
  wire \buffer_1_reg_133[4]_i_8_n_4 ;
  wire \buffer_1_reg_133[4]_i_9_n_4 ;
  wire \buffer_1_reg_133[8]_i_2_n_4 ;
  wire \buffer_1_reg_133[8]_i_3_n_4 ;
  wire \buffer_1_reg_133[8]_i_4_n_4 ;
  wire \buffer_1_reg_133[8]_i_5_n_4 ;
  wire \buffer_1_reg_133[8]_i_6_n_4 ;
  wire \buffer_1_reg_133[8]_i_7_n_4 ;
  wire \buffer_1_reg_133[8]_i_8_n_4 ;
  wire \buffer_1_reg_133[8]_i_9_n_4 ;
  wire \buffer_1_reg_133_reg[0]_i_1_n_4 ;
  wire \buffer_1_reg_133_reg[0]_i_1_n_5 ;
  wire \buffer_1_reg_133_reg[0]_i_1_n_6 ;
  wire \buffer_1_reg_133_reg[0]_i_1_n_7 ;
  wire \buffer_1_reg_133_reg[12]_i_1_n_5 ;
  wire \buffer_1_reg_133_reg[12]_i_1_n_6 ;
  wire \buffer_1_reg_133_reg[12]_i_1_n_7 ;
  wire [15:0]\buffer_1_reg_133_reg[15] ;
  wire [1:0]\buffer_1_reg_133_reg[3] ;
  wire \buffer_1_reg_133_reg[4]_i_1_n_4 ;
  wire \buffer_1_reg_133_reg[4]_i_1_n_5 ;
  wire \buffer_1_reg_133_reg[4]_i_1_n_6 ;
  wire \buffer_1_reg_133_reg[4]_i_1_n_7 ;
  wire \buffer_1_reg_133_reg[8]_i_1_n_4 ;
  wire \buffer_1_reg_133_reg[8]_i_1_n_5 ;
  wire \buffer_1_reg_133_reg[8]_i_1_n_6 ;
  wire \buffer_1_reg_133_reg[8]_i_1_n_7 ;
  wire g0_b0__0_n_4;
  wire g0_b10__0_n_4;
  wire g0_b11__0_n_4;
  wire g0_b12__0_n_4;
  wire g0_b13__0_n_4;
  wire g0_b14__0_n_4;
  wire g0_b1__0_n_4;
  wire g0_b2__0_n_4;
  wire g0_b3__0_n_4;
  wire g0_b5__0_n_4;
  wire g0_b6__0_n_4;
  wire g0_b7__0_n_4;
  wire g0_b8__0_n_4;
  wire g0_b9__0_n_4;
  wire [3:0]\k_h_reg_122_reg[1] ;
  wire [3:0]\k_h_reg_122_reg[1]_0 ;
  wire [3:0]\k_h_reg_122_reg[1]_1 ;
  wire [1:0]k_w_reg_145;
  wire [3:0]p_0;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_79;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire [3:1]sel;
  wire [15:0]tmp_82_reg_450;
  wire [3:3]\NLW_buffer_1_reg_133_reg[12]_i_1_CO_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8F00)) 
    \buffer_1_reg_133[0]_i_2 
       (.I0(\buffer_1_reg_133_reg[3] [1]),
        .I1(\buffer_1_reg_133_reg[3] [0]),
        .I2(Q[0]),
        .I3(tmp_82_reg_450[3]),
        .O(\buffer_1_reg_133[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \buffer_1_reg_133[0]_i_3 
       (.I0(\buffer_1_reg_133_reg[3] [1]),
        .I1(\buffer_1_reg_133_reg[3] [0]),
        .I2(Q[0]),
        .I3(tmp_82_reg_450[2]),
        .O(\buffer_1_reg_133[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \buffer_1_reg_133[0]_i_4 
       (.I0(\buffer_1_reg_133_reg[3] [1]),
        .I1(\buffer_1_reg_133_reg[3] [0]),
        .I2(Q[0]),
        .I3(tmp_82_reg_450[1]),
        .O(\buffer_1_reg_133[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \buffer_1_reg_133[0]_i_5 
       (.I0(\buffer_1_reg_133_reg[3] [1]),
        .I1(\buffer_1_reg_133_reg[3] [0]),
        .I2(Q[0]),
        .I3(tmp_82_reg_450[0]),
        .O(\buffer_1_reg_133[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h7F55BFAA405580AA)) 
    \buffer_1_reg_133[0]_i_6 
       (.I0(tmp_82_reg_450[3]),
        .I1(\buffer_1_reg_133_reg[3] [1]),
        .I2(\buffer_1_reg_133_reg[3] [0]),
        .I3(Q[0]),
        .I4(D[3]),
        .I5(\buffer_1_reg_133_reg[15] [3]),
        .O(\buffer_1_reg_133[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h7F55BFAA405580AA)) 
    \buffer_1_reg_133[0]_i_7 
       (.I0(tmp_82_reg_450[2]),
        .I1(\buffer_1_reg_133_reg[3] [1]),
        .I2(\buffer_1_reg_133_reg[3] [0]),
        .I3(Q[0]),
        .I4(D[2]),
        .I5(\buffer_1_reg_133_reg[15] [2]),
        .O(\buffer_1_reg_133[0]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h7F55BFAA405580AA)) 
    \buffer_1_reg_133[0]_i_8 
       (.I0(tmp_82_reg_450[1]),
        .I1(\buffer_1_reg_133_reg[3] [1]),
        .I2(\buffer_1_reg_133_reg[3] [0]),
        .I3(Q[0]),
        .I4(D[1]),
        .I5(\buffer_1_reg_133_reg[15] [1]),
        .O(\buffer_1_reg_133[0]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h7F55BFAA405580AA)) 
    \buffer_1_reg_133[0]_i_9 
       (.I0(tmp_82_reg_450[0]),
        .I1(\buffer_1_reg_133_reg[3] [1]),
        .I2(\buffer_1_reg_133_reg[3] [0]),
        .I3(Q[0]),
        .I4(D[0]),
        .I5(\buffer_1_reg_133_reg[15] [0]),
        .O(\buffer_1_reg_133[0]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \buffer_1_reg_133[12]_i_2 
       (.I0(\buffer_1_reg_133_reg[3] [1]),
        .I1(\buffer_1_reg_133_reg[3] [0]),
        .I2(Q[0]),
        .I3(tmp_82_reg_450[14]),
        .O(\buffer_1_reg_133[12]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \buffer_1_reg_133[12]_i_3 
       (.I0(\buffer_1_reg_133_reg[3] [1]),
        .I1(\buffer_1_reg_133_reg[3] [0]),
        .I2(Q[0]),
        .I3(tmp_82_reg_450[13]),
        .O(\buffer_1_reg_133[12]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \buffer_1_reg_133[12]_i_4 
       (.I0(\buffer_1_reg_133_reg[3] [1]),
        .I1(\buffer_1_reg_133_reg[3] [0]),
        .I2(Q[0]),
        .I3(tmp_82_reg_450[12]),
        .O(\buffer_1_reg_133[12]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h7F55BFAA405580AA)) 
    \buffer_1_reg_133[12]_i_5 
       (.I0(tmp_82_reg_450[15]),
        .I1(\buffer_1_reg_133_reg[3] [1]),
        .I2(\buffer_1_reg_133_reg[3] [0]),
        .I3(Q[0]),
        .I4(D[15]),
        .I5(\buffer_1_reg_133_reg[15] [15]),
        .O(\buffer_1_reg_133[12]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h7F55BFAA405580AA)) 
    \buffer_1_reg_133[12]_i_6 
       (.I0(tmp_82_reg_450[14]),
        .I1(\buffer_1_reg_133_reg[3] [1]),
        .I2(\buffer_1_reg_133_reg[3] [0]),
        .I3(Q[0]),
        .I4(D[14]),
        .I5(\buffer_1_reg_133_reg[15] [14]),
        .O(\buffer_1_reg_133[12]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h7F55BFAA405580AA)) 
    \buffer_1_reg_133[12]_i_7 
       (.I0(tmp_82_reg_450[13]),
        .I1(\buffer_1_reg_133_reg[3] [1]),
        .I2(\buffer_1_reg_133_reg[3] [0]),
        .I3(Q[0]),
        .I4(D[13]),
        .I5(\buffer_1_reg_133_reg[15] [13]),
        .O(\buffer_1_reg_133[12]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h7F55BFAA405580AA)) 
    \buffer_1_reg_133[12]_i_8 
       (.I0(tmp_82_reg_450[12]),
        .I1(\buffer_1_reg_133_reg[3] [1]),
        .I2(\buffer_1_reg_133_reg[3] [0]),
        .I3(Q[0]),
        .I4(D[12]),
        .I5(\buffer_1_reg_133_reg[15] [12]),
        .O(\buffer_1_reg_133[12]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \buffer_1_reg_133[4]_i_2 
       (.I0(\buffer_1_reg_133_reg[3] [1]),
        .I1(\buffer_1_reg_133_reg[3] [0]),
        .I2(Q[0]),
        .I3(tmp_82_reg_450[7]),
        .O(\buffer_1_reg_133[4]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \buffer_1_reg_133[4]_i_3 
       (.I0(\buffer_1_reg_133_reg[3] [1]),
        .I1(\buffer_1_reg_133_reg[3] [0]),
        .I2(Q[0]),
        .I3(tmp_82_reg_450[6]),
        .O(\buffer_1_reg_133[4]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \buffer_1_reg_133[4]_i_4 
       (.I0(\buffer_1_reg_133_reg[3] [1]),
        .I1(\buffer_1_reg_133_reg[3] [0]),
        .I2(Q[0]),
        .I3(tmp_82_reg_450[5]),
        .O(\buffer_1_reg_133[4]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \buffer_1_reg_133[4]_i_5 
       (.I0(\buffer_1_reg_133_reg[3] [1]),
        .I1(\buffer_1_reg_133_reg[3] [0]),
        .I2(Q[0]),
        .I3(tmp_82_reg_450[4]),
        .O(\buffer_1_reg_133[4]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h7F55BFAA405580AA)) 
    \buffer_1_reg_133[4]_i_6 
       (.I0(tmp_82_reg_450[7]),
        .I1(\buffer_1_reg_133_reg[3] [1]),
        .I2(\buffer_1_reg_133_reg[3] [0]),
        .I3(Q[0]),
        .I4(D[7]),
        .I5(\buffer_1_reg_133_reg[15] [7]),
        .O(\buffer_1_reg_133[4]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h7F55BFAA405580AA)) 
    \buffer_1_reg_133[4]_i_7 
       (.I0(tmp_82_reg_450[6]),
        .I1(\buffer_1_reg_133_reg[3] [1]),
        .I2(\buffer_1_reg_133_reg[3] [0]),
        .I3(Q[0]),
        .I4(D[6]),
        .I5(\buffer_1_reg_133_reg[15] [6]),
        .O(\buffer_1_reg_133[4]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h7F55BFAA405580AA)) 
    \buffer_1_reg_133[4]_i_8 
       (.I0(tmp_82_reg_450[5]),
        .I1(\buffer_1_reg_133_reg[3] [1]),
        .I2(\buffer_1_reg_133_reg[3] [0]),
        .I3(Q[0]),
        .I4(D[5]),
        .I5(\buffer_1_reg_133_reg[15] [5]),
        .O(\buffer_1_reg_133[4]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h7F55BFAA405580AA)) 
    \buffer_1_reg_133[4]_i_9 
       (.I0(tmp_82_reg_450[4]),
        .I1(\buffer_1_reg_133_reg[3] [1]),
        .I2(\buffer_1_reg_133_reg[3] [0]),
        .I3(Q[0]),
        .I4(D[4]),
        .I5(\buffer_1_reg_133_reg[15] [4]),
        .O(\buffer_1_reg_133[4]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \buffer_1_reg_133[8]_i_2 
       (.I0(\buffer_1_reg_133_reg[3] [1]),
        .I1(\buffer_1_reg_133_reg[3] [0]),
        .I2(Q[0]),
        .I3(tmp_82_reg_450[11]),
        .O(\buffer_1_reg_133[8]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \buffer_1_reg_133[8]_i_3 
       (.I0(\buffer_1_reg_133_reg[3] [1]),
        .I1(\buffer_1_reg_133_reg[3] [0]),
        .I2(Q[0]),
        .I3(tmp_82_reg_450[10]),
        .O(\buffer_1_reg_133[8]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \buffer_1_reg_133[8]_i_4 
       (.I0(\buffer_1_reg_133_reg[3] [1]),
        .I1(\buffer_1_reg_133_reg[3] [0]),
        .I2(Q[0]),
        .I3(tmp_82_reg_450[9]),
        .O(\buffer_1_reg_133[8]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \buffer_1_reg_133[8]_i_5 
       (.I0(\buffer_1_reg_133_reg[3] [1]),
        .I1(\buffer_1_reg_133_reg[3] [0]),
        .I2(Q[0]),
        .I3(tmp_82_reg_450[8]),
        .O(\buffer_1_reg_133[8]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h7F55BFAA405580AA)) 
    \buffer_1_reg_133[8]_i_6 
       (.I0(tmp_82_reg_450[11]),
        .I1(\buffer_1_reg_133_reg[3] [1]),
        .I2(\buffer_1_reg_133_reg[3] [0]),
        .I3(Q[0]),
        .I4(D[11]),
        .I5(\buffer_1_reg_133_reg[15] [11]),
        .O(\buffer_1_reg_133[8]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h7F55BFAA405580AA)) 
    \buffer_1_reg_133[8]_i_7 
       (.I0(tmp_82_reg_450[10]),
        .I1(\buffer_1_reg_133_reg[3] [1]),
        .I2(\buffer_1_reg_133_reg[3] [0]),
        .I3(Q[0]),
        .I4(D[10]),
        .I5(\buffer_1_reg_133_reg[15] [10]),
        .O(\buffer_1_reg_133[8]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h7F55BFAA405580AA)) 
    \buffer_1_reg_133[8]_i_8 
       (.I0(tmp_82_reg_450[9]),
        .I1(\buffer_1_reg_133_reg[3] [1]),
        .I2(\buffer_1_reg_133_reg[3] [0]),
        .I3(Q[0]),
        .I4(D[9]),
        .I5(\buffer_1_reg_133_reg[15] [9]),
        .O(\buffer_1_reg_133[8]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h7F55BFAA405580AA)) 
    \buffer_1_reg_133[8]_i_9 
       (.I0(tmp_82_reg_450[8]),
        .I1(\buffer_1_reg_133_reg[3] [1]),
        .I2(\buffer_1_reg_133_reg[3] [0]),
        .I3(Q[0]),
        .I4(D[8]),
        .I5(\buffer_1_reg_133_reg[15] [8]),
        .O(\buffer_1_reg_133[8]_i_9_n_4 ));
  CARRY4 \buffer_1_reg_133_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\buffer_1_reg_133_reg[0]_i_1_n_4 ,\buffer_1_reg_133_reg[0]_i_1_n_5 ,\buffer_1_reg_133_reg[0]_i_1_n_6 ,\buffer_1_reg_133_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer_1_reg_133[0]_i_2_n_4 ,\buffer_1_reg_133[0]_i_3_n_4 ,\buffer_1_reg_133[0]_i_4_n_4 ,\buffer_1_reg_133[0]_i_5_n_4 }),
        .O(O),
        .S({\buffer_1_reg_133[0]_i_6_n_4 ,\buffer_1_reg_133[0]_i_7_n_4 ,\buffer_1_reg_133[0]_i_8_n_4 ,\buffer_1_reg_133[0]_i_9_n_4 }));
  CARRY4 \buffer_1_reg_133_reg[12]_i_1 
       (.CI(\buffer_1_reg_133_reg[8]_i_1_n_4 ),
        .CO({\NLW_buffer_1_reg_133_reg[12]_i_1_CO_UNCONNECTED [3],\buffer_1_reg_133_reg[12]_i_1_n_5 ,\buffer_1_reg_133_reg[12]_i_1_n_6 ,\buffer_1_reg_133_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buffer_1_reg_133[12]_i_2_n_4 ,\buffer_1_reg_133[12]_i_3_n_4 ,\buffer_1_reg_133[12]_i_4_n_4 }),
        .O(\k_h_reg_122_reg[1]_1 ),
        .S({\buffer_1_reg_133[12]_i_5_n_4 ,\buffer_1_reg_133[12]_i_6_n_4 ,\buffer_1_reg_133[12]_i_7_n_4 ,\buffer_1_reg_133[12]_i_8_n_4 }));
  CARRY4 \buffer_1_reg_133_reg[4]_i_1 
       (.CI(\buffer_1_reg_133_reg[0]_i_1_n_4 ),
        .CO({\buffer_1_reg_133_reg[4]_i_1_n_4 ,\buffer_1_reg_133_reg[4]_i_1_n_5 ,\buffer_1_reg_133_reg[4]_i_1_n_6 ,\buffer_1_reg_133_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer_1_reg_133[4]_i_2_n_4 ,\buffer_1_reg_133[4]_i_3_n_4 ,\buffer_1_reg_133[4]_i_4_n_4 ,\buffer_1_reg_133[4]_i_5_n_4 }),
        .O(\k_h_reg_122_reg[1] ),
        .S({\buffer_1_reg_133[4]_i_6_n_4 ,\buffer_1_reg_133[4]_i_7_n_4 ,\buffer_1_reg_133[4]_i_8_n_4 ,\buffer_1_reg_133[4]_i_9_n_4 }));
  CARRY4 \buffer_1_reg_133_reg[8]_i_1 
       (.CI(\buffer_1_reg_133_reg[4]_i_1_n_4 ),
        .CO({\buffer_1_reg_133_reg[8]_i_1_n_4 ,\buffer_1_reg_133_reg[8]_i_1_n_5 ,\buffer_1_reg_133_reg[8]_i_1_n_6 ,\buffer_1_reg_133_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer_1_reg_133[8]_i_2_n_4 ,\buffer_1_reg_133[8]_i_3_n_4 ,\buffer_1_reg_133[8]_i_4_n_4 ,\buffer_1_reg_133[8]_i_5_n_4 }),
        .O(\k_h_reg_122_reg[1]_0 ),
        .S({\buffer_1_reg_133[8]_i_6_n_4 ,\buffer_1_reg_133[8]_i_7_n_4 ,\buffer_1_reg_133[8]_i_8_n_4 ,\buffer_1_reg_133[8]_i_9_n_4 }));
  LUT5 #(
    .INIT(32'h0009F696)) 
    g0_b0__0
       (.I0(k_w_reg_145[0]),
        .I1(p_0[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b0__0_n_4));
  LUT5 #(
    .INIT(32'h0000909F)) 
    g0_b10__0
       (.I0(k_w_reg_145[0]),
        .I1(p_0[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b10__0_n_4));
  LUT5 #(
    .INIT(32'h0000F66F)) 
    g0_b11__0
       (.I0(k_w_reg_145[0]),
        .I1(p_0[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b11__0_n_4));
  LUT5 #(
    .INIT(32'h00099600)) 
    g0_b12__0
       (.I0(k_w_reg_145[0]),
        .I1(p_0[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b12__0_n_4));
  LUT5 #(
    .INIT(32'h00099F60)) 
    g0_b13__0
       (.I0(k_w_reg_145[0]),
        .I1(p_0[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b13__0_n_4));
  LUT5 #(
    .INIT(32'h00099F6F)) 
    g0_b14__0
       (.I0(k_w_reg_145[0]),
        .I1(p_0[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b14__0_n_4));
  LUT5 #(
    .INIT(32'h00096F6F)) 
    g0_b1__0
       (.I0(k_w_reg_145[0]),
        .I1(p_0[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b1__0_n_4));
  LUT5 #(
    .INIT(32'h000069F9)) 
    g0_b2__0
       (.I0(k_w_reg_145[0]),
        .I1(p_0[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b2__0_n_4));
  LUT5 #(
    .INIT(32'h00090990)) 
    g0_b3__0
       (.I0(k_w_reg_145[0]),
        .I1(p_0[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b3__0_n_4));
  LUT5 #(
    .INIT(32'h0009966F)) 
    g0_b5__0
       (.I0(k_w_reg_145[0]),
        .I1(p_0[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b5__0_n_4));
  LUT3 #(
    .INIT(8'h0D)) 
    g0_b6__0
       (.I0(sel[1]),
        .I1(sel[2]),
        .I2(sel[3]),
        .O(g0_b6__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    g0_b6__0_i_1
       (.I0(k_w_reg_145[0]),
        .I1(p_0[0]),
        .I2(p_0[1]),
        .I3(k_w_reg_145[1]),
        .O(sel[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h157FEA80)) 
    g0_b6__0_i_2
       (.I0(k_w_reg_145[1]),
        .I1(p_0[0]),
        .I2(k_w_reg_145[0]),
        .I3(p_0[1]),
        .I4(p_0[2]),
        .O(sel[2]));
  LUT6 #(
    .INIT(64'h57777FFFA8888000)) 
    g0_b6__0_i_3
       (.I0(p_0[2]),
        .I1(p_0[1]),
        .I2(k_w_reg_145[0]),
        .I3(p_0[0]),
        .I4(k_w_reg_145[1]),
        .I5(p_0[3]),
        .O(sel[3]));
  LUT5 #(
    .INIT(32'h0009F699)) 
    g0_b7__0
       (.I0(k_w_reg_145[0]),
        .I1(p_0[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b7__0_n_4));
  LUT5 #(
    .INIT(32'h000966F0)) 
    g0_b8__0
       (.I0(k_w_reg_145[0]),
        .I1(p_0[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b8__0_n_4));
  LUT5 #(
    .INIT(32'h00006FFF)) 
    g0_b9__0
       (.I0(k_w_reg_145[0]),
        .I1(p_0[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b9__0_n_4));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({g0_b14__0_n_4,g0_b14__0_n_4,g0_b14__0_n_4,g0_b14__0_n_4,g0_b13__0_n_4,g0_b12__0_n_4,g0_b11__0_n_4,g0_b10__0_n_4,g0_b9__0_n_4,g0_b8__0_n_4,g0_b7__0_n_4,g0_b6__0_n_4,g0_b5__0_n_4,g0_b5__0_n_4,g0_b3__0_n_4,g0_b2__0_n_4,g0_b1__0_n_4,g0_b0__0_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[2]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(Q[2]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[3]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:31],p_n_79,tmp_82_reg_450,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_15s_30_1_1
   (O,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    Q,
    ap_clk,
    DOADO,
    q0,
    \buffer1_reg_158_reg[15] ,
    \buffer1_reg_158_reg[15]_0 ,
    \buffer1_reg_158_reg[11] ,
    buffer1_reg_158_reg);
  output [3:0]O;
  output [3:0]\ap_CS_fsm_reg[8] ;
  output [3:0]\ap_CS_fsm_reg[8]_0 ;
  output [3:0]\ap_CS_fsm_reg[8]_1 ;
  input [2:0]Q;
  input ap_clk;
  input [14:0]DOADO;
  input [15:0]q0;
  input \buffer1_reg_158_reg[15] ;
  input [13:0]\buffer1_reg_158_reg[15]_0 ;
  input [1:0]\buffer1_reg_158_reg[11] ;
  input [12:0]buffer1_reg_158_reg;

  wire [14:0]DOADO;
  wire [3:0]O;
  wire [2:0]Q;
  wire [3:0]\ap_CS_fsm_reg[8] ;
  wire [3:0]\ap_CS_fsm_reg[8]_0 ;
  wire [3:0]\ap_CS_fsm_reg[8]_1 ;
  wire ap_clk;
  wire [12:0]buffer1_reg_158_reg;
  wire [1:0]\buffer1_reg_158_reg[11] ;
  wire \buffer1_reg_158_reg[15] ;
  wire [13:0]\buffer1_reg_158_reg[15]_0 ;
  wire [15:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_15s_30_1_1_DSP48_2 network_mul_mul_16s_15s_30_1_1_DSP48_2_U
       (.DOADO(DOADO),
        .O(O),
        .Q(Q),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8]_0 ),
        .\ap_CS_fsm_reg[8]_1 (\ap_CS_fsm_reg[8]_1 ),
        .ap_clk(ap_clk),
        .buffer1_reg_158_reg(buffer1_reg_158_reg),
        .\buffer1_reg_158_reg[11] (\buffer1_reg_158_reg[11] ),
        .\buffer1_reg_158_reg[15] (\buffer1_reg_158_reg[15] ),
        .\buffer1_reg_158_reg[15]_0 (\buffer1_reg_158_reg[15]_0 ),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_15s_30_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_15s_30_1_1_3
   (O,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    Q,
    ap_clk,
    q0,
    \buffer1_reg_142_reg[15] ,
    \buffer1_reg_142_reg[15]_0 ,
    p,
    p_0,
    \buffer1_reg_142_reg[15]_1 ,
    buffer1_reg_142_reg);
  output [3:0]O;
  output [3:0]\ap_CS_fsm_reg[8] ;
  output [3:0]\ap_CS_fsm_reg[8]_0 ;
  output [3:0]\ap_CS_fsm_reg[8]_1 ;
  input [3:0]Q;
  input ap_clk;
  input [15:0]q0;
  input \buffer1_reg_142_reg[15] ;
  input [10:0]\buffer1_reg_142_reg[15]_0 ;
  input [2:0]p;
  input [3:0]p_0;
  input [12:0]\buffer1_reg_142_reg[15]_1 ;
  input [1:0]buffer1_reg_142_reg;

  wire [3:0]O;
  wire [3:0]Q;
  wire [3:0]\ap_CS_fsm_reg[8] ;
  wire [3:0]\ap_CS_fsm_reg[8]_0 ;
  wire [3:0]\ap_CS_fsm_reg[8]_1 ;
  wire ap_clk;
  wire [1:0]buffer1_reg_142_reg;
  wire \buffer1_reg_142_reg[15] ;
  wire [10:0]\buffer1_reg_142_reg[15]_0 ;
  wire [12:0]\buffer1_reg_142_reg[15]_1 ;
  wire [2:0]p;
  wire [3:0]p_0;
  wire [15:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_15s_30_1_1_DSP48_2_4 network_mul_mul_16s_15s_30_1_1_DSP48_2_U
       (.O(O),
        .Q(Q),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8]_0 ),
        .\ap_CS_fsm_reg[8]_1 (\ap_CS_fsm_reg[8]_1 ),
        .ap_clk(ap_clk),
        .buffer1_reg_142_reg(buffer1_reg_142_reg),
        .\buffer1_reg_142_reg[15] (\buffer1_reg_142_reg[15] ),
        .\buffer1_reg_142_reg[15]_0 (\buffer1_reg_142_reg[15]_0 ),
        .\buffer1_reg_142_reg[15]_1 (\buffer1_reg_142_reg[15]_1 ),
        .p_0(p),
        .p_1(p_0),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_15s_30_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_15s_30_1_1_5
   (O,
    p,
    p_0,
    p_1,
    Q,
    ap_clk,
    DOADO,
    input_r_q0,
    \buffer1_reg_156_reg[15] ,
    buffer1_reg_156_reg);
  output [3:0]O;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  input [2:0]Q;
  input ap_clk;
  input [14:0]DOADO;
  input [15:0]input_r_q0;
  input [12:0]\buffer1_reg_156_reg[15] ;
  input [15:0]buffer1_reg_156_reg;

  wire [14:0]DOADO;
  wire [3:0]O;
  wire [2:0]Q;
  wire ap_clk;
  wire [15:0]buffer1_reg_156_reg;
  wire [12:0]\buffer1_reg_156_reg[15] ;
  wire [15:0]input_r_q0;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_15s_30_1_1_DSP48_2_6 network_mul_mul_16s_15s_30_1_1_DSP48_2_U
       (.DOADO(DOADO),
        .O(O),
        .Q(Q),
        .ap_clk(ap_clk),
        .buffer1_reg_156_reg(buffer1_reg_156_reg),
        .\buffer1_reg_156_reg[15] (\buffer1_reg_156_reg[15] ),
        .input_r_q0(input_r_q0),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_15s_30_1_1_DSP48_2
   (O,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    Q,
    ap_clk,
    DOADO,
    q0,
    \buffer1_reg_158_reg[15] ,
    \buffer1_reg_158_reg[15]_0 ,
    \buffer1_reg_158_reg[11] ,
    buffer1_reg_158_reg);
  output [3:0]O;
  output [3:0]\ap_CS_fsm_reg[8] ;
  output [3:0]\ap_CS_fsm_reg[8]_0 ;
  output [3:0]\ap_CS_fsm_reg[8]_1 ;
  input [2:0]Q;
  input ap_clk;
  input [14:0]DOADO;
  input [15:0]q0;
  input \buffer1_reg_158_reg[15] ;
  input [13:0]\buffer1_reg_158_reg[15]_0 ;
  input [1:0]\buffer1_reg_158_reg[11] ;
  input [12:0]buffer1_reg_158_reg;

  wire [14:0]DOADO;
  wire [3:0]O;
  wire [2:0]Q;
  wire [3:0]\ap_CS_fsm_reg[8] ;
  wire [3:0]\ap_CS_fsm_reg[8]_0 ;
  wire [3:0]\ap_CS_fsm_reg[8]_1 ;
  wire ap_clk;
  wire \buffer1_reg_158[0]_i_2_n_4 ;
  wire \buffer1_reg_158[0]_i_3_n_4 ;
  wire \buffer1_reg_158[0]_i_4_n_4 ;
  wire \buffer1_reg_158[0]_i_5_n_4 ;
  wire \buffer1_reg_158[0]_i_6_n_4 ;
  wire \buffer1_reg_158[0]_i_7_n_4 ;
  wire \buffer1_reg_158[0]_i_8_n_4 ;
  wire \buffer1_reg_158[0]_i_9_n_4 ;
  wire \buffer1_reg_158[12]_i_2_n_4 ;
  wire \buffer1_reg_158[12]_i_3_n_4 ;
  wire \buffer1_reg_158[12]_i_4_n_4 ;
  wire \buffer1_reg_158[12]_i_5_n_4 ;
  wire \buffer1_reg_158[12]_i_6_n_4 ;
  wire \buffer1_reg_158[12]_i_7_n_4 ;
  wire \buffer1_reg_158[12]_i_8_n_4 ;
  wire \buffer1_reg_158[4]_i_2_n_4 ;
  wire \buffer1_reg_158[4]_i_3_n_4 ;
  wire \buffer1_reg_158[4]_i_4_n_4 ;
  wire \buffer1_reg_158[4]_i_5_n_4 ;
  wire \buffer1_reg_158[4]_i_6_n_4 ;
  wire \buffer1_reg_158[4]_i_7_n_4 ;
  wire \buffer1_reg_158[4]_i_8_n_4 ;
  wire \buffer1_reg_158[4]_i_9_n_4 ;
  wire \buffer1_reg_158[8]_i_2_n_4 ;
  wire \buffer1_reg_158[8]_i_3_n_4 ;
  wire \buffer1_reg_158[8]_i_4_n_4 ;
  wire \buffer1_reg_158[8]_i_5_n_4 ;
  wire \buffer1_reg_158[8]_i_6_n_4 ;
  wire \buffer1_reg_158[8]_i_7_n_4 ;
  wire \buffer1_reg_158[8]_i_8_n_4 ;
  wire \buffer1_reg_158[8]_i_9_n_4 ;
  wire [12:0]buffer1_reg_158_reg;
  wire \buffer1_reg_158_reg[0]_i_1_n_4 ;
  wire \buffer1_reg_158_reg[0]_i_1_n_5 ;
  wire \buffer1_reg_158_reg[0]_i_1_n_6 ;
  wire \buffer1_reg_158_reg[0]_i_1_n_7 ;
  wire [1:0]\buffer1_reg_158_reg[11] ;
  wire \buffer1_reg_158_reg[12]_i_1_n_5 ;
  wire \buffer1_reg_158_reg[12]_i_1_n_6 ;
  wire \buffer1_reg_158_reg[12]_i_1_n_7 ;
  wire \buffer1_reg_158_reg[15] ;
  wire [13:0]\buffer1_reg_158_reg[15]_0 ;
  wire \buffer1_reg_158_reg[4]_i_1_n_4 ;
  wire \buffer1_reg_158_reg[4]_i_1_n_5 ;
  wire \buffer1_reg_158_reg[4]_i_1_n_6 ;
  wire \buffer1_reg_158_reg[4]_i_1_n_7 ;
  wire \buffer1_reg_158_reg[8]_i_1_n_4 ;
  wire \buffer1_reg_158_reg[8]_i_1_n_5 ;
  wire \buffer1_reg_158_reg[8]_i_1_n_6 ;
  wire \buffer1_reg_158_reg[8]_i_1_n_7 ;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_79;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire [15:0]tmp_s_reg_534;
  wire [3:3]\NLW_buffer1_reg_158_reg[12]_i_1_CO_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_158[0]_i_2 
       (.I0(Q[2]),
        .I1(tmp_s_reg_534[3]),
        .O(\buffer1_reg_158[0]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_158[0]_i_3 
       (.I0(Q[2]),
        .I1(tmp_s_reg_534[2]),
        .O(\buffer1_reg_158[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_158[0]_i_4 
       (.I0(Q[2]),
        .I1(tmp_s_reg_534[1]),
        .O(\buffer1_reg_158[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_158[0]_i_5 
       (.I0(Q[2]),
        .I1(tmp_s_reg_534[0]),
        .O(\buffer1_reg_158[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_158[0]_i_6 
       (.I0(tmp_s_reg_534[3]),
        .I1(\buffer1_reg_158_reg[15]_0 [3]),
        .I2(Q[2]),
        .I3(buffer1_reg_158_reg[2]),
        .O(\buffer1_reg_158[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_158[0]_i_7 
       (.I0(tmp_s_reg_534[2]),
        .I1(\buffer1_reg_158_reg[15]_0 [2]),
        .I2(Q[2]),
        .I3(buffer1_reg_158_reg[1]),
        .O(\buffer1_reg_158[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_158[0]_i_8 
       (.I0(tmp_s_reg_534[1]),
        .I1(\buffer1_reg_158_reg[15]_0 [1]),
        .I2(Q[2]),
        .I3(buffer1_reg_158_reg[0]),
        .O(\buffer1_reg_158[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_158[0]_i_9 
       (.I0(tmp_s_reg_534[0]),
        .I1(\buffer1_reg_158_reg[15]_0 [0]),
        .I2(Q[2]),
        .I3(\buffer1_reg_158_reg[11] [0]),
        .O(\buffer1_reg_158[0]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_158[12]_i_2 
       (.I0(Q[2]),
        .I1(tmp_s_reg_534[14]),
        .O(\buffer1_reg_158[12]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_158[12]_i_3 
       (.I0(Q[2]),
        .I1(tmp_s_reg_534[13]),
        .O(\buffer1_reg_158[12]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_158[12]_i_4 
       (.I0(Q[2]),
        .I1(tmp_s_reg_534[12]),
        .O(\buffer1_reg_158[12]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \buffer1_reg_158[12]_i_5 
       (.I0(\buffer1_reg_158_reg[15] ),
        .I1(tmp_s_reg_534[15]),
        .I2(Q[2]),
        .I3(\buffer1_reg_158_reg[15]_0 [13]),
        .O(\buffer1_reg_158[12]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_158[12]_i_6 
       (.I0(tmp_s_reg_534[14]),
        .I1(\buffer1_reg_158_reg[15]_0 [13]),
        .I2(Q[2]),
        .I3(buffer1_reg_158_reg[12]),
        .O(\buffer1_reg_158[12]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_158[12]_i_7 
       (.I0(tmp_s_reg_534[13]),
        .I1(\buffer1_reg_158_reg[15]_0 [13]),
        .I2(Q[2]),
        .I3(buffer1_reg_158_reg[11]),
        .O(\buffer1_reg_158[12]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_158[12]_i_8 
       (.I0(tmp_s_reg_534[12]),
        .I1(\buffer1_reg_158_reg[15]_0 [12]),
        .I2(Q[2]),
        .I3(buffer1_reg_158_reg[10]),
        .O(\buffer1_reg_158[12]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_158[4]_i_2 
       (.I0(Q[2]),
        .I1(tmp_s_reg_534[7]),
        .O(\buffer1_reg_158[4]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_158[4]_i_3 
       (.I0(Q[2]),
        .I1(tmp_s_reg_534[6]),
        .O(\buffer1_reg_158[4]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_158[4]_i_4 
       (.I0(Q[2]),
        .I1(tmp_s_reg_534[5]),
        .O(\buffer1_reg_158[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_158[4]_i_5 
       (.I0(Q[2]),
        .I1(tmp_s_reg_534[4]),
        .O(\buffer1_reg_158[4]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_158[4]_i_6 
       (.I0(tmp_s_reg_534[7]),
        .I1(\buffer1_reg_158_reg[15]_0 [7]),
        .I2(Q[2]),
        .I3(buffer1_reg_158_reg[6]),
        .O(\buffer1_reg_158[4]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_158[4]_i_7 
       (.I0(tmp_s_reg_534[6]),
        .I1(\buffer1_reg_158_reg[15]_0 [6]),
        .I2(Q[2]),
        .I3(buffer1_reg_158_reg[5]),
        .O(\buffer1_reg_158[4]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_158[4]_i_8 
       (.I0(tmp_s_reg_534[5]),
        .I1(\buffer1_reg_158_reg[15]_0 [5]),
        .I2(Q[2]),
        .I3(buffer1_reg_158_reg[4]),
        .O(\buffer1_reg_158[4]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_158[4]_i_9 
       (.I0(tmp_s_reg_534[4]),
        .I1(\buffer1_reg_158_reg[15]_0 [4]),
        .I2(Q[2]),
        .I3(buffer1_reg_158_reg[3]),
        .O(\buffer1_reg_158[4]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_158[8]_i_2 
       (.I0(Q[2]),
        .I1(tmp_s_reg_534[11]),
        .O(\buffer1_reg_158[8]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_158[8]_i_3 
       (.I0(Q[2]),
        .I1(tmp_s_reg_534[10]),
        .O(\buffer1_reg_158[8]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_158[8]_i_4 
       (.I0(Q[2]),
        .I1(tmp_s_reg_534[9]),
        .O(\buffer1_reg_158[8]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_158[8]_i_5 
       (.I0(Q[2]),
        .I1(tmp_s_reg_534[8]),
        .O(\buffer1_reg_158[8]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_158[8]_i_6 
       (.I0(tmp_s_reg_534[11]),
        .I1(\buffer1_reg_158_reg[15]_0 [11]),
        .I2(Q[2]),
        .I3(buffer1_reg_158_reg[9]),
        .O(\buffer1_reg_158[8]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_158[8]_i_7 
       (.I0(tmp_s_reg_534[10]),
        .I1(\buffer1_reg_158_reg[15]_0 [10]),
        .I2(Q[2]),
        .I3(buffer1_reg_158_reg[8]),
        .O(\buffer1_reg_158[8]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_158[8]_i_8 
       (.I0(tmp_s_reg_534[9]),
        .I1(\buffer1_reg_158_reg[15]_0 [9]),
        .I2(Q[2]),
        .I3(\buffer1_reg_158_reg[11] [1]),
        .O(\buffer1_reg_158[8]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_158[8]_i_9 
       (.I0(tmp_s_reg_534[8]),
        .I1(\buffer1_reg_158_reg[15]_0 [8]),
        .I2(Q[2]),
        .I3(buffer1_reg_158_reg[7]),
        .O(\buffer1_reg_158[8]_i_9_n_4 ));
  CARRY4 \buffer1_reg_158_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\buffer1_reg_158_reg[0]_i_1_n_4 ,\buffer1_reg_158_reg[0]_i_1_n_5 ,\buffer1_reg_158_reg[0]_i_1_n_6 ,\buffer1_reg_158_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer1_reg_158[0]_i_2_n_4 ,\buffer1_reg_158[0]_i_3_n_4 ,\buffer1_reg_158[0]_i_4_n_4 ,\buffer1_reg_158[0]_i_5_n_4 }),
        .O(O),
        .S({\buffer1_reg_158[0]_i_6_n_4 ,\buffer1_reg_158[0]_i_7_n_4 ,\buffer1_reg_158[0]_i_8_n_4 ,\buffer1_reg_158[0]_i_9_n_4 }));
  CARRY4 \buffer1_reg_158_reg[12]_i_1 
       (.CI(\buffer1_reg_158_reg[8]_i_1_n_4 ),
        .CO({\NLW_buffer1_reg_158_reg[12]_i_1_CO_UNCONNECTED [3],\buffer1_reg_158_reg[12]_i_1_n_5 ,\buffer1_reg_158_reg[12]_i_1_n_6 ,\buffer1_reg_158_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buffer1_reg_158[12]_i_2_n_4 ,\buffer1_reg_158[12]_i_3_n_4 ,\buffer1_reg_158[12]_i_4_n_4 }),
        .O(\ap_CS_fsm_reg[8]_1 ),
        .S({\buffer1_reg_158[12]_i_5_n_4 ,\buffer1_reg_158[12]_i_6_n_4 ,\buffer1_reg_158[12]_i_7_n_4 ,\buffer1_reg_158[12]_i_8_n_4 }));
  CARRY4 \buffer1_reg_158_reg[4]_i_1 
       (.CI(\buffer1_reg_158_reg[0]_i_1_n_4 ),
        .CO({\buffer1_reg_158_reg[4]_i_1_n_4 ,\buffer1_reg_158_reg[4]_i_1_n_5 ,\buffer1_reg_158_reg[4]_i_1_n_6 ,\buffer1_reg_158_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer1_reg_158[4]_i_2_n_4 ,\buffer1_reg_158[4]_i_3_n_4 ,\buffer1_reg_158[4]_i_4_n_4 ,\buffer1_reg_158[4]_i_5_n_4 }),
        .O(\ap_CS_fsm_reg[8] ),
        .S({\buffer1_reg_158[4]_i_6_n_4 ,\buffer1_reg_158[4]_i_7_n_4 ,\buffer1_reg_158[4]_i_8_n_4 ,\buffer1_reg_158[4]_i_9_n_4 }));
  CARRY4 \buffer1_reg_158_reg[8]_i_1 
       (.CI(\buffer1_reg_158_reg[4]_i_1_n_4 ),
        .CO({\buffer1_reg_158_reg[8]_i_1_n_4 ,\buffer1_reg_158_reg[8]_i_1_n_5 ,\buffer1_reg_158_reg[8]_i_1_n_6 ,\buffer1_reg_158_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer1_reg_158[8]_i_2_n_4 ,\buffer1_reg_158[8]_i_3_n_4 ,\buffer1_reg_158[8]_i_4_n_4 ,\buffer1_reg_158[8]_i_5_n_4 }),
        .O(\ap_CS_fsm_reg[8]_0 ),
        .S({\buffer1_reg_158[8]_i_6_n_4 ,\buffer1_reg_158[8]_i_7_n_4 ,\buffer1_reg_158[8]_i_8_n_4 ,\buffer1_reg_158[8]_i_9_n_4 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[14],DOADO[14],DOADO[14],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[1]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:31],p_n_79,tmp_s_reg_534,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_15s_30_1_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_15s_30_1_1_DSP48_2_4
   (O,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    Q,
    ap_clk,
    q0,
    \buffer1_reg_142_reg[15] ,
    \buffer1_reg_142_reg[15]_0 ,
    p_0,
    p_1,
    \buffer1_reg_142_reg[15]_1 ,
    buffer1_reg_142_reg);
  output [3:0]O;
  output [3:0]\ap_CS_fsm_reg[8] ;
  output [3:0]\ap_CS_fsm_reg[8]_0 ;
  output [3:0]\ap_CS_fsm_reg[8]_1 ;
  input [3:0]Q;
  input ap_clk;
  input [15:0]q0;
  input \buffer1_reg_142_reg[15] ;
  input [10:0]\buffer1_reg_142_reg[15]_0 ;
  input [2:0]p_0;
  input [3:0]p_1;
  input [12:0]\buffer1_reg_142_reg[15]_1 ;
  input [1:0]buffer1_reg_142_reg;

  wire [3:0]O;
  wire [3:0]Q;
  wire [3:0]\ap_CS_fsm_reg[8] ;
  wire [3:0]\ap_CS_fsm_reg[8]_0 ;
  wire [3:0]\ap_CS_fsm_reg[8]_1 ;
  wire ap_clk;
  wire \buffer1_reg_142[0]_i_2_n_4 ;
  wire \buffer1_reg_142[0]_i_3_n_4 ;
  wire \buffer1_reg_142[0]_i_4_n_4 ;
  wire \buffer1_reg_142[0]_i_5_n_4 ;
  wire \buffer1_reg_142[0]_i_6_n_4 ;
  wire \buffer1_reg_142[0]_i_7_n_4 ;
  wire \buffer1_reg_142[0]_i_8_n_4 ;
  wire \buffer1_reg_142[0]_i_9_n_4 ;
  wire \buffer1_reg_142[12]_i_2_n_4 ;
  wire \buffer1_reg_142[12]_i_3_n_4 ;
  wire \buffer1_reg_142[12]_i_4_n_4 ;
  wire \buffer1_reg_142[12]_i_5_n_4 ;
  wire \buffer1_reg_142[12]_i_6_n_4 ;
  wire \buffer1_reg_142[12]_i_7_n_4 ;
  wire \buffer1_reg_142[12]_i_8_n_4 ;
  wire \buffer1_reg_142[4]_i_2_n_4 ;
  wire \buffer1_reg_142[4]_i_3_n_4 ;
  wire \buffer1_reg_142[4]_i_4_n_4 ;
  wire \buffer1_reg_142[4]_i_5_n_4 ;
  wire \buffer1_reg_142[4]_i_6_n_4 ;
  wire \buffer1_reg_142[4]_i_7_n_4 ;
  wire \buffer1_reg_142[4]_i_8_n_4 ;
  wire \buffer1_reg_142[4]_i_9_n_4 ;
  wire \buffer1_reg_142[8]_i_2_n_4 ;
  wire \buffer1_reg_142[8]_i_3_n_4 ;
  wire \buffer1_reg_142[8]_i_4_n_4 ;
  wire \buffer1_reg_142[8]_i_5_n_4 ;
  wire \buffer1_reg_142[8]_i_6_n_4 ;
  wire \buffer1_reg_142[8]_i_7_n_4 ;
  wire \buffer1_reg_142[8]_i_8_n_4 ;
  wire \buffer1_reg_142[8]_i_9_n_4 ;
  wire [1:0]buffer1_reg_142_reg;
  wire \buffer1_reg_142_reg[0]_i_1_n_4 ;
  wire \buffer1_reg_142_reg[0]_i_1_n_5 ;
  wire \buffer1_reg_142_reg[0]_i_1_n_6 ;
  wire \buffer1_reg_142_reg[0]_i_1_n_7 ;
  wire \buffer1_reg_142_reg[12]_i_1_n_5 ;
  wire \buffer1_reg_142_reg[12]_i_1_n_6 ;
  wire \buffer1_reg_142_reg[12]_i_1_n_7 ;
  wire \buffer1_reg_142_reg[15] ;
  wire [10:0]\buffer1_reg_142_reg[15]_0 ;
  wire [12:0]\buffer1_reg_142_reg[15]_1 ;
  wire \buffer1_reg_142_reg[4]_i_1_n_4 ;
  wire \buffer1_reg_142_reg[4]_i_1_n_5 ;
  wire \buffer1_reg_142_reg[4]_i_1_n_6 ;
  wire \buffer1_reg_142_reg[4]_i_1_n_7 ;
  wire \buffer1_reg_142_reg[8]_i_1_n_4 ;
  wire \buffer1_reg_142_reg[8]_i_1_n_5 ;
  wire \buffer1_reg_142_reg[8]_i_1_n_6 ;
  wire \buffer1_reg_142_reg[8]_i_1_n_7 ;
  wire [2:0]p_0;
  wire [14:0]p_0_out;
  wire [3:0]p_1;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_79;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire [5:3]sel;
  wire [15:0]tmp_s_reg_510;
  wire [3:3]\NLW_buffer1_reg_142_reg[12]_i_1_CO_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_142[0]_i_2 
       (.I0(Q[3]),
        .I1(tmp_s_reg_510[3]),
        .O(\buffer1_reg_142[0]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_142[0]_i_3 
       (.I0(Q[3]),
        .I1(tmp_s_reg_510[2]),
        .O(\buffer1_reg_142[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_142[0]_i_4 
       (.I0(Q[3]),
        .I1(tmp_s_reg_510[1]),
        .O(\buffer1_reg_142[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_142[0]_i_5 
       (.I0(Q[3]),
        .I1(tmp_s_reg_510[0]),
        .O(\buffer1_reg_142[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_142[0]_i_6 
       (.I0(tmp_s_reg_510[3]),
        .I1(\buffer1_reg_142_reg[15]_0 [3]),
        .I2(Q[3]),
        .I3(buffer1_reg_142_reg[1]),
        .O(\buffer1_reg_142[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_142[0]_i_7 
       (.I0(tmp_s_reg_510[2]),
        .I1(\buffer1_reg_142_reg[15]_0 [2]),
        .I2(Q[3]),
        .I3(\buffer1_reg_142_reg[15]_1 [1]),
        .O(\buffer1_reg_142[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_142[0]_i_8 
       (.I0(tmp_s_reg_510[1]),
        .I1(\buffer1_reg_142_reg[15]_0 [1]),
        .I2(Q[3]),
        .I3(buffer1_reg_142_reg[0]),
        .O(\buffer1_reg_142[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_142[0]_i_9 
       (.I0(tmp_s_reg_510[0]),
        .I1(\buffer1_reg_142_reg[15]_0 [0]),
        .I2(Q[3]),
        .I3(\buffer1_reg_142_reg[15]_1 [0]),
        .O(\buffer1_reg_142[0]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_142[12]_i_2 
       (.I0(Q[3]),
        .I1(tmp_s_reg_510[14]),
        .O(\buffer1_reg_142[12]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_142[12]_i_3 
       (.I0(Q[3]),
        .I1(tmp_s_reg_510[13]),
        .O(\buffer1_reg_142[12]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_142[12]_i_4 
       (.I0(Q[3]),
        .I1(tmp_s_reg_510[12]),
        .O(\buffer1_reg_142[12]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \buffer1_reg_142[12]_i_5 
       (.I0(\buffer1_reg_142_reg[15] ),
        .I1(tmp_s_reg_510[15]),
        .I2(Q[3]),
        .I3(\buffer1_reg_142_reg[15]_0 [10]),
        .O(\buffer1_reg_142[12]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_142[12]_i_6 
       (.I0(tmp_s_reg_510[14]),
        .I1(\buffer1_reg_142_reg[15]_0 [10]),
        .I2(Q[3]),
        .I3(\buffer1_reg_142_reg[15]_1 [12]),
        .O(\buffer1_reg_142[12]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_142[12]_i_7 
       (.I0(tmp_s_reg_510[13]),
        .I1(\buffer1_reg_142_reg[15]_0 [10]),
        .I2(Q[3]),
        .I3(\buffer1_reg_142_reg[15]_1 [11]),
        .O(\buffer1_reg_142[12]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_142[12]_i_8 
       (.I0(tmp_s_reg_510[12]),
        .I1(\buffer1_reg_142_reg[15]_0 [10]),
        .I2(Q[3]),
        .I3(\buffer1_reg_142_reg[15]_1 [10]),
        .O(\buffer1_reg_142[12]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_142[4]_i_2 
       (.I0(Q[3]),
        .I1(tmp_s_reg_510[7]),
        .O(\buffer1_reg_142[4]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_142[4]_i_3 
       (.I0(Q[3]),
        .I1(tmp_s_reg_510[6]),
        .O(\buffer1_reg_142[4]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_142[4]_i_4 
       (.I0(Q[3]),
        .I1(tmp_s_reg_510[5]),
        .O(\buffer1_reg_142[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_142[4]_i_5 
       (.I0(Q[3]),
        .I1(tmp_s_reg_510[4]),
        .O(\buffer1_reg_142[4]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_142[4]_i_6 
       (.I0(tmp_s_reg_510[7]),
        .I1(\buffer1_reg_142_reg[15]_0 [7]),
        .I2(Q[3]),
        .I3(\buffer1_reg_142_reg[15]_1 [5]),
        .O(\buffer1_reg_142[4]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_142[4]_i_7 
       (.I0(tmp_s_reg_510[6]),
        .I1(\buffer1_reg_142_reg[15]_0 [6]),
        .I2(Q[3]),
        .I3(\buffer1_reg_142_reg[15]_1 [4]),
        .O(\buffer1_reg_142[4]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_142[4]_i_8 
       (.I0(tmp_s_reg_510[5]),
        .I1(\buffer1_reg_142_reg[15]_0 [5]),
        .I2(Q[3]),
        .I3(\buffer1_reg_142_reg[15]_1 [3]),
        .O(\buffer1_reg_142[4]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_142[4]_i_9 
       (.I0(tmp_s_reg_510[4]),
        .I1(\buffer1_reg_142_reg[15]_0 [4]),
        .I2(Q[3]),
        .I3(\buffer1_reg_142_reg[15]_1 [2]),
        .O(\buffer1_reg_142[4]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_142[8]_i_2 
       (.I0(Q[3]),
        .I1(tmp_s_reg_510[11]),
        .O(\buffer1_reg_142[8]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_142[8]_i_3 
       (.I0(Q[3]),
        .I1(tmp_s_reg_510[10]),
        .O(\buffer1_reg_142[8]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_142[8]_i_4 
       (.I0(Q[3]),
        .I1(tmp_s_reg_510[9]),
        .O(\buffer1_reg_142[8]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_142[8]_i_5 
       (.I0(Q[3]),
        .I1(tmp_s_reg_510[8]),
        .O(\buffer1_reg_142[8]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_142[8]_i_6 
       (.I0(tmp_s_reg_510[11]),
        .I1(\buffer1_reg_142_reg[15]_0 [9]),
        .I2(Q[3]),
        .I3(\buffer1_reg_142_reg[15]_1 [9]),
        .O(\buffer1_reg_142[8]_i_6_n_4 ));
  LUT3 #(
    .INIT(8'h48)) 
    \buffer1_reg_142[8]_i_7 
       (.I0(tmp_s_reg_510[10]),
        .I1(Q[3]),
        .I2(\buffer1_reg_142_reg[15]_1 [8]),
        .O(\buffer1_reg_142[8]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_142[8]_i_8 
       (.I0(tmp_s_reg_510[9]),
        .I1(\buffer1_reg_142_reg[15]_0 [10]),
        .I2(Q[3]),
        .I3(\buffer1_reg_142_reg[15]_1 [7]),
        .O(\buffer1_reg_142[8]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_142[8]_i_9 
       (.I0(tmp_s_reg_510[8]),
        .I1(\buffer1_reg_142_reg[15]_0 [8]),
        .I2(Q[3]),
        .I3(\buffer1_reg_142_reg[15]_1 [6]),
        .O(\buffer1_reg_142[8]_i_9_n_4 ));
  CARRY4 \buffer1_reg_142_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\buffer1_reg_142_reg[0]_i_1_n_4 ,\buffer1_reg_142_reg[0]_i_1_n_5 ,\buffer1_reg_142_reg[0]_i_1_n_6 ,\buffer1_reg_142_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer1_reg_142[0]_i_2_n_4 ,\buffer1_reg_142[0]_i_3_n_4 ,\buffer1_reg_142[0]_i_4_n_4 ,\buffer1_reg_142[0]_i_5_n_4 }),
        .O(O),
        .S({\buffer1_reg_142[0]_i_6_n_4 ,\buffer1_reg_142[0]_i_7_n_4 ,\buffer1_reg_142[0]_i_8_n_4 ,\buffer1_reg_142[0]_i_9_n_4 }));
  CARRY4 \buffer1_reg_142_reg[12]_i_1 
       (.CI(\buffer1_reg_142_reg[8]_i_1_n_4 ),
        .CO({\NLW_buffer1_reg_142_reg[12]_i_1_CO_UNCONNECTED [3],\buffer1_reg_142_reg[12]_i_1_n_5 ,\buffer1_reg_142_reg[12]_i_1_n_6 ,\buffer1_reg_142_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buffer1_reg_142[12]_i_2_n_4 ,\buffer1_reg_142[12]_i_3_n_4 ,\buffer1_reg_142[12]_i_4_n_4 }),
        .O(\ap_CS_fsm_reg[8]_1 ),
        .S({\buffer1_reg_142[12]_i_5_n_4 ,\buffer1_reg_142[12]_i_6_n_4 ,\buffer1_reg_142[12]_i_7_n_4 ,\buffer1_reg_142[12]_i_8_n_4 }));
  CARRY4 \buffer1_reg_142_reg[4]_i_1 
       (.CI(\buffer1_reg_142_reg[0]_i_1_n_4 ),
        .CO({\buffer1_reg_142_reg[4]_i_1_n_4 ,\buffer1_reg_142_reg[4]_i_1_n_5 ,\buffer1_reg_142_reg[4]_i_1_n_6 ,\buffer1_reg_142_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer1_reg_142[4]_i_2_n_4 ,\buffer1_reg_142[4]_i_3_n_4 ,\buffer1_reg_142[4]_i_4_n_4 ,\buffer1_reg_142[4]_i_5_n_4 }),
        .O(\ap_CS_fsm_reg[8] ),
        .S({\buffer1_reg_142[4]_i_6_n_4 ,\buffer1_reg_142[4]_i_7_n_4 ,\buffer1_reg_142[4]_i_8_n_4 ,\buffer1_reg_142[4]_i_9_n_4 }));
  CARRY4 \buffer1_reg_142_reg[8]_i_1 
       (.CI(\buffer1_reg_142_reg[4]_i_1_n_4 ),
        .CO({\buffer1_reg_142_reg[8]_i_1_n_4 ,\buffer1_reg_142_reg[8]_i_1_n_5 ,\buffer1_reg_142_reg[8]_i_1_n_6 ,\buffer1_reg_142_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer1_reg_142[8]_i_2_n_4 ,\buffer1_reg_142[8]_i_3_n_4 ,\buffer1_reg_142[8]_i_4_n_4 ,\buffer1_reg_142[8]_i_5_n_4 }),
        .O(\ap_CS_fsm_reg[8]_0 ),
        .S({\buffer1_reg_142[8]_i_6_n_4 ,\buffer1_reg_142[8]_i_7_n_4 ,\buffer1_reg_142[8]_i_8_n_4 ,\buffer1_reg_142[8]_i_9_n_4 }));
  LUT6 #(
    .INIT(64'h5A6E6C883F7E217A)) 
    g0_b0
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[0]));
  LUT2 #(
    .INIT(4'h6)) 
    g0_b0_i_1
       (.I0(p_0[0]),
        .I1(p_1[3]),
        .O(sel[3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    g0_b0_i_2
       (.I0(p_0[1]),
        .I1(p_0[0]),
        .I2(p_1[3]),
        .O(sel[4]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    g0_b0_i_3
       (.I0(p_0[2]),
        .I1(p_0[0]),
        .I2(p_1[3]),
        .I3(p_0[1]),
        .O(sel[5]));
  LUT6 #(
    .INIT(64'h56B8481461F03071)) 
    g0_b1
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'h9153BA486149D068)) 
    g0_b10
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[10]));
  LUT6 #(
    .INIT(64'h3632F55775C7FCAB)) 
    g0_b11
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[11]));
  LUT6 #(
    .INIT(64'h5CA21F72C445DCA6)) 
    g0_b12
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[12]));
  LUT6 #(
    .INIT(64'h74F9A48D4FA8E275)) 
    g0_b13
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[13]));
  LUT6 #(
    .INIT(64'h74F0960544ADFA34)) 
    g0_b14
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[14]));
  LUT6 #(
    .INIT(64'hB63F33CE6AB94728)) 
    g0_b2
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[2]));
  LUT6 #(
    .INIT(64'h69579C187771B752)) 
    g0_b3
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[3]));
  LUT6 #(
    .INIT(64'h6DEF20FAA75FF14B)) 
    g0_b4
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[4]));
  LUT6 #(
    .INIT(64'hF7A031DB5CE70B78)) 
    g0_b5
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[5]));
  LUT6 #(
    .INIT(64'h3E9C6067F235AEAE)) 
    g0_b6
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[6]));
  LUT6 #(
    .INIT(64'hA907939882C4E61B)) 
    g0_b7
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[7]));
  LUT6 #(
    .INIT(64'h88BBFDF6AD018AF8)) 
    g0_b8
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[8]));
  LUT6 #(
    .INIT(64'h997E7A2210DDABE5)) 
    g0_b9
       (.I0(p_1[0]),
        .I1(p_1[1]),
        .I2(p_1[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[9]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_0_out[14],p_0_out[14],p_0_out[14],p_0_out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[2]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:31],p_n_79,tmp_s_reg_510,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_15s_30_1_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_15s_30_1_1_DSP48_2_6
   (O,
    p_0,
    p_1,
    p_2,
    Q,
    ap_clk,
    DOADO,
    input_r_q0,
    \buffer1_reg_156_reg[15] ,
    buffer1_reg_156_reg);
  output [3:0]O;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  input [2:0]Q;
  input ap_clk;
  input [14:0]DOADO;
  input [15:0]input_r_q0;
  input [12:0]\buffer1_reg_156_reg[15] ;
  input [15:0]buffer1_reg_156_reg;

  wire [14:0]DOADO;
  wire [3:0]O;
  wire [2:0]Q;
  wire ap_clk;
  wire \buffer1_reg_156[0]_i_2_n_4 ;
  wire \buffer1_reg_156[0]_i_3_n_4 ;
  wire \buffer1_reg_156[0]_i_4_n_4 ;
  wire \buffer1_reg_156[0]_i_5_n_4 ;
  wire \buffer1_reg_156[0]_i_6_n_4 ;
  wire \buffer1_reg_156[0]_i_7_n_4 ;
  wire \buffer1_reg_156[0]_i_8_n_4 ;
  wire \buffer1_reg_156[0]_i_9_n_4 ;
  wire \buffer1_reg_156[12]_i_2_n_4 ;
  wire \buffer1_reg_156[12]_i_3_n_4 ;
  wire \buffer1_reg_156[12]_i_4_n_4 ;
  wire \buffer1_reg_156[12]_i_5_n_4 ;
  wire \buffer1_reg_156[12]_i_6_n_4 ;
  wire \buffer1_reg_156[12]_i_7_n_4 ;
  wire \buffer1_reg_156[12]_i_8_n_4 ;
  wire \buffer1_reg_156[4]_i_2_n_4 ;
  wire \buffer1_reg_156[4]_i_3_n_4 ;
  wire \buffer1_reg_156[4]_i_4_n_4 ;
  wire \buffer1_reg_156[4]_i_5_n_4 ;
  wire \buffer1_reg_156[4]_i_6_n_4 ;
  wire \buffer1_reg_156[4]_i_7_n_4 ;
  wire \buffer1_reg_156[4]_i_8_n_4 ;
  wire \buffer1_reg_156[4]_i_9_n_4 ;
  wire \buffer1_reg_156[8]_i_2_n_4 ;
  wire \buffer1_reg_156[8]_i_3_n_4 ;
  wire \buffer1_reg_156[8]_i_4_n_4 ;
  wire \buffer1_reg_156[8]_i_5_n_4 ;
  wire \buffer1_reg_156[8]_i_6_n_4 ;
  wire \buffer1_reg_156[8]_i_7_n_4 ;
  wire \buffer1_reg_156[8]_i_8_n_4 ;
  wire \buffer1_reg_156[8]_i_9_n_4 ;
  wire [15:0]buffer1_reg_156_reg;
  wire \buffer1_reg_156_reg[0]_i_1_n_4 ;
  wire \buffer1_reg_156_reg[0]_i_1_n_5 ;
  wire \buffer1_reg_156_reg[0]_i_1_n_6 ;
  wire \buffer1_reg_156_reg[0]_i_1_n_7 ;
  wire \buffer1_reg_156_reg[12]_i_1_n_5 ;
  wire \buffer1_reg_156_reg[12]_i_1_n_6 ;
  wire \buffer1_reg_156_reg[12]_i_1_n_7 ;
  wire [12:0]\buffer1_reg_156_reg[15] ;
  wire \buffer1_reg_156_reg[4]_i_1_n_4 ;
  wire \buffer1_reg_156_reg[4]_i_1_n_5 ;
  wire \buffer1_reg_156_reg[4]_i_1_n_6 ;
  wire \buffer1_reg_156_reg[4]_i_1_n_7 ;
  wire \buffer1_reg_156_reg[8]_i_1_n_4 ;
  wire \buffer1_reg_156_reg[8]_i_1_n_5 ;
  wire \buffer1_reg_156_reg[8]_i_1_n_6 ;
  wire \buffer1_reg_156_reg[8]_i_1_n_7 ;
  wire [15:0]input_r_q0;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_79;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]tmp_29_reg_532;
  wire [3:3]\NLW_buffer1_reg_156_reg[12]_i_1_CO_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_156[0]_i_2 
       (.I0(tmp_29_reg_532[3]),
        .I1(Q[2]),
        .O(\buffer1_reg_156[0]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_156[0]_i_3 
       (.I0(tmp_29_reg_532[2]),
        .I1(Q[2]),
        .O(\buffer1_reg_156[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_156[0]_i_4 
       (.I0(tmp_29_reg_532[1]),
        .I1(Q[2]),
        .O(\buffer1_reg_156[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_156[0]_i_5 
       (.I0(tmp_29_reg_532[0]),
        .I1(Q[2]),
        .O(\buffer1_reg_156[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_156[0]_i_6 
       (.I0(tmp_29_reg_532[3]),
        .I1(\buffer1_reg_156_reg[15] [3]),
        .I2(Q[2]),
        .I3(buffer1_reg_156_reg[3]),
        .O(\buffer1_reg_156[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_156[0]_i_7 
       (.I0(tmp_29_reg_532[2]),
        .I1(\buffer1_reg_156_reg[15] [2]),
        .I2(Q[2]),
        .I3(buffer1_reg_156_reg[2]),
        .O(\buffer1_reg_156[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_156[0]_i_8 
       (.I0(tmp_29_reg_532[1]),
        .I1(\buffer1_reg_156_reg[15] [1]),
        .I2(Q[2]),
        .I3(buffer1_reg_156_reg[1]),
        .O(\buffer1_reg_156[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_156[0]_i_9 
       (.I0(tmp_29_reg_532[0]),
        .I1(\buffer1_reg_156_reg[15] [0]),
        .I2(Q[2]),
        .I3(buffer1_reg_156_reg[0]),
        .O(\buffer1_reg_156[0]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_156[12]_i_2 
       (.I0(tmp_29_reg_532[14]),
        .I1(Q[2]),
        .O(\buffer1_reg_156[12]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_156[12]_i_3 
       (.I0(tmp_29_reg_532[13]),
        .I1(Q[2]),
        .O(\buffer1_reg_156[12]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_156[12]_i_4 
       (.I0(tmp_29_reg_532[12]),
        .I1(Q[2]),
        .O(\buffer1_reg_156[12]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h3CAA)) 
    \buffer1_reg_156[12]_i_5 
       (.I0(\buffer1_reg_156_reg[15] [12]),
        .I1(tmp_29_reg_532[15]),
        .I2(buffer1_reg_156_reg[15]),
        .I3(Q[2]),
        .O(\buffer1_reg_156[12]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_156[12]_i_6 
       (.I0(tmp_29_reg_532[14]),
        .I1(\buffer1_reg_156_reg[15] [12]),
        .I2(Q[2]),
        .I3(buffer1_reg_156_reg[14]),
        .O(\buffer1_reg_156[12]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_156[12]_i_7 
       (.I0(tmp_29_reg_532[13]),
        .I1(\buffer1_reg_156_reg[15] [12]),
        .I2(Q[2]),
        .I3(buffer1_reg_156_reg[13]),
        .O(\buffer1_reg_156[12]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_156[12]_i_8 
       (.I0(tmp_29_reg_532[12]),
        .I1(\buffer1_reg_156_reg[15] [12]),
        .I2(Q[2]),
        .I3(buffer1_reg_156_reg[12]),
        .O(\buffer1_reg_156[12]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_156[4]_i_2 
       (.I0(tmp_29_reg_532[7]),
        .I1(Q[2]),
        .O(\buffer1_reg_156[4]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_156[4]_i_3 
       (.I0(tmp_29_reg_532[6]),
        .I1(Q[2]),
        .O(\buffer1_reg_156[4]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_156[4]_i_4 
       (.I0(tmp_29_reg_532[5]),
        .I1(Q[2]),
        .O(\buffer1_reg_156[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_156[4]_i_5 
       (.I0(tmp_29_reg_532[4]),
        .I1(Q[2]),
        .O(\buffer1_reg_156[4]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_156[4]_i_6 
       (.I0(tmp_29_reg_532[7]),
        .I1(\buffer1_reg_156_reg[15] [7]),
        .I2(Q[2]),
        .I3(buffer1_reg_156_reg[7]),
        .O(\buffer1_reg_156[4]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_156[4]_i_7 
       (.I0(tmp_29_reg_532[6]),
        .I1(\buffer1_reg_156_reg[15] [6]),
        .I2(Q[2]),
        .I3(buffer1_reg_156_reg[6]),
        .O(\buffer1_reg_156[4]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_156[4]_i_8 
       (.I0(tmp_29_reg_532[5]),
        .I1(\buffer1_reg_156_reg[15] [5]),
        .I2(Q[2]),
        .I3(buffer1_reg_156_reg[5]),
        .O(\buffer1_reg_156[4]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_156[4]_i_9 
       (.I0(tmp_29_reg_532[4]),
        .I1(\buffer1_reg_156_reg[15] [4]),
        .I2(Q[2]),
        .I3(buffer1_reg_156_reg[4]),
        .O(\buffer1_reg_156[4]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_156[8]_i_2 
       (.I0(tmp_29_reg_532[11]),
        .I1(Q[2]),
        .O(\buffer1_reg_156[8]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_156[8]_i_3 
       (.I0(tmp_29_reg_532[10]),
        .I1(Q[2]),
        .O(\buffer1_reg_156[8]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_156[8]_i_4 
       (.I0(tmp_29_reg_532[9]),
        .I1(Q[2]),
        .O(\buffer1_reg_156[8]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \buffer1_reg_156[8]_i_5 
       (.I0(tmp_29_reg_532[8]),
        .I1(Q[2]),
        .O(\buffer1_reg_156[8]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_156[8]_i_6 
       (.I0(tmp_29_reg_532[11]),
        .I1(\buffer1_reg_156_reg[15] [11]),
        .I2(Q[2]),
        .I3(buffer1_reg_156_reg[11]),
        .O(\buffer1_reg_156[8]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_156[8]_i_7 
       (.I0(tmp_29_reg_532[10]),
        .I1(\buffer1_reg_156_reg[15] [10]),
        .I2(Q[2]),
        .I3(buffer1_reg_156_reg[10]),
        .O(\buffer1_reg_156[8]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_156[8]_i_8 
       (.I0(tmp_29_reg_532[9]),
        .I1(\buffer1_reg_156_reg[15] [9]),
        .I2(Q[2]),
        .I3(buffer1_reg_156_reg[9]),
        .O(\buffer1_reg_156[8]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \buffer1_reg_156[8]_i_9 
       (.I0(tmp_29_reg_532[8]),
        .I1(\buffer1_reg_156_reg[15] [8]),
        .I2(Q[2]),
        .I3(buffer1_reg_156_reg[8]),
        .O(\buffer1_reg_156[8]_i_9_n_4 ));
  CARRY4 \buffer1_reg_156_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\buffer1_reg_156_reg[0]_i_1_n_4 ,\buffer1_reg_156_reg[0]_i_1_n_5 ,\buffer1_reg_156_reg[0]_i_1_n_6 ,\buffer1_reg_156_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer1_reg_156[0]_i_2_n_4 ,\buffer1_reg_156[0]_i_3_n_4 ,\buffer1_reg_156[0]_i_4_n_4 ,\buffer1_reg_156[0]_i_5_n_4 }),
        .O(O),
        .S({\buffer1_reg_156[0]_i_6_n_4 ,\buffer1_reg_156[0]_i_7_n_4 ,\buffer1_reg_156[0]_i_8_n_4 ,\buffer1_reg_156[0]_i_9_n_4 }));
  CARRY4 \buffer1_reg_156_reg[12]_i_1 
       (.CI(\buffer1_reg_156_reg[8]_i_1_n_4 ),
        .CO({\NLW_buffer1_reg_156_reg[12]_i_1_CO_UNCONNECTED [3],\buffer1_reg_156_reg[12]_i_1_n_5 ,\buffer1_reg_156_reg[12]_i_1_n_6 ,\buffer1_reg_156_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buffer1_reg_156[12]_i_2_n_4 ,\buffer1_reg_156[12]_i_3_n_4 ,\buffer1_reg_156[12]_i_4_n_4 }),
        .O(p_2),
        .S({\buffer1_reg_156[12]_i_5_n_4 ,\buffer1_reg_156[12]_i_6_n_4 ,\buffer1_reg_156[12]_i_7_n_4 ,\buffer1_reg_156[12]_i_8_n_4 }));
  CARRY4 \buffer1_reg_156_reg[4]_i_1 
       (.CI(\buffer1_reg_156_reg[0]_i_1_n_4 ),
        .CO({\buffer1_reg_156_reg[4]_i_1_n_4 ,\buffer1_reg_156_reg[4]_i_1_n_5 ,\buffer1_reg_156_reg[4]_i_1_n_6 ,\buffer1_reg_156_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer1_reg_156[4]_i_2_n_4 ,\buffer1_reg_156[4]_i_3_n_4 ,\buffer1_reg_156[4]_i_4_n_4 ,\buffer1_reg_156[4]_i_5_n_4 }),
        .O(p_0),
        .S({\buffer1_reg_156[4]_i_6_n_4 ,\buffer1_reg_156[4]_i_7_n_4 ,\buffer1_reg_156[4]_i_8_n_4 ,\buffer1_reg_156[4]_i_9_n_4 }));
  CARRY4 \buffer1_reg_156_reg[8]_i_1 
       (.CI(\buffer1_reg_156_reg[4]_i_1_n_4 ),
        .CO({\buffer1_reg_156_reg[8]_i_1_n_4 ,\buffer1_reg_156_reg[8]_i_1_n_5 ,\buffer1_reg_156_reg[8]_i_1_n_6 ,\buffer1_reg_156_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer1_reg_156[8]_i_2_n_4 ,\buffer1_reg_156[8]_i_3_n_4 ,\buffer1_reg_156[8]_i_4_n_4 ,\buffer1_reg_156[8]_i_5_n_4 }),
        .O(p_1),
        .S({\buffer1_reg_156[8]_i_6_n_4 ,\buffer1_reg_156[8]_i_7_n_4 ,\buffer1_reg_156[8]_i_8_n_4 ,\buffer1_reg_156[8]_i_9_n_4 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0[15],input_r_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[14],DOADO[14],DOADO[14],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[1]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:31],p_n_79,tmp_29_reg_532,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_30_1_1
   (O,
    p,
    p_0,
    p_1,
    Q,
    ap_clk,
    q0,
    A,
    buffer_1_reg_215_reg,
    p_shl5_cast_fu_378_p1,
    grp_depthwise_conv2d_fix_2_fu_315_output_r_d0,
    \buffer_1_reg_215_reg[15] );
  output [3:0]O;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  input [2:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [15:0]A;
  input [15:0]buffer_1_reg_215_reg;
  input [1:0]p_shl5_cast_fu_378_p1;
  input [3:0]grp_depthwise_conv2d_fix_2_fu_315_output_r_d0;
  input [11:0]\buffer_1_reg_215_reg[15] ;

  wire [15:0]A;
  wire [3:0]O;
  wire [2:0]Q;
  wire ap_clk;
  wire [15:0]buffer_1_reg_215_reg;
  wire [11:0]\buffer_1_reg_215_reg[15] ;
  wire [3:0]grp_depthwise_conv2d_fix_2_fu_315_output_r_d0;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [1:0]p_shl5_cast_fu_378_p1;
  wire [15:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_30_1_1_DSP48_1 network_mul_mul_16s_16s_30_1_1_DSP48_1_U
       (.A(A),
        .O(O),
        .Q(Q),
        .ap_clk(ap_clk),
        .buffer_1_reg_215_reg(buffer_1_reg_215_reg),
        .\buffer_1_reg_215_reg[15] (\buffer_1_reg_215_reg[15] ),
        .grp_depthwise_conv2d_fix_2_fu_315_output_r_d0(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_shl5_cast_fu_378_p1(p_shl5_cast_fu_378_p1),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_30_1_1_9
   (O,
    p,
    p_0,
    p_1,
    Q,
    ap_clk,
    input_r_q0,
    A,
    buffer_1_reg_215_reg,
    p_shl5_cast_fu_378_p1,
    \buffer_1_reg_215_reg[15] ,
    grp_depthwise_conv2d_fix_1_fu_339_output_r_d0);
  output [3:0]O;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  input [2:0]Q;
  input ap_clk;
  input [15:0]input_r_q0;
  input [15:0]A;
  input [15:0]buffer_1_reg_215_reg;
  input [1:0]p_shl5_cast_fu_378_p1;
  input [3:0]\buffer_1_reg_215_reg[15] ;
  input [11:0]grp_depthwise_conv2d_fix_1_fu_339_output_r_d0;

  wire [15:0]A;
  wire [3:0]O;
  wire [2:0]Q;
  wire ap_clk;
  wire [15:0]buffer_1_reg_215_reg;
  wire [3:0]\buffer_1_reg_215_reg[15] ;
  wire [11:0]grp_depthwise_conv2d_fix_1_fu_339_output_r_d0;
  wire [15:0]input_r_q0;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [1:0]p_shl5_cast_fu_378_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_30_1_1_DSP48_1_10 network_mul_mul_16s_16s_30_1_1_DSP48_1_U
       (.A(A),
        .O(O),
        .Q(Q),
        .ap_clk(ap_clk),
        .buffer_1_reg_215_reg(buffer_1_reg_215_reg),
        .\buffer_1_reg_215_reg[15] (\buffer_1_reg_215_reg[15] ),
        .grp_depthwise_conv2d_fix_1_fu_339_output_r_d0(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0),
        .input_r_q0(input_r_q0),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_shl5_cast_fu_378_p1(p_shl5_cast_fu_378_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_30_1_1_DSP48_1
   (O,
    p_0,
    p_1,
    p_2,
    Q,
    ap_clk,
    q0,
    A,
    buffer_1_reg_215_reg,
    p_shl5_cast_fu_378_p1,
    grp_depthwise_conv2d_fix_2_fu_315_output_r_d0,
    \buffer_1_reg_215_reg[15] );
  output [3:0]O;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  input [2:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [15:0]A;
  input [15:0]buffer_1_reg_215_reg;
  input [1:0]p_shl5_cast_fu_378_p1;
  input [3:0]grp_depthwise_conv2d_fix_2_fu_315_output_r_d0;
  input [11:0]\buffer_1_reg_215_reg[15] ;

  wire [15:0]A;
  wire [3:0]O;
  wire [2:0]Q;
  wire ap_clk;
  wire \buffer_1_reg_215[0]_i_10_n_4 ;
  wire \buffer_1_reg_215[0]_i_3_n_4 ;
  wire \buffer_1_reg_215[0]_i_4_n_4 ;
  wire \buffer_1_reg_215[0]_i_5_n_4 ;
  wire \buffer_1_reg_215[0]_i_6_n_4 ;
  wire \buffer_1_reg_215[0]_i_7_n_4 ;
  wire \buffer_1_reg_215[0]_i_8_n_4 ;
  wire \buffer_1_reg_215[0]_i_9_n_4 ;
  wire \buffer_1_reg_215[12]_i_2_n_4 ;
  wire \buffer_1_reg_215[12]_i_3_n_4 ;
  wire \buffer_1_reg_215[12]_i_4_n_4 ;
  wire \buffer_1_reg_215[12]_i_5_n_4 ;
  wire \buffer_1_reg_215[12]_i_6_n_4 ;
  wire \buffer_1_reg_215[12]_i_7_n_4 ;
  wire \buffer_1_reg_215[12]_i_8_n_4 ;
  wire \buffer_1_reg_215[4]_i_2_n_4 ;
  wire \buffer_1_reg_215[4]_i_3_n_4 ;
  wire \buffer_1_reg_215[4]_i_4_n_4 ;
  wire \buffer_1_reg_215[4]_i_5_n_4 ;
  wire \buffer_1_reg_215[4]_i_6_n_4 ;
  wire \buffer_1_reg_215[4]_i_7_n_4 ;
  wire \buffer_1_reg_215[4]_i_8_n_4 ;
  wire \buffer_1_reg_215[4]_i_9_n_4 ;
  wire \buffer_1_reg_215[8]_i_2_n_4 ;
  wire \buffer_1_reg_215[8]_i_3_n_4 ;
  wire \buffer_1_reg_215[8]_i_4_n_4 ;
  wire \buffer_1_reg_215[8]_i_5_n_4 ;
  wire \buffer_1_reg_215[8]_i_6_n_4 ;
  wire \buffer_1_reg_215[8]_i_7_n_4 ;
  wire \buffer_1_reg_215[8]_i_8_n_4 ;
  wire \buffer_1_reg_215[8]_i_9_n_4 ;
  wire [15:0]buffer_1_reg_215_reg;
  wire \buffer_1_reg_215_reg[0]_i_2_n_4 ;
  wire \buffer_1_reg_215_reg[0]_i_2_n_5 ;
  wire \buffer_1_reg_215_reg[0]_i_2_n_6 ;
  wire \buffer_1_reg_215_reg[0]_i_2_n_7 ;
  wire \buffer_1_reg_215_reg[12]_i_1_n_5 ;
  wire \buffer_1_reg_215_reg[12]_i_1_n_6 ;
  wire \buffer_1_reg_215_reg[12]_i_1_n_7 ;
  wire [11:0]\buffer_1_reg_215_reg[15] ;
  wire \buffer_1_reg_215_reg[4]_i_1_n_4 ;
  wire \buffer_1_reg_215_reg[4]_i_1_n_5 ;
  wire \buffer_1_reg_215_reg[4]_i_1_n_6 ;
  wire \buffer_1_reg_215_reg[4]_i_1_n_7 ;
  wire \buffer_1_reg_215_reg[8]_i_1_n_4 ;
  wire \buffer_1_reg_215_reg[8]_i_1_n_5 ;
  wire \buffer_1_reg_215_reg[8]_i_1_n_6 ;
  wire \buffer_1_reg_215_reg[8]_i_1_n_7 ;
  wire [3:0]grp_depthwise_conv2d_fix_2_fu_315_output_r_d0;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_78;
  wire p_n_79;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [1:0]p_shl5_cast_fu_378_p1;
  wire [15:0]q0;
  wire [15:0]tmp_72_reg_653;
  wire [3:3]\NLW_buffer_1_reg_215_reg[12]_i_1_CO_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[0]_i_10 
       (.I0(tmp_72_reg_653[0]),
        .I1(buffer_1_reg_215_reg[0]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(\buffer_1_reg_215_reg[15] [0]),
        .O(\buffer_1_reg_215[0]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[0]_i_3 
       (.I0(tmp_72_reg_653[3]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[0]_i_4 
       (.I0(tmp_72_reg_653[2]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[0]_i_5 
       (.I0(tmp_72_reg_653[1]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[0]_i_6 
       (.I0(tmp_72_reg_653[0]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[0]_i_7 
       (.I0(tmp_72_reg_653[3]),
        .I1(buffer_1_reg_215_reg[3]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(\buffer_1_reg_215_reg[15] [3]),
        .O(\buffer_1_reg_215[0]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[0]_i_8 
       (.I0(tmp_72_reg_653[2]),
        .I1(buffer_1_reg_215_reg[2]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(\buffer_1_reg_215_reg[15] [2]),
        .O(\buffer_1_reg_215[0]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[0]_i_9 
       (.I0(tmp_72_reg_653[1]),
        .I1(buffer_1_reg_215_reg[1]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(\buffer_1_reg_215_reg[15] [1]),
        .O(\buffer_1_reg_215[0]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[12]_i_2 
       (.I0(tmp_72_reg_653[14]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[12]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[12]_i_3 
       (.I0(tmp_72_reg_653[13]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[12]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[12]_i_4 
       (.I0(tmp_72_reg_653[12]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[12]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[12]_i_5 
       (.I0(tmp_72_reg_653[15]),
        .I1(buffer_1_reg_215_reg[15]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[3]),
        .O(\buffer_1_reg_215[12]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[12]_i_6 
       (.I0(tmp_72_reg_653[14]),
        .I1(buffer_1_reg_215_reg[14]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(\buffer_1_reg_215_reg[15] [11]),
        .O(\buffer_1_reg_215[12]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[12]_i_7 
       (.I0(tmp_72_reg_653[13]),
        .I1(buffer_1_reg_215_reg[13]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(\buffer_1_reg_215_reg[15] [10]),
        .O(\buffer_1_reg_215[12]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[12]_i_8 
       (.I0(tmp_72_reg_653[12]),
        .I1(buffer_1_reg_215_reg[12]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[2]),
        .O(\buffer_1_reg_215[12]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[4]_i_2 
       (.I0(tmp_72_reg_653[7]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[4]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[4]_i_3 
       (.I0(tmp_72_reg_653[6]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[4]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[4]_i_4 
       (.I0(tmp_72_reg_653[5]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[4]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[4]_i_5 
       (.I0(tmp_72_reg_653[4]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[4]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[4]_i_6 
       (.I0(tmp_72_reg_653[7]),
        .I1(buffer_1_reg_215_reg[7]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(\buffer_1_reg_215_reg[15] [5]),
        .O(\buffer_1_reg_215[4]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[4]_i_7 
       (.I0(tmp_72_reg_653[6]),
        .I1(buffer_1_reg_215_reg[6]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[1]),
        .O(\buffer_1_reg_215[4]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[4]_i_8 
       (.I0(tmp_72_reg_653[5]),
        .I1(buffer_1_reg_215_reg[5]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(grp_depthwise_conv2d_fix_2_fu_315_output_r_d0[0]),
        .O(\buffer_1_reg_215[4]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[4]_i_9 
       (.I0(tmp_72_reg_653[4]),
        .I1(buffer_1_reg_215_reg[4]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(\buffer_1_reg_215_reg[15] [4]),
        .O(\buffer_1_reg_215[4]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[8]_i_2 
       (.I0(tmp_72_reg_653[11]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[8]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[8]_i_3 
       (.I0(tmp_72_reg_653[10]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[8]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[8]_i_4 
       (.I0(tmp_72_reg_653[9]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[8]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[8]_i_5 
       (.I0(tmp_72_reg_653[8]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[8]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[8]_i_6 
       (.I0(tmp_72_reg_653[11]),
        .I1(buffer_1_reg_215_reg[11]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(\buffer_1_reg_215_reg[15] [9]),
        .O(\buffer_1_reg_215[8]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[8]_i_7 
       (.I0(tmp_72_reg_653[10]),
        .I1(buffer_1_reg_215_reg[10]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(\buffer_1_reg_215_reg[15] [8]),
        .O(\buffer_1_reg_215[8]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[8]_i_8 
       (.I0(tmp_72_reg_653[9]),
        .I1(buffer_1_reg_215_reg[9]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(\buffer_1_reg_215_reg[15] [7]),
        .O(\buffer_1_reg_215[8]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[8]_i_9 
       (.I0(tmp_72_reg_653[8]),
        .I1(buffer_1_reg_215_reg[8]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(\buffer_1_reg_215_reg[15] [6]),
        .O(\buffer_1_reg_215[8]_i_9_n_4 ));
  CARRY4 \buffer_1_reg_215_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\buffer_1_reg_215_reg[0]_i_2_n_4 ,\buffer_1_reg_215_reg[0]_i_2_n_5 ,\buffer_1_reg_215_reg[0]_i_2_n_6 ,\buffer_1_reg_215_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer_1_reg_215[0]_i_3_n_4 ,\buffer_1_reg_215[0]_i_4_n_4 ,\buffer_1_reg_215[0]_i_5_n_4 ,\buffer_1_reg_215[0]_i_6_n_4 }),
        .O(O),
        .S({\buffer_1_reg_215[0]_i_7_n_4 ,\buffer_1_reg_215[0]_i_8_n_4 ,\buffer_1_reg_215[0]_i_9_n_4 ,\buffer_1_reg_215[0]_i_10_n_4 }));
  CARRY4 \buffer_1_reg_215_reg[12]_i_1 
       (.CI(\buffer_1_reg_215_reg[8]_i_1_n_4 ),
        .CO({\NLW_buffer_1_reg_215_reg[12]_i_1_CO_UNCONNECTED [3],\buffer_1_reg_215_reg[12]_i_1_n_5 ,\buffer_1_reg_215_reg[12]_i_1_n_6 ,\buffer_1_reg_215_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buffer_1_reg_215[12]_i_2_n_4 ,\buffer_1_reg_215[12]_i_3_n_4 ,\buffer_1_reg_215[12]_i_4_n_4 }),
        .O(p_2),
        .S({\buffer_1_reg_215[12]_i_5_n_4 ,\buffer_1_reg_215[12]_i_6_n_4 ,\buffer_1_reg_215[12]_i_7_n_4 ,\buffer_1_reg_215[12]_i_8_n_4 }));
  CARRY4 \buffer_1_reg_215_reg[4]_i_1 
       (.CI(\buffer_1_reg_215_reg[0]_i_2_n_4 ),
        .CO({\buffer_1_reg_215_reg[4]_i_1_n_4 ,\buffer_1_reg_215_reg[4]_i_1_n_5 ,\buffer_1_reg_215_reg[4]_i_1_n_6 ,\buffer_1_reg_215_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer_1_reg_215[4]_i_2_n_4 ,\buffer_1_reg_215[4]_i_3_n_4 ,\buffer_1_reg_215[4]_i_4_n_4 ,\buffer_1_reg_215[4]_i_5_n_4 }),
        .O(p_0),
        .S({\buffer_1_reg_215[4]_i_6_n_4 ,\buffer_1_reg_215[4]_i_7_n_4 ,\buffer_1_reg_215[4]_i_8_n_4 ,\buffer_1_reg_215[4]_i_9_n_4 }));
  CARRY4 \buffer_1_reg_215_reg[8]_i_1 
       (.CI(\buffer_1_reg_215_reg[4]_i_1_n_4 ),
        .CO({\buffer_1_reg_215_reg[8]_i_1_n_4 ,\buffer_1_reg_215_reg[8]_i_1_n_5 ,\buffer_1_reg_215_reg[8]_i_1_n_6 ,\buffer_1_reg_215_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer_1_reg_215[8]_i_2_n_4 ,\buffer_1_reg_215[8]_i_3_n_4 ,\buffer_1_reg_215[8]_i_4_n_4 ,\buffer_1_reg_215[8]_i_5_n_4 }),
        .O(p_1),
        .S({\buffer_1_reg_215[8]_i_6_n_4 ,\buffer_1_reg_215[8]_i_7_n_4 ,\buffer_1_reg_215[8]_i_8_n_4 ,\buffer_1_reg_215[8]_i_9_n_4 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[2]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_78,p_n_79,tmp_72_reg_653,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_30_1_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_30_1_1_DSP48_1_10
   (O,
    p_0,
    p_1,
    p_2,
    Q,
    ap_clk,
    input_r_q0,
    A,
    buffer_1_reg_215_reg,
    p_shl5_cast_fu_378_p1,
    \buffer_1_reg_215_reg[15] ,
    grp_depthwise_conv2d_fix_1_fu_339_output_r_d0);
  output [3:0]O;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  input [2:0]Q;
  input ap_clk;
  input [15:0]input_r_q0;
  input [15:0]A;
  input [15:0]buffer_1_reg_215_reg;
  input [1:0]p_shl5_cast_fu_378_p1;
  input [3:0]\buffer_1_reg_215_reg[15] ;
  input [11:0]grp_depthwise_conv2d_fix_1_fu_339_output_r_d0;

  wire [15:0]A;
  wire [3:0]O;
  wire [2:0]Q;
  wire ap_clk;
  wire \buffer_1_reg_215[0]_i_10__0_n_4 ;
  wire \buffer_1_reg_215[0]_i_3__0_n_4 ;
  wire \buffer_1_reg_215[0]_i_4__0_n_4 ;
  wire \buffer_1_reg_215[0]_i_5__0_n_4 ;
  wire \buffer_1_reg_215[0]_i_6__0_n_4 ;
  wire \buffer_1_reg_215[0]_i_7__0_n_4 ;
  wire \buffer_1_reg_215[0]_i_8__0_n_4 ;
  wire \buffer_1_reg_215[0]_i_9__0_n_4 ;
  wire \buffer_1_reg_215[12]_i_2__0_n_4 ;
  wire \buffer_1_reg_215[12]_i_3__0_n_4 ;
  wire \buffer_1_reg_215[12]_i_4__0_n_4 ;
  wire \buffer_1_reg_215[12]_i_5__0_n_4 ;
  wire \buffer_1_reg_215[12]_i_6__0_n_4 ;
  wire \buffer_1_reg_215[12]_i_7__0_n_4 ;
  wire \buffer_1_reg_215[12]_i_8__0_n_4 ;
  wire \buffer_1_reg_215[4]_i_2__0_n_4 ;
  wire \buffer_1_reg_215[4]_i_3__0_n_4 ;
  wire \buffer_1_reg_215[4]_i_4__0_n_4 ;
  wire \buffer_1_reg_215[4]_i_5__0_n_4 ;
  wire \buffer_1_reg_215[4]_i_6__0_n_4 ;
  wire \buffer_1_reg_215[4]_i_7__0_n_4 ;
  wire \buffer_1_reg_215[4]_i_8__0_n_4 ;
  wire \buffer_1_reg_215[4]_i_9__0_n_4 ;
  wire \buffer_1_reg_215[8]_i_2__0_n_4 ;
  wire \buffer_1_reg_215[8]_i_3__0_n_4 ;
  wire \buffer_1_reg_215[8]_i_4__0_n_4 ;
  wire \buffer_1_reg_215[8]_i_5__0_n_4 ;
  wire \buffer_1_reg_215[8]_i_6__0_n_4 ;
  wire \buffer_1_reg_215[8]_i_7__0_n_4 ;
  wire \buffer_1_reg_215[8]_i_8__0_n_4 ;
  wire \buffer_1_reg_215[8]_i_9__0_n_4 ;
  wire [15:0]buffer_1_reg_215_reg;
  wire \buffer_1_reg_215_reg[0]_i_2__0_n_4 ;
  wire \buffer_1_reg_215_reg[0]_i_2__0_n_5 ;
  wire \buffer_1_reg_215_reg[0]_i_2__0_n_6 ;
  wire \buffer_1_reg_215_reg[0]_i_2__0_n_7 ;
  wire \buffer_1_reg_215_reg[12]_i_1__0_n_5 ;
  wire \buffer_1_reg_215_reg[12]_i_1__0_n_6 ;
  wire \buffer_1_reg_215_reg[12]_i_1__0_n_7 ;
  wire [3:0]\buffer_1_reg_215_reg[15] ;
  wire \buffer_1_reg_215_reg[4]_i_1__0_n_4 ;
  wire \buffer_1_reg_215_reg[4]_i_1__0_n_5 ;
  wire \buffer_1_reg_215_reg[4]_i_1__0_n_6 ;
  wire \buffer_1_reg_215_reg[4]_i_1__0_n_7 ;
  wire \buffer_1_reg_215_reg[8]_i_1__0_n_4 ;
  wire \buffer_1_reg_215_reg[8]_i_1__0_n_5 ;
  wire \buffer_1_reg_215_reg[8]_i_1__0_n_6 ;
  wire \buffer_1_reg_215_reg[8]_i_1__0_n_7 ;
  wire [11:0]grp_depthwise_conv2d_fix_1_fu_339_output_r_d0;
  wire [15:0]input_r_q0;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_78;
  wire p_n_79;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [1:0]p_shl5_cast_fu_378_p1;
  wire [15:0]tmp_81_reg_653;
  wire [3:3]\NLW_buffer_1_reg_215_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[0]_i_10__0 
       (.I0(tmp_81_reg_653[0]),
        .I1(buffer_1_reg_215_reg[0]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[0]),
        .O(\buffer_1_reg_215[0]_i_10__0_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[0]_i_3__0 
       (.I0(tmp_81_reg_653[3]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[0]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[0]_i_4__0 
       (.I0(tmp_81_reg_653[2]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[0]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[0]_i_5__0 
       (.I0(tmp_81_reg_653[1]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[0]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[0]_i_6__0 
       (.I0(tmp_81_reg_653[0]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[0]_i_6__0_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[0]_i_7__0 
       (.I0(tmp_81_reg_653[3]),
        .I1(buffer_1_reg_215_reg[3]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[3]),
        .O(\buffer_1_reg_215[0]_i_7__0_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[0]_i_8__0 
       (.I0(tmp_81_reg_653[2]),
        .I1(buffer_1_reg_215_reg[2]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[2]),
        .O(\buffer_1_reg_215[0]_i_8__0_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[0]_i_9__0 
       (.I0(tmp_81_reg_653[1]),
        .I1(buffer_1_reg_215_reg[1]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[1]),
        .O(\buffer_1_reg_215[0]_i_9__0_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[12]_i_2__0 
       (.I0(tmp_81_reg_653[14]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[12]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[12]_i_3__0 
       (.I0(tmp_81_reg_653[13]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[12]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[12]_i_4__0 
       (.I0(tmp_81_reg_653[12]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[12]_i_4__0_n_4 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_215[12]_i_5__0 
       (.I0(buffer_1_reg_215_reg[15]),
        .I1(tmp_81_reg_653[15]),
        .I2(p_shl5_cast_fu_378_p1[1]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(Q[0]),
        .I5(\buffer_1_reg_215_reg[15] [3]),
        .O(\buffer_1_reg_215[12]_i_5__0_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[12]_i_6__0 
       (.I0(tmp_81_reg_653[14]),
        .I1(buffer_1_reg_215_reg[14]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[11]),
        .O(\buffer_1_reg_215[12]_i_6__0_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[12]_i_7__0 
       (.I0(tmp_81_reg_653[13]),
        .I1(buffer_1_reg_215_reg[13]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[10]),
        .O(\buffer_1_reg_215[12]_i_7__0_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[12]_i_8__0 
       (.I0(tmp_81_reg_653[12]),
        .I1(buffer_1_reg_215_reg[12]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(\buffer_1_reg_215_reg[15] [2]),
        .O(\buffer_1_reg_215[12]_i_8__0_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[4]_i_2__0 
       (.I0(tmp_81_reg_653[7]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[4]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[4]_i_3__0 
       (.I0(tmp_81_reg_653[6]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[4]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[4]_i_4__0 
       (.I0(tmp_81_reg_653[5]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[4]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[4]_i_5__0 
       (.I0(tmp_81_reg_653[4]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[4]_i_5__0_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[4]_i_6__0 
       (.I0(tmp_81_reg_653[7]),
        .I1(buffer_1_reg_215_reg[7]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[5]),
        .O(\buffer_1_reg_215[4]_i_6__0_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[4]_i_7__0 
       (.I0(tmp_81_reg_653[6]),
        .I1(buffer_1_reg_215_reg[6]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(\buffer_1_reg_215_reg[15] [1]),
        .O(\buffer_1_reg_215[4]_i_7__0_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[4]_i_8__0 
       (.I0(tmp_81_reg_653[5]),
        .I1(buffer_1_reg_215_reg[5]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(\buffer_1_reg_215_reg[15] [0]),
        .O(\buffer_1_reg_215[4]_i_8__0_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[4]_i_9__0 
       (.I0(tmp_81_reg_653[4]),
        .I1(buffer_1_reg_215_reg[4]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[4]),
        .O(\buffer_1_reg_215[4]_i_9__0_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[8]_i_2__0 
       (.I0(tmp_81_reg_653[11]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[8]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[8]_i_3__0 
       (.I0(tmp_81_reg_653[10]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[8]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[8]_i_4__0 
       (.I0(tmp_81_reg_653[9]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[8]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_215[8]_i_5__0 
       (.I0(tmp_81_reg_653[8]),
        .I1(Q[0]),
        .I2(p_shl5_cast_fu_378_p1[0]),
        .I3(p_shl5_cast_fu_378_p1[1]),
        .O(\buffer_1_reg_215[8]_i_5__0_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[8]_i_6__0 
       (.I0(tmp_81_reg_653[11]),
        .I1(buffer_1_reg_215_reg[11]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[9]),
        .O(\buffer_1_reg_215[8]_i_6__0_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[8]_i_7__0 
       (.I0(tmp_81_reg_653[10]),
        .I1(buffer_1_reg_215_reg[10]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[8]),
        .O(\buffer_1_reg_215[8]_i_7__0_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[8]_i_8__0 
       (.I0(tmp_81_reg_653[9]),
        .I1(buffer_1_reg_215_reg[9]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[7]),
        .O(\buffer_1_reg_215[8]_i_8__0_n_4 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_215[8]_i_9__0 
       (.I0(tmp_81_reg_653[8]),
        .I1(buffer_1_reg_215_reg[8]),
        .I2(Q[0]),
        .I3(p_shl5_cast_fu_378_p1[0]),
        .I4(p_shl5_cast_fu_378_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_339_output_r_d0[6]),
        .O(\buffer_1_reg_215[8]_i_9__0_n_4 ));
  CARRY4 \buffer_1_reg_215_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\buffer_1_reg_215_reg[0]_i_2__0_n_4 ,\buffer_1_reg_215_reg[0]_i_2__0_n_5 ,\buffer_1_reg_215_reg[0]_i_2__0_n_6 ,\buffer_1_reg_215_reg[0]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer_1_reg_215[0]_i_3__0_n_4 ,\buffer_1_reg_215[0]_i_4__0_n_4 ,\buffer_1_reg_215[0]_i_5__0_n_4 ,\buffer_1_reg_215[0]_i_6__0_n_4 }),
        .O(O),
        .S({\buffer_1_reg_215[0]_i_7__0_n_4 ,\buffer_1_reg_215[0]_i_8__0_n_4 ,\buffer_1_reg_215[0]_i_9__0_n_4 ,\buffer_1_reg_215[0]_i_10__0_n_4 }));
  CARRY4 \buffer_1_reg_215_reg[12]_i_1__0 
       (.CI(\buffer_1_reg_215_reg[8]_i_1__0_n_4 ),
        .CO({\NLW_buffer_1_reg_215_reg[12]_i_1__0_CO_UNCONNECTED [3],\buffer_1_reg_215_reg[12]_i_1__0_n_5 ,\buffer_1_reg_215_reg[12]_i_1__0_n_6 ,\buffer_1_reg_215_reg[12]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buffer_1_reg_215[12]_i_2__0_n_4 ,\buffer_1_reg_215[12]_i_3__0_n_4 ,\buffer_1_reg_215[12]_i_4__0_n_4 }),
        .O(p_2),
        .S({\buffer_1_reg_215[12]_i_5__0_n_4 ,\buffer_1_reg_215[12]_i_6__0_n_4 ,\buffer_1_reg_215[12]_i_7__0_n_4 ,\buffer_1_reg_215[12]_i_8__0_n_4 }));
  CARRY4 \buffer_1_reg_215_reg[4]_i_1__0 
       (.CI(\buffer_1_reg_215_reg[0]_i_2__0_n_4 ),
        .CO({\buffer_1_reg_215_reg[4]_i_1__0_n_4 ,\buffer_1_reg_215_reg[4]_i_1__0_n_5 ,\buffer_1_reg_215_reg[4]_i_1__0_n_6 ,\buffer_1_reg_215_reg[4]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer_1_reg_215[4]_i_2__0_n_4 ,\buffer_1_reg_215[4]_i_3__0_n_4 ,\buffer_1_reg_215[4]_i_4__0_n_4 ,\buffer_1_reg_215[4]_i_5__0_n_4 }),
        .O(p_0),
        .S({\buffer_1_reg_215[4]_i_6__0_n_4 ,\buffer_1_reg_215[4]_i_7__0_n_4 ,\buffer_1_reg_215[4]_i_8__0_n_4 ,\buffer_1_reg_215[4]_i_9__0_n_4 }));
  CARRY4 \buffer_1_reg_215_reg[8]_i_1__0 
       (.CI(\buffer_1_reg_215_reg[4]_i_1__0_n_4 ),
        .CO({\buffer_1_reg_215_reg[8]_i_1__0_n_4 ,\buffer_1_reg_215_reg[8]_i_1__0_n_5 ,\buffer_1_reg_215_reg[8]_i_1__0_n_6 ,\buffer_1_reg_215_reg[8]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({\buffer_1_reg_215[8]_i_2__0_n_4 ,\buffer_1_reg_215[8]_i_3__0_n_4 ,\buffer_1_reg_215[8]_i_4__0_n_4 ,\buffer_1_reg_215[8]_i_5__0_n_4 }),
        .O(p_1),
        .S({\buffer_1_reg_215[8]_i_6__0_n_4 ,\buffer_1_reg_215[8]_i_7__0_n_4 ,\buffer_1_reg_215[8]_i_8__0_n_4 ,\buffer_1_reg_215[8]_i_9__0_n_4 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_r_q0[15],input_r_q0[15],input_r_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[2]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_78,p_n_79,tmp_81_reg_653,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16
   (grp_padding2d_fix16_fu_297_output_r_we0,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[8]_0 ,
    ADDRARDADDR,
    \ap_CS_fsm_reg[3]_0 ,
    d0,
    \ap_CS_fsm_reg[5]_0 ,
    grp_padding2d_fix16_fu_297_ap_start_reg_reg,
    D,
    \i_count_2_reg_299_reg[13]_0 ,
    ap_clk,
    Q,
    grp_padding2d_fix16_fu_297_ap_start_reg,
    DI,
    S,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    input_r_ce0,
    ram_reg_0_5,
    ram_reg_0_6,
    q0,
    ram_reg_7,
    grp_padding2d_fix16_fu_297_ap_start_reg0,
    ram_reg_0_7,
    input_r_address0,
    ram_reg_0_8,
    ram_reg_0_9,
    \ap_CS_fsm_reg[2]_0 ,
    ap_rst_n_inv);
  output grp_padding2d_fix16_fu_297_output_r_we0;
  output [0:0]\ap_CS_fsm_reg[6]_0 ;
  output [11:0]\ap_CS_fsm_reg[8]_0 ;
  output [1:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[3]_0 ;
  output [0:0]d0;
  output \ap_CS_fsm_reg[5]_0 ;
  output grp_padding2d_fix16_fu_297_ap_start_reg_reg;
  output [9:0]D;
  output [13:0]\i_count_2_reg_299_reg[13]_0 ;
  input ap_clk;
  input [11:0]Q;
  input grp_padding2d_fix16_fu_297_ap_start_reg;
  input [0:0]DI;
  input [0:0]S;
  input ram_reg_0;
  input ram_reg_0_0;
  input [1:0]ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input input_r_ce0;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input [0:0]q0;
  input ram_reg_7;
  input grp_padding2d_fix16_fu_297_ap_start_reg0;
  input ram_reg_0_7;
  input [1:0]input_r_address0;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input \ap_CS_fsm_reg[2]_0 ;
  input ap_rst_n_inv;

  wire [1:0]ADDRARDADDR;
  wire [9:0]D;
  wire [0:0]DI;
  wire [11:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm[3]_i_2_n_4 ;
  wire \ap_CS_fsm[3]_i_3_n_4 ;
  wire \ap_CS_fsm[7]_i_10_n_4 ;
  wire \ap_CS_fsm[7]_i_11_n_4 ;
  wire \ap_CS_fsm[7]_i_12_n_4 ;
  wire \ap_CS_fsm[7]_i_13_n_4 ;
  wire \ap_CS_fsm[7]_i_14_n_4 ;
  wire \ap_CS_fsm[7]_i_15_n_4 ;
  wire \ap_CS_fsm[7]_i_5_n_4 ;
  wire \ap_CS_fsm[7]_i_7_n_4 ;
  wire \ap_CS_fsm[7]_i_8_n_4 ;
  wire \ap_CS_fsm[7]_i_9_n_4 ;
  wire \ap_CS_fsm[8]_i_4_n_4 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire [0:0]\ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[7]_i_4_n_4 ;
  wire \ap_CS_fsm_reg[7]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[7]_i_4_n_6 ;
  wire \ap_CS_fsm_reg[7]_i_4_n_7 ;
  wire \ap_CS_fsm_reg[7]_i_6_n_4 ;
  wire \ap_CS_fsm_reg[7]_i_6_n_5 ;
  wire \ap_CS_fsm_reg[7]_i_6_n_6 ;
  wire \ap_CS_fsm_reg[7]_i_6_n_7 ;
  wire [11:0]\ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [8:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]d0;
  wire [4:0]depth_1_fu_509_p2;
  wire [4:0]depth_1_reg_812;
  wire [4:0]depth_reg_212;
  wire exitcond5_fu_608_p2;
  wire exitcond7_fu_555_p2;
  wire exitcond_fu_575_p2;
  wire grp_padding2d_fix16_fu_297_ap_done;
  wire grp_padding2d_fix16_fu_297_ap_ready;
  wire grp_padding2d_fix16_fu_297_ap_start_reg;
  wire grp_padding2d_fix16_fu_297_ap_start_reg0;
  wire grp_padding2d_fix16_fu_297_ap_start_reg_reg;
  wire [4:0]grp_padding2d_fix16_fu_297_input_depth;
  wire [4:1]grp_padding2d_fix16_fu_297_input_height;
  wire grp_padding2d_fix16_fu_297_input_r_ce0;
  wire [13:12]grp_padding2d_fix16_fu_297_output_r_address0;
  wire grp_padding2d_fix16_fu_297_output_r_we0;
  wire [4:0]height_1_fu_560_p2;
  wire [4:0]height_1_reg_839;
  wire [4:0]height_reg_277;
  wire \height_reg_277[4]_i_3_n_4 ;
  wire [13:0]i_count_1_reg_266;
  wire \i_count_1_reg_266[0]_i_1_n_4 ;
  wire \i_count_1_reg_266[10]_i_1_n_4 ;
  wire \i_count_1_reg_266[11]_i_1_n_4 ;
  wire \i_count_1_reg_266[12]_i_1_n_4 ;
  wire \i_count_1_reg_266[13]_i_1_n_4 ;
  wire \i_count_1_reg_266[1]_i_1_n_4 ;
  wire \i_count_1_reg_266[2]_i_1_n_4 ;
  wire \i_count_1_reg_266[3]_i_1_n_4 ;
  wire \i_count_1_reg_266[4]_i_1_n_4 ;
  wire \i_count_1_reg_266[5]_i_1_n_4 ;
  wire \i_count_1_reg_266[6]_i_1_n_4 ;
  wire \i_count_1_reg_266[7]_i_1_n_4 ;
  wire \i_count_1_reg_266[8]_i_1_n_4 ;
  wire \i_count_1_reg_266[9]_i_1_n_4 ;
  wire i_count_2_reg_2990;
  wire \i_count_2_reg_299[0]_i_1_n_4 ;
  wire \i_count_2_reg_299[10]_i_1_n_4 ;
  wire \i_count_2_reg_299[11]_i_1_n_4 ;
  wire \i_count_2_reg_299[12]_i_1_n_4 ;
  wire \i_count_2_reg_299[13]_i_1_n_4 ;
  wire \i_count_2_reg_299[1]_i_1_n_4 ;
  wire \i_count_2_reg_299[2]_i_1_n_4 ;
  wire \i_count_2_reg_299[3]_i_1_n_4 ;
  wire \i_count_2_reg_299[4]_i_1_n_4 ;
  wire \i_count_2_reg_299[5]_i_1_n_4 ;
  wire \i_count_2_reg_299[6]_i_1_n_4 ;
  wire \i_count_2_reg_299[7]_i_1_n_4 ;
  wire \i_count_2_reg_299[8]_i_1_n_4 ;
  wire \i_count_2_reg_299[9]_i_1_n_4 ;
  wire [13:0]\i_count_2_reg_299_reg[13]_0 ;
  wire [13:0]i_count_3_fu_536_p2;
  wire [13:0]i_count_3_reg_825;
  wire \i_count_3_reg_825[11]_i_2_n_4 ;
  wire \i_count_3_reg_825[11]_i_3_n_4 ;
  wire \i_count_3_reg_825[11]_i_4_n_4 ;
  wire \i_count_3_reg_825[11]_i_5_n_4 ;
  wire \i_count_3_reg_825[13]_i_2_n_4 ;
  wire \i_count_3_reg_825[13]_i_3_n_4 ;
  wire \i_count_3_reg_825[3]_i_2_n_4 ;
  wire \i_count_3_reg_825[3]_i_3_n_4 ;
  wire \i_count_3_reg_825[3]_i_4_n_4 ;
  wire \i_count_3_reg_825[3]_i_5_n_4 ;
  wire \i_count_3_reg_825[7]_i_2_n_4 ;
  wire \i_count_3_reg_825[7]_i_3_n_4 ;
  wire \i_count_3_reg_825[7]_i_4_n_4 ;
  wire \i_count_3_reg_825[7]_i_5_n_4 ;
  wire \i_count_3_reg_825_reg[11]_i_1_n_4 ;
  wire \i_count_3_reg_825_reg[11]_i_1_n_5 ;
  wire \i_count_3_reg_825_reg[11]_i_1_n_6 ;
  wire \i_count_3_reg_825_reg[11]_i_1_n_7 ;
  wire \i_count_3_reg_825_reg[13]_i_1_n_7 ;
  wire \i_count_3_reg_825_reg[3]_i_1_n_4 ;
  wire \i_count_3_reg_825_reg[3]_i_1_n_5 ;
  wire \i_count_3_reg_825_reg[3]_i_1_n_6 ;
  wire \i_count_3_reg_825_reg[3]_i_1_n_7 ;
  wire \i_count_3_reg_825_reg[7]_i_1_n_4 ;
  wire \i_count_3_reg_825_reg[7]_i_1_n_5 ;
  wire \i_count_3_reg_825_reg[7]_i_1_n_6 ;
  wire \i_count_3_reg_825_reg[7]_i_1_n_7 ;
  wire [13:0]i_count_reg_200;
  wire [13:0]indvars_iv1_reg_158;
  wire \indvars_iv1_reg_158[11]_i_2_n_4 ;
  wire \indvars_iv1_reg_158[11]_i_3_n_4 ;
  wire \indvars_iv1_reg_158[11]_i_4_n_4 ;
  wire \indvars_iv1_reg_158[11]_i_5_n_4 ;
  wire \indvars_iv1_reg_158[11]_i_6_n_4 ;
  wire \indvars_iv1_reg_158[11]_i_7_n_4 ;
  wire \indvars_iv1_reg_158[13]_i_2_n_4 ;
  wire \indvars_iv1_reg_158[13]_i_3_n_4 ;
  wire \indvars_iv1_reg_158[3]_i_2_n_4 ;
  wire \indvars_iv1_reg_158[3]_i_3_n_4 ;
  wire \indvars_iv1_reg_158[3]_i_4_n_4 ;
  wire \indvars_iv1_reg_158[3]_i_5_n_4 ;
  wire \indvars_iv1_reg_158[3]_i_6_n_4 ;
  wire \indvars_iv1_reg_158[3]_i_7_n_4 ;
  wire \indvars_iv1_reg_158[3]_i_8_n_4 ;
  wire \indvars_iv1_reg_158[3]_i_9_n_4 ;
  wire \indvars_iv1_reg_158[7]_i_2_n_4 ;
  wire \indvars_iv1_reg_158[7]_i_3_n_4 ;
  wire \indvars_iv1_reg_158[7]_i_4_n_4 ;
  wire \indvars_iv1_reg_158[7]_i_5_n_4 ;
  wire \indvars_iv1_reg_158[7]_i_6_n_4 ;
  wire \indvars_iv1_reg_158[7]_i_7_n_4 ;
  wire \indvars_iv1_reg_158[7]_i_8_n_4 ;
  wire \indvars_iv1_reg_158[7]_i_9_n_4 ;
  wire \indvars_iv1_reg_158_reg[11]_i_1_n_10 ;
  wire \indvars_iv1_reg_158_reg[11]_i_1_n_11 ;
  wire \indvars_iv1_reg_158_reg[11]_i_1_n_4 ;
  wire \indvars_iv1_reg_158_reg[11]_i_1_n_5 ;
  wire \indvars_iv1_reg_158_reg[11]_i_1_n_6 ;
  wire \indvars_iv1_reg_158_reg[11]_i_1_n_7 ;
  wire \indvars_iv1_reg_158_reg[11]_i_1_n_8 ;
  wire \indvars_iv1_reg_158_reg[11]_i_1_n_9 ;
  wire \indvars_iv1_reg_158_reg[13]_i_1_n_10 ;
  wire \indvars_iv1_reg_158_reg[13]_i_1_n_11 ;
  wire \indvars_iv1_reg_158_reg[13]_i_1_n_7 ;
  wire \indvars_iv1_reg_158_reg[3]_i_1_n_10 ;
  wire \indvars_iv1_reg_158_reg[3]_i_1_n_11 ;
  wire \indvars_iv1_reg_158_reg[3]_i_1_n_4 ;
  wire \indvars_iv1_reg_158_reg[3]_i_1_n_5 ;
  wire \indvars_iv1_reg_158_reg[3]_i_1_n_6 ;
  wire \indvars_iv1_reg_158_reg[3]_i_1_n_7 ;
  wire \indvars_iv1_reg_158_reg[3]_i_1_n_8 ;
  wire \indvars_iv1_reg_158_reg[3]_i_1_n_9 ;
  wire \indvars_iv1_reg_158_reg[7]_i_1_n_10 ;
  wire \indvars_iv1_reg_158_reg[7]_i_1_n_11 ;
  wire \indvars_iv1_reg_158_reg[7]_i_1_n_4 ;
  wire \indvars_iv1_reg_158_reg[7]_i_1_n_5 ;
  wire \indvars_iv1_reg_158_reg[7]_i_1_n_6 ;
  wire \indvars_iv1_reg_158_reg[7]_i_1_n_7 ;
  wire \indvars_iv1_reg_158_reg[7]_i_1_n_8 ;
  wire \indvars_iv1_reg_158_reg[7]_i_1_n_9 ;
  wire [13:0]indvars_iv2_reg_178;
  wire \indvars_iv2_reg_178[11]_i_2_n_4 ;
  wire \indvars_iv2_reg_178[11]_i_3_n_4 ;
  wire \indvars_iv2_reg_178[11]_i_4_n_4 ;
  wire \indvars_iv2_reg_178[11]_i_5_n_4 ;
  wire \indvars_iv2_reg_178[11]_i_6_n_4 ;
  wire \indvars_iv2_reg_178[11]_i_7_n_4 ;
  wire \indvars_iv2_reg_178[11]_i_8_n_4 ;
  wire \indvars_iv2_reg_178[11]_i_9_n_4 ;
  wire \indvars_iv2_reg_178[13]_i_3_n_4 ;
  wire \indvars_iv2_reg_178[13]_i_4_n_4 ;
  wire \indvars_iv2_reg_178[13]_i_5_n_4 ;
  wire \indvars_iv2_reg_178[13]_i_6_n_4 ;
  wire \indvars_iv2_reg_178[3]_i_2_n_4 ;
  wire \indvars_iv2_reg_178[3]_i_3_n_4 ;
  wire \indvars_iv2_reg_178[3]_i_4_n_4 ;
  wire \indvars_iv2_reg_178[3]_i_5_n_4 ;
  wire \indvars_iv2_reg_178[3]_i_6_n_4 ;
  wire \indvars_iv2_reg_178[3]_i_7_n_4 ;
  wire \indvars_iv2_reg_178[3]_i_8_n_4 ;
  wire \indvars_iv2_reg_178[3]_i_9_n_4 ;
  wire \indvars_iv2_reg_178[7]_i_2_n_4 ;
  wire \indvars_iv2_reg_178[7]_i_3_n_4 ;
  wire \indvars_iv2_reg_178[7]_i_4_n_4 ;
  wire \indvars_iv2_reg_178[7]_i_5_n_4 ;
  wire \indvars_iv2_reg_178[7]_i_6_n_4 ;
  wire \indvars_iv2_reg_178[7]_i_7_n_4 ;
  wire \indvars_iv2_reg_178[7]_i_8_n_4 ;
  wire \indvars_iv2_reg_178[7]_i_9_n_4 ;
  wire \indvars_iv2_reg_178_reg[11]_i_1_n_10 ;
  wire \indvars_iv2_reg_178_reg[11]_i_1_n_11 ;
  wire \indvars_iv2_reg_178_reg[11]_i_1_n_4 ;
  wire \indvars_iv2_reg_178_reg[11]_i_1_n_5 ;
  wire \indvars_iv2_reg_178_reg[11]_i_1_n_6 ;
  wire \indvars_iv2_reg_178_reg[11]_i_1_n_7 ;
  wire \indvars_iv2_reg_178_reg[11]_i_1_n_8 ;
  wire \indvars_iv2_reg_178_reg[11]_i_1_n_9 ;
  wire \indvars_iv2_reg_178_reg[13]_i_2_n_10 ;
  wire \indvars_iv2_reg_178_reg[13]_i_2_n_11 ;
  wire \indvars_iv2_reg_178_reg[13]_i_2_n_7 ;
  wire \indvars_iv2_reg_178_reg[3]_i_1_n_10 ;
  wire \indvars_iv2_reg_178_reg[3]_i_1_n_11 ;
  wire \indvars_iv2_reg_178_reg[3]_i_1_n_4 ;
  wire \indvars_iv2_reg_178_reg[3]_i_1_n_5 ;
  wire \indvars_iv2_reg_178_reg[3]_i_1_n_6 ;
  wire \indvars_iv2_reg_178_reg[3]_i_1_n_7 ;
  wire \indvars_iv2_reg_178_reg[3]_i_1_n_8 ;
  wire \indvars_iv2_reg_178_reg[3]_i_1_n_9 ;
  wire \indvars_iv2_reg_178_reg[7]_i_1_n_10 ;
  wire \indvars_iv2_reg_178_reg[7]_i_1_n_11 ;
  wire \indvars_iv2_reg_178_reg[7]_i_1_n_4 ;
  wire \indvars_iv2_reg_178_reg[7]_i_1_n_5 ;
  wire \indvars_iv2_reg_178_reg[7]_i_1_n_6 ;
  wire \indvars_iv2_reg_178_reg[7]_i_1_n_7 ;
  wire \indvars_iv2_reg_178_reg[7]_i_1_n_8 ;
  wire \indvars_iv2_reg_178_reg[7]_i_1_n_9 ;
  wire \indvars_iv3_reg_233[0]_i_2_n_4 ;
  wire \indvars_iv3_reg_233[0]_i_3_n_4 ;
  wire \indvars_iv3_reg_233[0]_i_4_n_4 ;
  wire \indvars_iv3_reg_233[0]_i_5_n_4 ;
  wire \indvars_iv3_reg_233[0]_i_6_n_4 ;
  wire \indvars_iv3_reg_233[0]_i_7_n_4 ;
  wire \indvars_iv3_reg_233[0]_i_8_n_4 ;
  wire \indvars_iv3_reg_233[0]_i_9_n_4 ;
  wire \indvars_iv3_reg_233[12]_i_2_n_4 ;
  wire \indvars_iv3_reg_233[12]_i_3_n_4 ;
  wire \indvars_iv3_reg_233[4]_i_2_n_4 ;
  wire \indvars_iv3_reg_233[4]_i_3_n_4 ;
  wire \indvars_iv3_reg_233[4]_i_4_n_4 ;
  wire \indvars_iv3_reg_233[4]_i_5_n_4 ;
  wire \indvars_iv3_reg_233[4]_i_6_n_4 ;
  wire \indvars_iv3_reg_233[8]_i_2_n_4 ;
  wire \indvars_iv3_reg_233[8]_i_3_n_4 ;
  wire \indvars_iv3_reg_233[8]_i_4_n_4 ;
  wire \indvars_iv3_reg_233[8]_i_5_n_4 ;
  wire [13:0]indvars_iv3_reg_233_reg;
  wire \indvars_iv3_reg_233_reg[0]_i_1_n_10 ;
  wire \indvars_iv3_reg_233_reg[0]_i_1_n_11 ;
  wire \indvars_iv3_reg_233_reg[0]_i_1_n_4 ;
  wire \indvars_iv3_reg_233_reg[0]_i_1_n_5 ;
  wire \indvars_iv3_reg_233_reg[0]_i_1_n_6 ;
  wire \indvars_iv3_reg_233_reg[0]_i_1_n_7 ;
  wire \indvars_iv3_reg_233_reg[0]_i_1_n_8 ;
  wire \indvars_iv3_reg_233_reg[0]_i_1_n_9 ;
  wire \indvars_iv3_reg_233_reg[12]_i_1_n_10 ;
  wire \indvars_iv3_reg_233_reg[12]_i_1_n_11 ;
  wire \indvars_iv3_reg_233_reg[12]_i_1_n_7 ;
  wire \indvars_iv3_reg_233_reg[4]_i_1_n_10 ;
  wire \indvars_iv3_reg_233_reg[4]_i_1_n_11 ;
  wire \indvars_iv3_reg_233_reg[4]_i_1_n_4 ;
  wire \indvars_iv3_reg_233_reg[4]_i_1_n_5 ;
  wire \indvars_iv3_reg_233_reg[4]_i_1_n_6 ;
  wire \indvars_iv3_reg_233_reg[4]_i_1_n_7 ;
  wire \indvars_iv3_reg_233_reg[4]_i_1_n_8 ;
  wire \indvars_iv3_reg_233_reg[4]_i_1_n_9 ;
  wire \indvars_iv3_reg_233_reg[8]_i_1_n_10 ;
  wire \indvars_iv3_reg_233_reg[8]_i_1_n_11 ;
  wire \indvars_iv3_reg_233_reg[8]_i_1_n_4 ;
  wire \indvars_iv3_reg_233_reg[8]_i_1_n_5 ;
  wire \indvars_iv3_reg_233_reg[8]_i_1_n_6 ;
  wire \indvars_iv3_reg_233_reg[8]_i_1_n_7 ;
  wire \indvars_iv3_reg_233_reg[8]_i_1_n_8 ;
  wire \indvars_iv3_reg_233_reg[8]_i_1_n_9 ;
  wire [4:0]indvars_iv4_reg_148;
  wire \indvars_iv4_reg_148[1]_i_3_n_4 ;
  wire \indvars_iv4_reg_148[2]_i_2_n_4 ;
  wire \indvars_iv4_reg_148[2]_i_3_n_4 ;
  wire \indvars_iv4_reg_148[2]_i_4_n_4 ;
  wire \indvars_iv4_reg_148[4]_i_2_n_4 ;
  wire \indvars_iv4_reg_148[4]_i_3_n_4 ;
  wire \indvars_iv4_reg_148[4]_i_4_n_4 ;
  wire \indvars_iv4_reg_148[4]_i_5_n_4 ;
  wire \indvars_iv4_reg_148[4]_i_6_n_4 ;
  wire \indvars_iv4_reg_148_reg_n_4_[0] ;
  wire \indvars_iv4_reg_148_reg_n_4_[1] ;
  wire \indvars_iv4_reg_148_reg_n_4_[2] ;
  wire \indvars_iv4_reg_148_reg_n_4_[3] ;
  wire \indvars_iv4_reg_148_reg_n_4_[4] ;
  wire \indvars_iv9_reg_138[2]_i_2_n_4 ;
  wire \indvars_iv9_reg_138[3]_i_2_n_4 ;
  wire \indvars_iv9_reg_138[4]_i_2_n_4 ;
  wire [4:0]indvars_iv9_reg_138_reg__0;
  wire [13:0]indvars_iv_next1_fu_661_p2;
  wire [13:0]indvars_iv_reg_168;
  wire \indvars_iv_reg_168[0]_i_1_n_4 ;
  wire \indvars_iv_reg_168[11]_i_2_n_4 ;
  wire \indvars_iv_reg_168[11]_i_3_n_4 ;
  wire \indvars_iv_reg_168[1]_i_1_n_4 ;
  wire \indvars_iv_reg_168[2]_i_1_n_4 ;
  wire \indvars_iv_reg_168[2]_i_2_n_4 ;
  wire \indvars_iv_reg_168[3]_i_1_n_4 ;
  wire \indvars_iv_reg_168[3]_i_2_n_4 ;
  wire \indvars_iv_reg_168[4]_i_1_n_4 ;
  wire \indvars_iv_reg_168[5]_i_1_n_4 ;
  wire \indvars_iv_reg_168[5]_i_2_n_4 ;
  wire \indvars_iv_reg_168[7]_i_10_n_4 ;
  wire \indvars_iv_reg_168[7]_i_3_n_4 ;
  wire \indvars_iv_reg_168[7]_i_4_n_4 ;
  wire \indvars_iv_reg_168[7]_i_5_n_4 ;
  wire \indvars_iv_reg_168[7]_i_6_n_4 ;
  wire \indvars_iv_reg_168[7]_i_7_n_4 ;
  wire \indvars_iv_reg_168[7]_i_8_n_4 ;
  wire \indvars_iv_reg_168[7]_i_9_n_4 ;
  wire \indvars_iv_reg_168_reg[11]_i_1_n_4 ;
  wire \indvars_iv_reg_168_reg[11]_i_1_n_5 ;
  wire \indvars_iv_reg_168_reg[11]_i_1_n_6 ;
  wire \indvars_iv_reg_168_reg[11]_i_1_n_7 ;
  wire \indvars_iv_reg_168_reg[13]_i_1_n_7 ;
  wire \indvars_iv_reg_168_reg[7]_i_1_n_4 ;
  wire \indvars_iv_reg_168_reg[7]_i_1_n_5 ;
  wire \indvars_iv_reg_168_reg[7]_i_1_n_6 ;
  wire \indvars_iv_reg_168_reg[7]_i_1_n_7 ;
  wire \indvars_iv_reg_168_reg[7]_i_2_n_4 ;
  wire \indvars_iv_reg_168_reg[7]_i_2_n_5 ;
  wire \indvars_iv_reg_168_reg[7]_i_2_n_6 ;
  wire \indvars_iv_reg_168_reg[7]_i_2_n_7 ;
  wire [1:0]input_r_address0;
  wire input_r_ce0;
  wire [4:0]input_width_cast2_reg_742;
  wire \o_count_1_reg_223[0]_i_1_n_4 ;
  wire \o_count_1_reg_223[0]_i_3_n_4 ;
  wire \o_count_1_reg_223[0]_i_4_n_4 ;
  wire \o_count_1_reg_223[0]_i_5_n_4 ;
  wire \o_count_1_reg_223[0]_i_6_n_4 ;
  wire \o_count_1_reg_223[0]_i_7_n_4 ;
  wire \o_count_1_reg_223[0]_i_8_n_4 ;
  wire \o_count_1_reg_223[12]_i_2_n_4 ;
  wire \o_count_1_reg_223[12]_i_3_n_4 ;
  wire \o_count_1_reg_223[4]_i_2_n_4 ;
  wire \o_count_1_reg_223[4]_i_3_n_4 ;
  wire \o_count_1_reg_223[4]_i_4_n_4 ;
  wire \o_count_1_reg_223[4]_i_5_n_4 ;
  wire \o_count_1_reg_223[8]_i_2_n_4 ;
  wire \o_count_1_reg_223[8]_i_3_n_4 ;
  wire \o_count_1_reg_223[8]_i_4_n_4 ;
  wire \o_count_1_reg_223[8]_i_5_n_4 ;
  wire [13:0]o_count_1_reg_223_reg;
  wire \o_count_1_reg_223_reg[0]_i_2_n_10 ;
  wire \o_count_1_reg_223_reg[0]_i_2_n_11 ;
  wire \o_count_1_reg_223_reg[0]_i_2_n_4 ;
  wire \o_count_1_reg_223_reg[0]_i_2_n_5 ;
  wire \o_count_1_reg_223_reg[0]_i_2_n_6 ;
  wire \o_count_1_reg_223_reg[0]_i_2_n_7 ;
  wire \o_count_1_reg_223_reg[0]_i_2_n_8 ;
  wire \o_count_1_reg_223_reg[0]_i_2_n_9 ;
  wire \o_count_1_reg_223_reg[12]_i_1_n_10 ;
  wire \o_count_1_reg_223_reg[12]_i_1_n_11 ;
  wire \o_count_1_reg_223_reg[12]_i_1_n_7 ;
  wire \o_count_1_reg_223_reg[4]_i_1_n_10 ;
  wire \o_count_1_reg_223_reg[4]_i_1_n_11 ;
  wire \o_count_1_reg_223_reg[4]_i_1_n_4 ;
  wire \o_count_1_reg_223_reg[4]_i_1_n_5 ;
  wire \o_count_1_reg_223_reg[4]_i_1_n_6 ;
  wire \o_count_1_reg_223_reg[4]_i_1_n_7 ;
  wire \o_count_1_reg_223_reg[4]_i_1_n_8 ;
  wire \o_count_1_reg_223_reg[4]_i_1_n_9 ;
  wire \o_count_1_reg_223_reg[8]_i_1_n_10 ;
  wire \o_count_1_reg_223_reg[8]_i_1_n_11 ;
  wire \o_count_1_reg_223_reg[8]_i_1_n_4 ;
  wire \o_count_1_reg_223_reg[8]_i_1_n_5 ;
  wire \o_count_1_reg_223_reg[8]_i_1_n_6 ;
  wire \o_count_1_reg_223_reg[8]_i_1_n_7 ;
  wire \o_count_1_reg_223_reg[8]_i_1_n_8 ;
  wire \o_count_1_reg_223_reg[8]_i_1_n_9 ;
  wire [13:0]o_count_2_reg_255;
  wire \o_count_2_reg_255[0]_i_1_n_4 ;
  wire \o_count_2_reg_255[10]_i_1_n_4 ;
  wire \o_count_2_reg_255[11]_i_1_n_4 ;
  wire \o_count_2_reg_255[12]_i_1_n_4 ;
  wire \o_count_2_reg_255[13]_i_2_n_4 ;
  wire \o_count_2_reg_255[1]_i_1_n_4 ;
  wire \o_count_2_reg_255[2]_i_1_n_4 ;
  wire \o_count_2_reg_255[3]_i_1_n_4 ;
  wire \o_count_2_reg_255[4]_i_1_n_4 ;
  wire \o_count_2_reg_255[5]_i_1_n_4 ;
  wire \o_count_2_reg_255[6]_i_1_n_4 ;
  wire \o_count_2_reg_255[7]_i_1_n_4 ;
  wire \o_count_2_reg_255[8]_i_1_n_4 ;
  wire \o_count_2_reg_255[9]_i_1_n_4 ;
  wire \o_count_3_reg_288[0]_i_2_n_4 ;
  wire \o_count_3_reg_288[0]_i_3_n_4 ;
  wire \o_count_3_reg_288[0]_i_4_n_4 ;
  wire \o_count_3_reg_288[0]_i_5_n_4 ;
  wire \o_count_3_reg_288[12]_i_2_n_4 ;
  wire \o_count_3_reg_288[12]_i_3_n_4 ;
  wire \o_count_3_reg_288[4]_i_2_n_4 ;
  wire \o_count_3_reg_288[4]_i_3_n_4 ;
  wire \o_count_3_reg_288[4]_i_4_n_4 ;
  wire \o_count_3_reg_288[4]_i_5_n_4 ;
  wire \o_count_3_reg_288[8]_i_2_n_4 ;
  wire \o_count_3_reg_288[8]_i_3_n_4 ;
  wire \o_count_3_reg_288[8]_i_4_n_4 ;
  wire \o_count_3_reg_288[8]_i_5_n_4 ;
  wire [13:0]o_count_3_reg_288_reg;
  wire \o_count_3_reg_288_reg[0]_i_1_n_10 ;
  wire \o_count_3_reg_288_reg[0]_i_1_n_11 ;
  wire \o_count_3_reg_288_reg[0]_i_1_n_4 ;
  wire \o_count_3_reg_288_reg[0]_i_1_n_5 ;
  wire \o_count_3_reg_288_reg[0]_i_1_n_6 ;
  wire \o_count_3_reg_288_reg[0]_i_1_n_7 ;
  wire \o_count_3_reg_288_reg[0]_i_1_n_8 ;
  wire \o_count_3_reg_288_reg[0]_i_1_n_9 ;
  wire \o_count_3_reg_288_reg[12]_i_1_n_10 ;
  wire \o_count_3_reg_288_reg[12]_i_1_n_11 ;
  wire \o_count_3_reg_288_reg[12]_i_1_n_7 ;
  wire \o_count_3_reg_288_reg[4]_i_1_n_10 ;
  wire \o_count_3_reg_288_reg[4]_i_1_n_11 ;
  wire \o_count_3_reg_288_reg[4]_i_1_n_4 ;
  wire \o_count_3_reg_288_reg[4]_i_1_n_5 ;
  wire \o_count_3_reg_288_reg[4]_i_1_n_6 ;
  wire \o_count_3_reg_288_reg[4]_i_1_n_7 ;
  wire \o_count_3_reg_288_reg[4]_i_1_n_8 ;
  wire \o_count_3_reg_288_reg[4]_i_1_n_9 ;
  wire \o_count_3_reg_288_reg[8]_i_1_n_10 ;
  wire \o_count_3_reg_288_reg[8]_i_1_n_11 ;
  wire \o_count_3_reg_288_reg[8]_i_1_n_4 ;
  wire \o_count_3_reg_288_reg[8]_i_1_n_5 ;
  wire \o_count_3_reg_288_reg[8]_i_1_n_6 ;
  wire \o_count_3_reg_288_reg[8]_i_1_n_7 ;
  wire \o_count_3_reg_288_reg[8]_i_1_n_8 ;
  wire \o_count_3_reg_288_reg[8]_i_1_n_9 ;
  wire o_count_4_reg_3091;
  wire \o_count_4_reg_309[0]_i_1_n_4 ;
  wire \o_count_4_reg_309[0]_i_4_n_4 ;
  wire \o_count_4_reg_309[0]_i_5_n_4 ;
  wire \o_count_4_reg_309[0]_i_6_n_4 ;
  wire \o_count_4_reg_309[0]_i_7_n_4 ;
  wire \o_count_4_reg_309[12]_i_2_n_4 ;
  wire \o_count_4_reg_309[12]_i_3_n_4 ;
  wire \o_count_4_reg_309[4]_i_2_n_4 ;
  wire \o_count_4_reg_309[4]_i_3_n_4 ;
  wire \o_count_4_reg_309[4]_i_4_n_4 ;
  wire \o_count_4_reg_309[4]_i_5_n_4 ;
  wire \o_count_4_reg_309[8]_i_2_n_4 ;
  wire \o_count_4_reg_309[8]_i_3_n_4 ;
  wire \o_count_4_reg_309[8]_i_4_n_4 ;
  wire \o_count_4_reg_309[8]_i_5_n_4 ;
  wire [13:0]o_count_4_reg_309_reg;
  wire \o_count_4_reg_309_reg[0]_i_2_n_10 ;
  wire \o_count_4_reg_309_reg[0]_i_2_n_11 ;
  wire \o_count_4_reg_309_reg[0]_i_2_n_4 ;
  wire \o_count_4_reg_309_reg[0]_i_2_n_5 ;
  wire \o_count_4_reg_309_reg[0]_i_2_n_6 ;
  wire \o_count_4_reg_309_reg[0]_i_2_n_7 ;
  wire \o_count_4_reg_309_reg[0]_i_2_n_8 ;
  wire \o_count_4_reg_309_reg[0]_i_2_n_9 ;
  wire \o_count_4_reg_309_reg[12]_i_1_n_10 ;
  wire \o_count_4_reg_309_reg[12]_i_1_n_11 ;
  wire \o_count_4_reg_309_reg[12]_i_1_n_7 ;
  wire \o_count_4_reg_309_reg[4]_i_1_n_10 ;
  wire \o_count_4_reg_309_reg[4]_i_1_n_11 ;
  wire \o_count_4_reg_309_reg[4]_i_1_n_4 ;
  wire \o_count_4_reg_309_reg[4]_i_1_n_5 ;
  wire \o_count_4_reg_309_reg[4]_i_1_n_6 ;
  wire \o_count_4_reg_309_reg[4]_i_1_n_7 ;
  wire \o_count_4_reg_309_reg[4]_i_1_n_8 ;
  wire \o_count_4_reg_309_reg[4]_i_1_n_9 ;
  wire \o_count_4_reg_309_reg[8]_i_1_n_10 ;
  wire \o_count_4_reg_309_reg[8]_i_1_n_11 ;
  wire \o_count_4_reg_309_reg[8]_i_1_n_4 ;
  wire \o_count_4_reg_309_reg[8]_i_1_n_5 ;
  wire \o_count_4_reg_309_reg[8]_i_1_n_6 ;
  wire \o_count_4_reg_309_reg[8]_i_1_n_7 ;
  wire \o_count_4_reg_309_reg[8]_i_1_n_8 ;
  wire \o_count_4_reg_309_reg[8]_i_1_n_9 ;
  wire o_count_5_reg_3191;
  wire \o_count_5_reg_319[0]_i_2_n_4 ;
  wire \o_count_5_reg_319[0]_i_3_n_4 ;
  wire \o_count_5_reg_319[0]_i_4_n_4 ;
  wire \o_count_5_reg_319[0]_i_5_n_4 ;
  wire \o_count_5_reg_319[12]_i_2_n_4 ;
  wire \o_count_5_reg_319[12]_i_3_n_4 ;
  wire \o_count_5_reg_319[4]_i_2_n_4 ;
  wire \o_count_5_reg_319[4]_i_3_n_4 ;
  wire \o_count_5_reg_319[4]_i_4_n_4 ;
  wire \o_count_5_reg_319[4]_i_5_n_4 ;
  wire \o_count_5_reg_319[8]_i_2_n_4 ;
  wire \o_count_5_reg_319[8]_i_3_n_4 ;
  wire \o_count_5_reg_319[8]_i_4_n_4 ;
  wire \o_count_5_reg_319[8]_i_5_n_4 ;
  wire [13:0]o_count_5_reg_319_reg;
  wire \o_count_5_reg_319_reg[0]_i_1_n_10 ;
  wire \o_count_5_reg_319_reg[0]_i_1_n_11 ;
  wire \o_count_5_reg_319_reg[0]_i_1_n_4 ;
  wire \o_count_5_reg_319_reg[0]_i_1_n_5 ;
  wire \o_count_5_reg_319_reg[0]_i_1_n_6 ;
  wire \o_count_5_reg_319_reg[0]_i_1_n_7 ;
  wire \o_count_5_reg_319_reg[0]_i_1_n_8 ;
  wire \o_count_5_reg_319_reg[0]_i_1_n_9 ;
  wire \o_count_5_reg_319_reg[12]_i_1_n_10 ;
  wire \o_count_5_reg_319_reg[12]_i_1_n_11 ;
  wire \o_count_5_reg_319_reg[12]_i_1_n_7 ;
  wire \o_count_5_reg_319_reg[4]_i_1_n_10 ;
  wire \o_count_5_reg_319_reg[4]_i_1_n_11 ;
  wire \o_count_5_reg_319_reg[4]_i_1_n_4 ;
  wire \o_count_5_reg_319_reg[4]_i_1_n_5 ;
  wire \o_count_5_reg_319_reg[4]_i_1_n_6 ;
  wire \o_count_5_reg_319_reg[4]_i_1_n_7 ;
  wire \o_count_5_reg_319_reg[4]_i_1_n_8 ;
  wire \o_count_5_reg_319_reg[4]_i_1_n_9 ;
  wire \o_count_5_reg_319_reg[8]_i_1_n_10 ;
  wire \o_count_5_reg_319_reg[8]_i_1_n_11 ;
  wire \o_count_5_reg_319_reg[8]_i_1_n_4 ;
  wire \o_count_5_reg_319_reg[8]_i_1_n_5 ;
  wire \o_count_5_reg_319_reg[8]_i_1_n_6 ;
  wire \o_count_5_reg_319_reg[8]_i_1_n_7 ;
  wire \o_count_5_reg_319_reg[8]_i_1_n_8 ;
  wire \o_count_5_reg_319_reg[8]_i_1_n_9 ;
  wire o_count_6_reg_244;
  wire \o_count_6_reg_244[0]_i_2_n_4 ;
  wire \o_count_6_reg_244[0]_i_3_n_4 ;
  wire \o_count_6_reg_244[0]_i_4_n_4 ;
  wire \o_count_6_reg_244[0]_i_5_n_4 ;
  wire \o_count_6_reg_244[0]_i_6_n_4 ;
  wire \o_count_6_reg_244[0]_i_7_n_4 ;
  wire \o_count_6_reg_244[0]_i_8_n_4 ;
  wire \o_count_6_reg_244[0]_i_9_n_4 ;
  wire \o_count_6_reg_244[12]_i_2_n_4 ;
  wire \o_count_6_reg_244[12]_i_3_n_4 ;
  wire \o_count_6_reg_244[4]_i_2_n_4 ;
  wire \o_count_6_reg_244[4]_i_3_n_4 ;
  wire \o_count_6_reg_244[4]_i_4_n_4 ;
  wire \o_count_6_reg_244[4]_i_5_n_4 ;
  wire \o_count_6_reg_244[4]_i_6_n_4 ;
  wire \o_count_6_reg_244[8]_i_2_n_4 ;
  wire \o_count_6_reg_244[8]_i_3_n_4 ;
  wire \o_count_6_reg_244[8]_i_4_n_4 ;
  wire \o_count_6_reg_244[8]_i_5_n_4 ;
  wire [13:0]o_count_6_reg_244_reg;
  wire \o_count_6_reg_244_reg[0]_i_1_n_10 ;
  wire \o_count_6_reg_244_reg[0]_i_1_n_11 ;
  wire \o_count_6_reg_244_reg[0]_i_1_n_4 ;
  wire \o_count_6_reg_244_reg[0]_i_1_n_5 ;
  wire \o_count_6_reg_244_reg[0]_i_1_n_6 ;
  wire \o_count_6_reg_244_reg[0]_i_1_n_7 ;
  wire \o_count_6_reg_244_reg[0]_i_1_n_8 ;
  wire \o_count_6_reg_244_reg[0]_i_1_n_9 ;
  wire \o_count_6_reg_244_reg[12]_i_1_n_10 ;
  wire \o_count_6_reg_244_reg[12]_i_1_n_11 ;
  wire \o_count_6_reg_244_reg[12]_i_1_n_7 ;
  wire \o_count_6_reg_244_reg[4]_i_1_n_10 ;
  wire \o_count_6_reg_244_reg[4]_i_1_n_11 ;
  wire \o_count_6_reg_244_reg[4]_i_1_n_4 ;
  wire \o_count_6_reg_244_reg[4]_i_1_n_5 ;
  wire \o_count_6_reg_244_reg[4]_i_1_n_6 ;
  wire \o_count_6_reg_244_reg[4]_i_1_n_7 ;
  wire \o_count_6_reg_244_reg[4]_i_1_n_8 ;
  wire \o_count_6_reg_244_reg[4]_i_1_n_9 ;
  wire \o_count_6_reg_244_reg[8]_i_1_n_10 ;
  wire \o_count_6_reg_244_reg[8]_i_1_n_11 ;
  wire \o_count_6_reg_244_reg[8]_i_1_n_4 ;
  wire \o_count_6_reg_244_reg[8]_i_1_n_5 ;
  wire \o_count_6_reg_244_reg[8]_i_1_n_6 ;
  wire \o_count_6_reg_244_reg[8]_i_1_n_7 ;
  wire \o_count_6_reg_244_reg[8]_i_1_n_8 ;
  wire \o_count_6_reg_244_reg[8]_i_1_n_9 ;
  wire [13:0]o_count_reg_188;
  wire [1:1]p_0_in;
  wire [4:0]p_0_in_0;
  wire [0:0]p_1_in;
  wire [9:0]p_cast_reg_804;
  wire \p_cast_reg_804[3]_i_2_n_4 ;
  wire \p_cast_reg_804[3]_i_3_n_4 ;
  wire \p_cast_reg_804[3]_i_4_n_4 ;
  wire \p_cast_reg_804[3]_i_5_n_4 ;
  wire \p_cast_reg_804[7]_i_2_n_4 ;
  wire \p_cast_reg_804[7]_i_3_n_4 ;
  wire \p_cast_reg_804[7]_i_4_n_4 ;
  wire \p_cast_reg_804[7]_i_5_n_4 ;
  wire \p_cast_reg_804_reg[3]_i_1_n_4 ;
  wire \p_cast_reg_804_reg[3]_i_1_n_5 ;
  wire \p_cast_reg_804_reg[3]_i_1_n_6 ;
  wire \p_cast_reg_804_reg[3]_i_1_n_7 ;
  wire \p_cast_reg_804_reg[7]_i_1_n_4 ;
  wire \p_cast_reg_804_reg[7]_i_1_n_5 ;
  wire \p_cast_reg_804_reg[7]_i_1_n_6 ;
  wire \p_cast_reg_804_reg[7]_i_1_n_7 ;
  wire \p_cast_reg_804_reg[9]_i_1_n_7 ;
  wire [0:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire [1:0]ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_161_n_4;
  wire ram_reg_0_i_164_n_4;
  wire ram_reg_0_i_165_n_4;
  wire ram_reg_0_i_171_n_4;
  wire ram_reg_0_i_172_n_4;
  wire ram_reg_0_i_173_n_4;
  wire ram_reg_0_i_180_n_4;
  wire ram_reg_0_i_196_n_4;
  wire ram_reg_0_i_200_n_4;
  wire ram_reg_0_i_205_n_4;
  wire ram_reg_0_i_215_n_4;
  wire ram_reg_0_i_231_n_4;
  wire ram_reg_0_i_232_n_4;
  wire ram_reg_0_i_233_n_4;
  wire ram_reg_0_i_25__0_n_4;
  wire ram_reg_0_i_29__0_n_4;
  wire ram_reg_0_i_99_n_4;
  wire ram_reg_7;
  wire sel;
  wire [4:0]tmp_28_reg_698;
  wire [11:5]tmp_30_reg_709;
  wire \tmp_30_reg_709[11]_i_3_n_4 ;
  wire \tmp_30_reg_709[11]_i_5_n_4 ;
  wire \tmp_30_reg_709[11]_i_6_n_4 ;
  wire \tmp_30_reg_709[11]_i_7_n_4 ;
  wire \tmp_30_reg_709[5]_i_2_n_4 ;
  wire \tmp_30_reg_709[5]_i_3_n_4 ;
  wire \tmp_30_reg_709[5]_i_4_n_4 ;
  wire \tmp_30_reg_709[5]_i_5_n_4 ;
  wire \tmp_30_reg_709[5]_i_6_n_4 ;
  wire \tmp_30_reg_709[6]_i_2_n_4 ;
  wire \tmp_30_reg_709[6]_i_3_n_4 ;
  wire \tmp_30_reg_709[6]_i_4_n_4 ;
  wire \tmp_30_reg_709[6]_i_5_n_4 ;
  wire \tmp_30_reg_709[6]_i_6_n_4 ;
  wire \tmp_30_reg_709[6]_i_7_n_4 ;
  wire \tmp_30_reg_709[6]_i_8_n_4 ;
  wire \tmp_30_reg_709[6]_i_9_n_4 ;
  wire \tmp_30_reg_709_reg[11]_i_1_n_7 ;
  wire \tmp_30_reg_709_reg[11]_i_2_n_7 ;
  wire \tmp_30_reg_709_reg[11]_i_4_n_10 ;
  wire \tmp_30_reg_709_reg[11]_i_4_n_11 ;
  wire \tmp_30_reg_709_reg[11]_i_4_n_4 ;
  wire \tmp_30_reg_709_reg[11]_i_4_n_5 ;
  wire \tmp_30_reg_709_reg[11]_i_4_n_6 ;
  wire \tmp_30_reg_709_reg[11]_i_4_n_7 ;
  wire \tmp_30_reg_709_reg[11]_i_4_n_8 ;
  wire \tmp_30_reg_709_reg[11]_i_4_n_9 ;
  wire \tmp_30_reg_709_reg[5]_i_1_n_4 ;
  wire \tmp_30_reg_709_reg[5]_i_1_n_5 ;
  wire \tmp_30_reg_709_reg[5]_i_1_n_6 ;
  wire \tmp_30_reg_709_reg[5]_i_1_n_7 ;
  wire \tmp_30_reg_709_reg[6]_i_1_n_4 ;
  wire \tmp_30_reg_709_reg[6]_i_1_n_5 ;
  wire \tmp_30_reg_709_reg[6]_i_1_n_6 ;
  wire \tmp_30_reg_709_reg[6]_i_1_n_7 ;
  wire [4:1]tmp_31_fu_360_p2;
  wire [4:0]tmp_31_reg_720;
  wire \tmp_31_reg_720[3]_i_2_n_4 ;
  wire [4:0]tmp_32_fu_404_p2;
  wire [9:0]tmp_33_fu_422_p2;
  wire [11:0]tmp_37_fu_366_p1;
  wire [4:0]tmp_37_reg_730;
  wire \tmp_37_reg_730[0]_i_2_n_4 ;
  wire \tmp_37_reg_730[0]_i_3_n_4 ;
  wire \tmp_37_reg_730[0]_i_4_n_4 ;
  wire \tmp_37_reg_730[0]_i_5_n_4 ;
  wire \tmp_37_reg_730[0]_i_6_n_4 ;
  wire \tmp_37_reg_730_reg[0]_i_1_n_4 ;
  wire \tmp_37_reg_730_reg[0]_i_1_n_5 ;
  wire \tmp_37_reg_730_reg[0]_i_1_n_6 ;
  wire \tmp_37_reg_730_reg[0]_i_1_n_7 ;
  wire \tmp_37_reg_730_reg[0]_i_1_n_8 ;
  wire \tmp_37_reg_730_reg[0]_i_1_n_9 ;
  wire [4:0]tmp_38_reg_799;
  wire [11:0]tmp_39_cast1_reg_752;
  wire [13:0]tmp_39_fu_546_p2;
  wire [13:0]tmp_39_reg_830;
  wire \tmp_39_reg_830[11]_i_2_n_4 ;
  wire \tmp_39_reg_830[11]_i_3_n_4 ;
  wire \tmp_39_reg_830[11]_i_4_n_4 ;
  wire \tmp_39_reg_830[11]_i_5_n_4 ;
  wire \tmp_39_reg_830[11]_i_6_n_4 ;
  wire \tmp_39_reg_830[11]_i_7_n_4 ;
  wire \tmp_39_reg_830[11]_i_8_n_4 ;
  wire \tmp_39_reg_830[11]_i_9_n_4 ;
  wire \tmp_39_reg_830[13]_i_2_n_4 ;
  wire \tmp_39_reg_830[3]_i_2_n_4 ;
  wire \tmp_39_reg_830[3]_i_3_n_4 ;
  wire \tmp_39_reg_830[3]_i_4_n_4 ;
  wire \tmp_39_reg_830[3]_i_5_n_4 ;
  wire \tmp_39_reg_830[3]_i_6_n_4 ;
  wire \tmp_39_reg_830[3]_i_7_n_4 ;
  wire \tmp_39_reg_830[3]_i_8_n_4 ;
  wire \tmp_39_reg_830[7]_i_2_n_4 ;
  wire \tmp_39_reg_830[7]_i_3_n_4 ;
  wire \tmp_39_reg_830[7]_i_4_n_4 ;
  wire \tmp_39_reg_830[7]_i_5_n_4 ;
  wire \tmp_39_reg_830[7]_i_6_n_4 ;
  wire \tmp_39_reg_830[7]_i_7_n_4 ;
  wire \tmp_39_reg_830[7]_i_8_n_4 ;
  wire \tmp_39_reg_830[7]_i_9_n_4 ;
  wire \tmp_39_reg_830_reg[11]_i_1_n_4 ;
  wire \tmp_39_reg_830_reg[11]_i_1_n_5 ;
  wire \tmp_39_reg_830_reg[11]_i_1_n_6 ;
  wire \tmp_39_reg_830_reg[11]_i_1_n_7 ;
  wire \tmp_39_reg_830_reg[13]_i_1_n_7 ;
  wire \tmp_39_reg_830_reg[3]_i_1_n_4 ;
  wire \tmp_39_reg_830_reg[3]_i_1_n_5 ;
  wire \tmp_39_reg_830_reg[3]_i_1_n_6 ;
  wire \tmp_39_reg_830_reg[3]_i_1_n_7 ;
  wire \tmp_39_reg_830_reg[7]_i_1_n_4 ;
  wire \tmp_39_reg_830_reg[7]_i_1_n_5 ;
  wire \tmp_39_reg_830_reg[7]_i_1_n_6 ;
  wire \tmp_39_reg_830_reg[7]_i_1_n_7 ;
  wire [9:0]tmp_3_fu_490_p2;
  wire \tmp_40_cast9_reg_757_reg_n_4_[0] ;
  wire \tmp_40_cast9_reg_757_reg_n_4_[1] ;
  wire \tmp_40_cast9_reg_757_reg_n_4_[3] ;
  wire [4:0]tmp_41_cast6_reg_767;
  wire [13:0]tmp_42_fu_571_p2;
  wire [13:0]tmp_42_reg_849;
  wire \tmp_42_reg_849[3]_i_2_n_4 ;
  wire \tmp_42_reg_849[3]_i_3_n_4 ;
  wire \tmp_42_reg_849[3]_i_4_n_4 ;
  wire \tmp_42_reg_849[3]_i_5_n_4 ;
  wire \tmp_42_reg_849[7]_i_2_n_4 ;
  wire \tmp_42_reg_849_reg[11]_i_1_n_4 ;
  wire \tmp_42_reg_849_reg[11]_i_1_n_5 ;
  wire \tmp_42_reg_849_reg[11]_i_1_n_6 ;
  wire \tmp_42_reg_849_reg[11]_i_1_n_7 ;
  wire \tmp_42_reg_849_reg[13]_i_2_n_7 ;
  wire \tmp_42_reg_849_reg[3]_i_1_n_4 ;
  wire \tmp_42_reg_849_reg[3]_i_1_n_5 ;
  wire \tmp_42_reg_849_reg[3]_i_1_n_6 ;
  wire \tmp_42_reg_849_reg[3]_i_1_n_7 ;
  wire \tmp_42_reg_849_reg[7]_i_1_n_4 ;
  wire \tmp_42_reg_849_reg[7]_i_1_n_5 ;
  wire \tmp_42_reg_849_reg[7]_i_1_n_6 ;
  wire \tmp_42_reg_849_reg[7]_i_1_n_7 ;
  wire [9:0]tmp_43_cast_reg_772;
  wire \tmp_43_cast_reg_772[3]_i_2_n_4 ;
  wire \tmp_43_cast_reg_772[3]_i_3_n_4 ;
  wire \tmp_43_cast_reg_772[3]_i_4_n_4 ;
  wire \tmp_43_cast_reg_772[3]_i_5_n_4 ;
  wire \tmp_43_cast_reg_772[3]_i_6_n_4 ;
  wire \tmp_43_cast_reg_772[3]_i_7_n_4 ;
  wire \tmp_43_cast_reg_772[3]_i_8_n_4 ;
  wire \tmp_43_cast_reg_772[7]_i_2_n_4 ;
  wire \tmp_43_cast_reg_772[7]_i_3_n_4 ;
  wire \tmp_43_cast_reg_772[7]_i_4_n_4 ;
  wire \tmp_43_cast_reg_772[7]_i_5_n_4 ;
  wire \tmp_43_cast_reg_772_reg[3]_i_1_n_4 ;
  wire \tmp_43_cast_reg_772_reg[3]_i_1_n_5 ;
  wire \tmp_43_cast_reg_772_reg[3]_i_1_n_6 ;
  wire \tmp_43_cast_reg_772_reg[3]_i_1_n_7 ;
  wire \tmp_43_cast_reg_772_reg[7]_i_1_n_4 ;
  wire \tmp_43_cast_reg_772_reg[7]_i_1_n_5 ;
  wire \tmp_43_cast_reg_772_reg[7]_i_1_n_6 ;
  wire \tmp_43_cast_reg_772_reg[7]_i_1_n_7 ;
  wire \tmp_43_cast_reg_772_reg[9]_i_1_n_7 ;
  wire [13:0]tmp_43_fu_566_p2;
  wire [13:0]tmp_43_reg_844;
  wire \tmp_43_reg_844[3]_i_2_n_4 ;
  wire \tmp_43_reg_844[3]_i_3_n_4 ;
  wire \tmp_43_reg_844[3]_i_4_n_4 ;
  wire \tmp_43_reg_844[3]_i_5_n_4 ;
  wire \tmp_43_reg_844[7]_i_2_n_4 ;
  wire \tmp_43_reg_844_reg[11]_i_1_n_4 ;
  wire \tmp_43_reg_844_reg[11]_i_1_n_5 ;
  wire \tmp_43_reg_844_reg[11]_i_1_n_6 ;
  wire \tmp_43_reg_844_reg[11]_i_1_n_7 ;
  wire \tmp_43_reg_844_reg[13]_i_2_n_7 ;
  wire \tmp_43_reg_844_reg[3]_i_1_n_4 ;
  wire \tmp_43_reg_844_reg[3]_i_1_n_5 ;
  wire \tmp_43_reg_844_reg[3]_i_1_n_6 ;
  wire \tmp_43_reg_844_reg[3]_i_1_n_7 ;
  wire \tmp_43_reg_844_reg[7]_i_1_n_4 ;
  wire \tmp_43_reg_844_reg[7]_i_1_n_5 ;
  wire \tmp_43_reg_844_reg[7]_i_1_n_6 ;
  wire \tmp_43_reg_844_reg[7]_i_1_n_7 ;
  wire [13:0]tmp_45_fu_592_p2;
  wire [13:0]tmp_45_reg_867;
  wire \tmp_45_reg_867[3]_i_2_n_4 ;
  wire \tmp_45_reg_867[3]_i_3_n_4 ;
  wire \tmp_45_reg_867[3]_i_4_n_4 ;
  wire \tmp_45_reg_867[3]_i_5_n_4 ;
  wire \tmp_45_reg_867[7]_i_2_n_4 ;
  wire \tmp_45_reg_867_reg[11]_i_1_n_4 ;
  wire \tmp_45_reg_867_reg[11]_i_1_n_5 ;
  wire \tmp_45_reg_867_reg[11]_i_1_n_6 ;
  wire \tmp_45_reg_867_reg[11]_i_1_n_7 ;
  wire \tmp_45_reg_867_reg[13]_i_2_n_7 ;
  wire \tmp_45_reg_867_reg[3]_i_1_n_4 ;
  wire \tmp_45_reg_867_reg[3]_i_1_n_5 ;
  wire \tmp_45_reg_867_reg[3]_i_1_n_6 ;
  wire \tmp_45_reg_867_reg[3]_i_1_n_7 ;
  wire \tmp_45_reg_867_reg[7]_i_1_n_4 ;
  wire \tmp_45_reg_867_reg[7]_i_1_n_5 ;
  wire \tmp_45_reg_867_reg[7]_i_1_n_6 ;
  wire \tmp_45_reg_867_reg[7]_i_1_n_7 ;
  wire [13:0]tmp_48_fu_586_p2;
  wire [13:0]tmp_48_reg_862;
  wire \tmp_48_reg_862_reg[12]_i_1_n_4 ;
  wire \tmp_48_reg_862_reg[12]_i_1_n_5 ;
  wire \tmp_48_reg_862_reg[12]_i_1_n_6 ;
  wire \tmp_48_reg_862_reg[12]_i_1_n_7 ;
  wire \tmp_48_reg_862_reg[4]_i_1_n_4 ;
  wire \tmp_48_reg_862_reg[4]_i_1_n_5 ;
  wire \tmp_48_reg_862_reg[4]_i_1_n_6 ;
  wire \tmp_48_reg_862_reg[4]_i_1_n_7 ;
  wire \tmp_48_reg_862_reg[8]_i_1_n_4 ;
  wire \tmp_48_reg_862_reg[8]_i_1_n_5 ;
  wire \tmp_48_reg_862_reg[8]_i_1_n_6 ;
  wire \tmp_48_reg_862_reg[8]_i_1_n_7 ;
  wire [4:0]tmp_9_fu_475_p2;
  wire [4:0]tmp_9_reg_793;
  wire \tmp_9_reg_793[2]_i_2_n_4 ;
  wire \tmp_9_reg_793[3]_i_2_n_4 ;
  wire \tmp_9_reg_793[4]_i_2_n_4 ;
  wire \tmp_9_reg_793[4]_i_3_n_4 ;
  wire [4:0]tmp_cast_reg_735;
  wire [3:3]tmp_reg_704;
  wire \tmp_reg_704[3]_i_1_n_4 ;
  wire [13:0]tmp_s_fu_383_p2;
  wire [13:0]tmp_s_reg_747;
  wire \tmp_s_reg_747[10]_i_11_n_4 ;
  wire \tmp_s_reg_747[10]_i_12_n_4 ;
  wire \tmp_s_reg_747[10]_i_13_n_4 ;
  wire \tmp_s_reg_747[10]_i_14_n_4 ;
  wire \tmp_s_reg_747[10]_i_2_n_4 ;
  wire \tmp_s_reg_747[10]_i_3_n_4 ;
  wire \tmp_s_reg_747[10]_i_4_n_4 ;
  wire \tmp_s_reg_747[10]_i_5_n_4 ;
  wire \tmp_s_reg_747[10]_i_6_n_4 ;
  wire \tmp_s_reg_747[10]_i_7_n_4 ;
  wire \tmp_s_reg_747[10]_i_8_n_4 ;
  wire \tmp_s_reg_747[10]_i_9_n_4 ;
  wire \tmp_s_reg_747[13]_i_3_n_4 ;
  wire \tmp_s_reg_747[13]_i_4_n_4 ;
  wire \tmp_s_reg_747[13]_i_5_n_4 ;
  wire \tmp_s_reg_747[2]_i_2_n_4 ;
  wire \tmp_s_reg_747[2]_i_3_n_4 ;
  wire \tmp_s_reg_747[2]_i_4_n_4 ;
  wire \tmp_s_reg_747[2]_i_5_n_4 ;
  wire \tmp_s_reg_747[2]_i_6_n_4 ;
  wire \tmp_s_reg_747[2]_i_7_n_4 ;
  wire \tmp_s_reg_747[3]_i_3_n_4 ;
  wire \tmp_s_reg_747[3]_i_4_n_4 ;
  wire \tmp_s_reg_747[3]_i_5_n_4 ;
  wire \tmp_s_reg_747[3]_i_6_n_4 ;
  wire \tmp_s_reg_747[3]_i_7_n_4 ;
  wire \tmp_s_reg_747[3]_i_8_n_4 ;
  wire \tmp_s_reg_747[6]_i_10_n_4 ;
  wire \tmp_s_reg_747[6]_i_11_n_4 ;
  wire \tmp_s_reg_747[6]_i_13_n_4 ;
  wire \tmp_s_reg_747[6]_i_14_n_4 ;
  wire \tmp_s_reg_747[6]_i_15_n_4 ;
  wire \tmp_s_reg_747[6]_i_2_n_4 ;
  wire \tmp_s_reg_747[6]_i_4_n_4 ;
  wire \tmp_s_reg_747[6]_i_5_n_4 ;
  wire \tmp_s_reg_747[6]_i_6_n_4 ;
  wire \tmp_s_reg_747[6]_i_7_n_4 ;
  wire \tmp_s_reg_747[6]_i_9_n_4 ;
  wire \tmp_s_reg_747_reg[10]_i_10_n_10 ;
  wire \tmp_s_reg_747_reg[10]_i_10_n_11 ;
  wire \tmp_s_reg_747_reg[10]_i_10_n_5 ;
  wire \tmp_s_reg_747_reg[10]_i_10_n_7 ;
  wire \tmp_s_reg_747_reg[10]_i_1_n_4 ;
  wire \tmp_s_reg_747_reg[10]_i_1_n_5 ;
  wire \tmp_s_reg_747_reg[10]_i_1_n_6 ;
  wire \tmp_s_reg_747_reg[10]_i_1_n_7 ;
  wire \tmp_s_reg_747_reg[13]_i_1_n_6 ;
  wire \tmp_s_reg_747_reg[13]_i_1_n_7 ;
  wire \tmp_s_reg_747_reg[13]_i_2_n_7 ;
  wire \tmp_s_reg_747_reg[2]_i_1_n_4 ;
  wire \tmp_s_reg_747_reg[2]_i_1_n_5 ;
  wire \tmp_s_reg_747_reg[2]_i_1_n_6 ;
  wire \tmp_s_reg_747_reg[2]_i_1_n_7 ;
  wire \tmp_s_reg_747_reg[2]_i_1_n_8 ;
  wire \tmp_s_reg_747_reg[3]_i_2_n_10 ;
  wire \tmp_s_reg_747_reg[3]_i_2_n_11 ;
  wire \tmp_s_reg_747_reg[3]_i_2_n_4 ;
  wire \tmp_s_reg_747_reg[3]_i_2_n_5 ;
  wire \tmp_s_reg_747_reg[3]_i_2_n_6 ;
  wire \tmp_s_reg_747_reg[3]_i_2_n_7 ;
  wire \tmp_s_reg_747_reg[3]_i_2_n_8 ;
  wire \tmp_s_reg_747_reg[3]_i_2_n_9 ;
  wire \tmp_s_reg_747_reg[6]_i_1_n_4 ;
  wire \tmp_s_reg_747_reg[6]_i_1_n_5 ;
  wire \tmp_s_reg_747_reg[6]_i_1_n_6 ;
  wire \tmp_s_reg_747_reg[6]_i_1_n_7 ;
  wire \tmp_s_reg_747_reg[6]_i_3_n_10 ;
  wire \tmp_s_reg_747_reg[6]_i_3_n_11 ;
  wire \tmp_s_reg_747_reg[6]_i_3_n_4 ;
  wire \tmp_s_reg_747_reg[6]_i_3_n_5 ;
  wire \tmp_s_reg_747_reg[6]_i_3_n_6 ;
  wire \tmp_s_reg_747_reg[6]_i_3_n_7 ;
  wire \tmp_s_reg_747_reg[6]_i_3_n_8 ;
  wire \tmp_s_reg_747_reg[6]_i_3_n_9 ;
  wire [3:1]\NLW_ap_CS_fsm_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_CS_fsm_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_i_count_3_reg_825_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_count_3_reg_825_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_indvars_iv1_reg_158_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvars_iv1_reg_158_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_indvars_iv2_reg_178_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvars_iv2_reg_178_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_indvars_iv3_reg_233_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvars_iv3_reg_233_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_indvars_iv_reg_168_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvars_iv_reg_168_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_1_reg_223_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_1_reg_223_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_3_reg_288_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_3_reg_288_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_4_reg_309_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_4_reg_309_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_5_reg_319_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_5_reg_319_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_6_reg_244_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_6_reg_244_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_p_cast_reg_804_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_cast_reg_804_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_30_reg_709_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_30_reg_709_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_30_reg_709_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_30_reg_709_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_39_reg_830_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_39_reg_830_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_42_reg_849_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_42_reg_849_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_43_cast_reg_772_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_43_cast_reg_772_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_43_reg_844_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_43_reg_844_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_45_reg_867_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_45_reg_867_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_48_reg_862_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_48_reg_862_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_s_reg_747_reg[10]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_s_reg_747_reg[10]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_s_reg_747_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_s_reg_747_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_s_reg_747_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_s_reg_747_reg[13]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_s_reg_747_reg[6]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_padding2d_fix16_fu_297_ap_ready),
        .I1(grp_padding2d_fix16_fu_297_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .O(grp_padding2d_fix16_fu_297_ap_done));
  LUT6 #(
    .INIT(64'h8008000000008008)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_3_n_4 ),
        .I2(depth_reg_212[4]),
        .I3(tmp_38_reg_799[4]),
        .I4(depth_reg_212[3]),
        .I5(tmp_38_reg_799[3]),
        .O(grp_padding2d_fix16_fu_297_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(grp_padding2d_fix16_fu_297_ap_ready),
        .I1(grp_padding2d_fix16_fu_297_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(grp_padding2d_fix16_fu_297_ap_ready),
        .I1(grp_padding2d_fix16_fu_297_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(grp_padding2d_fix16_fu_297_ap_ready),
        .I1(grp_padding2d_fix16_fu_297_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(grp_padding2d_fix16_fu_297_ap_ready),
        .I1(grp_padding2d_fix16_fu_297_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(grp_padding2d_fix16_fu_297_ap_ready),
        .I1(grp_padding2d_fix16_fu_297_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(grp_padding2d_fix16_fu_297_ap_ready),
        .I1(grp_padding2d_fix16_fu_297_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(Q[8]),
        .O(D[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(ap_CS_fsm_state2),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[2]_i_1__8 
       (.I0(grp_padding2d_fix16_fu_297_ap_ready),
        .I1(grp_padding2d_fix16_fu_297_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(\ap_CS_fsm_reg[2]_0 ),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(grp_padding2d_fix16_fu_297_ap_ready),
        .I1(grp_padding2d_fix16_fu_297_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(grp_padding2d_fix16_fu_297_ap_ready),
        .I1(grp_padding2d_fix16_fu_297_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(Q[10]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_NS_fsm13_out),
        .I1(ap_CS_fsm_state4),
        .I2(\ap_CS_fsm[3]_i_2_n_4 ),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[3]_i_1__8 
       (.I0(grp_padding2d_fix16_fu_297_ap_ready),
        .I1(grp_padding2d_fix16_fu_297_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .I3(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2AA2AAAAAAAA2AA2)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_3_n_4 ),
        .I2(depth_reg_212[4]),
        .I3(tmp_38_reg_799[4]),
        .I4(depth_reg_212[3]),
        .I5(tmp_38_reg_799[3]),
        .O(\ap_CS_fsm[3]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(depth_reg_212[2]),
        .I1(depth_reg_212[1]),
        .I2(depth_reg_212[0]),
        .I3(tmp_38_reg_799[0]),
        .O(\ap_CS_fsm[3]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_NS_fsm13_out),
        .I1(ap_CS_fsm_state4),
        .I2(exitcond5_fu_608_p2),
        .I3(ap_CS_fsm_state8),
        .O(ap_NS_fsm[4]));
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[5]_i_1__8 
       (.I0(ap_CS_fsm_state5),
        .I1(exitcond7_fu_555_p2),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .O(ap_NS_fsm[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(grp_padding2d_fix16_fu_297_input_r_ce0),
        .I1(exitcond_fu_575_p2),
        .O(ap_NS_fsm[6]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(exitcond5_fu_608_p2),
        .I1(ap_CS_fsm_state8),
        .I2(exitcond_fu_575_p2),
        .I3(grp_padding2d_fix16_fu_297_input_r_ce0),
        .O(ap_NS_fsm[7]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_10 
       (.I0(o_count_4_reg_309_reg[3]),
        .I1(indvars_iv3_reg_233_reg[3]),
        .I2(o_count_4_reg_309_reg[4]),
        .I3(indvars_iv3_reg_233_reg[4]),
        .I4(indvars_iv3_reg_233_reg[5]),
        .I5(o_count_4_reg_309_reg[5]),
        .O(\ap_CS_fsm[7]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_11 
       (.I0(o_count_4_reg_309_reg[0]),
        .I1(indvars_iv3_reg_233_reg[0]),
        .I2(o_count_4_reg_309_reg[1]),
        .I3(indvars_iv3_reg_233_reg[1]),
        .I4(indvars_iv3_reg_233_reg[2]),
        .I5(o_count_4_reg_309_reg[2]),
        .O(\ap_CS_fsm[7]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_12 
       (.I0(o_count_3_reg_288_reg[9]),
        .I1(o_count_6_reg_244_reg[9]),
        .I2(o_count_3_reg_288_reg[10]),
        .I3(o_count_6_reg_244_reg[10]),
        .I4(o_count_6_reg_244_reg[11]),
        .I5(o_count_3_reg_288_reg[11]),
        .O(\ap_CS_fsm[7]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_13 
       (.I0(o_count_3_reg_288_reg[6]),
        .I1(o_count_6_reg_244_reg[6]),
        .I2(o_count_3_reg_288_reg[7]),
        .I3(o_count_6_reg_244_reg[7]),
        .I4(o_count_6_reg_244_reg[8]),
        .I5(o_count_3_reg_288_reg[8]),
        .O(\ap_CS_fsm[7]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_14 
       (.I0(o_count_3_reg_288_reg[3]),
        .I1(o_count_6_reg_244_reg[3]),
        .I2(o_count_3_reg_288_reg[4]),
        .I3(o_count_6_reg_244_reg[4]),
        .I4(o_count_6_reg_244_reg[5]),
        .I5(o_count_3_reg_288_reg[5]),
        .O(\ap_CS_fsm[7]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_15 
       (.I0(o_count_3_reg_288_reg[0]),
        .I1(o_count_6_reg_244_reg[0]),
        .I2(o_count_3_reg_288_reg[1]),
        .I3(o_count_6_reg_244_reg[1]),
        .I4(o_count_6_reg_244_reg[2]),
        .I5(o_count_3_reg_288_reg[2]),
        .O(\ap_CS_fsm[7]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_5 
       (.I0(o_count_4_reg_309_reg[12]),
        .I1(indvars_iv3_reg_233_reg[12]),
        .I2(o_count_4_reg_309_reg[13]),
        .I3(indvars_iv3_reg_233_reg[13]),
        .O(\ap_CS_fsm[7]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_7 
       (.I0(o_count_3_reg_288_reg[12]),
        .I1(o_count_6_reg_244_reg[12]),
        .I2(o_count_3_reg_288_reg[13]),
        .I3(o_count_6_reg_244_reg[13]),
        .O(\ap_CS_fsm[7]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_8 
       (.I0(o_count_4_reg_309_reg[9]),
        .I1(indvars_iv3_reg_233_reg[9]),
        .I2(o_count_4_reg_309_reg[10]),
        .I3(indvars_iv3_reg_233_reg[10]),
        .I4(indvars_iv3_reg_233_reg[11]),
        .I5(o_count_4_reg_309_reg[11]),
        .O(\ap_CS_fsm[7]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_9 
       (.I0(o_count_4_reg_309_reg[6]),
        .I1(indvars_iv3_reg_233_reg[6]),
        .I2(o_count_4_reg_309_reg[7]),
        .I3(indvars_iv3_reg_233_reg[7]),
        .I4(indvars_iv3_reg_233_reg[8]),
        .I5(o_count_4_reg_309_reg[8]),
        .O(\ap_CS_fsm[7]_i_9_n_4 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(exitcond7_fu_555_p2),
        .I2(o_count_5_reg_3191),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'h0004666200000000)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(Q[5]),
        .I1(height_reg_277[3]),
        .I2(Q[8]),
        .I3(Q[3]),
        .I4(height_reg_277[4]),
        .I5(\ap_CS_fsm[8]_i_4_n_4 ),
        .O(exitcond7_fu_555_p2));
  LUT6 #(
    .INIT(64'h28AAAA28AAAAAAAA)) 
    \ap_CS_fsm[8]_i_3 
       (.I0(ap_CS_fsm_state9),
        .I1(o_count_5_reg_319_reg[4]),
        .I2(\indvars_iv4_reg_148_reg_n_4_[4] ),
        .I3(o_count_5_reg_319_reg[0]),
        .I4(\indvars_iv4_reg_148_reg_n_4_[0] ),
        .I5(\indvars_iv2_reg_178[13]_i_3_n_4 ),
        .O(o_count_5_reg_3191));
  LUT6 #(
    .INIT(64'hA5A4000000010000)) 
    \ap_CS_fsm[8]_i_4 
       (.I0(height_reg_277[0]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(height_reg_277[2]),
        .I5(height_reg_277[1]),
        .O(\ap_CS_fsm[8]_i_4_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_fu_297_ap_done),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(grp_padding2d_fix16_fu_297_input_r_ce0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg[6]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[7]_i_2 
       (.CI(\ap_CS_fsm_reg[7]_i_4_n_4 ),
        .CO({\NLW_ap_CS_fsm_reg[7]_i_2_CO_UNCONNECTED [3:1],exitcond5_fu_608_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[7]_i_5_n_4 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_3 
       (.CI(\ap_CS_fsm_reg[7]_i_6_n_4 ),
        .CO({\NLW_ap_CS_fsm_reg[7]_i_3_CO_UNCONNECTED [3:1],exitcond_fu_575_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[7]_i_7_n_4 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[7]_i_4_n_4 ,\ap_CS_fsm_reg[7]_i_4_n_5 ,\ap_CS_fsm_reg[7]_i_4_n_6 ,\ap_CS_fsm_reg[7]_i_4_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_8_n_4 ,\ap_CS_fsm[7]_i_9_n_4 ,\ap_CS_fsm[7]_i_10_n_4 ,\ap_CS_fsm[7]_i_11_n_4 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[7]_i_6_n_4 ,\ap_CS_fsm_reg[7]_i_6_n_5 ,\ap_CS_fsm_reg[7]_i_6_n_6 ,\ap_CS_fsm_reg[7]_i_6_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_6_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_12_n_4 ,\ap_CS_fsm[7]_i_13_n_4 ,\ap_CS_fsm[7]_i_14_n_4 ,\ap_CS_fsm[7]_i_15_n_4 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \depth_1_reg_812[0]_i_1 
       (.I0(depth_reg_212[0]),
        .O(depth_1_fu_509_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \depth_1_reg_812[1]_i_1 
       (.I0(depth_reg_212[0]),
        .I1(depth_reg_212[1]),
        .O(depth_1_fu_509_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \depth_1_reg_812[2]_i_1 
       (.I0(depth_reg_212[0]),
        .I1(depth_reg_212[1]),
        .I2(depth_reg_212[2]),
        .O(depth_1_fu_509_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \depth_1_reg_812[3]_i_1 
       (.I0(depth_reg_212[2]),
        .I1(depth_reg_212[1]),
        .I2(depth_reg_212[0]),
        .I3(depth_reg_212[3]),
        .O(depth_1_fu_509_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \depth_1_reg_812[4]_i_1 
       (.I0(depth_reg_212[3]),
        .I1(depth_reg_212[0]),
        .I2(depth_reg_212[1]),
        .I3(depth_reg_212[2]),
        .I4(depth_reg_212[4]),
        .O(depth_1_fu_509_p2[4]));
  FDRE \depth_1_reg_812_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_1_fu_509_p2[0]),
        .Q(depth_1_reg_812[0]),
        .R(1'b0));
  FDRE \depth_1_reg_812_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_1_fu_509_p2[1]),
        .Q(depth_1_reg_812[1]),
        .R(1'b0));
  FDRE \depth_1_reg_812_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_1_fu_509_p2[2]),
        .Q(depth_1_reg_812[2]),
        .R(1'b0));
  FDRE \depth_1_reg_812_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_1_fu_509_p2[3]),
        .Q(depth_1_reg_812[3]),
        .R(1'b0));
  FDRE \depth_1_reg_812_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_1_fu_509_p2[4]),
        .Q(depth_1_reg_812[4]),
        .R(1'b0));
  FDRE \depth_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(depth_1_reg_812[0]),
        .Q(depth_reg_212[0]),
        .R(ap_CS_fsm_state2));
  FDRE \depth_reg_212_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(depth_1_reg_812[1]),
        .Q(depth_reg_212[1]),
        .R(ap_CS_fsm_state2));
  FDRE \depth_reg_212_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(depth_1_reg_812[2]),
        .Q(depth_reg_212[2]),
        .R(ap_CS_fsm_state2));
  FDRE \depth_reg_212_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(depth_1_reg_812[3]),
        .Q(depth_reg_212[3]),
        .R(ap_CS_fsm_state2));
  FDRE \depth_reg_212_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(depth_1_reg_812[4]),
        .Q(depth_reg_212[4]),
        .R(ap_CS_fsm_state2));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_padding2d_fix16_fu_297_ap_start_reg_i_1
       (.I0(grp_padding2d_fix16_fu_297_ap_ready),
        .I1(grp_padding2d_fix16_fu_297_ap_start_reg0),
        .I2(grp_padding2d_fix16_fu_297_ap_start_reg),
        .O(grp_padding2d_fix16_fu_297_ap_start_reg_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \height_1_reg_839[0]_i_1 
       (.I0(height_reg_277[0]),
        .O(height_1_fu_560_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \height_1_reg_839[1]_i_1 
       (.I0(height_reg_277[0]),
        .I1(height_reg_277[1]),
        .O(height_1_fu_560_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \height_1_reg_839[2]_i_1 
       (.I0(height_reg_277[0]),
        .I1(height_reg_277[1]),
        .I2(height_reg_277[2]),
        .O(height_1_fu_560_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \height_1_reg_839[3]_i_1 
       (.I0(height_reg_277[2]),
        .I1(height_reg_277[1]),
        .I2(height_reg_277[0]),
        .I3(height_reg_277[3]),
        .O(height_1_fu_560_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \height_1_reg_839[4]_i_1 
       (.I0(height_reg_277[3]),
        .I1(height_reg_277[0]),
        .I2(height_reg_277[1]),
        .I3(height_reg_277[2]),
        .I4(height_reg_277[4]),
        .O(height_1_fu_560_p2[4]));
  FDRE \height_1_reg_839_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(height_1_fu_560_p2[0]),
        .Q(height_1_reg_839[0]),
        .R(1'b0));
  FDRE \height_1_reg_839_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(height_1_fu_560_p2[1]),
        .Q(height_1_reg_839[1]),
        .R(1'b0));
  FDRE \height_1_reg_839_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(height_1_fu_560_p2[2]),
        .Q(height_1_reg_839[2]),
        .R(1'b0));
  FDRE \height_1_reg_839_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(height_1_fu_560_p2[3]),
        .Q(height_1_reg_839[3]),
        .R(1'b0));
  FDRE \height_1_reg_839_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(height_1_fu_560_p2[4]),
        .Q(height_1_reg_839[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \height_reg_277[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(o_count_1_reg_223_reg[4]),
        .I2(indvars_iv9_reg_138_reg__0[4]),
        .I3(o_count_1_reg_223_reg[0]),
        .I4(indvars_iv9_reg_138_reg__0[0]),
        .I5(\height_reg_277[4]_i_3_n_4 ),
        .O(ap_NS_fsm13_out));
  LUT2 #(
    .INIT(4'h8)) 
    \height_reg_277[4]_i_2 
       (.I0(ap_CS_fsm_state8),
        .I1(exitcond5_fu_608_p2),
        .O(ap_NS_fsm10_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \height_reg_277[4]_i_3 
       (.I0(indvars_iv9_reg_138_reg__0[3]),
        .I1(o_count_1_reg_223_reg[3]),
        .I2(indvars_iv9_reg_138_reg__0[1]),
        .I3(o_count_1_reg_223_reg[1]),
        .I4(o_count_1_reg_223_reg[2]),
        .I5(indvars_iv9_reg_138_reg__0[2]),
        .O(\height_reg_277[4]_i_3_n_4 ));
  FDRE \height_reg_277_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(height_1_reg_839[0]),
        .Q(height_reg_277[0]),
        .R(ap_NS_fsm13_out));
  FDRE \height_reg_277_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(height_1_reg_839[1]),
        .Q(height_reg_277[1]),
        .R(ap_NS_fsm13_out));
  FDRE \height_reg_277_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(height_1_reg_839[2]),
        .Q(height_reg_277[2]),
        .R(ap_NS_fsm13_out));
  FDRE \height_reg_277_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(height_1_reg_839[3]),
        .Q(height_reg_277[3]),
        .R(ap_NS_fsm13_out));
  FDRE \height_reg_277_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(height_1_reg_839[4]),
        .Q(height_reg_277[4]),
        .R(ap_NS_fsm13_out));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_266[0]_i_1 
       (.I0(i_count_reg_200[0]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_43_reg_844[0]),
        .O(\i_count_1_reg_266[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_266[10]_i_1 
       (.I0(i_count_reg_200[10]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_43_reg_844[10]),
        .O(\i_count_1_reg_266[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_266[11]_i_1 
       (.I0(i_count_reg_200[11]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_43_reg_844[11]),
        .O(\i_count_1_reg_266[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_266[12]_i_1 
       (.I0(i_count_reg_200[12]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_43_reg_844[12]),
        .O(\i_count_1_reg_266[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_266[13]_i_1 
       (.I0(i_count_reg_200[13]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_43_reg_844[13]),
        .O(\i_count_1_reg_266[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_266[1]_i_1 
       (.I0(i_count_reg_200[1]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_43_reg_844[1]),
        .O(\i_count_1_reg_266[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_266[2]_i_1 
       (.I0(i_count_reg_200[2]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_43_reg_844[2]),
        .O(\i_count_1_reg_266[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_266[3]_i_1 
       (.I0(i_count_reg_200[3]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_43_reg_844[3]),
        .O(\i_count_1_reg_266[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_266[4]_i_1 
       (.I0(i_count_reg_200[4]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_43_reg_844[4]),
        .O(\i_count_1_reg_266[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_266[5]_i_1 
       (.I0(i_count_reg_200[5]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_43_reg_844[5]),
        .O(\i_count_1_reg_266[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_266[6]_i_1 
       (.I0(i_count_reg_200[6]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_43_reg_844[6]),
        .O(\i_count_1_reg_266[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_266[7]_i_1 
       (.I0(i_count_reg_200[7]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_43_reg_844[7]),
        .O(\i_count_1_reg_266[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_266[8]_i_1 
       (.I0(i_count_reg_200[8]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_43_reg_844[8]),
        .O(\i_count_1_reg_266[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_266[9]_i_1 
       (.I0(i_count_reg_200[9]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_43_reg_844[9]),
        .O(\i_count_1_reg_266[9]_i_1_n_4 ));
  FDRE \i_count_1_reg_266_reg[0] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\i_count_1_reg_266[0]_i_1_n_4 ),
        .Q(i_count_1_reg_266[0]),
        .R(1'b0));
  FDRE \i_count_1_reg_266_reg[10] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\i_count_1_reg_266[10]_i_1_n_4 ),
        .Q(i_count_1_reg_266[10]),
        .R(1'b0));
  FDRE \i_count_1_reg_266_reg[11] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\i_count_1_reg_266[11]_i_1_n_4 ),
        .Q(i_count_1_reg_266[11]),
        .R(1'b0));
  FDRE \i_count_1_reg_266_reg[12] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\i_count_1_reg_266[12]_i_1_n_4 ),
        .Q(i_count_1_reg_266[12]),
        .R(1'b0));
  FDRE \i_count_1_reg_266_reg[13] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\i_count_1_reg_266[13]_i_1_n_4 ),
        .Q(i_count_1_reg_266[13]),
        .R(1'b0));
  FDRE \i_count_1_reg_266_reg[1] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\i_count_1_reg_266[1]_i_1_n_4 ),
        .Q(i_count_1_reg_266[1]),
        .R(1'b0));
  FDRE \i_count_1_reg_266_reg[2] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\i_count_1_reg_266[2]_i_1_n_4 ),
        .Q(i_count_1_reg_266[2]),
        .R(1'b0));
  FDRE \i_count_1_reg_266_reg[3] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\i_count_1_reg_266[3]_i_1_n_4 ),
        .Q(i_count_1_reg_266[3]),
        .R(1'b0));
  FDRE \i_count_1_reg_266_reg[4] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\i_count_1_reg_266[4]_i_1_n_4 ),
        .Q(i_count_1_reg_266[4]),
        .R(1'b0));
  FDRE \i_count_1_reg_266_reg[5] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\i_count_1_reg_266[5]_i_1_n_4 ),
        .Q(i_count_1_reg_266[5]),
        .R(1'b0));
  FDRE \i_count_1_reg_266_reg[6] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\i_count_1_reg_266[6]_i_1_n_4 ),
        .Q(i_count_1_reg_266[6]),
        .R(1'b0));
  FDRE \i_count_1_reg_266_reg[7] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\i_count_1_reg_266[7]_i_1_n_4 ),
        .Q(i_count_1_reg_266[7]),
        .R(1'b0));
  FDRE \i_count_1_reg_266_reg[8] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\i_count_1_reg_266[8]_i_1_n_4 ),
        .Q(i_count_1_reg_266[8]),
        .R(1'b0));
  FDRE \i_count_1_reg_266_reg[9] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\i_count_1_reg_266[9]_i_1_n_4 ),
        .Q(i_count_1_reg_266[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_299[0]_i_1 
       (.I0(tmp_48_reg_862[0]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(i_count_1_reg_266[0]),
        .O(\i_count_2_reg_299[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_299[10]_i_1 
       (.I0(tmp_48_reg_862[10]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(i_count_1_reg_266[10]),
        .O(\i_count_2_reg_299[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_299[11]_i_1 
       (.I0(tmp_48_reg_862[11]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(i_count_1_reg_266[11]),
        .O(\i_count_2_reg_299[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_299[12]_i_1 
       (.I0(tmp_48_reg_862[12]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(i_count_1_reg_266[12]),
        .O(\i_count_2_reg_299[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_299[13]_i_1 
       (.I0(tmp_48_reg_862[13]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(i_count_1_reg_266[13]),
        .O(\i_count_2_reg_299[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_299[1]_i_1 
       (.I0(tmp_48_reg_862[1]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(i_count_1_reg_266[1]),
        .O(\i_count_2_reg_299[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_299[2]_i_1 
       (.I0(tmp_48_reg_862[2]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(i_count_1_reg_266[2]),
        .O(\i_count_2_reg_299[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_299[3]_i_1 
       (.I0(tmp_48_reg_862[3]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(i_count_1_reg_266[3]),
        .O(\i_count_2_reg_299[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_299[4]_i_1 
       (.I0(tmp_48_reg_862[4]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(i_count_1_reg_266[4]),
        .O(\i_count_2_reg_299[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_299[5]_i_1 
       (.I0(tmp_48_reg_862[5]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(i_count_1_reg_266[5]),
        .O(\i_count_2_reg_299[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_299[6]_i_1 
       (.I0(tmp_48_reg_862[6]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(i_count_1_reg_266[6]),
        .O(\i_count_2_reg_299[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_299[7]_i_1 
       (.I0(tmp_48_reg_862[7]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(i_count_1_reg_266[7]),
        .O(\i_count_2_reg_299[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_299[8]_i_1 
       (.I0(tmp_48_reg_862[8]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(i_count_1_reg_266[8]),
        .O(\i_count_2_reg_299[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_299[9]_i_1 
       (.I0(tmp_48_reg_862[9]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(i_count_1_reg_266[9]),
        .O(\i_count_2_reg_299[9]_i_1_n_4 ));
  FDRE \i_count_2_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_299[0]_i_1_n_4 ),
        .Q(\i_count_2_reg_299_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \i_count_2_reg_299_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_299[10]_i_1_n_4 ),
        .Q(\i_count_2_reg_299_reg[13]_0 [10]),
        .R(1'b0));
  FDRE \i_count_2_reg_299_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_299[11]_i_1_n_4 ),
        .Q(\i_count_2_reg_299_reg[13]_0 [11]),
        .R(1'b0));
  FDRE \i_count_2_reg_299_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_299[12]_i_1_n_4 ),
        .Q(\i_count_2_reg_299_reg[13]_0 [12]),
        .R(1'b0));
  FDRE \i_count_2_reg_299_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_299[13]_i_1_n_4 ),
        .Q(\i_count_2_reg_299_reg[13]_0 [13]),
        .R(1'b0));
  FDRE \i_count_2_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_299[1]_i_1_n_4 ),
        .Q(\i_count_2_reg_299_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \i_count_2_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_299[2]_i_1_n_4 ),
        .Q(\i_count_2_reg_299_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \i_count_2_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_299[3]_i_1_n_4 ),
        .Q(\i_count_2_reg_299_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \i_count_2_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_299[4]_i_1_n_4 ),
        .Q(\i_count_2_reg_299_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \i_count_2_reg_299_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_299[5]_i_1_n_4 ),
        .Q(\i_count_2_reg_299_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \i_count_2_reg_299_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_299[6]_i_1_n_4 ),
        .Q(\i_count_2_reg_299_reg[13]_0 [6]),
        .R(1'b0));
  FDRE \i_count_2_reg_299_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_299[7]_i_1_n_4 ),
        .Q(\i_count_2_reg_299_reg[13]_0 [7]),
        .R(1'b0));
  FDRE \i_count_2_reg_299_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_299[8]_i_1_n_4 ),
        .Q(\i_count_2_reg_299_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \i_count_2_reg_299_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_299[9]_i_1_n_4 ),
        .Q(\i_count_2_reg_299_reg[13]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_3_reg_825[11]_i_2 
       (.I0(tmp_s_reg_747[11]),
        .I1(i_count_reg_200[11]),
        .O(\i_count_3_reg_825[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_3_reg_825[11]_i_3 
       (.I0(tmp_s_reg_747[10]),
        .I1(i_count_reg_200[10]),
        .O(\i_count_3_reg_825[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_3_reg_825[11]_i_4 
       (.I0(tmp_s_reg_747[9]),
        .I1(i_count_reg_200[9]),
        .O(\i_count_3_reg_825[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_3_reg_825[11]_i_5 
       (.I0(tmp_s_reg_747[8]),
        .I1(i_count_reg_200[8]),
        .O(\i_count_3_reg_825[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_3_reg_825[13]_i_2 
       (.I0(tmp_s_reg_747[13]),
        .I1(i_count_reg_200[13]),
        .O(\i_count_3_reg_825[13]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_3_reg_825[13]_i_3 
       (.I0(tmp_s_reg_747[12]),
        .I1(i_count_reg_200[12]),
        .O(\i_count_3_reg_825[13]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_3_reg_825[3]_i_2 
       (.I0(tmp_s_reg_747[3]),
        .I1(i_count_reg_200[3]),
        .O(\i_count_3_reg_825[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_3_reg_825[3]_i_3 
       (.I0(tmp_s_reg_747[2]),
        .I1(i_count_reg_200[2]),
        .O(\i_count_3_reg_825[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_3_reg_825[3]_i_4 
       (.I0(tmp_s_reg_747[1]),
        .I1(i_count_reg_200[1]),
        .O(\i_count_3_reg_825[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_3_reg_825[3]_i_5 
       (.I0(tmp_s_reg_747[0]),
        .I1(i_count_reg_200[0]),
        .O(\i_count_3_reg_825[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_3_reg_825[7]_i_2 
       (.I0(tmp_s_reg_747[7]),
        .I1(i_count_reg_200[7]),
        .O(\i_count_3_reg_825[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_3_reg_825[7]_i_3 
       (.I0(tmp_s_reg_747[6]),
        .I1(i_count_reg_200[6]),
        .O(\i_count_3_reg_825[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_3_reg_825[7]_i_4 
       (.I0(tmp_s_reg_747[5]),
        .I1(i_count_reg_200[5]),
        .O(\i_count_3_reg_825[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_3_reg_825[7]_i_5 
       (.I0(tmp_s_reg_747[4]),
        .I1(i_count_reg_200[4]),
        .O(\i_count_3_reg_825[7]_i_5_n_4 ));
  FDRE \i_count_3_reg_825_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_3_fu_536_p2[0]),
        .Q(i_count_3_reg_825[0]),
        .R(1'b0));
  FDRE \i_count_3_reg_825_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_3_fu_536_p2[10]),
        .Q(i_count_3_reg_825[10]),
        .R(1'b0));
  FDRE \i_count_3_reg_825_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_3_fu_536_p2[11]),
        .Q(i_count_3_reg_825[11]),
        .R(1'b0));
  CARRY4 \i_count_3_reg_825_reg[11]_i_1 
       (.CI(\i_count_3_reg_825_reg[7]_i_1_n_4 ),
        .CO({\i_count_3_reg_825_reg[11]_i_1_n_4 ,\i_count_3_reg_825_reg[11]_i_1_n_5 ,\i_count_3_reg_825_reg[11]_i_1_n_6 ,\i_count_3_reg_825_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_s_reg_747[11:8]),
        .O(i_count_3_fu_536_p2[11:8]),
        .S({\i_count_3_reg_825[11]_i_2_n_4 ,\i_count_3_reg_825[11]_i_3_n_4 ,\i_count_3_reg_825[11]_i_4_n_4 ,\i_count_3_reg_825[11]_i_5_n_4 }));
  FDRE \i_count_3_reg_825_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_3_fu_536_p2[12]),
        .Q(i_count_3_reg_825[12]),
        .R(1'b0));
  FDRE \i_count_3_reg_825_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_3_fu_536_p2[13]),
        .Q(i_count_3_reg_825[13]),
        .R(1'b0));
  CARRY4 \i_count_3_reg_825_reg[13]_i_1 
       (.CI(\i_count_3_reg_825_reg[11]_i_1_n_4 ),
        .CO({\NLW_i_count_3_reg_825_reg[13]_i_1_CO_UNCONNECTED [3:1],\i_count_3_reg_825_reg[13]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_s_reg_747[12]}),
        .O({\NLW_i_count_3_reg_825_reg[13]_i_1_O_UNCONNECTED [3:2],i_count_3_fu_536_p2[13:12]}),
        .S({1'b0,1'b0,\i_count_3_reg_825[13]_i_2_n_4 ,\i_count_3_reg_825[13]_i_3_n_4 }));
  FDRE \i_count_3_reg_825_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_3_fu_536_p2[1]),
        .Q(i_count_3_reg_825[1]),
        .R(1'b0));
  FDRE \i_count_3_reg_825_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_3_fu_536_p2[2]),
        .Q(i_count_3_reg_825[2]),
        .R(1'b0));
  FDRE \i_count_3_reg_825_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_3_fu_536_p2[3]),
        .Q(i_count_3_reg_825[3]),
        .R(1'b0));
  CARRY4 \i_count_3_reg_825_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\i_count_3_reg_825_reg[3]_i_1_n_4 ,\i_count_3_reg_825_reg[3]_i_1_n_5 ,\i_count_3_reg_825_reg[3]_i_1_n_6 ,\i_count_3_reg_825_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_s_reg_747[3:0]),
        .O(i_count_3_fu_536_p2[3:0]),
        .S({\i_count_3_reg_825[3]_i_2_n_4 ,\i_count_3_reg_825[3]_i_3_n_4 ,\i_count_3_reg_825[3]_i_4_n_4 ,\i_count_3_reg_825[3]_i_5_n_4 }));
  FDRE \i_count_3_reg_825_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_3_fu_536_p2[4]),
        .Q(i_count_3_reg_825[4]),
        .R(1'b0));
  FDRE \i_count_3_reg_825_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_3_fu_536_p2[5]),
        .Q(i_count_3_reg_825[5]),
        .R(1'b0));
  FDRE \i_count_3_reg_825_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_3_fu_536_p2[6]),
        .Q(i_count_3_reg_825[6]),
        .R(1'b0));
  FDRE \i_count_3_reg_825_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_3_fu_536_p2[7]),
        .Q(i_count_3_reg_825[7]),
        .R(1'b0));
  CARRY4 \i_count_3_reg_825_reg[7]_i_1 
       (.CI(\i_count_3_reg_825_reg[3]_i_1_n_4 ),
        .CO({\i_count_3_reg_825_reg[7]_i_1_n_4 ,\i_count_3_reg_825_reg[7]_i_1_n_5 ,\i_count_3_reg_825_reg[7]_i_1_n_6 ,\i_count_3_reg_825_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_s_reg_747[7:4]),
        .O(i_count_3_fu_536_p2[7:4]),
        .S({\i_count_3_reg_825[7]_i_2_n_4 ,\i_count_3_reg_825[7]_i_3_n_4 ,\i_count_3_reg_825[7]_i_4_n_4 ,\i_count_3_reg_825[7]_i_5_n_4 }));
  FDRE \i_count_3_reg_825_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_3_fu_536_p2[8]),
        .Q(i_count_3_reg_825[8]),
        .R(1'b0));
  FDRE \i_count_3_reg_825_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_3_fu_536_p2[9]),
        .Q(i_count_3_reg_825[9]),
        .R(1'b0));
  FDRE \i_count_reg_200_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_3_reg_825[0]),
        .Q(i_count_reg_200[0]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_reg_200_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_3_reg_825[10]),
        .Q(i_count_reg_200[10]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_reg_200_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_3_reg_825[11]),
        .Q(i_count_reg_200[11]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_reg_200_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_3_reg_825[12]),
        .Q(i_count_reg_200[12]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_reg_200_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_3_reg_825[13]),
        .Q(i_count_reg_200[13]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_reg_200_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_3_reg_825[1]),
        .Q(i_count_reg_200[1]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_reg_200_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_3_reg_825[2]),
        .Q(i_count_reg_200[2]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_reg_200_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_3_reg_825[3]),
        .Q(i_count_reg_200[3]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_reg_200_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_3_reg_825[4]),
        .Q(i_count_reg_200[4]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_reg_200_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_3_reg_825[5]),
        .Q(i_count_reg_200[5]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_reg_200_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_3_reg_825[6]),
        .Q(i_count_reg_200[6]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_reg_200_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_3_reg_825[7]),
        .Q(i_count_reg_200[7]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_reg_200_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_3_reg_825[8]),
        .Q(i_count_reg_200[8]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_reg_200_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_3_reg_825[9]),
        .Q(i_count_reg_200[9]),
        .R(ap_CS_fsm_state2));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_158[11]_i_2 
       (.I0(p_cast_reg_804[9]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_158[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_158[11]_i_3 
       (.I0(p_cast_reg_804[8]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_158[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_158[11]_i_4 
       (.I0(indvars_iv1_reg_158[11]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_158[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_158[11]_i_5 
       (.I0(indvars_iv1_reg_158[10]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_158[11]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv1_reg_158[11]_i_6 
       (.I0(p_cast_reg_804[9]),
        .I1(ap_CS_fsm_state2),
        .I2(indvars_iv1_reg_158[9]),
        .O(\indvars_iv1_reg_158[11]_i_6_n_4 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv1_reg_158[11]_i_7 
       (.I0(p_cast_reg_804[8]),
        .I1(ap_CS_fsm_state2),
        .I2(indvars_iv1_reg_158[8]),
        .O(\indvars_iv1_reg_158[11]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_158[13]_i_2 
       (.I0(indvars_iv1_reg_158[13]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_158[13]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_158[13]_i_3 
       (.I0(indvars_iv1_reg_158[12]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_158[13]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_158[3]_i_2 
       (.I0(p_cast_reg_804[3]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_158[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_158[3]_i_3 
       (.I0(p_cast_reg_804[2]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_158[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_158[3]_i_4 
       (.I0(p_cast_reg_804[1]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_158[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_158[3]_i_5 
       (.I0(p_cast_reg_804[0]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_158[3]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h06060606060606F6)) 
    \indvars_iv1_reg_158[3]_i_6 
       (.I0(p_cast_reg_804[3]),
        .I1(indvars_iv1_reg_158[3]),
        .I2(ap_CS_fsm_state2),
        .I3(Q[8]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\indvars_iv1_reg_158[3]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h06060606060606F6)) 
    \indvars_iv1_reg_158[3]_i_7 
       (.I0(p_cast_reg_804[2]),
        .I1(indvars_iv1_reg_158[2]),
        .I2(ap_CS_fsm_state2),
        .I3(Q[8]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\indvars_iv1_reg_158[3]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv1_reg_158[3]_i_8 
       (.I0(p_cast_reg_804[1]),
        .I1(indvars_iv1_reg_158[1]),
        .I2(ap_CS_fsm_state2),
        .I3(Q[5]),
        .O(\indvars_iv1_reg_158[3]_i_8_n_4 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \indvars_iv1_reg_158[3]_i_9 
       (.I0(p_cast_reg_804[0]),
        .I1(indvars_iv1_reg_158[0]),
        .I2(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_158[3]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_158[7]_i_2 
       (.I0(p_cast_reg_804[7]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_158[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_158[7]_i_3 
       (.I0(p_cast_reg_804[6]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_158[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_158[7]_i_4 
       (.I0(p_cast_reg_804[5]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_158[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_158[7]_i_5 
       (.I0(p_cast_reg_804[4]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_158[7]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv1_reg_158[7]_i_6 
       (.I0(p_cast_reg_804[7]),
        .I1(ap_CS_fsm_state2),
        .I2(indvars_iv1_reg_158[7]),
        .O(\indvars_iv1_reg_158[7]_i_6_n_4 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv1_reg_158[7]_i_7 
       (.I0(p_cast_reg_804[6]),
        .I1(ap_CS_fsm_state2),
        .I2(indvars_iv1_reg_158[6]),
        .O(\indvars_iv1_reg_158[7]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h06F6)) 
    \indvars_iv1_reg_158[7]_i_8 
       (.I0(p_cast_reg_804[5]),
        .I1(indvars_iv1_reg_158[5]),
        .I2(ap_CS_fsm_state2),
        .I3(Q[5]),
        .O(\indvars_iv1_reg_158[7]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'hF606F606F606F6F6)) 
    \indvars_iv1_reg_158[7]_i_9 
       (.I0(p_cast_reg_804[4]),
        .I1(indvars_iv1_reg_158[4]),
        .I2(ap_CS_fsm_state2),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[8]),
        .O(\indvars_iv1_reg_158[7]_i_9_n_4 ));
  FDRE \indvars_iv1_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvars_iv1_reg_158_reg[3]_i_1_n_11 ),
        .Q(indvars_iv1_reg_158[0]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_158_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv1_reg_158_reg[11]_i_1_n_9 ),
        .Q(indvars_iv1_reg_158[10]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv1_reg_158_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv1_reg_158_reg[11]_i_1_n_8 ),
        .Q(indvars_iv1_reg_158[11]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv1_reg_158_reg[11]_i_1 
       (.CI(\indvars_iv1_reg_158_reg[7]_i_1_n_4 ),
        .CO({\indvars_iv1_reg_158_reg[11]_i_1_n_4 ,\indvars_iv1_reg_158_reg[11]_i_1_n_5 ,\indvars_iv1_reg_158_reg[11]_i_1_n_6 ,\indvars_iv1_reg_158_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\indvars_iv1_reg_158[11]_i_2_n_4 ,\indvars_iv1_reg_158[11]_i_3_n_4 }),
        .O({\indvars_iv1_reg_158_reg[11]_i_1_n_8 ,\indvars_iv1_reg_158_reg[11]_i_1_n_9 ,\indvars_iv1_reg_158_reg[11]_i_1_n_10 ,\indvars_iv1_reg_158_reg[11]_i_1_n_11 }),
        .S({\indvars_iv1_reg_158[11]_i_4_n_4 ,\indvars_iv1_reg_158[11]_i_5_n_4 ,\indvars_iv1_reg_158[11]_i_6_n_4 ,\indvars_iv1_reg_158[11]_i_7_n_4 }));
  FDRE \indvars_iv1_reg_158_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv1_reg_158_reg[13]_i_1_n_11 ),
        .Q(indvars_iv1_reg_158[12]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv1_reg_158_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv1_reg_158_reg[13]_i_1_n_10 ),
        .Q(indvars_iv1_reg_158[13]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv1_reg_158_reg[13]_i_1 
       (.CI(\indvars_iv1_reg_158_reg[11]_i_1_n_4 ),
        .CO({\NLW_indvars_iv1_reg_158_reg[13]_i_1_CO_UNCONNECTED [3:1],\indvars_iv1_reg_158_reg[13]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvars_iv1_reg_158_reg[13]_i_1_O_UNCONNECTED [3:2],\indvars_iv1_reg_158_reg[13]_i_1_n_10 ,\indvars_iv1_reg_158_reg[13]_i_1_n_11 }),
        .S({1'b0,1'b0,\indvars_iv1_reg_158[13]_i_2_n_4 ,\indvars_iv1_reg_158[13]_i_3_n_4 }));
  FDRE \indvars_iv1_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvars_iv1_reg_158_reg[3]_i_1_n_10 ),
        .Q(indvars_iv1_reg_158[1]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvars_iv1_reg_158_reg[3]_i_1_n_9 ),
        .Q(indvars_iv1_reg_158[2]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvars_iv1_reg_158_reg[3]_i_1_n_8 ),
        .Q(indvars_iv1_reg_158[3]),
        .R(1'b0));
  CARRY4 \indvars_iv1_reg_158_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\indvars_iv1_reg_158_reg[3]_i_1_n_4 ,\indvars_iv1_reg_158_reg[3]_i_1_n_5 ,\indvars_iv1_reg_158_reg[3]_i_1_n_6 ,\indvars_iv1_reg_158_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\indvars_iv1_reg_158[3]_i_2_n_4 ,\indvars_iv1_reg_158[3]_i_3_n_4 ,\indvars_iv1_reg_158[3]_i_4_n_4 ,\indvars_iv1_reg_158[3]_i_5_n_4 }),
        .O({\indvars_iv1_reg_158_reg[3]_i_1_n_8 ,\indvars_iv1_reg_158_reg[3]_i_1_n_9 ,\indvars_iv1_reg_158_reg[3]_i_1_n_10 ,\indvars_iv1_reg_158_reg[3]_i_1_n_11 }),
        .S({\indvars_iv1_reg_158[3]_i_6_n_4 ,\indvars_iv1_reg_158[3]_i_7_n_4 ,\indvars_iv1_reg_158[3]_i_8_n_4 ,\indvars_iv1_reg_158[3]_i_9_n_4 }));
  FDRE \indvars_iv1_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvars_iv1_reg_158_reg[7]_i_1_n_11 ),
        .Q(indvars_iv1_reg_158[4]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_158_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvars_iv1_reg_158_reg[7]_i_1_n_10 ),
        .Q(indvars_iv1_reg_158[5]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_158_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv1_reg_158_reg[7]_i_1_n_9 ),
        .Q(indvars_iv1_reg_158[6]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv1_reg_158_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv1_reg_158_reg[7]_i_1_n_8 ),
        .Q(indvars_iv1_reg_158[7]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv1_reg_158_reg[7]_i_1 
       (.CI(\indvars_iv1_reg_158_reg[3]_i_1_n_4 ),
        .CO({\indvars_iv1_reg_158_reg[7]_i_1_n_4 ,\indvars_iv1_reg_158_reg[7]_i_1_n_5 ,\indvars_iv1_reg_158_reg[7]_i_1_n_6 ,\indvars_iv1_reg_158_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\indvars_iv1_reg_158[7]_i_2_n_4 ,\indvars_iv1_reg_158[7]_i_3_n_4 ,\indvars_iv1_reg_158[7]_i_4_n_4 ,\indvars_iv1_reg_158[7]_i_5_n_4 }),
        .O({\indvars_iv1_reg_158_reg[7]_i_1_n_8 ,\indvars_iv1_reg_158_reg[7]_i_1_n_9 ,\indvars_iv1_reg_158_reg[7]_i_1_n_10 ,\indvars_iv1_reg_158_reg[7]_i_1_n_11 }),
        .S({\indvars_iv1_reg_158[7]_i_6_n_4 ,\indvars_iv1_reg_158[7]_i_7_n_4 ,\indvars_iv1_reg_158[7]_i_8_n_4 ,\indvars_iv1_reg_158[7]_i_9_n_4 }));
  FDRE \indvars_iv1_reg_158_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv1_reg_158_reg[11]_i_1_n_11 ),
        .Q(indvars_iv1_reg_158[8]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv1_reg_158_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv1_reg_158_reg[11]_i_1_n_10 ),
        .Q(indvars_iv1_reg_158[9]),
        .R(ap_CS_fsm_state2));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv2_reg_178[11]_i_2 
       (.I0(indvars_iv2_reg_178[11]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv2_reg_178[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv2_reg_178[11]_i_3 
       (.I0(indvars_iv2_reg_178[10]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv2_reg_178[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv2_reg_178[11]_i_4 
       (.I0(indvars_iv2_reg_178[9]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv2_reg_178[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv2_reg_178[11]_i_5 
       (.I0(indvars_iv2_reg_178[8]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv2_reg_178[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv2_reg_178[11]_i_6 
       (.I0(indvars_iv2_reg_178[11]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv2_reg_178[11]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv2_reg_178[11]_i_7 
       (.I0(indvars_iv2_reg_178[10]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv2_reg_178[11]_i_7_n_4 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv2_reg_178[11]_i_8 
       (.I0(indvars_iv2_reg_178[9]),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_43_cast_reg_772[9]),
        .O(\indvars_iv2_reg_178[11]_i_8_n_4 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv2_reg_178[11]_i_9 
       (.I0(indvars_iv2_reg_178[8]),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_43_cast_reg_772[8]),
        .O(\indvars_iv2_reg_178[11]_i_9_n_4 ));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \indvars_iv2_reg_178[13]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(o_count_5_reg_319_reg[4]),
        .I2(\indvars_iv4_reg_148_reg_n_4_[4] ),
        .I3(o_count_5_reg_319_reg[0]),
        .I4(\indvars_iv4_reg_148_reg_n_4_[0] ),
        .I5(\indvars_iv2_reg_178[13]_i_3_n_4 ),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \indvars_iv2_reg_178[13]_i_3 
       (.I0(\indvars_iv4_reg_148_reg_n_4_[3] ),
        .I1(o_count_5_reg_319_reg[3]),
        .I2(\indvars_iv4_reg_148_reg_n_4_[1] ),
        .I3(o_count_5_reg_319_reg[1]),
        .I4(o_count_5_reg_319_reg[2]),
        .I5(\indvars_iv4_reg_148_reg_n_4_[2] ),
        .O(\indvars_iv2_reg_178[13]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv2_reg_178[13]_i_4 
       (.I0(indvars_iv2_reg_178[12]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv2_reg_178[13]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv2_reg_178[13]_i_5 
       (.I0(indvars_iv2_reg_178[13]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv2_reg_178[13]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv2_reg_178[13]_i_6 
       (.I0(indvars_iv2_reg_178[12]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv2_reg_178[13]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv2_reg_178[3]_i_2 
       (.I0(indvars_iv2_reg_178[3]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv2_reg_178[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv2_reg_178[3]_i_3 
       (.I0(indvars_iv2_reg_178[2]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv2_reg_178[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv2_reg_178[3]_i_4 
       (.I0(indvars_iv2_reg_178[1]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv2_reg_178[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv2_reg_178[3]_i_5 
       (.I0(indvars_iv2_reg_178[0]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv2_reg_178[3]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv2_reg_178[3]_i_6 
       (.I0(indvars_iv2_reg_178[3]),
        .I1(tmp_43_cast_reg_772[3]),
        .I2(ap_CS_fsm_state2),
        .I3(tmp_31_reg_720[3]),
        .O(\indvars_iv2_reg_178[3]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv2_reg_178[3]_i_7 
       (.I0(indvars_iv2_reg_178[2]),
        .I1(tmp_43_cast_reg_772[2]),
        .I2(ap_CS_fsm_state2),
        .I3(tmp_28_reg_698[4]),
        .O(\indvars_iv2_reg_178[3]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv2_reg_178[3]_i_8 
       (.I0(indvars_iv2_reg_178[1]),
        .I1(tmp_43_cast_reg_772[1]),
        .I2(ap_CS_fsm_state2),
        .I3(tmp_31_reg_720[1]),
        .O(\indvars_iv2_reg_178[3]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv2_reg_178[3]_i_9 
       (.I0(indvars_iv2_reg_178[0]),
        .I1(tmp_43_cast_reg_772[0]),
        .I2(ap_CS_fsm_state2),
        .I3(tmp_31_reg_720[0]),
        .O(\indvars_iv2_reg_178[3]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv2_reg_178[7]_i_2 
       (.I0(indvars_iv2_reg_178[7]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv2_reg_178[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv2_reg_178[7]_i_3 
       (.I0(indvars_iv2_reg_178[6]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv2_reg_178[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv2_reg_178[7]_i_4 
       (.I0(indvars_iv2_reg_178[5]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv2_reg_178[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv2_reg_178[7]_i_5 
       (.I0(indvars_iv2_reg_178[4]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv2_reg_178[7]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv2_reg_178[7]_i_6 
       (.I0(indvars_iv2_reg_178[7]),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_43_cast_reg_772[7]),
        .O(\indvars_iv2_reg_178[7]_i_6_n_4 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv2_reg_178[7]_i_7 
       (.I0(indvars_iv2_reg_178[6]),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_43_cast_reg_772[6]),
        .O(\indvars_iv2_reg_178[7]_i_7_n_4 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv2_reg_178[7]_i_8 
       (.I0(indvars_iv2_reg_178[5]),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_43_cast_reg_772[5]),
        .O(\indvars_iv2_reg_178[7]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv2_reg_178[7]_i_9 
       (.I0(indvars_iv2_reg_178[4]),
        .I1(tmp_43_cast_reg_772[4]),
        .I2(ap_CS_fsm_state2),
        .I3(tmp_31_reg_720[4]),
        .O(\indvars_iv2_reg_178[7]_i_9_n_4 ));
  FDRE \indvars_iv2_reg_178_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvars_iv2_reg_178_reg[3]_i_1_n_11 ),
        .Q(indvars_iv2_reg_178[0]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_178_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv2_reg_178_reg[11]_i_1_n_9 ),
        .Q(indvars_iv2_reg_178[10]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv2_reg_178_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv2_reg_178_reg[11]_i_1_n_8 ),
        .Q(indvars_iv2_reg_178[11]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv2_reg_178_reg[11]_i_1 
       (.CI(\indvars_iv2_reg_178_reg[7]_i_1_n_4 ),
        .CO({\indvars_iv2_reg_178_reg[11]_i_1_n_4 ,\indvars_iv2_reg_178_reg[11]_i_1_n_5 ,\indvars_iv2_reg_178_reg[11]_i_1_n_6 ,\indvars_iv2_reg_178_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\indvars_iv2_reg_178[11]_i_2_n_4 ,\indvars_iv2_reg_178[11]_i_3_n_4 ,\indvars_iv2_reg_178[11]_i_4_n_4 ,\indvars_iv2_reg_178[11]_i_5_n_4 }),
        .O({\indvars_iv2_reg_178_reg[11]_i_1_n_8 ,\indvars_iv2_reg_178_reg[11]_i_1_n_9 ,\indvars_iv2_reg_178_reg[11]_i_1_n_10 ,\indvars_iv2_reg_178_reg[11]_i_1_n_11 }),
        .S({\indvars_iv2_reg_178[11]_i_6_n_4 ,\indvars_iv2_reg_178[11]_i_7_n_4 ,\indvars_iv2_reg_178[11]_i_8_n_4 ,\indvars_iv2_reg_178[11]_i_9_n_4 }));
  FDRE \indvars_iv2_reg_178_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv2_reg_178_reg[13]_i_2_n_11 ),
        .Q(indvars_iv2_reg_178[12]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv2_reg_178_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv2_reg_178_reg[13]_i_2_n_10 ),
        .Q(indvars_iv2_reg_178[13]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv2_reg_178_reg[13]_i_2 
       (.CI(\indvars_iv2_reg_178_reg[11]_i_1_n_4 ),
        .CO({\NLW_indvars_iv2_reg_178_reg[13]_i_2_CO_UNCONNECTED [3:1],\indvars_iv2_reg_178_reg[13]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\indvars_iv2_reg_178[13]_i_4_n_4 }),
        .O({\NLW_indvars_iv2_reg_178_reg[13]_i_2_O_UNCONNECTED [3:2],\indvars_iv2_reg_178_reg[13]_i_2_n_10 ,\indvars_iv2_reg_178_reg[13]_i_2_n_11 }),
        .S({1'b0,1'b0,\indvars_iv2_reg_178[13]_i_5_n_4 ,\indvars_iv2_reg_178[13]_i_6_n_4 }));
  FDRE \indvars_iv2_reg_178_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvars_iv2_reg_178_reg[3]_i_1_n_10 ),
        .Q(indvars_iv2_reg_178[1]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_178_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvars_iv2_reg_178_reg[3]_i_1_n_9 ),
        .Q(indvars_iv2_reg_178[2]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_178_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvars_iv2_reg_178_reg[3]_i_1_n_8 ),
        .Q(indvars_iv2_reg_178[3]),
        .R(1'b0));
  CARRY4 \indvars_iv2_reg_178_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\indvars_iv2_reg_178_reg[3]_i_1_n_4 ,\indvars_iv2_reg_178_reg[3]_i_1_n_5 ,\indvars_iv2_reg_178_reg[3]_i_1_n_6 ,\indvars_iv2_reg_178_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\indvars_iv2_reg_178[3]_i_2_n_4 ,\indvars_iv2_reg_178[3]_i_3_n_4 ,\indvars_iv2_reg_178[3]_i_4_n_4 ,\indvars_iv2_reg_178[3]_i_5_n_4 }),
        .O({\indvars_iv2_reg_178_reg[3]_i_1_n_8 ,\indvars_iv2_reg_178_reg[3]_i_1_n_9 ,\indvars_iv2_reg_178_reg[3]_i_1_n_10 ,\indvars_iv2_reg_178_reg[3]_i_1_n_11 }),
        .S({\indvars_iv2_reg_178[3]_i_6_n_4 ,\indvars_iv2_reg_178[3]_i_7_n_4 ,\indvars_iv2_reg_178[3]_i_8_n_4 ,\indvars_iv2_reg_178[3]_i_9_n_4 }));
  FDRE \indvars_iv2_reg_178_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvars_iv2_reg_178_reg[7]_i_1_n_11 ),
        .Q(indvars_iv2_reg_178[4]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_178_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv2_reg_178_reg[7]_i_1_n_10 ),
        .Q(indvars_iv2_reg_178[5]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv2_reg_178_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv2_reg_178_reg[7]_i_1_n_9 ),
        .Q(indvars_iv2_reg_178[6]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv2_reg_178_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv2_reg_178_reg[7]_i_1_n_8 ),
        .Q(indvars_iv2_reg_178[7]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv2_reg_178_reg[7]_i_1 
       (.CI(\indvars_iv2_reg_178_reg[3]_i_1_n_4 ),
        .CO({\indvars_iv2_reg_178_reg[7]_i_1_n_4 ,\indvars_iv2_reg_178_reg[7]_i_1_n_5 ,\indvars_iv2_reg_178_reg[7]_i_1_n_6 ,\indvars_iv2_reg_178_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\indvars_iv2_reg_178[7]_i_2_n_4 ,\indvars_iv2_reg_178[7]_i_3_n_4 ,\indvars_iv2_reg_178[7]_i_4_n_4 ,\indvars_iv2_reg_178[7]_i_5_n_4 }),
        .O({\indvars_iv2_reg_178_reg[7]_i_1_n_8 ,\indvars_iv2_reg_178_reg[7]_i_1_n_9 ,\indvars_iv2_reg_178_reg[7]_i_1_n_10 ,\indvars_iv2_reg_178_reg[7]_i_1_n_11 }),
        .S({\indvars_iv2_reg_178[7]_i_6_n_4 ,\indvars_iv2_reg_178[7]_i_7_n_4 ,\indvars_iv2_reg_178[7]_i_8_n_4 ,\indvars_iv2_reg_178[7]_i_9_n_4 }));
  FDRE \indvars_iv2_reg_178_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv2_reg_178_reg[11]_i_1_n_11 ),
        .Q(indvars_iv2_reg_178[8]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv2_reg_178_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv2_reg_178_reg[11]_i_1_n_10 ),
        .Q(indvars_iv2_reg_178[9]),
        .R(ap_CS_fsm_state2));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv3_reg_233[0]_i_2 
       (.I0(tmp_cast_reg_735[3]),
        .I1(ap_NS_fsm13_out),
        .O(\indvars_iv3_reg_233[0]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv3_reg_233[0]_i_3 
       (.I0(tmp_cast_reg_735[2]),
        .I1(ap_NS_fsm13_out),
        .O(\indvars_iv3_reg_233[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv3_reg_233[0]_i_4 
       (.I0(tmp_cast_reg_735[2]),
        .I1(ap_NS_fsm13_out),
        .O(\indvars_iv3_reg_233[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv3_reg_233[0]_i_5 
       (.I0(tmp_cast_reg_735[0]),
        .I1(ap_NS_fsm13_out),
        .O(\indvars_iv3_reg_233[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv3_reg_233[0]_i_6 
       (.I0(tmp_cast_reg_735[3]),
        .I1(indvars_iv3_reg_233_reg[3]),
        .I2(ap_NS_fsm13_out),
        .I3(indvars_iv1_reg_158[3]),
        .O(\indvars_iv3_reg_233[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv3_reg_233[0]_i_7 
       (.I0(tmp_cast_reg_735[2]),
        .I1(indvars_iv3_reg_233_reg[2]),
        .I2(ap_NS_fsm13_out),
        .I3(indvars_iv1_reg_158[2]),
        .O(\indvars_iv3_reg_233[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv3_reg_233[0]_i_8 
       (.I0(tmp_cast_reg_735[2]),
        .I1(indvars_iv3_reg_233_reg[1]),
        .I2(ap_NS_fsm13_out),
        .I3(indvars_iv1_reg_158[1]),
        .O(\indvars_iv3_reg_233[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv3_reg_233[0]_i_9 
       (.I0(tmp_cast_reg_735[0]),
        .I1(indvars_iv3_reg_233_reg[0]),
        .I2(ap_NS_fsm13_out),
        .I3(indvars_iv1_reg_158[0]),
        .O(\indvars_iv3_reg_233[0]_i_9_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \indvars_iv3_reg_233[12]_i_2 
       (.I0(indvars_iv1_reg_158[13]),
        .I1(ap_NS_fsm13_out),
        .I2(indvars_iv3_reg_233_reg[13]),
        .O(\indvars_iv3_reg_233[12]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \indvars_iv3_reg_233[12]_i_3 
       (.I0(indvars_iv1_reg_158[12]),
        .I1(ap_NS_fsm13_out),
        .I2(indvars_iv3_reg_233_reg[12]),
        .O(\indvars_iv3_reg_233[12]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv3_reg_233[4]_i_2 
       (.I0(tmp_cast_reg_735[4]),
        .I1(ap_NS_fsm13_out),
        .O(\indvars_iv3_reg_233[4]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \indvars_iv3_reg_233[4]_i_3 
       (.I0(indvars_iv1_reg_158[7]),
        .I1(ap_NS_fsm13_out),
        .I2(indvars_iv3_reg_233_reg[7]),
        .O(\indvars_iv3_reg_233[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \indvars_iv3_reg_233[4]_i_4 
       (.I0(indvars_iv1_reg_158[6]),
        .I1(ap_NS_fsm13_out),
        .I2(indvars_iv3_reg_233_reg[6]),
        .O(\indvars_iv3_reg_233[4]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \indvars_iv3_reg_233[4]_i_5 
       (.I0(indvars_iv1_reg_158[5]),
        .I1(ap_NS_fsm13_out),
        .I2(indvars_iv3_reg_233_reg[5]),
        .O(\indvars_iv3_reg_233[4]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv3_reg_233[4]_i_6 
       (.I0(tmp_cast_reg_735[4]),
        .I1(indvars_iv3_reg_233_reg[4]),
        .I2(ap_NS_fsm13_out),
        .I3(indvars_iv1_reg_158[4]),
        .O(\indvars_iv3_reg_233[4]_i_6_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \indvars_iv3_reg_233[8]_i_2 
       (.I0(indvars_iv1_reg_158[11]),
        .I1(ap_NS_fsm13_out),
        .I2(indvars_iv3_reg_233_reg[11]),
        .O(\indvars_iv3_reg_233[8]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \indvars_iv3_reg_233[8]_i_3 
       (.I0(indvars_iv1_reg_158[10]),
        .I1(ap_NS_fsm13_out),
        .I2(indvars_iv3_reg_233_reg[10]),
        .O(\indvars_iv3_reg_233[8]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \indvars_iv3_reg_233[8]_i_4 
       (.I0(indvars_iv1_reg_158[9]),
        .I1(ap_NS_fsm13_out),
        .I2(indvars_iv3_reg_233_reg[9]),
        .O(\indvars_iv3_reg_233[8]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \indvars_iv3_reg_233[8]_i_5 
       (.I0(indvars_iv1_reg_158[8]),
        .I1(ap_NS_fsm13_out),
        .I2(indvars_iv3_reg_233_reg[8]),
        .O(\indvars_iv3_reg_233[8]_i_5_n_4 ));
  FDRE \indvars_iv3_reg_233_reg[0] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\indvars_iv3_reg_233_reg[0]_i_1_n_11 ),
        .Q(indvars_iv3_reg_233_reg[0]),
        .R(1'b0));
  CARRY4 \indvars_iv3_reg_233_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvars_iv3_reg_233_reg[0]_i_1_n_4 ,\indvars_iv3_reg_233_reg[0]_i_1_n_5 ,\indvars_iv3_reg_233_reg[0]_i_1_n_6 ,\indvars_iv3_reg_233_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\indvars_iv3_reg_233[0]_i_2_n_4 ,\indvars_iv3_reg_233[0]_i_3_n_4 ,\indvars_iv3_reg_233[0]_i_4_n_4 ,\indvars_iv3_reg_233[0]_i_5_n_4 }),
        .O({\indvars_iv3_reg_233_reg[0]_i_1_n_8 ,\indvars_iv3_reg_233_reg[0]_i_1_n_9 ,\indvars_iv3_reg_233_reg[0]_i_1_n_10 ,\indvars_iv3_reg_233_reg[0]_i_1_n_11 }),
        .S({\indvars_iv3_reg_233[0]_i_6_n_4 ,\indvars_iv3_reg_233[0]_i_7_n_4 ,\indvars_iv3_reg_233[0]_i_8_n_4 ,\indvars_iv3_reg_233[0]_i_9_n_4 }));
  FDRE \indvars_iv3_reg_233_reg[10] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\indvars_iv3_reg_233_reg[8]_i_1_n_9 ),
        .Q(indvars_iv3_reg_233_reg[10]),
        .R(1'b0));
  FDRE \indvars_iv3_reg_233_reg[11] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\indvars_iv3_reg_233_reg[8]_i_1_n_8 ),
        .Q(indvars_iv3_reg_233_reg[11]),
        .R(1'b0));
  FDRE \indvars_iv3_reg_233_reg[12] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\indvars_iv3_reg_233_reg[12]_i_1_n_11 ),
        .Q(indvars_iv3_reg_233_reg[12]),
        .R(1'b0));
  CARRY4 \indvars_iv3_reg_233_reg[12]_i_1 
       (.CI(\indvars_iv3_reg_233_reg[8]_i_1_n_4 ),
        .CO({\NLW_indvars_iv3_reg_233_reg[12]_i_1_CO_UNCONNECTED [3:1],\indvars_iv3_reg_233_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvars_iv3_reg_233_reg[12]_i_1_O_UNCONNECTED [3:2],\indvars_iv3_reg_233_reg[12]_i_1_n_10 ,\indvars_iv3_reg_233_reg[12]_i_1_n_11 }),
        .S({1'b0,1'b0,\indvars_iv3_reg_233[12]_i_2_n_4 ,\indvars_iv3_reg_233[12]_i_3_n_4 }));
  FDRE \indvars_iv3_reg_233_reg[13] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\indvars_iv3_reg_233_reg[12]_i_1_n_10 ),
        .Q(indvars_iv3_reg_233_reg[13]),
        .R(1'b0));
  FDRE \indvars_iv3_reg_233_reg[1] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\indvars_iv3_reg_233_reg[0]_i_1_n_10 ),
        .Q(indvars_iv3_reg_233_reg[1]),
        .R(1'b0));
  FDRE \indvars_iv3_reg_233_reg[2] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\indvars_iv3_reg_233_reg[0]_i_1_n_9 ),
        .Q(indvars_iv3_reg_233_reg[2]),
        .R(1'b0));
  FDRE \indvars_iv3_reg_233_reg[3] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\indvars_iv3_reg_233_reg[0]_i_1_n_8 ),
        .Q(indvars_iv3_reg_233_reg[3]),
        .R(1'b0));
  FDRE \indvars_iv3_reg_233_reg[4] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\indvars_iv3_reg_233_reg[4]_i_1_n_11 ),
        .Q(indvars_iv3_reg_233_reg[4]),
        .R(1'b0));
  CARRY4 \indvars_iv3_reg_233_reg[4]_i_1 
       (.CI(\indvars_iv3_reg_233_reg[0]_i_1_n_4 ),
        .CO({\indvars_iv3_reg_233_reg[4]_i_1_n_4 ,\indvars_iv3_reg_233_reg[4]_i_1_n_5 ,\indvars_iv3_reg_233_reg[4]_i_1_n_6 ,\indvars_iv3_reg_233_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\indvars_iv3_reg_233[4]_i_2_n_4 }),
        .O({\indvars_iv3_reg_233_reg[4]_i_1_n_8 ,\indvars_iv3_reg_233_reg[4]_i_1_n_9 ,\indvars_iv3_reg_233_reg[4]_i_1_n_10 ,\indvars_iv3_reg_233_reg[4]_i_1_n_11 }),
        .S({\indvars_iv3_reg_233[4]_i_3_n_4 ,\indvars_iv3_reg_233[4]_i_4_n_4 ,\indvars_iv3_reg_233[4]_i_5_n_4 ,\indvars_iv3_reg_233[4]_i_6_n_4 }));
  FDRE \indvars_iv3_reg_233_reg[5] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\indvars_iv3_reg_233_reg[4]_i_1_n_10 ),
        .Q(indvars_iv3_reg_233_reg[5]),
        .R(1'b0));
  FDRE \indvars_iv3_reg_233_reg[6] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\indvars_iv3_reg_233_reg[4]_i_1_n_9 ),
        .Q(indvars_iv3_reg_233_reg[6]),
        .R(1'b0));
  FDRE \indvars_iv3_reg_233_reg[7] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\indvars_iv3_reg_233_reg[4]_i_1_n_8 ),
        .Q(indvars_iv3_reg_233_reg[7]),
        .R(1'b0));
  FDRE \indvars_iv3_reg_233_reg[8] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\indvars_iv3_reg_233_reg[8]_i_1_n_11 ),
        .Q(indvars_iv3_reg_233_reg[8]),
        .R(1'b0));
  CARRY4 \indvars_iv3_reg_233_reg[8]_i_1 
       (.CI(\indvars_iv3_reg_233_reg[4]_i_1_n_4 ),
        .CO({\indvars_iv3_reg_233_reg[8]_i_1_n_4 ,\indvars_iv3_reg_233_reg[8]_i_1_n_5 ,\indvars_iv3_reg_233_reg[8]_i_1_n_6 ,\indvars_iv3_reg_233_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvars_iv3_reg_233_reg[8]_i_1_n_8 ,\indvars_iv3_reg_233_reg[8]_i_1_n_9 ,\indvars_iv3_reg_233_reg[8]_i_1_n_10 ,\indvars_iv3_reg_233_reg[8]_i_1_n_11 }),
        .S({\indvars_iv3_reg_233[8]_i_2_n_4 ,\indvars_iv3_reg_233[8]_i_3_n_4 ,\indvars_iv3_reg_233[8]_i_4_n_4 ,\indvars_iv3_reg_233[8]_i_5_n_4 }));
  FDRE \indvars_iv3_reg_233_reg[9] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\indvars_iv3_reg_233_reg[8]_i_1_n_10 ),
        .Q(indvars_iv3_reg_233_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h606F6F60909F9F90)) 
    \indvars_iv4_reg_148[0]_i_1 
       (.I0(tmp_31_reg_720[0]),
        .I1(tmp_37_reg_730[0]),
        .I2(ap_CS_fsm_state2),
        .I3(\indvars_iv4_reg_148_reg_n_4_[0] ),
        .I4(tmp_9_reg_793[0]),
        .I5(tmp_28_reg_698[0]),
        .O(indvars_iv4_reg_148[0]));
  LUT6 #(
    .INIT(64'h91B315376E4CEAC8)) 
    \indvars_iv4_reg_148[1]_i_1 
       (.I0(p_1_in),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_28_reg_698[0]),
        .I3(tmp_9_reg_793[0]),
        .I4(tmp_31_reg_720[0]),
        .I5(\indvars_iv4_reg_148[1]_i_3_n_4 ),
        .O(indvars_iv4_reg_148[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indvars_iv4_reg_148[1]_i_2 
       (.I0(tmp_37_reg_730[0]),
        .I1(ap_CS_fsm_state2),
        .I2(\indvars_iv4_reg_148_reg_n_4_[0] ),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hA5A55A5A33CC33CC)) 
    \indvars_iv4_reg_148[1]_i_3 
       (.I0(tmp_28_reg_698[1]),
        .I1(tmp_9_reg_793[1]),
        .I2(tmp_37_reg_730[1]),
        .I3(\indvars_iv4_reg_148_reg_n_4_[1] ),
        .I4(tmp_31_reg_720[1]),
        .I5(ap_CS_fsm_state2),
        .O(\indvars_iv4_reg_148[1]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \indvars_iv4_reg_148[2]_i_1 
       (.I0(\indvars_iv4_reg_148[2]_i_2_n_4 ),
        .I1(\indvars_iv4_reg_148[2]_i_3_n_4 ),
        .I2(\indvars_iv4_reg_148[2]_i_4_n_4 ),
        .O(indvars_iv4_reg_148[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h909F9F90)) 
    \indvars_iv4_reg_148[2]_i_2 
       (.I0(tmp_28_reg_698[4]),
        .I1(tmp_37_reg_730[2]),
        .I2(ap_CS_fsm_state2),
        .I3(\indvars_iv4_reg_148_reg_n_4_[2] ),
        .I4(tmp_9_reg_793[2]),
        .O(\indvars_iv4_reg_148[2]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hEFE08F80E0E08080)) 
    \indvars_iv4_reg_148[2]_i_3 
       (.I0(tmp_31_reg_720[1]),
        .I1(tmp_28_reg_698[1]),
        .I2(ap_CS_fsm_state2),
        .I3(tmp_9_reg_793[1]),
        .I4(tmp_37_reg_730[1]),
        .I5(\indvars_iv4_reg_148_reg_n_4_[1] ),
        .O(\indvars_iv4_reg_148[2]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFA8888A0000000)) 
    \indvars_iv4_reg_148[2]_i_4 
       (.I0(p_1_in),
        .I1(tmp_9_reg_793[0]),
        .I2(tmp_28_reg_698[0]),
        .I3(tmp_31_reg_720[0]),
        .I4(ap_CS_fsm_state2),
        .I5(\indvars_iv4_reg_148[1]_i_3_n_4 ),
        .O(\indvars_iv4_reg_148[2]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \indvars_iv4_reg_148[3]_i_1 
       (.I0(\indvars_iv4_reg_148[4]_i_6_n_4 ),
        .I1(\indvars_iv4_reg_148[4]_i_4_n_4 ),
        .I2(\indvars_iv4_reg_148[4]_i_5_n_4 ),
        .O(indvars_iv4_reg_148[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h99969666)) 
    \indvars_iv4_reg_148[4]_i_1 
       (.I0(\indvars_iv4_reg_148[4]_i_2_n_4 ),
        .I1(\indvars_iv4_reg_148[4]_i_3_n_4 ),
        .I2(\indvars_iv4_reg_148[4]_i_4_n_4 ),
        .I3(\indvars_iv4_reg_148[4]_i_5_n_4 ),
        .I4(\indvars_iv4_reg_148[4]_i_6_n_4 ),
        .O(indvars_iv4_reg_148[4]));
  LUT6 #(
    .INIT(64'h909F606F9F906F60)) 
    \indvars_iv4_reg_148[4]_i_2 
       (.I0(tmp_31_reg_720[4]),
        .I1(tmp_37_reg_730[4]),
        .I2(ap_CS_fsm_state2),
        .I3(\indvars_iv4_reg_148_reg_n_4_[4] ),
        .I4(tmp_28_reg_698[4]),
        .I5(tmp_9_reg_793[4]),
        .O(\indvars_iv4_reg_148[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFACCA0CCFA00A000)) 
    \indvars_iv4_reg_148[4]_i_3 
       (.I0(tmp_31_reg_720[3]),
        .I1(tmp_9_reg_793[3]),
        .I2(tmp_31_reg_720[0]),
        .I3(ap_CS_fsm_state2),
        .I4(tmp_37_reg_730[3]),
        .I5(\indvars_iv4_reg_148_reg_n_4_[3] ),
        .O(\indvars_iv4_reg_148[4]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hC3C33C3C55AA55AA)) 
    \indvars_iv4_reg_148[4]_i_4 
       (.I0(tmp_9_reg_793[3]),
        .I1(tmp_31_reg_720[0]),
        .I2(tmp_37_reg_730[3]),
        .I3(\indvars_iv4_reg_148_reg_n_4_[3] ),
        .I4(tmp_31_reg_720[3]),
        .I5(ap_CS_fsm_state2),
        .O(\indvars_iv4_reg_148[4]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \indvars_iv4_reg_148[4]_i_5 
       (.I0(\indvars_iv4_reg_148[2]_i_3_n_4 ),
        .I1(\indvars_iv4_reg_148[2]_i_4_n_4 ),
        .I2(\indvars_iv4_reg_148[2]_i_2_n_4 ),
        .O(\indvars_iv4_reg_148[4]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hFFAAC0C0)) 
    \indvars_iv4_reg_148[4]_i_6 
       (.I0(tmp_37_reg_730[2]),
        .I1(\indvars_iv4_reg_148_reg_n_4_[2] ),
        .I2(tmp_9_reg_793[2]),
        .I3(tmp_28_reg_698[4]),
        .I4(ap_CS_fsm_state2),
        .O(\indvars_iv4_reg_148[4]_i_6_n_4 ));
  FDRE \indvars_iv4_reg_148_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(indvars_iv4_reg_148[0]),
        .Q(\indvars_iv4_reg_148_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \indvars_iv4_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(indvars_iv4_reg_148[1]),
        .Q(\indvars_iv4_reg_148_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \indvars_iv4_reg_148_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(indvars_iv4_reg_148[2]),
        .Q(\indvars_iv4_reg_148_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \indvars_iv4_reg_148_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(indvars_iv4_reg_148[3]),
        .Q(\indvars_iv4_reg_148_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \indvars_iv4_reg_148_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(indvars_iv4_reg_148[4]),
        .Q(\indvars_iv4_reg_148_reg_n_4_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hAA3C)) 
    \indvars_iv9_reg_138[0]_i_1 
       (.I0(tmp_31_reg_720[0]),
        .I1(tmp_9_reg_793[0]),
        .I2(indvars_iv9_reg_138_reg__0[0]),
        .I3(ap_CS_fsm_state2),
        .O(p_0_in_0[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC33C3C3C)) 
    \indvars_iv9_reg_138[1]_i_1 
       (.I0(tmp_31_reg_720[1]),
        .I1(indvars_iv9_reg_138_reg__0[1]),
        .I2(tmp_9_reg_793[1]),
        .I3(indvars_iv9_reg_138_reg__0[0]),
        .I4(tmp_9_reg_793[0]),
        .I5(ap_CS_fsm_state2),
        .O(p_0_in_0[1]));
  LUT5 #(
    .INIT(32'hAAAAC33C)) 
    \indvars_iv9_reg_138[2]_i_1 
       (.I0(tmp_28_reg_698[4]),
        .I1(indvars_iv9_reg_138_reg__0[2]),
        .I2(\indvars_iv9_reg_138[2]_i_2_n_4 ),
        .I3(tmp_9_reg_793[2]),
        .I4(ap_CS_fsm_state2),
        .O(p_0_in_0[2]));
  LUT4 #(
    .INIT(16'hF880)) 
    \indvars_iv9_reg_138[2]_i_2 
       (.I0(tmp_9_reg_793[0]),
        .I1(indvars_iv9_reg_138_reg__0[0]),
        .I2(indvars_iv9_reg_138_reg__0[1]),
        .I3(tmp_9_reg_793[1]),
        .O(\indvars_iv9_reg_138[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hAAAAC33C)) 
    \indvars_iv9_reg_138[3]_i_1 
       (.I0(tmp_31_reg_720[3]),
        .I1(indvars_iv9_reg_138_reg__0[3]),
        .I2(\indvars_iv9_reg_138[3]_i_2_n_4 ),
        .I3(tmp_9_reg_793[3]),
        .I4(ap_CS_fsm_state2),
        .O(p_0_in_0[3]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \indvars_iv9_reg_138[3]_i_2 
       (.I0(tmp_9_reg_793[2]),
        .I1(indvars_iv9_reg_138_reg__0[2]),
        .I2(tmp_9_reg_793[0]),
        .I3(indvars_iv9_reg_138_reg__0[0]),
        .I4(indvars_iv9_reg_138_reg__0[1]),
        .I5(tmp_9_reg_793[1]),
        .O(\indvars_iv9_reg_138[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hAAAAC33C)) 
    \indvars_iv9_reg_138[4]_i_1 
       (.I0(tmp_31_reg_720[4]),
        .I1(\indvars_iv9_reg_138[4]_i_2_n_4 ),
        .I2(indvars_iv9_reg_138_reg__0[4]),
        .I3(tmp_9_reg_793[4]),
        .I4(ap_CS_fsm_state2),
        .O(p_0_in_0[4]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \indvars_iv9_reg_138[4]_i_2 
       (.I0(tmp_9_reg_793[3]),
        .I1(indvars_iv9_reg_138_reg__0[3]),
        .I2(tmp_9_reg_793[2]),
        .I3(indvars_iv9_reg_138_reg__0[2]),
        .I4(\indvars_iv9_reg_138[2]_i_2_n_4 ),
        .O(\indvars_iv9_reg_138[4]_i_2_n_4 ));
  FDRE \indvars_iv9_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(p_0_in_0[0]),
        .Q(indvars_iv9_reg_138_reg__0[0]),
        .R(1'b0));
  FDRE \indvars_iv9_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(p_0_in_0[1]),
        .Q(indvars_iv9_reg_138_reg__0[1]),
        .R(1'b0));
  FDRE \indvars_iv9_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(p_0_in_0[2]),
        .Q(indvars_iv9_reg_138_reg__0[2]),
        .R(1'b0));
  FDRE \indvars_iv9_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(p_0_in_0[3]),
        .Q(indvars_iv9_reg_138_reg__0[3]),
        .R(1'b0));
  FDRE \indvars_iv9_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(p_0_in_0[4]),
        .Q(indvars_iv9_reg_138_reg__0[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h3ACA)) 
    \indvars_iv_reg_168[0]_i_1 
       (.I0(indvars_iv_next1_fu_661_p2[0]),
        .I1(Q[5]),
        .I2(ap_CS_fsm_state2),
        .I3(tmp_31_reg_720[0]),
        .O(\indvars_iv_reg_168[0]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv_reg_168[11]_i_2 
       (.I0(tmp_43_cast_reg_772[9]),
        .I1(indvars_iv_reg_168[9]),
        .O(\indvars_iv_reg_168[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv_reg_168[11]_i_3 
       (.I0(tmp_43_cast_reg_772[8]),
        .I1(indvars_iv_reg_168[8]),
        .O(\indvars_iv_reg_168[11]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h2EE2E22EE22EE22E)) 
    \indvars_iv_reg_168[1]_i_1 
       (.I0(indvars_iv_next1_fu_661_p2[1]),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_31_reg_720[1]),
        .I3(grp_padding2d_fix16_fu_297_input_height[4]),
        .I4(Q[5]),
        .I5(tmp_31_reg_720[0]),
        .O(\indvars_iv_reg_168[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h2EE2E2E22E2E2EE2)) 
    \indvars_iv_reg_168[2]_i_1 
       (.I0(indvars_iv_next1_fu_661_p2[2]),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_28_reg_698[4]),
        .I3(\indvars_iv_reg_168[2]_i_2_n_4 ),
        .I4(grp_padding2d_fix16_fu_297_input_height[4]),
        .I5(tmp_31_reg_720[1]),
        .O(\indvars_iv_reg_168[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \indvars_iv_reg_168[2]_i_2 
       (.I0(tmp_31_reg_720[0]),
        .I1(Q[5]),
        .O(\indvars_iv_reg_168[2]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h2EE2E22E)) 
    \indvars_iv_reg_168[3]_i_1 
       (.I0(indvars_iv_next1_fu_661_p2[3]),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_31_reg_720[3]),
        .I3(Q[5]),
        .I4(\indvars_iv_reg_168[3]_i_2_n_4 ),
        .O(\indvars_iv_reg_168[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAF8AAA8)) 
    \indvars_iv_reg_168[3]_i_2 
       (.I0(tmp_31_reg_720[1]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(tmp_31_reg_720[0]),
        .I5(tmp_28_reg_698[4]),
        .O(\indvars_iv_reg_168[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hE22E2EE2)) 
    \indvars_iv_reg_168[4]_i_1 
       (.I0(indvars_iv_next1_fu_661_p2[4]),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_31_reg_720[4]),
        .I3(grp_padding2d_fix16_fu_297_input_height[4]),
        .I4(\indvars_iv_reg_168[5]_i_2_n_4 ),
        .O(\indvars_iv_reg_168[4]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hEEE2E222)) 
    \indvars_iv_reg_168[5]_i_1 
       (.I0(indvars_iv_next1_fu_661_p2[5]),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_31_reg_720[4]),
        .I3(\indvars_iv_reg_168[5]_i_2_n_4 ),
        .I4(grp_padding2d_fix16_fu_297_input_height[4]),
        .O(\indvars_iv_reg_168[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFBF2F0F0F0202)) 
    \indvars_iv_reg_168[5]_i_2 
       (.I0(tmp_31_reg_720[1]),
        .I1(grp_padding2d_fix16_fu_297_input_height[4]),
        .I2(Q[5]),
        .I3(tmp_31_reg_720[0]),
        .I4(tmp_28_reg_698[4]),
        .I5(tmp_31_reg_720[3]),
        .O(\indvars_iv_reg_168[5]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv_reg_168[7]_i_10 
       (.I0(tmp_43_cast_reg_772[0]),
        .I1(indvars_iv_reg_168[0]),
        .O(\indvars_iv_reg_168[7]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv_reg_168[7]_i_3 
       (.I0(tmp_43_cast_reg_772[7]),
        .I1(indvars_iv_reg_168[7]),
        .O(\indvars_iv_reg_168[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv_reg_168[7]_i_4 
       (.I0(tmp_43_cast_reg_772[6]),
        .I1(indvars_iv_reg_168[6]),
        .O(\indvars_iv_reg_168[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv_reg_168[7]_i_5 
       (.I0(tmp_43_cast_reg_772[5]),
        .I1(indvars_iv_reg_168[5]),
        .O(\indvars_iv_reg_168[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv_reg_168[7]_i_6 
       (.I0(tmp_43_cast_reg_772[4]),
        .I1(indvars_iv_reg_168[4]),
        .O(\indvars_iv_reg_168[7]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv_reg_168[7]_i_7 
       (.I0(tmp_43_cast_reg_772[3]),
        .I1(indvars_iv_reg_168[3]),
        .O(\indvars_iv_reg_168[7]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv_reg_168[7]_i_8 
       (.I0(tmp_43_cast_reg_772[2]),
        .I1(indvars_iv_reg_168[2]),
        .O(\indvars_iv_reg_168[7]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv_reg_168[7]_i_9 
       (.I0(tmp_43_cast_reg_772[1]),
        .I1(indvars_iv_reg_168[1]),
        .O(\indvars_iv_reg_168[7]_i_9_n_4 ));
  FDRE \indvars_iv_reg_168_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvars_iv_reg_168[0]_i_1_n_4 ),
        .Q(indvars_iv_reg_168[0]),
        .R(1'b0));
  FDRE \indvars_iv_reg_168_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(indvars_iv_next1_fu_661_p2[10]),
        .Q(indvars_iv_reg_168[10]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv_reg_168_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(indvars_iv_next1_fu_661_p2[11]),
        .Q(indvars_iv_reg_168[11]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv_reg_168_reg[11]_i_1 
       (.CI(\indvars_iv_reg_168_reg[7]_i_1_n_4 ),
        .CO({\indvars_iv_reg_168_reg[11]_i_1_n_4 ,\indvars_iv_reg_168_reg[11]_i_1_n_5 ,\indvars_iv_reg_168_reg[11]_i_1_n_6 ,\indvars_iv_reg_168_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_43_cast_reg_772[9:8]}),
        .O(indvars_iv_next1_fu_661_p2[11:8]),
        .S({indvars_iv_reg_168[11:10],\indvars_iv_reg_168[11]_i_2_n_4 ,\indvars_iv_reg_168[11]_i_3_n_4 }));
  FDRE \indvars_iv_reg_168_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(indvars_iv_next1_fu_661_p2[12]),
        .Q(indvars_iv_reg_168[12]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv_reg_168_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(indvars_iv_next1_fu_661_p2[13]),
        .Q(indvars_iv_reg_168[13]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv_reg_168_reg[13]_i_1 
       (.CI(\indvars_iv_reg_168_reg[11]_i_1_n_4 ),
        .CO({\NLW_indvars_iv_reg_168_reg[13]_i_1_CO_UNCONNECTED [3:1],\indvars_iv_reg_168_reg[13]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvars_iv_reg_168_reg[13]_i_1_O_UNCONNECTED [3:2],indvars_iv_next1_fu_661_p2[13:12]}),
        .S({1'b0,1'b0,indvars_iv_reg_168[13:12]}));
  FDRE \indvars_iv_reg_168_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvars_iv_reg_168[1]_i_1_n_4 ),
        .Q(indvars_iv_reg_168[1]),
        .R(1'b0));
  FDRE \indvars_iv_reg_168_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvars_iv_reg_168[2]_i_1_n_4 ),
        .Q(indvars_iv_reg_168[2]),
        .R(1'b0));
  FDRE \indvars_iv_reg_168_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvars_iv_reg_168[3]_i_1_n_4 ),
        .Q(indvars_iv_reg_168[3]),
        .R(1'b0));
  FDRE \indvars_iv_reg_168_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvars_iv_reg_168[4]_i_1_n_4 ),
        .Q(indvars_iv_reg_168[4]),
        .R(1'b0));
  FDRE \indvars_iv_reg_168_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\indvars_iv_reg_168[5]_i_1_n_4 ),
        .Q(indvars_iv_reg_168[5]),
        .R(1'b0));
  FDRE \indvars_iv_reg_168_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(indvars_iv_next1_fu_661_p2[6]),
        .Q(indvars_iv_reg_168[6]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv_reg_168_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(indvars_iv_next1_fu_661_p2[7]),
        .Q(indvars_iv_reg_168[7]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv_reg_168_reg[7]_i_1 
       (.CI(\indvars_iv_reg_168_reg[7]_i_2_n_4 ),
        .CO({\indvars_iv_reg_168_reg[7]_i_1_n_4 ,\indvars_iv_reg_168_reg[7]_i_1_n_5 ,\indvars_iv_reg_168_reg[7]_i_1_n_6 ,\indvars_iv_reg_168_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_43_cast_reg_772[7:4]),
        .O(indvars_iv_next1_fu_661_p2[7:4]),
        .S({\indvars_iv_reg_168[7]_i_3_n_4 ,\indvars_iv_reg_168[7]_i_4_n_4 ,\indvars_iv_reg_168[7]_i_5_n_4 ,\indvars_iv_reg_168[7]_i_6_n_4 }));
  CARRY4 \indvars_iv_reg_168_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\indvars_iv_reg_168_reg[7]_i_2_n_4 ,\indvars_iv_reg_168_reg[7]_i_2_n_5 ,\indvars_iv_reg_168_reg[7]_i_2_n_6 ,\indvars_iv_reg_168_reg[7]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_43_cast_reg_772[3:0]),
        .O(indvars_iv_next1_fu_661_p2[3:0]),
        .S({\indvars_iv_reg_168[7]_i_7_n_4 ,\indvars_iv_reg_168[7]_i_8_n_4 ,\indvars_iv_reg_168[7]_i_9_n_4 ,\indvars_iv_reg_168[7]_i_10_n_4 }));
  FDRE \indvars_iv_reg_168_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(indvars_iv_next1_fu_661_p2[8]),
        .Q(indvars_iv_reg_168[8]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv_reg_168_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(indvars_iv_next1_fu_661_p2[9]),
        .Q(indvars_iv_reg_168[9]),
        .R(ap_CS_fsm_state2));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \input_width_cast2_reg_742[1]_i_1 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[3]),
        .O(grp_padding2d_fix16_fu_297_input_height[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \input_width_cast2_reg_742[3]_i_1 
       (.I0(Q[5]),
        .O(grp_padding2d_fix16_fu_297_input_height[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \input_width_cast2_reg_742[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[8]),
        .O(grp_padding2d_fix16_fu_297_input_height[4]));
  FDRE \input_width_cast2_reg_742_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(Q[5]),
        .Q(input_width_cast2_reg_742[0]),
        .R(1'b0));
  FDRE \input_width_cast2_reg_742_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_297_input_height[1]),
        .Q(input_width_cast2_reg_742[1]),
        .R(1'b0));
  FDRE \input_width_cast2_reg_742_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_297_input_height[3]),
        .Q(input_width_cast2_reg_742[3]),
        .R(1'b0));
  FDRE \input_width_cast2_reg_742_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_297_input_height[4]),
        .Q(input_width_cast2_reg_742[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \o_count_1_reg_223[0]_i_1 
       (.I0(\o_count_1_reg_223[0]_i_3_n_4 ),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .O(\o_count_1_reg_223[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h28AAAA28AAAAAAAA)) 
    \o_count_1_reg_223[0]_i_3 
       (.I0(ap_CS_fsm_state4),
        .I1(o_count_1_reg_223_reg[4]),
        .I2(indvars_iv9_reg_138_reg__0[4]),
        .I3(o_count_1_reg_223_reg[0]),
        .I4(indvars_iv9_reg_138_reg__0[0]),
        .I5(\height_reg_277[4]_i_3_n_4 ),
        .O(\o_count_1_reg_223[0]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_223[0]_i_4 
       (.I0(o_count_reg_188[0]),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .I2(o_count_1_reg_223_reg[0]),
        .O(\o_count_1_reg_223[0]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_223[0]_i_5 
       (.I0(o_count_reg_188[3]),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .I2(o_count_1_reg_223_reg[3]),
        .O(\o_count_1_reg_223[0]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_223[0]_i_6 
       (.I0(o_count_reg_188[2]),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .I2(o_count_1_reg_223_reg[2]),
        .O(\o_count_1_reg_223[0]_i_6_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_223[0]_i_7 
       (.I0(o_count_reg_188[1]),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .I2(o_count_1_reg_223_reg[1]),
        .O(\o_count_1_reg_223[0]_i_7_n_4 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \o_count_1_reg_223[0]_i_8 
       (.I0(o_count_1_reg_223_reg[0]),
        .I1(o_count_reg_188[0]),
        .I2(\ap_CS_fsm[3]_i_2_n_4 ),
        .O(\o_count_1_reg_223[0]_i_8_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_223[12]_i_2 
       (.I0(o_count_reg_188[13]),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .I2(o_count_1_reg_223_reg[13]),
        .O(\o_count_1_reg_223[12]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_223[12]_i_3 
       (.I0(o_count_reg_188[12]),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .I2(o_count_1_reg_223_reg[12]),
        .O(\o_count_1_reg_223[12]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_223[4]_i_2 
       (.I0(o_count_reg_188[7]),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .I2(o_count_1_reg_223_reg[7]),
        .O(\o_count_1_reg_223[4]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_223[4]_i_3 
       (.I0(o_count_reg_188[6]),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .I2(o_count_1_reg_223_reg[6]),
        .O(\o_count_1_reg_223[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_223[4]_i_4 
       (.I0(o_count_reg_188[5]),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .I2(o_count_1_reg_223_reg[5]),
        .O(\o_count_1_reg_223[4]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_223[4]_i_5 
       (.I0(o_count_reg_188[4]),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .I2(o_count_1_reg_223_reg[4]),
        .O(\o_count_1_reg_223[4]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_223[8]_i_2 
       (.I0(o_count_reg_188[11]),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .I2(o_count_1_reg_223_reg[11]),
        .O(\o_count_1_reg_223[8]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_223[8]_i_3 
       (.I0(o_count_reg_188[10]),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .I2(o_count_1_reg_223_reg[10]),
        .O(\o_count_1_reg_223[8]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_223[8]_i_4 
       (.I0(o_count_reg_188[9]),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .I2(o_count_1_reg_223_reg[9]),
        .O(\o_count_1_reg_223[8]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_223[8]_i_5 
       (.I0(o_count_reg_188[8]),
        .I1(\ap_CS_fsm[3]_i_2_n_4 ),
        .I2(o_count_1_reg_223_reg[8]),
        .O(\o_count_1_reg_223[8]_i_5_n_4 ));
  FDRE \o_count_1_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_223[0]_i_1_n_4 ),
        .D(\o_count_1_reg_223_reg[0]_i_2_n_11 ),
        .Q(o_count_1_reg_223_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_223_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_count_1_reg_223_reg[0]_i_2_n_4 ,\o_count_1_reg_223_reg[0]_i_2_n_5 ,\o_count_1_reg_223_reg[0]_i_2_n_6 ,\o_count_1_reg_223_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\o_count_1_reg_223[0]_i_4_n_4 }),
        .O({\o_count_1_reg_223_reg[0]_i_2_n_8 ,\o_count_1_reg_223_reg[0]_i_2_n_9 ,\o_count_1_reg_223_reg[0]_i_2_n_10 ,\o_count_1_reg_223_reg[0]_i_2_n_11 }),
        .S({\o_count_1_reg_223[0]_i_5_n_4 ,\o_count_1_reg_223[0]_i_6_n_4 ,\o_count_1_reg_223[0]_i_7_n_4 ,\o_count_1_reg_223[0]_i_8_n_4 }));
  FDRE \o_count_1_reg_223_reg[10] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_223[0]_i_1_n_4 ),
        .D(\o_count_1_reg_223_reg[8]_i_1_n_9 ),
        .Q(o_count_1_reg_223_reg[10]),
        .R(1'b0));
  FDRE \o_count_1_reg_223_reg[11] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_223[0]_i_1_n_4 ),
        .D(\o_count_1_reg_223_reg[8]_i_1_n_8 ),
        .Q(o_count_1_reg_223_reg[11]),
        .R(1'b0));
  FDRE \o_count_1_reg_223_reg[12] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_223[0]_i_1_n_4 ),
        .D(\o_count_1_reg_223_reg[12]_i_1_n_11 ),
        .Q(o_count_1_reg_223_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_223_reg[12]_i_1 
       (.CI(\o_count_1_reg_223_reg[8]_i_1_n_4 ),
        .CO({\NLW_o_count_1_reg_223_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_1_reg_223_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_1_reg_223_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_1_reg_223_reg[12]_i_1_n_10 ,\o_count_1_reg_223_reg[12]_i_1_n_11 }),
        .S({1'b0,1'b0,\o_count_1_reg_223[12]_i_2_n_4 ,\o_count_1_reg_223[12]_i_3_n_4 }));
  FDRE \o_count_1_reg_223_reg[13] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_223[0]_i_1_n_4 ),
        .D(\o_count_1_reg_223_reg[12]_i_1_n_10 ),
        .Q(o_count_1_reg_223_reg[13]),
        .R(1'b0));
  FDRE \o_count_1_reg_223_reg[1] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_223[0]_i_1_n_4 ),
        .D(\o_count_1_reg_223_reg[0]_i_2_n_10 ),
        .Q(o_count_1_reg_223_reg[1]),
        .R(1'b0));
  FDRE \o_count_1_reg_223_reg[2] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_223[0]_i_1_n_4 ),
        .D(\o_count_1_reg_223_reg[0]_i_2_n_9 ),
        .Q(o_count_1_reg_223_reg[2]),
        .R(1'b0));
  FDRE \o_count_1_reg_223_reg[3] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_223[0]_i_1_n_4 ),
        .D(\o_count_1_reg_223_reg[0]_i_2_n_8 ),
        .Q(o_count_1_reg_223_reg[3]),
        .R(1'b0));
  FDRE \o_count_1_reg_223_reg[4] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_223[0]_i_1_n_4 ),
        .D(\o_count_1_reg_223_reg[4]_i_1_n_11 ),
        .Q(o_count_1_reg_223_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_223_reg[4]_i_1 
       (.CI(\o_count_1_reg_223_reg[0]_i_2_n_4 ),
        .CO({\o_count_1_reg_223_reg[4]_i_1_n_4 ,\o_count_1_reg_223_reg[4]_i_1_n_5 ,\o_count_1_reg_223_reg[4]_i_1_n_6 ,\o_count_1_reg_223_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_1_reg_223_reg[4]_i_1_n_8 ,\o_count_1_reg_223_reg[4]_i_1_n_9 ,\o_count_1_reg_223_reg[4]_i_1_n_10 ,\o_count_1_reg_223_reg[4]_i_1_n_11 }),
        .S({\o_count_1_reg_223[4]_i_2_n_4 ,\o_count_1_reg_223[4]_i_3_n_4 ,\o_count_1_reg_223[4]_i_4_n_4 ,\o_count_1_reg_223[4]_i_5_n_4 }));
  FDRE \o_count_1_reg_223_reg[5] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_223[0]_i_1_n_4 ),
        .D(\o_count_1_reg_223_reg[4]_i_1_n_10 ),
        .Q(o_count_1_reg_223_reg[5]),
        .R(1'b0));
  FDRE \o_count_1_reg_223_reg[6] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_223[0]_i_1_n_4 ),
        .D(\o_count_1_reg_223_reg[4]_i_1_n_9 ),
        .Q(o_count_1_reg_223_reg[6]),
        .R(1'b0));
  FDRE \o_count_1_reg_223_reg[7] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_223[0]_i_1_n_4 ),
        .D(\o_count_1_reg_223_reg[4]_i_1_n_8 ),
        .Q(o_count_1_reg_223_reg[7]),
        .R(1'b0));
  FDRE \o_count_1_reg_223_reg[8] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_223[0]_i_1_n_4 ),
        .D(\o_count_1_reg_223_reg[8]_i_1_n_11 ),
        .Q(o_count_1_reg_223_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_223_reg[8]_i_1 
       (.CI(\o_count_1_reg_223_reg[4]_i_1_n_4 ),
        .CO({\o_count_1_reg_223_reg[8]_i_1_n_4 ,\o_count_1_reg_223_reg[8]_i_1_n_5 ,\o_count_1_reg_223_reg[8]_i_1_n_6 ,\o_count_1_reg_223_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_1_reg_223_reg[8]_i_1_n_8 ,\o_count_1_reg_223_reg[8]_i_1_n_9 ,\o_count_1_reg_223_reg[8]_i_1_n_10 ,\o_count_1_reg_223_reg[8]_i_1_n_11 }),
        .S({\o_count_1_reg_223[8]_i_2_n_4 ,\o_count_1_reg_223[8]_i_3_n_4 ,\o_count_1_reg_223[8]_i_4_n_4 ,\o_count_1_reg_223[8]_i_5_n_4 }));
  FDRE \o_count_1_reg_223_reg[9] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_223[0]_i_1_n_4 ),
        .D(\o_count_1_reg_223_reg[8]_i_1_n_10 ),
        .Q(o_count_1_reg_223_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_255[0]_i_1 
       (.I0(indvars_iv2_reg_178[0]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_45_reg_867[0]),
        .O(\o_count_2_reg_255[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_255[10]_i_1 
       (.I0(indvars_iv2_reg_178[10]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_45_reg_867[10]),
        .O(\o_count_2_reg_255[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_255[11]_i_1 
       (.I0(indvars_iv2_reg_178[11]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_45_reg_867[11]),
        .O(\o_count_2_reg_255[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_255[12]_i_1 
       (.I0(indvars_iv2_reg_178[12]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_45_reg_867[12]),
        .O(\o_count_2_reg_255[12]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \o_count_2_reg_255[13]_i_1 
       (.I0(exitcond5_fu_608_p2),
        .I1(ap_CS_fsm_state8),
        .I2(ap_NS_fsm13_out),
        .O(o_count_6_reg_244));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_255[13]_i_2 
       (.I0(indvars_iv2_reg_178[13]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_45_reg_867[13]),
        .O(\o_count_2_reg_255[13]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_255[1]_i_1 
       (.I0(indvars_iv2_reg_178[1]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_45_reg_867[1]),
        .O(\o_count_2_reg_255[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_255[2]_i_1 
       (.I0(indvars_iv2_reg_178[2]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_45_reg_867[2]),
        .O(\o_count_2_reg_255[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_255[3]_i_1 
       (.I0(indvars_iv2_reg_178[3]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_45_reg_867[3]),
        .O(\o_count_2_reg_255[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_255[4]_i_1 
       (.I0(indvars_iv2_reg_178[4]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_45_reg_867[4]),
        .O(\o_count_2_reg_255[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_255[5]_i_1 
       (.I0(indvars_iv2_reg_178[5]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_45_reg_867[5]),
        .O(\o_count_2_reg_255[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_255[6]_i_1 
       (.I0(indvars_iv2_reg_178[6]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_45_reg_867[6]),
        .O(\o_count_2_reg_255[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_255[7]_i_1 
       (.I0(indvars_iv2_reg_178[7]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_45_reg_867[7]),
        .O(\o_count_2_reg_255[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_255[8]_i_1 
       (.I0(indvars_iv2_reg_178[8]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_45_reg_867[8]),
        .O(\o_count_2_reg_255[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_255[9]_i_1 
       (.I0(indvars_iv2_reg_178[9]),
        .I1(ap_NS_fsm13_out),
        .I2(tmp_45_reg_867[9]),
        .O(\o_count_2_reg_255[9]_i_1_n_4 ));
  FDRE \o_count_2_reg_255_reg[0] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_2_reg_255[0]_i_1_n_4 ),
        .Q(o_count_2_reg_255[0]),
        .R(1'b0));
  FDRE \o_count_2_reg_255_reg[10] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_2_reg_255[10]_i_1_n_4 ),
        .Q(o_count_2_reg_255[10]),
        .R(1'b0));
  FDRE \o_count_2_reg_255_reg[11] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_2_reg_255[11]_i_1_n_4 ),
        .Q(o_count_2_reg_255[11]),
        .R(1'b0));
  FDRE \o_count_2_reg_255_reg[12] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_2_reg_255[12]_i_1_n_4 ),
        .Q(o_count_2_reg_255[12]),
        .R(1'b0));
  FDRE \o_count_2_reg_255_reg[13] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_2_reg_255[13]_i_2_n_4 ),
        .Q(o_count_2_reg_255[13]),
        .R(1'b0));
  FDRE \o_count_2_reg_255_reg[1] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_2_reg_255[1]_i_1_n_4 ),
        .Q(o_count_2_reg_255[1]),
        .R(1'b0));
  FDRE \o_count_2_reg_255_reg[2] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_2_reg_255[2]_i_1_n_4 ),
        .Q(o_count_2_reg_255[2]),
        .R(1'b0));
  FDRE \o_count_2_reg_255_reg[3] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_2_reg_255[3]_i_1_n_4 ),
        .Q(o_count_2_reg_255[3]),
        .R(1'b0));
  FDRE \o_count_2_reg_255_reg[4] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_2_reg_255[4]_i_1_n_4 ),
        .Q(o_count_2_reg_255[4]),
        .R(1'b0));
  FDRE \o_count_2_reg_255_reg[5] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_2_reg_255[5]_i_1_n_4 ),
        .Q(o_count_2_reg_255[5]),
        .R(1'b0));
  FDRE \o_count_2_reg_255_reg[6] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_2_reg_255[6]_i_1_n_4 ),
        .Q(o_count_2_reg_255[6]),
        .R(1'b0));
  FDRE \o_count_2_reg_255_reg[7] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_2_reg_255[7]_i_1_n_4 ),
        .Q(o_count_2_reg_255[7]),
        .R(1'b0));
  FDRE \o_count_2_reg_255_reg[8] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_2_reg_255[8]_i_1_n_4 ),
        .Q(o_count_2_reg_255[8]),
        .R(1'b0));
  FDRE \o_count_2_reg_255_reg[9] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_2_reg_255[9]_i_1_n_4 ),
        .Q(o_count_2_reg_255[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_288[0]_i_2 
       (.I0(o_count_3_reg_288_reg[3]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(o_count_2_reg_255[3]),
        .O(\o_count_3_reg_288[0]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_288[0]_i_3 
       (.I0(o_count_3_reg_288_reg[2]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(o_count_2_reg_255[2]),
        .O(\o_count_3_reg_288[0]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_288[0]_i_4 
       (.I0(o_count_3_reg_288_reg[1]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(o_count_2_reg_255[1]),
        .O(\o_count_3_reg_288[0]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \o_count_3_reg_288[0]_i_5 
       (.I0(o_count_2_reg_255[0]),
        .I1(o_count_3_reg_288_reg[0]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .O(\o_count_3_reg_288[0]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_288[12]_i_2 
       (.I0(o_count_3_reg_288_reg[13]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(o_count_2_reg_255[13]),
        .O(\o_count_3_reg_288[12]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_288[12]_i_3 
       (.I0(o_count_3_reg_288_reg[12]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(o_count_2_reg_255[12]),
        .O(\o_count_3_reg_288[12]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_288[4]_i_2 
       (.I0(o_count_3_reg_288_reg[7]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(o_count_2_reg_255[7]),
        .O(\o_count_3_reg_288[4]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_288[4]_i_3 
       (.I0(o_count_3_reg_288_reg[6]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(o_count_2_reg_255[6]),
        .O(\o_count_3_reg_288[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_288[4]_i_4 
       (.I0(o_count_3_reg_288_reg[5]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(o_count_2_reg_255[5]),
        .O(\o_count_3_reg_288[4]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_288[4]_i_5 
       (.I0(o_count_3_reg_288_reg[4]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(o_count_2_reg_255[4]),
        .O(\o_count_3_reg_288[4]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_288[8]_i_2 
       (.I0(o_count_3_reg_288_reg[11]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(o_count_2_reg_255[11]),
        .O(\o_count_3_reg_288[8]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_288[8]_i_3 
       (.I0(o_count_3_reg_288_reg[10]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(o_count_2_reg_255[10]),
        .O(\o_count_3_reg_288[8]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_288[8]_i_4 
       (.I0(o_count_3_reg_288_reg[9]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(o_count_2_reg_255[9]),
        .O(\o_count_3_reg_288[8]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_288[8]_i_5 
       (.I0(o_count_3_reg_288_reg[8]),
        .I1(\ap_CS_fsm_reg[6]_0 ),
        .I2(o_count_2_reg_255[8]),
        .O(\o_count_3_reg_288[8]_i_5_n_4 ));
  FDRE \o_count_3_reg_288_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_288_reg[0]_i_1_n_11 ),
        .Q(o_count_3_reg_288_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_3_reg_288_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\o_count_3_reg_288_reg[0]_i_1_n_4 ,\o_count_3_reg_288_reg[0]_i_1_n_5 ,\o_count_3_reg_288_reg[0]_i_1_n_6 ,\o_count_3_reg_288_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm_reg[6]_0 }),
        .O({\o_count_3_reg_288_reg[0]_i_1_n_8 ,\o_count_3_reg_288_reg[0]_i_1_n_9 ,\o_count_3_reg_288_reg[0]_i_1_n_10 ,\o_count_3_reg_288_reg[0]_i_1_n_11 }),
        .S({\o_count_3_reg_288[0]_i_2_n_4 ,\o_count_3_reg_288[0]_i_3_n_4 ,\o_count_3_reg_288[0]_i_4_n_4 ,\o_count_3_reg_288[0]_i_5_n_4 }));
  FDRE \o_count_3_reg_288_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_288_reg[8]_i_1_n_9 ),
        .Q(o_count_3_reg_288_reg[10]),
        .R(1'b0));
  FDRE \o_count_3_reg_288_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_288_reg[8]_i_1_n_8 ),
        .Q(o_count_3_reg_288_reg[11]),
        .R(1'b0));
  FDRE \o_count_3_reg_288_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_288_reg[12]_i_1_n_11 ),
        .Q(o_count_3_reg_288_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_3_reg_288_reg[12]_i_1 
       (.CI(\o_count_3_reg_288_reg[8]_i_1_n_4 ),
        .CO({\NLW_o_count_3_reg_288_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_3_reg_288_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_3_reg_288_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_3_reg_288_reg[12]_i_1_n_10 ,\o_count_3_reg_288_reg[12]_i_1_n_11 }),
        .S({1'b0,1'b0,\o_count_3_reg_288[12]_i_2_n_4 ,\o_count_3_reg_288[12]_i_3_n_4 }));
  FDRE \o_count_3_reg_288_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_288_reg[12]_i_1_n_10 ),
        .Q(o_count_3_reg_288_reg[13]),
        .R(1'b0));
  FDRE \o_count_3_reg_288_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_288_reg[0]_i_1_n_10 ),
        .Q(o_count_3_reg_288_reg[1]),
        .R(1'b0));
  FDRE \o_count_3_reg_288_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_288_reg[0]_i_1_n_9 ),
        .Q(o_count_3_reg_288_reg[2]),
        .R(1'b0));
  FDRE \o_count_3_reg_288_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_288_reg[0]_i_1_n_8 ),
        .Q(o_count_3_reg_288_reg[3]),
        .R(1'b0));
  FDRE \o_count_3_reg_288_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_288_reg[4]_i_1_n_11 ),
        .Q(o_count_3_reg_288_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_3_reg_288_reg[4]_i_1 
       (.CI(\o_count_3_reg_288_reg[0]_i_1_n_4 ),
        .CO({\o_count_3_reg_288_reg[4]_i_1_n_4 ,\o_count_3_reg_288_reg[4]_i_1_n_5 ,\o_count_3_reg_288_reg[4]_i_1_n_6 ,\o_count_3_reg_288_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_3_reg_288_reg[4]_i_1_n_8 ,\o_count_3_reg_288_reg[4]_i_1_n_9 ,\o_count_3_reg_288_reg[4]_i_1_n_10 ,\o_count_3_reg_288_reg[4]_i_1_n_11 }),
        .S({\o_count_3_reg_288[4]_i_2_n_4 ,\o_count_3_reg_288[4]_i_3_n_4 ,\o_count_3_reg_288[4]_i_4_n_4 ,\o_count_3_reg_288[4]_i_5_n_4 }));
  FDRE \o_count_3_reg_288_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_288_reg[4]_i_1_n_10 ),
        .Q(o_count_3_reg_288_reg[5]),
        .R(1'b0));
  FDRE \o_count_3_reg_288_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_288_reg[4]_i_1_n_9 ),
        .Q(o_count_3_reg_288_reg[6]),
        .R(1'b0));
  FDRE \o_count_3_reg_288_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_288_reg[4]_i_1_n_8 ),
        .Q(o_count_3_reg_288_reg[7]),
        .R(1'b0));
  FDRE \o_count_3_reg_288_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_288_reg[8]_i_1_n_11 ),
        .Q(o_count_3_reg_288_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_3_reg_288_reg[8]_i_1 
       (.CI(\o_count_3_reg_288_reg[4]_i_1_n_4 ),
        .CO({\o_count_3_reg_288_reg[8]_i_1_n_4 ,\o_count_3_reg_288_reg[8]_i_1_n_5 ,\o_count_3_reg_288_reg[8]_i_1_n_6 ,\o_count_3_reg_288_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_3_reg_288_reg[8]_i_1_n_8 ,\o_count_3_reg_288_reg[8]_i_1_n_9 ,\o_count_3_reg_288_reg[8]_i_1_n_10 ,\o_count_3_reg_288_reg[8]_i_1_n_11 }),
        .S({\o_count_3_reg_288[8]_i_2_n_4 ,\o_count_3_reg_288[8]_i_3_n_4 ,\o_count_3_reg_288[8]_i_4_n_4 ,\o_count_3_reg_288[8]_i_5_n_4 }));
  FDRE \o_count_3_reg_288_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_288_reg[8]_i_1_n_10 ),
        .Q(o_count_3_reg_288_reg[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \o_count_4_reg_309[0]_i_1 
       (.I0(exitcond_fu_575_p2),
        .I1(grp_padding2d_fix16_fu_297_input_r_ce0),
        .I2(exitcond5_fu_608_p2),
        .I3(ap_CS_fsm_state8),
        .O(\o_count_4_reg_309[0]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_4_reg_309[0]_i_3 
       (.I0(ap_CS_fsm_state8),
        .I1(exitcond5_fu_608_p2),
        .O(o_count_4_reg_3091));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_309[0]_i_4 
       (.I0(o_count_4_reg_309_reg[3]),
        .I1(ap_CS_fsm_state8),
        .I2(exitcond5_fu_608_p2),
        .I3(o_count_6_reg_244_reg[3]),
        .O(\o_count_4_reg_309[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_309[0]_i_5 
       (.I0(o_count_4_reg_309_reg[2]),
        .I1(ap_CS_fsm_state8),
        .I2(exitcond5_fu_608_p2),
        .I3(o_count_6_reg_244_reg[2]),
        .O(\o_count_4_reg_309[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_309[0]_i_6 
       (.I0(o_count_4_reg_309_reg[1]),
        .I1(ap_CS_fsm_state8),
        .I2(exitcond5_fu_608_p2),
        .I3(o_count_6_reg_244_reg[1]),
        .O(\o_count_4_reg_309[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hA3AA)) 
    \o_count_4_reg_309[0]_i_7 
       (.I0(o_count_6_reg_244_reg[0]),
        .I1(o_count_4_reg_309_reg[0]),
        .I2(exitcond5_fu_608_p2),
        .I3(ap_CS_fsm_state8),
        .O(\o_count_4_reg_309[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_309[12]_i_2 
       (.I0(o_count_4_reg_309_reg[13]),
        .I1(ap_CS_fsm_state8),
        .I2(exitcond5_fu_608_p2),
        .I3(o_count_6_reg_244_reg[13]),
        .O(\o_count_4_reg_309[12]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_309[12]_i_3 
       (.I0(o_count_4_reg_309_reg[12]),
        .I1(ap_CS_fsm_state8),
        .I2(exitcond5_fu_608_p2),
        .I3(o_count_6_reg_244_reg[12]),
        .O(\o_count_4_reg_309[12]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_309[4]_i_2 
       (.I0(o_count_4_reg_309_reg[7]),
        .I1(ap_CS_fsm_state8),
        .I2(exitcond5_fu_608_p2),
        .I3(o_count_6_reg_244_reg[7]),
        .O(\o_count_4_reg_309[4]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_309[4]_i_3 
       (.I0(o_count_4_reg_309_reg[6]),
        .I1(ap_CS_fsm_state8),
        .I2(exitcond5_fu_608_p2),
        .I3(o_count_6_reg_244_reg[6]),
        .O(\o_count_4_reg_309[4]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_309[4]_i_4 
       (.I0(o_count_4_reg_309_reg[5]),
        .I1(ap_CS_fsm_state8),
        .I2(exitcond5_fu_608_p2),
        .I3(o_count_6_reg_244_reg[5]),
        .O(\o_count_4_reg_309[4]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_309[4]_i_5 
       (.I0(o_count_4_reg_309_reg[4]),
        .I1(ap_CS_fsm_state8),
        .I2(exitcond5_fu_608_p2),
        .I3(o_count_6_reg_244_reg[4]),
        .O(\o_count_4_reg_309[4]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_309[8]_i_2 
       (.I0(o_count_4_reg_309_reg[11]),
        .I1(ap_CS_fsm_state8),
        .I2(exitcond5_fu_608_p2),
        .I3(o_count_6_reg_244_reg[11]),
        .O(\o_count_4_reg_309[8]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_309[8]_i_3 
       (.I0(o_count_4_reg_309_reg[10]),
        .I1(ap_CS_fsm_state8),
        .I2(exitcond5_fu_608_p2),
        .I3(o_count_6_reg_244_reg[10]),
        .O(\o_count_4_reg_309[8]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_309[8]_i_4 
       (.I0(o_count_4_reg_309_reg[9]),
        .I1(ap_CS_fsm_state8),
        .I2(exitcond5_fu_608_p2),
        .I3(o_count_6_reg_244_reg[9]),
        .O(\o_count_4_reg_309[8]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_309[8]_i_5 
       (.I0(o_count_4_reg_309_reg[8]),
        .I1(ap_CS_fsm_state8),
        .I2(exitcond5_fu_608_p2),
        .I3(o_count_6_reg_244_reg[8]),
        .O(\o_count_4_reg_309[8]_i_5_n_4 ));
  FDRE \o_count_4_reg_309_reg[0] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_309[0]_i_1_n_4 ),
        .D(\o_count_4_reg_309_reg[0]_i_2_n_11 ),
        .Q(o_count_4_reg_309_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_4_reg_309_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_count_4_reg_309_reg[0]_i_2_n_4 ,\o_count_4_reg_309_reg[0]_i_2_n_5 ,\o_count_4_reg_309_reg[0]_i_2_n_6 ,\o_count_4_reg_309_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,o_count_4_reg_3091}),
        .O({\o_count_4_reg_309_reg[0]_i_2_n_8 ,\o_count_4_reg_309_reg[0]_i_2_n_9 ,\o_count_4_reg_309_reg[0]_i_2_n_10 ,\o_count_4_reg_309_reg[0]_i_2_n_11 }),
        .S({\o_count_4_reg_309[0]_i_4_n_4 ,\o_count_4_reg_309[0]_i_5_n_4 ,\o_count_4_reg_309[0]_i_6_n_4 ,\o_count_4_reg_309[0]_i_7_n_4 }));
  FDRE \o_count_4_reg_309_reg[10] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_309[0]_i_1_n_4 ),
        .D(\o_count_4_reg_309_reg[8]_i_1_n_9 ),
        .Q(o_count_4_reg_309_reg[10]),
        .R(1'b0));
  FDRE \o_count_4_reg_309_reg[11] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_309[0]_i_1_n_4 ),
        .D(\o_count_4_reg_309_reg[8]_i_1_n_8 ),
        .Q(o_count_4_reg_309_reg[11]),
        .R(1'b0));
  FDRE \o_count_4_reg_309_reg[12] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_309[0]_i_1_n_4 ),
        .D(\o_count_4_reg_309_reg[12]_i_1_n_11 ),
        .Q(o_count_4_reg_309_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_4_reg_309_reg[12]_i_1 
       (.CI(\o_count_4_reg_309_reg[8]_i_1_n_4 ),
        .CO({\NLW_o_count_4_reg_309_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_4_reg_309_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_4_reg_309_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_4_reg_309_reg[12]_i_1_n_10 ,\o_count_4_reg_309_reg[12]_i_1_n_11 }),
        .S({1'b0,1'b0,\o_count_4_reg_309[12]_i_2_n_4 ,\o_count_4_reg_309[12]_i_3_n_4 }));
  FDRE \o_count_4_reg_309_reg[13] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_309[0]_i_1_n_4 ),
        .D(\o_count_4_reg_309_reg[12]_i_1_n_10 ),
        .Q(o_count_4_reg_309_reg[13]),
        .R(1'b0));
  FDRE \o_count_4_reg_309_reg[1] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_309[0]_i_1_n_4 ),
        .D(\o_count_4_reg_309_reg[0]_i_2_n_10 ),
        .Q(o_count_4_reg_309_reg[1]),
        .R(1'b0));
  FDRE \o_count_4_reg_309_reg[2] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_309[0]_i_1_n_4 ),
        .D(\o_count_4_reg_309_reg[0]_i_2_n_9 ),
        .Q(o_count_4_reg_309_reg[2]),
        .R(1'b0));
  FDRE \o_count_4_reg_309_reg[3] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_309[0]_i_1_n_4 ),
        .D(\o_count_4_reg_309_reg[0]_i_2_n_8 ),
        .Q(o_count_4_reg_309_reg[3]),
        .R(1'b0));
  FDRE \o_count_4_reg_309_reg[4] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_309[0]_i_1_n_4 ),
        .D(\o_count_4_reg_309_reg[4]_i_1_n_11 ),
        .Q(o_count_4_reg_309_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_4_reg_309_reg[4]_i_1 
       (.CI(\o_count_4_reg_309_reg[0]_i_2_n_4 ),
        .CO({\o_count_4_reg_309_reg[4]_i_1_n_4 ,\o_count_4_reg_309_reg[4]_i_1_n_5 ,\o_count_4_reg_309_reg[4]_i_1_n_6 ,\o_count_4_reg_309_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_4_reg_309_reg[4]_i_1_n_8 ,\o_count_4_reg_309_reg[4]_i_1_n_9 ,\o_count_4_reg_309_reg[4]_i_1_n_10 ,\o_count_4_reg_309_reg[4]_i_1_n_11 }),
        .S({\o_count_4_reg_309[4]_i_2_n_4 ,\o_count_4_reg_309[4]_i_3_n_4 ,\o_count_4_reg_309[4]_i_4_n_4 ,\o_count_4_reg_309[4]_i_5_n_4 }));
  FDRE \o_count_4_reg_309_reg[5] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_309[0]_i_1_n_4 ),
        .D(\o_count_4_reg_309_reg[4]_i_1_n_10 ),
        .Q(o_count_4_reg_309_reg[5]),
        .R(1'b0));
  FDRE \o_count_4_reg_309_reg[6] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_309[0]_i_1_n_4 ),
        .D(\o_count_4_reg_309_reg[4]_i_1_n_9 ),
        .Q(o_count_4_reg_309_reg[6]),
        .R(1'b0));
  FDRE \o_count_4_reg_309_reg[7] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_309[0]_i_1_n_4 ),
        .D(\o_count_4_reg_309_reg[4]_i_1_n_8 ),
        .Q(o_count_4_reg_309_reg[7]),
        .R(1'b0));
  FDRE \o_count_4_reg_309_reg[8] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_309[0]_i_1_n_4 ),
        .D(\o_count_4_reg_309_reg[8]_i_1_n_11 ),
        .Q(o_count_4_reg_309_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_4_reg_309_reg[8]_i_1 
       (.CI(\o_count_4_reg_309_reg[4]_i_1_n_4 ),
        .CO({\o_count_4_reg_309_reg[8]_i_1_n_4 ,\o_count_4_reg_309_reg[8]_i_1_n_5 ,\o_count_4_reg_309_reg[8]_i_1_n_6 ,\o_count_4_reg_309_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_4_reg_309_reg[8]_i_1_n_8 ,\o_count_4_reg_309_reg[8]_i_1_n_9 ,\o_count_4_reg_309_reg[8]_i_1_n_10 ,\o_count_4_reg_309_reg[8]_i_1_n_11 }),
        .S({\o_count_4_reg_309[8]_i_2_n_4 ,\o_count_4_reg_309[8]_i_3_n_4 ,\o_count_4_reg_309[8]_i_4_n_4 ,\o_count_4_reg_309[8]_i_5_n_4 }));
  FDRE \o_count_4_reg_309_reg[9] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_309[0]_i_1_n_4 ),
        .D(\o_count_4_reg_309_reg[8]_i_1_n_10 ),
        .Q(o_count_4_reg_309_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_319[0]_i_2 
       (.I0(o_count_5_reg_319_reg[3]),
        .I1(o_count_5_reg_3191),
        .I2(tmp_39_reg_830[3]),
        .O(\o_count_5_reg_319[0]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_319[0]_i_3 
       (.I0(o_count_5_reg_319_reg[2]),
        .I1(o_count_5_reg_3191),
        .I2(tmp_39_reg_830[2]),
        .O(\o_count_5_reg_319[0]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_319[0]_i_4 
       (.I0(o_count_5_reg_319_reg[1]),
        .I1(o_count_5_reg_3191),
        .I2(tmp_39_reg_830[1]),
        .O(\o_count_5_reg_319[0]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \o_count_5_reg_319[0]_i_5 
       (.I0(tmp_39_reg_830[0]),
        .I1(o_count_5_reg_319_reg[0]),
        .I2(o_count_5_reg_3191),
        .O(\o_count_5_reg_319[0]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_319[12]_i_2 
       (.I0(o_count_5_reg_319_reg[13]),
        .I1(o_count_5_reg_3191),
        .I2(tmp_39_reg_830[13]),
        .O(\o_count_5_reg_319[12]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_319[12]_i_3 
       (.I0(o_count_5_reg_319_reg[12]),
        .I1(o_count_5_reg_3191),
        .I2(tmp_39_reg_830[12]),
        .O(\o_count_5_reg_319[12]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_319[4]_i_2 
       (.I0(o_count_5_reg_319_reg[7]),
        .I1(o_count_5_reg_3191),
        .I2(tmp_39_reg_830[7]),
        .O(\o_count_5_reg_319[4]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_319[4]_i_3 
       (.I0(o_count_5_reg_319_reg[6]),
        .I1(o_count_5_reg_3191),
        .I2(tmp_39_reg_830[6]),
        .O(\o_count_5_reg_319[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_319[4]_i_4 
       (.I0(o_count_5_reg_319_reg[5]),
        .I1(o_count_5_reg_3191),
        .I2(tmp_39_reg_830[5]),
        .O(\o_count_5_reg_319[4]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_319[4]_i_5 
       (.I0(o_count_5_reg_319_reg[4]),
        .I1(o_count_5_reg_3191),
        .I2(tmp_39_reg_830[4]),
        .O(\o_count_5_reg_319[4]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_319[8]_i_2 
       (.I0(o_count_5_reg_319_reg[11]),
        .I1(o_count_5_reg_3191),
        .I2(tmp_39_reg_830[11]),
        .O(\o_count_5_reg_319[8]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_319[8]_i_3 
       (.I0(o_count_5_reg_319_reg[10]),
        .I1(o_count_5_reg_3191),
        .I2(tmp_39_reg_830[10]),
        .O(\o_count_5_reg_319[8]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_319[8]_i_4 
       (.I0(o_count_5_reg_319_reg[9]),
        .I1(o_count_5_reg_3191),
        .I2(tmp_39_reg_830[9]),
        .O(\o_count_5_reg_319[8]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_319[8]_i_5 
       (.I0(o_count_5_reg_319_reg[8]),
        .I1(o_count_5_reg_3191),
        .I2(tmp_39_reg_830[8]),
        .O(\o_count_5_reg_319[8]_i_5_n_4 ));
  FDRE \o_count_5_reg_319_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_319_reg[0]_i_1_n_11 ),
        .Q(o_count_5_reg_319_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_319_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\o_count_5_reg_319_reg[0]_i_1_n_4 ,\o_count_5_reg_319_reg[0]_i_1_n_5 ,\o_count_5_reg_319_reg[0]_i_1_n_6 ,\o_count_5_reg_319_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,o_count_5_reg_3191}),
        .O({\o_count_5_reg_319_reg[0]_i_1_n_8 ,\o_count_5_reg_319_reg[0]_i_1_n_9 ,\o_count_5_reg_319_reg[0]_i_1_n_10 ,\o_count_5_reg_319_reg[0]_i_1_n_11 }),
        .S({\o_count_5_reg_319[0]_i_2_n_4 ,\o_count_5_reg_319[0]_i_3_n_4 ,\o_count_5_reg_319[0]_i_4_n_4 ,\o_count_5_reg_319[0]_i_5_n_4 }));
  FDRE \o_count_5_reg_319_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_319_reg[8]_i_1_n_9 ),
        .Q(o_count_5_reg_319_reg[10]),
        .R(1'b0));
  FDRE \o_count_5_reg_319_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_319_reg[8]_i_1_n_8 ),
        .Q(o_count_5_reg_319_reg[11]),
        .R(1'b0));
  FDRE \o_count_5_reg_319_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_319_reg[12]_i_1_n_11 ),
        .Q(o_count_5_reg_319_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_319_reg[12]_i_1 
       (.CI(\o_count_5_reg_319_reg[8]_i_1_n_4 ),
        .CO({\NLW_o_count_5_reg_319_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_5_reg_319_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_5_reg_319_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_5_reg_319_reg[12]_i_1_n_10 ,\o_count_5_reg_319_reg[12]_i_1_n_11 }),
        .S({1'b0,1'b0,\o_count_5_reg_319[12]_i_2_n_4 ,\o_count_5_reg_319[12]_i_3_n_4 }));
  FDRE \o_count_5_reg_319_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_319_reg[12]_i_1_n_10 ),
        .Q(o_count_5_reg_319_reg[13]),
        .R(1'b0));
  FDRE \o_count_5_reg_319_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_319_reg[0]_i_1_n_10 ),
        .Q(o_count_5_reg_319_reg[1]),
        .R(1'b0));
  FDRE \o_count_5_reg_319_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_319_reg[0]_i_1_n_9 ),
        .Q(o_count_5_reg_319_reg[2]),
        .R(1'b0));
  FDRE \o_count_5_reg_319_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_319_reg[0]_i_1_n_8 ),
        .Q(o_count_5_reg_319_reg[3]),
        .R(1'b0));
  FDRE \o_count_5_reg_319_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_319_reg[4]_i_1_n_11 ),
        .Q(o_count_5_reg_319_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_319_reg[4]_i_1 
       (.CI(\o_count_5_reg_319_reg[0]_i_1_n_4 ),
        .CO({\o_count_5_reg_319_reg[4]_i_1_n_4 ,\o_count_5_reg_319_reg[4]_i_1_n_5 ,\o_count_5_reg_319_reg[4]_i_1_n_6 ,\o_count_5_reg_319_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_5_reg_319_reg[4]_i_1_n_8 ,\o_count_5_reg_319_reg[4]_i_1_n_9 ,\o_count_5_reg_319_reg[4]_i_1_n_10 ,\o_count_5_reg_319_reg[4]_i_1_n_11 }),
        .S({\o_count_5_reg_319[4]_i_2_n_4 ,\o_count_5_reg_319[4]_i_3_n_4 ,\o_count_5_reg_319[4]_i_4_n_4 ,\o_count_5_reg_319[4]_i_5_n_4 }));
  FDRE \o_count_5_reg_319_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_319_reg[4]_i_1_n_10 ),
        .Q(o_count_5_reg_319_reg[5]),
        .R(1'b0));
  FDRE \o_count_5_reg_319_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_319_reg[4]_i_1_n_9 ),
        .Q(o_count_5_reg_319_reg[6]),
        .R(1'b0));
  FDRE \o_count_5_reg_319_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_319_reg[4]_i_1_n_8 ),
        .Q(o_count_5_reg_319_reg[7]),
        .R(1'b0));
  FDRE \o_count_5_reg_319_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_319_reg[8]_i_1_n_11 ),
        .Q(o_count_5_reg_319_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_319_reg[8]_i_1 
       (.CI(\o_count_5_reg_319_reg[4]_i_1_n_4 ),
        .CO({\o_count_5_reg_319_reg[8]_i_1_n_4 ,\o_count_5_reg_319_reg[8]_i_1_n_5 ,\o_count_5_reg_319_reg[8]_i_1_n_6 ,\o_count_5_reg_319_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_5_reg_319_reg[8]_i_1_n_8 ,\o_count_5_reg_319_reg[8]_i_1_n_9 ,\o_count_5_reg_319_reg[8]_i_1_n_10 ,\o_count_5_reg_319_reg[8]_i_1_n_11 }),
        .S({\o_count_5_reg_319[8]_i_2_n_4 ,\o_count_5_reg_319[8]_i_3_n_4 ,\o_count_5_reg_319[8]_i_4_n_4 ,\o_count_5_reg_319[8]_i_5_n_4 }));
  FDRE \o_count_5_reg_319_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_319_reg[8]_i_1_n_10 ),
        .Q(o_count_5_reg_319_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_6_reg_244[0]_i_2 
       (.I0(tmp_cast_reg_735[3]),
        .I1(ap_NS_fsm13_out),
        .O(\o_count_6_reg_244[0]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_6_reg_244[0]_i_3 
       (.I0(tmp_cast_reg_735[2]),
        .I1(ap_NS_fsm13_out),
        .O(\o_count_6_reg_244[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_6_reg_244[0]_i_4 
       (.I0(tmp_cast_reg_735[2]),
        .I1(ap_NS_fsm13_out),
        .O(\o_count_6_reg_244[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_6_reg_244[0]_i_5 
       (.I0(tmp_cast_reg_735[0]),
        .I1(ap_NS_fsm13_out),
        .O(\o_count_6_reg_244[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_6_reg_244[0]_i_6 
       (.I0(tmp_cast_reg_735[3]),
        .I1(o_count_6_reg_244_reg[3]),
        .I2(ap_NS_fsm13_out),
        .I3(indvars_iv_reg_168[3]),
        .O(\o_count_6_reg_244[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_6_reg_244[0]_i_7 
       (.I0(tmp_cast_reg_735[2]),
        .I1(o_count_6_reg_244_reg[2]),
        .I2(ap_NS_fsm13_out),
        .I3(indvars_iv_reg_168[2]),
        .O(\o_count_6_reg_244[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_6_reg_244[0]_i_8 
       (.I0(tmp_cast_reg_735[2]),
        .I1(o_count_6_reg_244_reg[1]),
        .I2(ap_NS_fsm13_out),
        .I3(indvars_iv_reg_168[1]),
        .O(\o_count_6_reg_244[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_6_reg_244[0]_i_9 
       (.I0(tmp_cast_reg_735[0]),
        .I1(o_count_6_reg_244_reg[0]),
        .I2(ap_NS_fsm13_out),
        .I3(indvars_iv_reg_168[0]),
        .O(\o_count_6_reg_244[0]_i_9_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_6_reg_244[12]_i_2 
       (.I0(indvars_iv_reg_168[13]),
        .I1(ap_NS_fsm13_out),
        .I2(o_count_6_reg_244_reg[13]),
        .O(\o_count_6_reg_244[12]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_6_reg_244[12]_i_3 
       (.I0(indvars_iv_reg_168[12]),
        .I1(ap_NS_fsm13_out),
        .I2(o_count_6_reg_244_reg[12]),
        .O(\o_count_6_reg_244[12]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_6_reg_244[4]_i_2 
       (.I0(tmp_cast_reg_735[4]),
        .I1(ap_NS_fsm13_out),
        .O(\o_count_6_reg_244[4]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_6_reg_244[4]_i_3 
       (.I0(indvars_iv_reg_168[7]),
        .I1(ap_NS_fsm13_out),
        .I2(o_count_6_reg_244_reg[7]),
        .O(\o_count_6_reg_244[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_6_reg_244[4]_i_4 
       (.I0(indvars_iv_reg_168[6]),
        .I1(ap_NS_fsm13_out),
        .I2(o_count_6_reg_244_reg[6]),
        .O(\o_count_6_reg_244[4]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_6_reg_244[4]_i_5 
       (.I0(indvars_iv_reg_168[5]),
        .I1(ap_NS_fsm13_out),
        .I2(o_count_6_reg_244_reg[5]),
        .O(\o_count_6_reg_244[4]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_6_reg_244[4]_i_6 
       (.I0(tmp_cast_reg_735[4]),
        .I1(o_count_6_reg_244_reg[4]),
        .I2(ap_NS_fsm13_out),
        .I3(indvars_iv_reg_168[4]),
        .O(\o_count_6_reg_244[4]_i_6_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_6_reg_244[8]_i_2 
       (.I0(indvars_iv_reg_168[11]),
        .I1(ap_NS_fsm13_out),
        .I2(o_count_6_reg_244_reg[11]),
        .O(\o_count_6_reg_244[8]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_6_reg_244[8]_i_3 
       (.I0(indvars_iv_reg_168[10]),
        .I1(ap_NS_fsm13_out),
        .I2(o_count_6_reg_244_reg[10]),
        .O(\o_count_6_reg_244[8]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_6_reg_244[8]_i_4 
       (.I0(indvars_iv_reg_168[9]),
        .I1(ap_NS_fsm13_out),
        .I2(o_count_6_reg_244_reg[9]),
        .O(\o_count_6_reg_244[8]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_6_reg_244[8]_i_5 
       (.I0(indvars_iv_reg_168[8]),
        .I1(ap_NS_fsm13_out),
        .I2(o_count_6_reg_244_reg[8]),
        .O(\o_count_6_reg_244[8]_i_5_n_4 ));
  FDRE \o_count_6_reg_244_reg[0] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_6_reg_244_reg[0]_i_1_n_11 ),
        .Q(o_count_6_reg_244_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_6_reg_244_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\o_count_6_reg_244_reg[0]_i_1_n_4 ,\o_count_6_reg_244_reg[0]_i_1_n_5 ,\o_count_6_reg_244_reg[0]_i_1_n_6 ,\o_count_6_reg_244_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\o_count_6_reg_244[0]_i_2_n_4 ,\o_count_6_reg_244[0]_i_3_n_4 ,\o_count_6_reg_244[0]_i_4_n_4 ,\o_count_6_reg_244[0]_i_5_n_4 }),
        .O({\o_count_6_reg_244_reg[0]_i_1_n_8 ,\o_count_6_reg_244_reg[0]_i_1_n_9 ,\o_count_6_reg_244_reg[0]_i_1_n_10 ,\o_count_6_reg_244_reg[0]_i_1_n_11 }),
        .S({\o_count_6_reg_244[0]_i_6_n_4 ,\o_count_6_reg_244[0]_i_7_n_4 ,\o_count_6_reg_244[0]_i_8_n_4 ,\o_count_6_reg_244[0]_i_9_n_4 }));
  FDRE \o_count_6_reg_244_reg[10] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_6_reg_244_reg[8]_i_1_n_9 ),
        .Q(o_count_6_reg_244_reg[10]),
        .R(1'b0));
  FDRE \o_count_6_reg_244_reg[11] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_6_reg_244_reg[8]_i_1_n_8 ),
        .Q(o_count_6_reg_244_reg[11]),
        .R(1'b0));
  FDRE \o_count_6_reg_244_reg[12] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_6_reg_244_reg[12]_i_1_n_11 ),
        .Q(o_count_6_reg_244_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_6_reg_244_reg[12]_i_1 
       (.CI(\o_count_6_reg_244_reg[8]_i_1_n_4 ),
        .CO({\NLW_o_count_6_reg_244_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_6_reg_244_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_6_reg_244_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_6_reg_244_reg[12]_i_1_n_10 ,\o_count_6_reg_244_reg[12]_i_1_n_11 }),
        .S({1'b0,1'b0,\o_count_6_reg_244[12]_i_2_n_4 ,\o_count_6_reg_244[12]_i_3_n_4 }));
  FDRE \o_count_6_reg_244_reg[13] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_6_reg_244_reg[12]_i_1_n_10 ),
        .Q(o_count_6_reg_244_reg[13]),
        .R(1'b0));
  FDRE \o_count_6_reg_244_reg[1] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_6_reg_244_reg[0]_i_1_n_10 ),
        .Q(o_count_6_reg_244_reg[1]),
        .R(1'b0));
  FDRE \o_count_6_reg_244_reg[2] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_6_reg_244_reg[0]_i_1_n_9 ),
        .Q(o_count_6_reg_244_reg[2]),
        .R(1'b0));
  FDRE \o_count_6_reg_244_reg[3] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_6_reg_244_reg[0]_i_1_n_8 ),
        .Q(o_count_6_reg_244_reg[3]),
        .R(1'b0));
  FDRE \o_count_6_reg_244_reg[4] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_6_reg_244_reg[4]_i_1_n_11 ),
        .Q(o_count_6_reg_244_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_6_reg_244_reg[4]_i_1 
       (.CI(\o_count_6_reg_244_reg[0]_i_1_n_4 ),
        .CO({\o_count_6_reg_244_reg[4]_i_1_n_4 ,\o_count_6_reg_244_reg[4]_i_1_n_5 ,\o_count_6_reg_244_reg[4]_i_1_n_6 ,\o_count_6_reg_244_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\o_count_6_reg_244[4]_i_2_n_4 }),
        .O({\o_count_6_reg_244_reg[4]_i_1_n_8 ,\o_count_6_reg_244_reg[4]_i_1_n_9 ,\o_count_6_reg_244_reg[4]_i_1_n_10 ,\o_count_6_reg_244_reg[4]_i_1_n_11 }),
        .S({\o_count_6_reg_244[4]_i_3_n_4 ,\o_count_6_reg_244[4]_i_4_n_4 ,\o_count_6_reg_244[4]_i_5_n_4 ,\o_count_6_reg_244[4]_i_6_n_4 }));
  FDRE \o_count_6_reg_244_reg[5] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_6_reg_244_reg[4]_i_1_n_10 ),
        .Q(o_count_6_reg_244_reg[5]),
        .R(1'b0));
  FDRE \o_count_6_reg_244_reg[6] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_6_reg_244_reg[4]_i_1_n_9 ),
        .Q(o_count_6_reg_244_reg[6]),
        .R(1'b0));
  FDRE \o_count_6_reg_244_reg[7] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_6_reg_244_reg[4]_i_1_n_8 ),
        .Q(o_count_6_reg_244_reg[7]),
        .R(1'b0));
  FDRE \o_count_6_reg_244_reg[8] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_6_reg_244_reg[8]_i_1_n_11 ),
        .Q(o_count_6_reg_244_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_6_reg_244_reg[8]_i_1 
       (.CI(\o_count_6_reg_244_reg[4]_i_1_n_4 ),
        .CO({\o_count_6_reg_244_reg[8]_i_1_n_4 ,\o_count_6_reg_244_reg[8]_i_1_n_5 ,\o_count_6_reg_244_reg[8]_i_1_n_6 ,\o_count_6_reg_244_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_6_reg_244_reg[8]_i_1_n_8 ,\o_count_6_reg_244_reg[8]_i_1_n_9 ,\o_count_6_reg_244_reg[8]_i_1_n_10 ,\o_count_6_reg_244_reg[8]_i_1_n_11 }),
        .S({\o_count_6_reg_244[8]_i_2_n_4 ,\o_count_6_reg_244[8]_i_3_n_4 ,\o_count_6_reg_244[8]_i_4_n_4 ,\o_count_6_reg_244[8]_i_5_n_4 }));
  FDRE \o_count_6_reg_244_reg[9] 
       (.C(ap_clk),
        .CE(o_count_6_reg_244),
        .D(\o_count_6_reg_244_reg[8]_i_1_n_10 ),
        .Q(o_count_6_reg_244_reg[9]),
        .R(1'b0));
  FDRE \o_count_reg_188_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_42_reg_849[0]),
        .Q(o_count_reg_188[0]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_reg_188_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_42_reg_849[10]),
        .Q(o_count_reg_188[10]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_reg_188_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_42_reg_849[11]),
        .Q(o_count_reg_188[11]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_reg_188_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_42_reg_849[12]),
        .Q(o_count_reg_188[12]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_reg_188_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_42_reg_849[13]),
        .Q(o_count_reg_188[13]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_reg_188_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_42_reg_849[1]),
        .Q(o_count_reg_188[1]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_reg_188_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_42_reg_849[2]),
        .Q(o_count_reg_188[2]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_reg_188_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_42_reg_849[3]),
        .Q(o_count_reg_188[3]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_reg_188_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_42_reg_849[4]),
        .Q(o_count_reg_188[4]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_reg_188_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_42_reg_849[5]),
        .Q(o_count_reg_188[5]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_reg_188_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_42_reg_849[6]),
        .Q(o_count_reg_188[6]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_reg_188_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_42_reg_849[7]),
        .Q(o_count_reg_188[7]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_reg_188_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_42_reg_849[8]),
        .Q(o_count_reg_188[8]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_reg_188_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_42_reg_849[9]),
        .Q(o_count_reg_188[9]),
        .R(ap_CS_fsm_state2));
  LUT3 #(
    .INIT(8'hFE)) 
    \p_cast_reg_804[3]_i_2 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[3]),
        .O(\p_cast_reg_804[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast_reg_804[3]_i_3 
       (.I0(tmp_37_reg_730[2]),
        .I1(tmp_37_reg_730[3]),
        .O(\p_cast_reg_804[3]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \p_cast_reg_804[3]_i_4 
       (.I0(tmp_37_reg_730[2]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[3]),
        .O(\p_cast_reg_804[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_reg_804[3]_i_5 
       (.I0(Q[5]),
        .I1(tmp_37_reg_730[1]),
        .O(\p_cast_reg_804[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_cast_reg_804[7]_i_2 
       (.I0(tmp_37_reg_730[4]),
        .I1(Q[5]),
        .O(\p_cast_reg_804[7]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    \p_cast_reg_804[7]_i_3 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(tmp_30_reg_709[5]),
        .I4(tmp_30_reg_709[6]),
        .O(\p_cast_reg_804[7]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hCC66CC69)) 
    \p_cast_reg_804[7]_i_4 
       (.I0(tmp_37_reg_730[4]),
        .I1(tmp_30_reg_709[5]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[8]),
        .O(\p_cast_reg_804[7]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_cast_reg_804[7]_i_5 
       (.I0(tmp_37_reg_730[3]),
        .I1(tmp_37_reg_730[4]),
        .I2(Q[5]),
        .O(\p_cast_reg_804[7]_i_5_n_4 ));
  FDRE \p_cast_reg_804_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_3_fu_490_p2[0]),
        .Q(p_cast_reg_804[0]),
        .R(1'b0));
  FDRE \p_cast_reg_804_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_3_fu_490_p2[1]),
        .Q(p_cast_reg_804[1]),
        .R(1'b0));
  FDRE \p_cast_reg_804_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_3_fu_490_p2[2]),
        .Q(p_cast_reg_804[2]),
        .R(1'b0));
  FDRE \p_cast_reg_804_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_3_fu_490_p2[3]),
        .Q(p_cast_reg_804[3]),
        .R(1'b0));
  CARRY4 \p_cast_reg_804_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_cast_reg_804_reg[3]_i_1_n_4 ,\p_cast_reg_804_reg[3]_i_1_n_5 ,\p_cast_reg_804_reg[3]_i_1_n_6 ,\p_cast_reg_804_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({tmp_37_reg_730[2],\p_cast_reg_804[3]_i_2_n_4 ,Q[5],1'b0}),
        .O(tmp_3_fu_490_p2[3:0]),
        .S({\p_cast_reg_804[3]_i_3_n_4 ,\p_cast_reg_804[3]_i_4_n_4 ,\p_cast_reg_804[3]_i_5_n_4 ,tmp_37_reg_730[0]}));
  FDRE \p_cast_reg_804_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_3_fu_490_p2[4]),
        .Q(p_cast_reg_804[4]),
        .R(1'b0));
  FDRE \p_cast_reg_804_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_3_fu_490_p2[5]),
        .Q(p_cast_reg_804[5]),
        .R(1'b0));
  FDRE \p_cast_reg_804_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_3_fu_490_p2[6]),
        .Q(p_cast_reg_804[6]),
        .R(1'b0));
  FDRE \p_cast_reg_804_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_3_fu_490_p2[7]),
        .Q(p_cast_reg_804[7]),
        .R(1'b0));
  CARRY4 \p_cast_reg_804_reg[7]_i_1 
       (.CI(\p_cast_reg_804_reg[3]_i_1_n_4 ),
        .CO({\p_cast_reg_804_reg[7]_i_1_n_4 ,\p_cast_reg_804_reg[7]_i_1_n_5 ,\p_cast_reg_804_reg[7]_i_1_n_6 ,\p_cast_reg_804_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_30_reg_709[6],\p_cast_reg_804[7]_i_2_n_4 ,tmp_37_reg_730[3]}),
        .O(tmp_3_fu_490_p2[7:4]),
        .S({tmp_30_reg_709[7],\p_cast_reg_804[7]_i_3_n_4 ,\p_cast_reg_804[7]_i_4_n_4 ,\p_cast_reg_804[7]_i_5_n_4 }));
  FDRE \p_cast_reg_804_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_3_fu_490_p2[8]),
        .Q(p_cast_reg_804[8]),
        .R(1'b0));
  FDRE \p_cast_reg_804_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_3_fu_490_p2[9]),
        .Q(p_cast_reg_804[9]),
        .R(1'b0));
  CARRY4 \p_cast_reg_804_reg[9]_i_1 
       (.CI(\p_cast_reg_804_reg[7]_i_1_n_4 ),
        .CO({\NLW_p_cast_reg_804_reg[9]_i_1_CO_UNCONNECTED [3:1],\p_cast_reg_804_reg[9]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_cast_reg_804_reg[9]_i_1_O_UNCONNECTED [3:2],tmp_3_fu_490_p2[9:8]}),
        .S({1'b0,1'b0,tmp_30_reg_709[9:8]}));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_105
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_309_reg[13]),
        .I3(o_count_5_reg_319_reg[13]),
        .I4(ram_reg_0_i_161_n_4),
        .O(grp_padding2d_fix16_fu_297_output_r_address0[13]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_109
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_309_reg[12]),
        .I3(o_count_5_reg_319_reg[12]),
        .I4(ram_reg_0_i_164_n_4),
        .O(grp_padding2d_fix16_fu_297_output_r_address0[12]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_110
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_309_reg[11]),
        .I3(o_count_5_reg_319_reg[11]),
        .I4(ram_reg_0_i_165_n_4),
        .O(\ap_CS_fsm_reg[8]_0 [11]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_114
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_309_reg[10]),
        .I3(o_count_5_reg_319_reg[10]),
        .I4(ram_reg_0_i_171_n_4),
        .O(\ap_CS_fsm_reg[8]_0 [10]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_116
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_309_reg[9]),
        .I3(o_count_5_reg_319_reg[9]),
        .I4(ram_reg_0_i_172_n_4),
        .O(\ap_CS_fsm_reg[8]_0 [9]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_118
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_309_reg[8]),
        .I3(o_count_5_reg_319_reg[8]),
        .I4(ram_reg_0_i_173_n_4),
        .O(\ap_CS_fsm_reg[8]_0 [8]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_121
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_309_reg[7]),
        .I3(o_count_5_reg_319_reg[7]),
        .I4(ram_reg_0_i_180_n_4),
        .O(\ap_CS_fsm_reg[8]_0 [7]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_125
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_309_reg[6]),
        .I3(o_count_5_reg_319_reg[6]),
        .I4(ram_reg_0_i_196_n_4),
        .O(\ap_CS_fsm_reg[8]_0 [6]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_127
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_309_reg[5]),
        .I3(o_count_5_reg_319_reg[5]),
        .I4(ram_reg_0_i_200_n_4),
        .O(\ap_CS_fsm_reg[8]_0 [5]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_129
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_309_reg[4]),
        .I3(o_count_5_reg_319_reg[4]),
        .I4(ram_reg_0_i_205_n_4),
        .O(\ap_CS_fsm_reg[8]_0 [4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_0_i_129__0
       (.I0(grp_padding2d_fix16_fu_297_input_r_ce0),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(Q[3]),
        .I4(Q[10]),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_132
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_309_reg[3]),
        .I3(o_count_5_reg_319_reg[3]),
        .I4(ram_reg_0_i_215_n_4),
        .O(\ap_CS_fsm_reg[8]_0 [3]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_136
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_309_reg[2]),
        .I3(o_count_5_reg_319_reg[2]),
        .I4(ram_reg_0_i_231_n_4),
        .O(\ap_CS_fsm_reg[8]_0 [2]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_139
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_309_reg[1]),
        .I3(o_count_5_reg_319_reg[1]),
        .I4(ram_reg_0_i_232_n_4),
        .O(\ap_CS_fsm_reg[8]_0 [1]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_141
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_309_reg[0]),
        .I3(o_count_5_reg_319_reg[0]),
        .I4(ram_reg_0_i_233_n_4),
        .O(\ap_CS_fsm_reg[8]_0 [0]));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_161
       (.I0(o_count_3_reg_288_reg[13]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(o_count_1_reg_223_reg[13]),
        .O(ram_reg_0_i_161_n_4));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_164
       (.I0(o_count_3_reg_288_reg[12]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(o_count_1_reg_223_reg[12]),
        .O(ram_reg_0_i_164_n_4));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_165
       (.I0(o_count_3_reg_288_reg[11]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(o_count_1_reg_223_reg[11]),
        .O(ram_reg_0_i_165_n_4));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_171
       (.I0(o_count_3_reg_288_reg[10]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(o_count_1_reg_223_reg[10]),
        .O(ram_reg_0_i_171_n_4));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_172
       (.I0(o_count_3_reg_288_reg[9]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(o_count_1_reg_223_reg[9]),
        .O(ram_reg_0_i_172_n_4));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_173
       (.I0(o_count_3_reg_288_reg[8]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(o_count_1_reg_223_reg[8]),
        .O(ram_reg_0_i_173_n_4));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_180
       (.I0(o_count_3_reg_288_reg[7]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(o_count_1_reg_223_reg[7]),
        .O(ram_reg_0_i_180_n_4));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_196
       (.I0(o_count_3_reg_288_reg[6]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(o_count_1_reg_223_reg[6]),
        .O(ram_reg_0_i_196_n_4));
  LUT6 #(
    .INIT(64'h00F200F2000000F2)) 
    ram_reg_0_i_2
       (.I0(ram_reg_0_3),
        .I1(ram_reg_0_i_25__0_n_4),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_2),
        .I4(Q[1]),
        .I5(ram_reg_0_1[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_200
       (.I0(o_count_3_reg_288_reg[5]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(o_count_1_reg_223_reg[5]),
        .O(ram_reg_0_i_200_n_4));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_205
       (.I0(o_count_3_reg_288_reg[4]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(o_count_1_reg_223_reg[4]),
        .O(ram_reg_0_i_205_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF0E0EFF00)) 
    ram_reg_0_i_21
       (.I0(ap_CS_fsm_state4),
        .I1(ram_reg_0_i_99_n_4),
        .I2(ram_reg_0_4),
        .I3(input_r_ce0),
        .I4(ram_reg_0_5),
        .I5(ram_reg_0_6),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_215
       (.I0(o_count_3_reg_288_reg[3]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(o_count_1_reg_223_reg[3]),
        .O(ram_reg_0_i_215_n_4));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_231
       (.I0(o_count_3_reg_288_reg[2]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(o_count_1_reg_223_reg[2]),
        .O(ram_reg_0_i_231_n_4));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_232
       (.I0(o_count_3_reg_288_reg[1]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(o_count_1_reg_223_reg[1]),
        .O(ram_reg_0_i_232_n_4));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_233
       (.I0(o_count_3_reg_288_reg[0]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(o_count_1_reg_223_reg[0]),
        .O(ram_reg_0_i_233_n_4));
  LUT6 #(
    .INIT(64'h773F0000FFFFFFFF)) 
    ram_reg_0_i_25__0
       (.I0(grp_padding2d_fix16_fu_297_output_r_address0[13]),
        .I1(ram_reg_0_7),
        .I2(input_r_address0[1]),
        .I3(ram_reg_0_5),
        .I4(ram_reg_0_8),
        .I5(ram_reg_0_9),
        .O(ram_reg_0_i_25__0_n_4));
  LUT6 #(
    .INIT(64'h773F0000FFFFFFFF)) 
    ram_reg_0_i_29__0
       (.I0(grp_padding2d_fix16_fu_297_output_r_address0[12]),
        .I1(ram_reg_0_7),
        .I2(input_r_address0[0]),
        .I3(ram_reg_0_5),
        .I4(ram_reg_0_8),
        .I5(ram_reg_0_9),
        .O(ram_reg_0_i_29__0_n_4));
  LUT6 #(
    .INIT(64'h00000000F2F200F2)) 
    ram_reg_0_i_3
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_29__0_n_4),
        .I2(ram_reg_0_0),
        .I3(Q[1]),
        .I4(ram_reg_0_1[0]),
        .I5(ram_reg_0_2),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    ram_reg_0_i_98
       (.I0(o_count_5_reg_3191),
        .I1(exitcond5_fu_608_p2),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(\o_count_1_reg_223[0]_i_3_n_4 ),
        .O(grp_padding2d_fix16_fu_297_output_r_we0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_99
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .O(ram_reg_0_i_99_n_4));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_7_i_1
       (.I0(Q[6]),
        .I1(Q[11]),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(q0),
        .I5(ram_reg_7),
        .O(d0));
  FDRE \tmp_28_reg_698_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(Q[5]),
        .Q(tmp_28_reg_698[0]),
        .R(1'b0));
  FDRE \tmp_28_reg_698_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_padding2d_fix16_fu_297_input_height[1]),
        .Q(tmp_28_reg_698[1]),
        .R(1'b0));
  FDRE \tmp_28_reg_698_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_padding2d_fix16_fu_297_input_height[4]),
        .Q(tmp_28_reg_698[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \tmp_30_reg_709[11]_i_3 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\tmp_30_reg_709_reg[11]_i_2_n_7 ),
        .O(\tmp_30_reg_709[11]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_30_reg_709[11]_i_5 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[8]),
        .O(\tmp_30_reg_709[11]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \tmp_30_reg_709[11]_i_6 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[3]),
        .O(\tmp_30_reg_709[11]_i_6_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_30_reg_709[11]_i_7 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[8]),
        .O(\tmp_30_reg_709[11]_i_7_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_709[5]_i_2 
       (.I0(\tmp_30_reg_709_reg[11]_i_4_n_10 ),
        .O(\tmp_30_reg_709[5]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_30_reg_709[5]_i_3 
       (.I0(\tmp_30_reg_709_reg[11]_i_4_n_11 ),
        .O(\tmp_30_reg_709[5]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_709[5]_i_4 
       (.I0(\tmp_30_reg_709_reg[11]_i_4_n_10 ),
        .O(\tmp_30_reg_709[5]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_709[5]_i_5 
       (.I0(\tmp_30_reg_709_reg[11]_i_4_n_11 ),
        .I1(Q[5]),
        .O(\tmp_30_reg_709[5]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_709[5]_i_6 
       (.I0(\tmp_37_reg_730_reg[0]_i_1_n_8 ),
        .I1(Q[5]),
        .O(\tmp_30_reg_709[5]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \tmp_30_reg_709[6]_i_2 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(\tmp_30_reg_709_reg[11]_i_2_n_7 ),
        .O(\tmp_30_reg_709[6]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h5556)) 
    \tmp_30_reg_709[6]_i_3 
       (.I0(\tmp_30_reg_709_reg[11]_i_2_n_7 ),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[3]),
        .O(\tmp_30_reg_709[6]_i_3_n_4 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h3301)) 
    \tmp_30_reg_709[6]_i_4 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\tmp_30_reg_709_reg[11]_i_4_n_9 ),
        .O(\tmp_30_reg_709[6]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_30_reg_709[6]_i_5 
       (.I0(\tmp_30_reg_709_reg[11]_i_4_n_10 ),
        .O(\tmp_30_reg_709[6]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h5554)) 
    \tmp_30_reg_709[6]_i_6 
       (.I0(\tmp_30_reg_709_reg[11]_i_2_n_7 ),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[3]),
        .O(\tmp_30_reg_709[6]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h55A95555)) 
    \tmp_30_reg_709[6]_i_7 
       (.I0(\tmp_30_reg_709_reg[11]_i_2_n_7 ),
        .I1(Q[8]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(\tmp_30_reg_709_reg[11]_i_4_n_8 ),
        .O(\tmp_30_reg_709[6]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'h5A59A5A6)) 
    \tmp_30_reg_709[6]_i_8 
       (.I0(\tmp_30_reg_709[6]_i_4_n_4 ),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\tmp_30_reg_709_reg[11]_i_4_n_8 ),
        .O(\tmp_30_reg_709[6]_i_8_n_4 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h32CDCD32)) 
    \tmp_30_reg_709[6]_i_9 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\tmp_30_reg_709_reg[11]_i_4_n_9 ),
        .I4(\tmp_30_reg_709_reg[11]_i_4_n_10 ),
        .O(\tmp_30_reg_709[6]_i_9_n_4 ));
  FDRE \tmp_30_reg_709_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(tmp_37_fu_366_p1[10]),
        .Q(tmp_30_reg_709[10]),
        .R(1'b0));
  FDRE \tmp_30_reg_709_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(tmp_37_fu_366_p1[11]),
        .Q(tmp_30_reg_709[11]),
        .R(1'b0));
  CARRY4 \tmp_30_reg_709_reg[11]_i_1 
       (.CI(\tmp_30_reg_709_reg[6]_i_1_n_4 ),
        .CO({\NLW_tmp_30_reg_709_reg[11]_i_1_CO_UNCONNECTED [3:1],\tmp_30_reg_709_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_30_reg_709_reg[11]_i_2_n_7 }),
        .O({\NLW_tmp_30_reg_709_reg[11]_i_1_O_UNCONNECTED [3:2],tmp_37_fu_366_p1[11:10]}),
        .S({1'b0,1'b0,1'b1,\tmp_30_reg_709[11]_i_3_n_4 }));
  CARRY4 \tmp_30_reg_709_reg[11]_i_2 
       (.CI(\tmp_30_reg_709_reg[11]_i_4_n_4 ),
        .CO({\NLW_tmp_30_reg_709_reg[11]_i_2_CO_UNCONNECTED [3:1],\tmp_30_reg_709_reg[11]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_30_reg_709_reg[11]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tmp_30_reg_709_reg[11]_i_4 
       (.CI(\tmp_37_reg_730_reg[0]_i_1_n_4 ),
        .CO({\tmp_30_reg_709_reg[11]_i_4_n_4 ,\tmp_30_reg_709_reg[11]_i_4_n_5 ,\tmp_30_reg_709_reg[11]_i_4_n_6 ,\tmp_30_reg_709_reg[11]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_30_reg_709[11]_i_5_n_4 ,1'b1,1'b0,1'b0}),
        .O({\tmp_30_reg_709_reg[11]_i_4_n_8 ,\tmp_30_reg_709_reg[11]_i_4_n_9 ,\tmp_30_reg_709_reg[11]_i_4_n_10 ,\tmp_30_reg_709_reg[11]_i_4_n_11 }),
        .S({\tmp_30_reg_709[11]_i_6_n_4 ,1'b0,\tmp_30_reg_709[11]_i_7_n_4 ,1'b0}));
  FDRE \tmp_30_reg_709_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(tmp_37_fu_366_p1[5]),
        .Q(tmp_30_reg_709[5]),
        .R(1'b0));
  CARRY4 \tmp_30_reg_709_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp_30_reg_709_reg[5]_i_1_n_4 ,\tmp_30_reg_709_reg[5]_i_1_n_5 ,\tmp_30_reg_709_reg[5]_i_1_n_6 ,\tmp_30_reg_709_reg[5]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_30_reg_709[5]_i_2_n_4 ,\tmp_30_reg_709[5]_i_3_n_4 ,\tmp_37_reg_730_reg[0]_i_1_n_8 ,1'b0}),
        .O(tmp_37_fu_366_p1[5:2]),
        .S({\tmp_30_reg_709[5]_i_4_n_4 ,\tmp_30_reg_709[5]_i_5_n_4 ,\tmp_30_reg_709[5]_i_6_n_4 ,\tmp_37_reg_730_reg[0]_i_1_n_9 }));
  FDRE \tmp_30_reg_709_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(tmp_37_fu_366_p1[6]),
        .Q(tmp_30_reg_709[6]),
        .R(1'b0));
  CARRY4 \tmp_30_reg_709_reg[6]_i_1 
       (.CI(\tmp_30_reg_709_reg[5]_i_1_n_4 ),
        .CO({\tmp_30_reg_709_reg[6]_i_1_n_4 ,\tmp_30_reg_709_reg[6]_i_1_n_5 ,\tmp_30_reg_709_reg[6]_i_1_n_6 ,\tmp_30_reg_709_reg[6]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_30_reg_709[6]_i_2_n_4 ,\tmp_30_reg_709[6]_i_3_n_4 ,\tmp_30_reg_709[6]_i_4_n_4 ,\tmp_30_reg_709[6]_i_5_n_4 }),
        .O(tmp_37_fu_366_p1[9:6]),
        .S({\tmp_30_reg_709[6]_i_6_n_4 ,\tmp_30_reg_709[6]_i_7_n_4 ,\tmp_30_reg_709[6]_i_8_n_4 ,\tmp_30_reg_709[6]_i_9_n_4 }));
  FDRE \tmp_30_reg_709_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(tmp_37_fu_366_p1[7]),
        .Q(tmp_30_reg_709[7]),
        .R(1'b0));
  FDRE \tmp_30_reg_709_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(tmp_37_fu_366_p1[8]),
        .Q(tmp_30_reg_709[8]),
        .R(1'b0));
  FDRE \tmp_30_reg_709_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(tmp_37_fu_366_p1[9]),
        .Q(tmp_30_reg_709[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \tmp_31_reg_720[1]_i_1 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[8]),
        .O(tmp_31_fu_360_p2[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_31_reg_720[3]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(grp_padding2d_fix16_fu_297_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \tmp_31_reg_720[3]_i_2 
       (.I0(Q[3]),
        .I1(Q[8]),
        .I2(Q[5]),
        .O(\tmp_31_reg_720[3]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_720[4]_i_1 
       (.I0(Q[5]),
        .O(tmp_31_fu_360_p2[4]));
  FDRE \tmp_31_reg_720_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_padding2d_fix16_fu_297_input_height[3]),
        .Q(tmp_31_reg_720[0]),
        .R(1'b0));
  FDRE \tmp_31_reg_720_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(tmp_31_fu_360_p2[1]),
        .Q(tmp_31_reg_720[1]),
        .R(1'b0));
  FDRE \tmp_31_reg_720_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(\tmp_31_reg_720[3]_i_2_n_4 ),
        .Q(tmp_31_reg_720[3]),
        .R(1'b0));
  FDRE \tmp_31_reg_720_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(tmp_31_fu_360_p2[4]),
        .Q(tmp_31_reg_720[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_37_reg_730[0]_i_2 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[8]),
        .O(\tmp_37_reg_730[0]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_37_reg_730[0]_i_3 
       (.I0(Q[5]),
        .O(\tmp_37_reg_730[0]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_37_reg_730[0]_i_4 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[8]),
        .O(\tmp_37_reg_730[0]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_37_reg_730[0]_i_5 
       (.I0(Q[5]),
        .O(\tmp_37_reg_730[0]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_37_reg_730[0]_i_6 
       (.I0(Q[5]),
        .O(\tmp_37_reg_730[0]_i_6_n_4 ));
  FDRE \tmp_37_reg_730_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(tmp_37_fu_366_p1[0]),
        .Q(tmp_37_reg_730[0]),
        .R(1'b0));
  CARRY4 \tmp_37_reg_730_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\tmp_37_reg_730_reg[0]_i_1_n_4 ,\tmp_37_reg_730_reg[0]_i_1_n_5 ,\tmp_37_reg_730_reg[0]_i_1_n_6 ,\tmp_37_reg_730_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_37_reg_730[0]_i_2_n_4 ,Q[5],\tmp_37_reg_730[0]_i_3_n_4 ,1'b0}),
        .O({\tmp_37_reg_730_reg[0]_i_1_n_8 ,\tmp_37_reg_730_reg[0]_i_1_n_9 ,tmp_37_fu_366_p1[1:0]}),
        .S({\tmp_37_reg_730[0]_i_4_n_4 ,\tmp_37_reg_730[0]_i_5_n_4 ,\tmp_37_reg_730[0]_i_6_n_4 ,Q[5]}));
  FDRE \tmp_37_reg_730_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(tmp_37_fu_366_p1[1]),
        .Q(tmp_37_reg_730[1]),
        .R(1'b0));
  FDRE \tmp_37_reg_730_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(tmp_37_fu_366_p1[2]),
        .Q(tmp_37_reg_730[2]),
        .R(1'b0));
  FDRE \tmp_37_reg_730_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(tmp_37_fu_366_p1[3]),
        .Q(tmp_37_reg_730[3]),
        .R(1'b0));
  FDRE \tmp_37_reg_730_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(tmp_37_fu_366_p1[4]),
        .Q(tmp_37_reg_730[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_38_reg_799[0]_i_1 
       (.I0(Q[10]),
        .I1(Q[3]),
        .I2(Q[8]),
        .I3(Q[5]),
        .O(grp_padding2d_fix16_fu_297_input_depth[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_38_reg_799[3]_i_1 
       (.I0(Q[8]),
        .I1(Q[5]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \tmp_38_reg_799[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[10]),
        .I2(Q[5]),
        .I3(Q[8]),
        .O(grp_padding2d_fix16_fu_297_input_depth[4]));
  FDRE \tmp_38_reg_799_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_297_input_depth[0]),
        .Q(tmp_38_reg_799[0]),
        .R(1'b0));
  FDRE \tmp_38_reg_799_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_in),
        .Q(tmp_38_reg_799[3]),
        .R(1'b0));
  FDRE \tmp_38_reg_799_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_297_input_depth[4]),
        .Q(tmp_38_reg_799[4]),
        .R(1'b0));
  FDRE \tmp_39_cast1_reg_752_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_37_reg_730[0]),
        .Q(tmp_39_cast1_reg_752[0]),
        .R(1'b0));
  FDRE \tmp_39_cast1_reg_752_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_30_reg_709[10]),
        .Q(tmp_39_cast1_reg_752[10]),
        .R(1'b0));
  FDRE \tmp_39_cast1_reg_752_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_30_reg_709[11]),
        .Q(tmp_39_cast1_reg_752[11]),
        .R(1'b0));
  FDRE \tmp_39_cast1_reg_752_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_37_reg_730[1]),
        .Q(tmp_39_cast1_reg_752[1]),
        .R(1'b0));
  FDRE \tmp_39_cast1_reg_752_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_37_reg_730[2]),
        .Q(tmp_39_cast1_reg_752[2]),
        .R(1'b0));
  FDRE \tmp_39_cast1_reg_752_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_37_reg_730[3]),
        .Q(tmp_39_cast1_reg_752[3]),
        .R(1'b0));
  FDRE \tmp_39_cast1_reg_752_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_37_reg_730[4]),
        .Q(tmp_39_cast1_reg_752[4]),
        .R(1'b0));
  FDRE \tmp_39_cast1_reg_752_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_30_reg_709[5]),
        .Q(tmp_39_cast1_reg_752[5]),
        .R(1'b0));
  FDRE \tmp_39_cast1_reg_752_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_30_reg_709[6]),
        .Q(tmp_39_cast1_reg_752[6]),
        .R(1'b0));
  FDRE \tmp_39_cast1_reg_752_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_30_reg_709[7]),
        .Q(tmp_39_cast1_reg_752[7]),
        .R(1'b0));
  FDRE \tmp_39_cast1_reg_752_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_30_reg_709[8]),
        .Q(tmp_39_cast1_reg_752[8]),
        .R(1'b0));
  FDRE \tmp_39_cast1_reg_752_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_30_reg_709[9]),
        .Q(tmp_39_cast1_reg_752[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_39_reg_830[11]_i_2 
       (.I0(o_count_reg_188[10]),
        .I1(tmp_39_cast1_reg_752[10]),
        .O(\tmp_39_reg_830[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_39_reg_830[11]_i_3 
       (.I0(o_count_reg_188[9]),
        .I1(tmp_39_cast1_reg_752[9]),
        .O(\tmp_39_reg_830[11]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_39_reg_830[11]_i_4 
       (.I0(o_count_reg_188[8]),
        .I1(tmp_39_cast1_reg_752[8]),
        .O(\tmp_39_reg_830[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_39_reg_830[11]_i_5 
       (.I0(o_count_reg_188[7]),
        .I1(tmp_39_cast1_reg_752[7]),
        .O(\tmp_39_reg_830[11]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_39_reg_830[11]_i_6 
       (.I0(tmp_39_cast1_reg_752[10]),
        .I1(o_count_reg_188[10]),
        .I2(o_count_reg_188[11]),
        .I3(tmp_39_cast1_reg_752[11]),
        .O(\tmp_39_reg_830[11]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_39_reg_830[11]_i_7 
       (.I0(tmp_39_cast1_reg_752[9]),
        .I1(o_count_reg_188[9]),
        .I2(o_count_reg_188[10]),
        .I3(tmp_39_cast1_reg_752[10]),
        .O(\tmp_39_reg_830[11]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_39_reg_830[11]_i_8 
       (.I0(tmp_39_cast1_reg_752[8]),
        .I1(o_count_reg_188[8]),
        .I2(o_count_reg_188[9]),
        .I3(tmp_39_cast1_reg_752[9]),
        .O(\tmp_39_reg_830[11]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_39_reg_830[11]_i_9 
       (.I0(tmp_39_cast1_reg_752[7]),
        .I1(o_count_reg_188[7]),
        .I2(o_count_reg_188[8]),
        .I3(tmp_39_cast1_reg_752[8]),
        .O(\tmp_39_reg_830[11]_i_9_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_39_reg_830[13]_i_2 
       (.I0(tmp_39_cast1_reg_752[11]),
        .I1(o_count_reg_188[11]),
        .I2(o_count_reg_188[12]),
        .O(\tmp_39_reg_830[13]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_39_reg_830[3]_i_2 
       (.I0(tmp_cast_reg_735[2]),
        .I1(tmp_39_cast1_reg_752[2]),
        .I2(o_count_reg_188[2]),
        .O(\tmp_39_reg_830[3]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_39_reg_830[3]_i_3 
       (.I0(\tmp_40_cast9_reg_757_reg_n_4_[1] ),
        .I1(tmp_39_cast1_reg_752[1]),
        .I2(o_count_reg_188[1]),
        .O(\tmp_39_reg_830[3]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_39_reg_830[3]_i_4 
       (.I0(\tmp_40_cast9_reg_757_reg_n_4_[0] ),
        .I1(o_count_reg_188[0]),
        .I2(tmp_39_cast1_reg_752[0]),
        .O(\tmp_39_reg_830[3]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp_39_reg_830[3]_i_5 
       (.I0(o_count_reg_188[2]),
        .I1(tmp_39_cast1_reg_752[2]),
        .I2(tmp_cast_reg_735[2]),
        .I3(tmp_39_cast1_reg_752[3]),
        .I4(o_count_reg_188[3]),
        .I5(\tmp_40_cast9_reg_757_reg_n_4_[3] ),
        .O(\tmp_39_reg_830[3]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp_39_reg_830[3]_i_6 
       (.I0(o_count_reg_188[1]),
        .I1(tmp_39_cast1_reg_752[1]),
        .I2(\tmp_40_cast9_reg_757_reg_n_4_[1] ),
        .I3(tmp_39_cast1_reg_752[2]),
        .I4(o_count_reg_188[2]),
        .I5(tmp_cast_reg_735[2]),
        .O(\tmp_39_reg_830[3]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp_39_reg_830[3]_i_7 
       (.I0(tmp_39_cast1_reg_752[0]),
        .I1(o_count_reg_188[0]),
        .I2(\tmp_40_cast9_reg_757_reg_n_4_[0] ),
        .I3(tmp_39_cast1_reg_752[1]),
        .I4(o_count_reg_188[1]),
        .I5(\tmp_40_cast9_reg_757_reg_n_4_[1] ),
        .O(\tmp_39_reg_830[3]_i_7_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_39_reg_830[3]_i_8 
       (.I0(\tmp_40_cast9_reg_757_reg_n_4_[0] ),
        .I1(o_count_reg_188[0]),
        .I2(tmp_39_cast1_reg_752[0]),
        .O(\tmp_39_reg_830[3]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_39_reg_830[7]_i_2 
       (.I0(o_count_reg_188[6]),
        .I1(tmp_39_cast1_reg_752[6]),
        .O(\tmp_39_reg_830[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_39_reg_830[7]_i_3 
       (.I0(o_count_reg_188[5]),
        .I1(tmp_39_cast1_reg_752[5]),
        .O(\tmp_39_reg_830[7]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_39_reg_830[7]_i_4 
       (.I0(tmp_cast_reg_735[4]),
        .I1(tmp_39_cast1_reg_752[4]),
        .I2(o_count_reg_188[4]),
        .O(\tmp_39_reg_830[7]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_39_reg_830[7]_i_5 
       (.I0(\tmp_40_cast9_reg_757_reg_n_4_[3] ),
        .I1(tmp_39_cast1_reg_752[3]),
        .I2(o_count_reg_188[3]),
        .O(\tmp_39_reg_830[7]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_39_reg_830[7]_i_6 
       (.I0(tmp_39_cast1_reg_752[6]),
        .I1(o_count_reg_188[6]),
        .I2(o_count_reg_188[7]),
        .I3(tmp_39_cast1_reg_752[7]),
        .O(\tmp_39_reg_830[7]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_39_reg_830[7]_i_7 
       (.I0(tmp_39_cast1_reg_752[5]),
        .I1(o_count_reg_188[5]),
        .I2(o_count_reg_188[6]),
        .I3(tmp_39_cast1_reg_752[6]),
        .O(\tmp_39_reg_830[7]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \tmp_39_reg_830[7]_i_8 
       (.I0(o_count_reg_188[4]),
        .I1(tmp_39_cast1_reg_752[4]),
        .I2(tmp_cast_reg_735[4]),
        .I3(o_count_reg_188[5]),
        .I4(tmp_39_cast1_reg_752[5]),
        .O(\tmp_39_reg_830[7]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp_39_reg_830[7]_i_9 
       (.I0(o_count_reg_188[3]),
        .I1(tmp_39_cast1_reg_752[3]),
        .I2(\tmp_40_cast9_reg_757_reg_n_4_[3] ),
        .I3(tmp_39_cast1_reg_752[4]),
        .I4(o_count_reg_188[4]),
        .I5(tmp_cast_reg_735[4]),
        .O(\tmp_39_reg_830[7]_i_9_n_4 ));
  FDRE \tmp_39_reg_830_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(tmp_39_fu_546_p2[0]),
        .Q(tmp_39_reg_830[0]),
        .R(1'b0));
  FDRE \tmp_39_reg_830_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(tmp_39_fu_546_p2[10]),
        .Q(tmp_39_reg_830[10]),
        .R(1'b0));
  FDRE \tmp_39_reg_830_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(tmp_39_fu_546_p2[11]),
        .Q(tmp_39_reg_830[11]),
        .R(1'b0));
  CARRY4 \tmp_39_reg_830_reg[11]_i_1 
       (.CI(\tmp_39_reg_830_reg[7]_i_1_n_4 ),
        .CO({\tmp_39_reg_830_reg[11]_i_1_n_4 ,\tmp_39_reg_830_reg[11]_i_1_n_5 ,\tmp_39_reg_830_reg[11]_i_1_n_6 ,\tmp_39_reg_830_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_39_reg_830[11]_i_2_n_4 ,\tmp_39_reg_830[11]_i_3_n_4 ,\tmp_39_reg_830[11]_i_4_n_4 ,\tmp_39_reg_830[11]_i_5_n_4 }),
        .O(tmp_39_fu_546_p2[11:8]),
        .S({\tmp_39_reg_830[11]_i_6_n_4 ,\tmp_39_reg_830[11]_i_7_n_4 ,\tmp_39_reg_830[11]_i_8_n_4 ,\tmp_39_reg_830[11]_i_9_n_4 }));
  FDRE \tmp_39_reg_830_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(tmp_39_fu_546_p2[12]),
        .Q(tmp_39_reg_830[12]),
        .R(1'b0));
  FDRE \tmp_39_reg_830_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(tmp_39_fu_546_p2[13]),
        .Q(tmp_39_reg_830[13]),
        .R(1'b0));
  CARRY4 \tmp_39_reg_830_reg[13]_i_1 
       (.CI(\tmp_39_reg_830_reg[11]_i_1_n_4 ),
        .CO({\NLW_tmp_39_reg_830_reg[13]_i_1_CO_UNCONNECTED [3:1],\tmp_39_reg_830_reg[13]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,o_count_reg_188[12]}),
        .O({\NLW_tmp_39_reg_830_reg[13]_i_1_O_UNCONNECTED [3:2],tmp_39_fu_546_p2[13:12]}),
        .S({1'b0,1'b0,o_count_reg_188[13],\tmp_39_reg_830[13]_i_2_n_4 }));
  FDRE \tmp_39_reg_830_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(tmp_39_fu_546_p2[1]),
        .Q(tmp_39_reg_830[1]),
        .R(1'b0));
  FDRE \tmp_39_reg_830_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(tmp_39_fu_546_p2[2]),
        .Q(tmp_39_reg_830[2]),
        .R(1'b0));
  FDRE \tmp_39_reg_830_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(tmp_39_fu_546_p2[3]),
        .Q(tmp_39_reg_830[3]),
        .R(1'b0));
  CARRY4 \tmp_39_reg_830_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_39_reg_830_reg[3]_i_1_n_4 ,\tmp_39_reg_830_reg[3]_i_1_n_5 ,\tmp_39_reg_830_reg[3]_i_1_n_6 ,\tmp_39_reg_830_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_39_reg_830[3]_i_2_n_4 ,\tmp_39_reg_830[3]_i_3_n_4 ,\tmp_39_reg_830[3]_i_4_n_4 ,1'b0}),
        .O(tmp_39_fu_546_p2[3:0]),
        .S({\tmp_39_reg_830[3]_i_5_n_4 ,\tmp_39_reg_830[3]_i_6_n_4 ,\tmp_39_reg_830[3]_i_7_n_4 ,\tmp_39_reg_830[3]_i_8_n_4 }));
  FDRE \tmp_39_reg_830_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(tmp_39_fu_546_p2[4]),
        .Q(tmp_39_reg_830[4]),
        .R(1'b0));
  FDRE \tmp_39_reg_830_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(tmp_39_fu_546_p2[5]),
        .Q(tmp_39_reg_830[5]),
        .R(1'b0));
  FDRE \tmp_39_reg_830_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(tmp_39_fu_546_p2[6]),
        .Q(tmp_39_reg_830[6]),
        .R(1'b0));
  FDRE \tmp_39_reg_830_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(tmp_39_fu_546_p2[7]),
        .Q(tmp_39_reg_830[7]),
        .R(1'b0));
  CARRY4 \tmp_39_reg_830_reg[7]_i_1 
       (.CI(\tmp_39_reg_830_reg[3]_i_1_n_4 ),
        .CO({\tmp_39_reg_830_reg[7]_i_1_n_4 ,\tmp_39_reg_830_reg[7]_i_1_n_5 ,\tmp_39_reg_830_reg[7]_i_1_n_6 ,\tmp_39_reg_830_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_39_reg_830[7]_i_2_n_4 ,\tmp_39_reg_830[7]_i_3_n_4 ,\tmp_39_reg_830[7]_i_4_n_4 ,\tmp_39_reg_830[7]_i_5_n_4 }),
        .O(tmp_39_fu_546_p2[7:4]),
        .S({\tmp_39_reg_830[7]_i_6_n_4 ,\tmp_39_reg_830[7]_i_7_n_4 ,\tmp_39_reg_830[7]_i_8_n_4 ,\tmp_39_reg_830[7]_i_9_n_4 }));
  FDRE \tmp_39_reg_830_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(tmp_39_fu_546_p2[8]),
        .Q(tmp_39_reg_830[8]),
        .R(1'b0));
  FDRE \tmp_39_reg_830_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(tmp_39_fu_546_p2[9]),
        .Q(tmp_39_reg_830[9]),
        .R(1'b0));
  FDRE \tmp_40_cast9_reg_757_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_31_reg_720[0]),
        .Q(\tmp_40_cast9_reg_757_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \tmp_40_cast9_reg_757_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_31_reg_720[1]),
        .Q(\tmp_40_cast9_reg_757_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \tmp_40_cast9_reg_757_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_31_reg_720[3]),
        .Q(\tmp_40_cast9_reg_757_reg_n_4_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_41_cast6_reg_767[0]_i_1 
       (.I0(tmp_28_reg_698[0]),
        .O(tmp_32_fu_404_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_41_cast6_reg_767[1]_i_1 
       (.I0(tmp_28_reg_698[0]),
        .I1(tmp_28_reg_698[1]),
        .O(tmp_32_fu_404_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_41_cast6_reg_767[2]_i_1 
       (.I0(tmp_28_reg_698[0]),
        .I1(tmp_28_reg_698[1]),
        .O(tmp_32_fu_404_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_41_cast6_reg_767[3]_i_1 
       (.I0(tmp_28_reg_698[0]),
        .I1(tmp_28_reg_698[1]),
        .I2(tmp_31_reg_720[0]),
        .O(tmp_32_fu_404_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp_41_cast6_reg_767[4]_i_1 
       (.I0(tmp_31_reg_720[0]),
        .I1(tmp_28_reg_698[1]),
        .I2(tmp_28_reg_698[0]),
        .I3(tmp_28_reg_698[4]),
        .O(tmp_32_fu_404_p2[4]));
  FDRE \tmp_41_cast6_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_32_fu_404_p2[0]),
        .Q(tmp_41_cast6_reg_767[0]),
        .R(1'b0));
  FDRE \tmp_41_cast6_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_32_fu_404_p2[1]),
        .Q(tmp_41_cast6_reg_767[1]),
        .R(1'b0));
  FDRE \tmp_41_cast6_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_32_fu_404_p2[2]),
        .Q(tmp_41_cast6_reg_767[2]),
        .R(1'b0));
  FDRE \tmp_41_cast6_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_32_fu_404_p2[3]),
        .Q(tmp_41_cast6_reg_767[3]),
        .R(1'b0));
  FDRE \tmp_41_cast6_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_32_fu_404_p2[4]),
        .Q(tmp_41_cast6_reg_767[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_42_reg_849[13]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(exitcond7_fu_555_p2),
        .O(ap_NS_fsm12_out));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_42_reg_849[3]_i_2 
       (.I0(tmp_39_reg_830[3]),
        .I1(tmp_41_cast6_reg_767[3]),
        .O(\tmp_42_reg_849[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_42_reg_849[3]_i_3 
       (.I0(tmp_39_reg_830[2]),
        .I1(tmp_41_cast6_reg_767[2]),
        .O(\tmp_42_reg_849[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_42_reg_849[3]_i_4 
       (.I0(tmp_39_reg_830[1]),
        .I1(tmp_41_cast6_reg_767[1]),
        .O(\tmp_42_reg_849[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_42_reg_849[3]_i_5 
       (.I0(tmp_39_reg_830[0]),
        .I1(tmp_41_cast6_reg_767[0]),
        .O(\tmp_42_reg_849[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_42_reg_849[7]_i_2 
       (.I0(tmp_39_reg_830[4]),
        .I1(tmp_41_cast6_reg_767[4]),
        .O(\tmp_42_reg_849[7]_i_2_n_4 ));
  FDRE \tmp_42_reg_849_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(tmp_42_fu_571_p2[0]),
        .Q(tmp_42_reg_849[0]),
        .R(1'b0));
  FDRE \tmp_42_reg_849_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(tmp_42_fu_571_p2[10]),
        .Q(tmp_42_reg_849[10]),
        .R(1'b0));
  FDRE \tmp_42_reg_849_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(tmp_42_fu_571_p2[11]),
        .Q(tmp_42_reg_849[11]),
        .R(1'b0));
  CARRY4 \tmp_42_reg_849_reg[11]_i_1 
       (.CI(\tmp_42_reg_849_reg[7]_i_1_n_4 ),
        .CO({\tmp_42_reg_849_reg[11]_i_1_n_4 ,\tmp_42_reg_849_reg[11]_i_1_n_5 ,\tmp_42_reg_849_reg[11]_i_1_n_6 ,\tmp_42_reg_849_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_39_reg_830[11:8]),
        .O(tmp_42_fu_571_p2[11:8]),
        .S(tmp_39_reg_830[11:8]));
  FDRE \tmp_42_reg_849_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(tmp_42_fu_571_p2[12]),
        .Q(tmp_42_reg_849[12]),
        .R(1'b0));
  FDRE \tmp_42_reg_849_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(tmp_42_fu_571_p2[13]),
        .Q(tmp_42_reg_849[13]),
        .R(1'b0));
  CARRY4 \tmp_42_reg_849_reg[13]_i_2 
       (.CI(\tmp_42_reg_849_reg[11]_i_1_n_4 ),
        .CO({\NLW_tmp_42_reg_849_reg[13]_i_2_CO_UNCONNECTED [3:1],\tmp_42_reg_849_reg[13]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_39_reg_830[12]}),
        .O({\NLW_tmp_42_reg_849_reg[13]_i_2_O_UNCONNECTED [3:2],tmp_42_fu_571_p2[13:12]}),
        .S({1'b0,1'b0,tmp_39_reg_830[13:12]}));
  FDRE \tmp_42_reg_849_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(tmp_42_fu_571_p2[1]),
        .Q(tmp_42_reg_849[1]),
        .R(1'b0));
  FDRE \tmp_42_reg_849_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(tmp_42_fu_571_p2[2]),
        .Q(tmp_42_reg_849[2]),
        .R(1'b0));
  FDRE \tmp_42_reg_849_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(tmp_42_fu_571_p2[3]),
        .Q(tmp_42_reg_849[3]),
        .R(1'b0));
  CARRY4 \tmp_42_reg_849_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_42_reg_849_reg[3]_i_1_n_4 ,\tmp_42_reg_849_reg[3]_i_1_n_5 ,\tmp_42_reg_849_reg[3]_i_1_n_6 ,\tmp_42_reg_849_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_39_reg_830[3:0]),
        .O(tmp_42_fu_571_p2[3:0]),
        .S({\tmp_42_reg_849[3]_i_2_n_4 ,\tmp_42_reg_849[3]_i_3_n_4 ,\tmp_42_reg_849[3]_i_4_n_4 ,\tmp_42_reg_849[3]_i_5_n_4 }));
  FDRE \tmp_42_reg_849_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(tmp_42_fu_571_p2[4]),
        .Q(tmp_42_reg_849[4]),
        .R(1'b0));
  FDRE \tmp_42_reg_849_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(tmp_42_fu_571_p2[5]),
        .Q(tmp_42_reg_849[5]),
        .R(1'b0));
  FDRE \tmp_42_reg_849_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(tmp_42_fu_571_p2[6]),
        .Q(tmp_42_reg_849[6]),
        .R(1'b0));
  FDRE \tmp_42_reg_849_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(tmp_42_fu_571_p2[7]),
        .Q(tmp_42_reg_849[7]),
        .R(1'b0));
  CARRY4 \tmp_42_reg_849_reg[7]_i_1 
       (.CI(\tmp_42_reg_849_reg[3]_i_1_n_4 ),
        .CO({\tmp_42_reg_849_reg[7]_i_1_n_4 ,\tmp_42_reg_849_reg[7]_i_1_n_5 ,\tmp_42_reg_849_reg[7]_i_1_n_6 ,\tmp_42_reg_849_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(tmp_39_reg_830[7:4]),
        .O(tmp_42_fu_571_p2[7:4]),
        .S({tmp_39_reg_830[7:5],\tmp_42_reg_849[7]_i_2_n_4 }));
  FDRE \tmp_42_reg_849_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(tmp_42_fu_571_p2[8]),
        .Q(tmp_42_reg_849[8]),
        .R(1'b0));
  FDRE \tmp_42_reg_849_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(tmp_42_fu_571_p2[9]),
        .Q(tmp_42_reg_849[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF770)) 
    \tmp_43_cast_reg_772[3]_i_2 
       (.I0(tmp_28_reg_698[1]),
        .I1(tmp_28_reg_698[0]),
        .I2(tmp_37_reg_730[2]),
        .I3(tmp_28_reg_698[4]),
        .O(\tmp_43_cast_reg_772[3]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hF660)) 
    \tmp_43_cast_reg_772[3]_i_3 
       (.I0(tmp_28_reg_698[0]),
        .I1(tmp_28_reg_698[1]),
        .I2(tmp_37_reg_730[1]),
        .I3(tmp_31_reg_720[1]),
        .O(\tmp_43_cast_reg_772[3]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \tmp_43_cast_reg_772[3]_i_4 
       (.I0(tmp_31_reg_720[0]),
        .I1(tmp_28_reg_698[0]),
        .I2(tmp_37_reg_730[0]),
        .O(\tmp_43_cast_reg_772[3]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h877878871EE1E11E)) 
    \tmp_43_cast_reg_772[3]_i_5 
       (.I0(tmp_28_reg_698[4]),
        .I1(tmp_37_reg_730[2]),
        .I2(tmp_37_reg_730[3]),
        .I3(tmp_31_reg_720[3]),
        .I4(tmp_31_reg_720[0]),
        .I5(\tmp_43_cast_reg_772[7]_i_5_n_4 ),
        .O(\tmp_43_cast_reg_772[3]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h87781EE11EE17887)) 
    \tmp_43_cast_reg_772[3]_i_6 
       (.I0(tmp_31_reg_720[1]),
        .I1(tmp_37_reg_730[1]),
        .I2(tmp_28_reg_698[4]),
        .I3(tmp_37_reg_730[2]),
        .I4(tmp_28_reg_698[0]),
        .I5(tmp_28_reg_698[1]),
        .O(\tmp_43_cast_reg_772[3]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h877878871EE1E11E)) 
    \tmp_43_cast_reg_772[3]_i_7 
       (.I0(tmp_37_reg_730[0]),
        .I1(tmp_31_reg_720[0]),
        .I2(tmp_37_reg_730[1]),
        .I3(tmp_31_reg_720[1]),
        .I4(tmp_28_reg_698[1]),
        .I5(tmp_28_reg_698[0]),
        .O(\tmp_43_cast_reg_772[3]_i_7_n_4 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp_43_cast_reg_772[3]_i_8 
       (.I0(tmp_31_reg_720[0]),
        .I1(tmp_28_reg_698[0]),
        .I2(tmp_37_reg_730[0]),
        .O(\tmp_43_cast_reg_772[3]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hFF787800)) 
    \tmp_43_cast_reg_772[7]_i_2 
       (.I0(tmp_28_reg_698[0]),
        .I1(tmp_28_reg_698[1]),
        .I2(tmp_31_reg_720[0]),
        .I3(tmp_37_reg_730[3]),
        .I4(tmp_31_reg_720[3]),
        .O(\tmp_43_cast_reg_772[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h009595FFFF6A6A00)) 
    \tmp_43_cast_reg_772[7]_i_3 
       (.I0(tmp_28_reg_698[4]),
        .I1(\tmp_43_cast_reg_772[7]_i_5_n_4 ),
        .I2(tmp_31_reg_720[0]),
        .I3(tmp_37_reg_730[4]),
        .I4(tmp_31_reg_720[4]),
        .I5(tmp_30_reg_709[5]),
        .O(\tmp_43_cast_reg_772[7]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    \tmp_43_cast_reg_772[7]_i_4 
       (.I0(\tmp_43_cast_reg_772[7]_i_2_n_4 ),
        .I1(tmp_31_reg_720[4]),
        .I2(tmp_37_reg_730[4]),
        .I3(tmp_31_reg_720[0]),
        .I4(\tmp_43_cast_reg_772[7]_i_5_n_4 ),
        .I5(tmp_28_reg_698[4]),
        .O(\tmp_43_cast_reg_772[7]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_43_cast_reg_772[7]_i_5 
       (.I0(tmp_28_reg_698[1]),
        .I1(tmp_28_reg_698[0]),
        .O(\tmp_43_cast_reg_772[7]_i_5_n_4 ));
  FDRE \tmp_43_cast_reg_772_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_33_fu_422_p2[0]),
        .Q(tmp_43_cast_reg_772[0]),
        .R(1'b0));
  FDRE \tmp_43_cast_reg_772_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_33_fu_422_p2[1]),
        .Q(tmp_43_cast_reg_772[1]),
        .R(1'b0));
  FDRE \tmp_43_cast_reg_772_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_33_fu_422_p2[2]),
        .Q(tmp_43_cast_reg_772[2]),
        .R(1'b0));
  FDRE \tmp_43_cast_reg_772_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_33_fu_422_p2[3]),
        .Q(tmp_43_cast_reg_772[3]),
        .R(1'b0));
  CARRY4 \tmp_43_cast_reg_772_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_43_cast_reg_772_reg[3]_i_1_n_4 ,\tmp_43_cast_reg_772_reg[3]_i_1_n_5 ,\tmp_43_cast_reg_772_reg[3]_i_1_n_6 ,\tmp_43_cast_reg_772_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_43_cast_reg_772[3]_i_2_n_4 ,\tmp_43_cast_reg_772[3]_i_3_n_4 ,\tmp_43_cast_reg_772[3]_i_4_n_4 ,1'b0}),
        .O(tmp_33_fu_422_p2[3:0]),
        .S({\tmp_43_cast_reg_772[3]_i_5_n_4 ,\tmp_43_cast_reg_772[3]_i_6_n_4 ,\tmp_43_cast_reg_772[3]_i_7_n_4 ,\tmp_43_cast_reg_772[3]_i_8_n_4 }));
  FDRE \tmp_43_cast_reg_772_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_33_fu_422_p2[4]),
        .Q(tmp_43_cast_reg_772[4]),
        .R(1'b0));
  FDRE \tmp_43_cast_reg_772_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_33_fu_422_p2[5]),
        .Q(tmp_43_cast_reg_772[5]),
        .R(1'b0));
  FDRE \tmp_43_cast_reg_772_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_33_fu_422_p2[6]),
        .Q(tmp_43_cast_reg_772[6]),
        .R(1'b0));
  FDRE \tmp_43_cast_reg_772_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_33_fu_422_p2[7]),
        .Q(tmp_43_cast_reg_772[7]),
        .R(1'b0));
  CARRY4 \tmp_43_cast_reg_772_reg[7]_i_1 
       (.CI(\tmp_43_cast_reg_772_reg[3]_i_1_n_4 ),
        .CO({\tmp_43_cast_reg_772_reg[7]_i_1_n_4 ,\tmp_43_cast_reg_772_reg[7]_i_1_n_5 ,\tmp_43_cast_reg_772_reg[7]_i_1_n_6 ,\tmp_43_cast_reg_772_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_30_reg_709[5],\tmp_43_cast_reg_772[7]_i_2_n_4 }),
        .O(tmp_33_fu_422_p2[7:4]),
        .S({tmp_30_reg_709[7:6],\tmp_43_cast_reg_772[7]_i_3_n_4 ,\tmp_43_cast_reg_772[7]_i_4_n_4 }));
  FDRE \tmp_43_cast_reg_772_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_33_fu_422_p2[8]),
        .Q(tmp_43_cast_reg_772[8]),
        .R(1'b0));
  FDRE \tmp_43_cast_reg_772_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_33_fu_422_p2[9]),
        .Q(tmp_43_cast_reg_772[9]),
        .R(1'b0));
  CARRY4 \tmp_43_cast_reg_772_reg[9]_i_1 
       (.CI(\tmp_43_cast_reg_772_reg[7]_i_1_n_4 ),
        .CO({\NLW_tmp_43_cast_reg_772_reg[9]_i_1_CO_UNCONNECTED [3:1],\tmp_43_cast_reg_772_reg[9]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_43_cast_reg_772_reg[9]_i_1_O_UNCONNECTED [3:2],tmp_33_fu_422_p2[9:8]}),
        .S({1'b0,1'b0,tmp_30_reg_709[9:8]}));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_43_reg_844[13]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(exitcond7_fu_555_p2),
        .O(i_count_2_reg_2990));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_43_reg_844[3]_i_2 
       (.I0(input_width_cast2_reg_742[3]),
        .I1(i_count_1_reg_266[3]),
        .O(\tmp_43_reg_844[3]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_844[3]_i_3 
       (.I0(i_count_1_reg_266[2]),
        .O(\tmp_43_reg_844[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_43_reg_844[3]_i_4 
       (.I0(input_width_cast2_reg_742[1]),
        .I1(i_count_1_reg_266[1]),
        .O(\tmp_43_reg_844[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_43_reg_844[3]_i_5 
       (.I0(input_width_cast2_reg_742[0]),
        .I1(i_count_1_reg_266[0]),
        .O(\tmp_43_reg_844[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_43_reg_844[7]_i_2 
       (.I0(input_width_cast2_reg_742[4]),
        .I1(i_count_1_reg_266[4]),
        .O(\tmp_43_reg_844[7]_i_2_n_4 ));
  FDRE \tmp_43_reg_844_reg[0] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2990),
        .D(tmp_43_fu_566_p2[0]),
        .Q(tmp_43_reg_844[0]),
        .R(1'b0));
  FDRE \tmp_43_reg_844_reg[10] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2990),
        .D(tmp_43_fu_566_p2[10]),
        .Q(tmp_43_reg_844[10]),
        .R(1'b0));
  FDRE \tmp_43_reg_844_reg[11] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2990),
        .D(tmp_43_fu_566_p2[11]),
        .Q(tmp_43_reg_844[11]),
        .R(1'b0));
  CARRY4 \tmp_43_reg_844_reg[11]_i_1 
       (.CI(\tmp_43_reg_844_reg[7]_i_1_n_4 ),
        .CO({\tmp_43_reg_844_reg[11]_i_1_n_4 ,\tmp_43_reg_844_reg[11]_i_1_n_5 ,\tmp_43_reg_844_reg[11]_i_1_n_6 ,\tmp_43_reg_844_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_43_fu_566_p2[11:8]),
        .S(i_count_1_reg_266[11:8]));
  FDRE \tmp_43_reg_844_reg[12] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2990),
        .D(tmp_43_fu_566_p2[12]),
        .Q(tmp_43_reg_844[12]),
        .R(1'b0));
  FDRE \tmp_43_reg_844_reg[13] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2990),
        .D(tmp_43_fu_566_p2[13]),
        .Q(tmp_43_reg_844[13]),
        .R(1'b0));
  CARRY4 \tmp_43_reg_844_reg[13]_i_2 
       (.CI(\tmp_43_reg_844_reg[11]_i_1_n_4 ),
        .CO({\NLW_tmp_43_reg_844_reg[13]_i_2_CO_UNCONNECTED [3:1],\tmp_43_reg_844_reg[13]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_43_reg_844_reg[13]_i_2_O_UNCONNECTED [3:2],tmp_43_fu_566_p2[13:12]}),
        .S({1'b0,1'b0,i_count_1_reg_266[13:12]}));
  FDRE \tmp_43_reg_844_reg[1] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2990),
        .D(tmp_43_fu_566_p2[1]),
        .Q(tmp_43_reg_844[1]),
        .R(1'b0));
  FDRE \tmp_43_reg_844_reg[2] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2990),
        .D(tmp_43_fu_566_p2[2]),
        .Q(tmp_43_reg_844[2]),
        .R(1'b0));
  FDRE \tmp_43_reg_844_reg[3] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2990),
        .D(tmp_43_fu_566_p2[3]),
        .Q(tmp_43_reg_844[3]),
        .R(1'b0));
  CARRY4 \tmp_43_reg_844_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_43_reg_844_reg[3]_i_1_n_4 ,\tmp_43_reg_844_reg[3]_i_1_n_5 ,\tmp_43_reg_844_reg[3]_i_1_n_6 ,\tmp_43_reg_844_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({input_width_cast2_reg_742[3],1'b1,input_width_cast2_reg_742[1:0]}),
        .O(tmp_43_fu_566_p2[3:0]),
        .S({\tmp_43_reg_844[3]_i_2_n_4 ,\tmp_43_reg_844[3]_i_3_n_4 ,\tmp_43_reg_844[3]_i_4_n_4 ,\tmp_43_reg_844[3]_i_5_n_4 }));
  FDRE \tmp_43_reg_844_reg[4] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2990),
        .D(tmp_43_fu_566_p2[4]),
        .Q(tmp_43_reg_844[4]),
        .R(1'b0));
  FDRE \tmp_43_reg_844_reg[5] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2990),
        .D(tmp_43_fu_566_p2[5]),
        .Q(tmp_43_reg_844[5]),
        .R(1'b0));
  FDRE \tmp_43_reg_844_reg[6] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2990),
        .D(tmp_43_fu_566_p2[6]),
        .Q(tmp_43_reg_844[6]),
        .R(1'b0));
  FDRE \tmp_43_reg_844_reg[7] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2990),
        .D(tmp_43_fu_566_p2[7]),
        .Q(tmp_43_reg_844[7]),
        .R(1'b0));
  CARRY4 \tmp_43_reg_844_reg[7]_i_1 
       (.CI(\tmp_43_reg_844_reg[3]_i_1_n_4 ),
        .CO({\tmp_43_reg_844_reg[7]_i_1_n_4 ,\tmp_43_reg_844_reg[7]_i_1_n_5 ,\tmp_43_reg_844_reg[7]_i_1_n_6 ,\tmp_43_reg_844_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,input_width_cast2_reg_742[4]}),
        .O(tmp_43_fu_566_p2[7:4]),
        .S({i_count_1_reg_266[7:5],\tmp_43_reg_844[7]_i_2_n_4 }));
  FDRE \tmp_43_reg_844_reg[8] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2990),
        .D(tmp_43_fu_566_p2[8]),
        .Q(tmp_43_reg_844[8]),
        .R(1'b0));
  FDRE \tmp_43_reg_844_reg[9] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2990),
        .D(tmp_43_fu_566_p2[9]),
        .Q(tmp_43_reg_844[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_45_reg_867[13]_i_1 
       (.I0(grp_padding2d_fix16_fu_297_input_r_ce0),
        .I1(exitcond_fu_575_p2),
        .O(ap_NS_fsm11_out));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_45_reg_867[3]_i_2 
       (.I0(tmp_cast_reg_735[3]),
        .I1(o_count_2_reg_255[3]),
        .O(\tmp_45_reg_867[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_45_reg_867[3]_i_3 
       (.I0(tmp_cast_reg_735[2]),
        .I1(o_count_2_reg_255[2]),
        .O(\tmp_45_reg_867[3]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_45_reg_867[3]_i_4 
       (.I0(tmp_cast_reg_735[2]),
        .I1(o_count_2_reg_255[1]),
        .O(\tmp_45_reg_867[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_45_reg_867[3]_i_5 
       (.I0(tmp_cast_reg_735[0]),
        .I1(o_count_2_reg_255[0]),
        .O(\tmp_45_reg_867[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_45_reg_867[7]_i_2 
       (.I0(tmp_cast_reg_735[4]),
        .I1(o_count_2_reg_255[4]),
        .O(\tmp_45_reg_867[7]_i_2_n_4 ));
  FDRE \tmp_45_reg_867_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_45_fu_592_p2[0]),
        .Q(tmp_45_reg_867[0]),
        .R(1'b0));
  FDRE \tmp_45_reg_867_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_45_fu_592_p2[10]),
        .Q(tmp_45_reg_867[10]),
        .R(1'b0));
  FDRE \tmp_45_reg_867_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_45_fu_592_p2[11]),
        .Q(tmp_45_reg_867[11]),
        .R(1'b0));
  CARRY4 \tmp_45_reg_867_reg[11]_i_1 
       (.CI(\tmp_45_reg_867_reg[7]_i_1_n_4 ),
        .CO({\tmp_45_reg_867_reg[11]_i_1_n_4 ,\tmp_45_reg_867_reg[11]_i_1_n_5 ,\tmp_45_reg_867_reg[11]_i_1_n_6 ,\tmp_45_reg_867_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_45_fu_592_p2[11:8]),
        .S(o_count_2_reg_255[11:8]));
  FDRE \tmp_45_reg_867_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_45_fu_592_p2[12]),
        .Q(tmp_45_reg_867[12]),
        .R(1'b0));
  FDRE \tmp_45_reg_867_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_45_fu_592_p2[13]),
        .Q(tmp_45_reg_867[13]),
        .R(1'b0));
  CARRY4 \tmp_45_reg_867_reg[13]_i_2 
       (.CI(\tmp_45_reg_867_reg[11]_i_1_n_4 ),
        .CO({\NLW_tmp_45_reg_867_reg[13]_i_2_CO_UNCONNECTED [3:1],\tmp_45_reg_867_reg[13]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_45_reg_867_reg[13]_i_2_O_UNCONNECTED [3:2],tmp_45_fu_592_p2[13:12]}),
        .S({1'b0,1'b0,o_count_2_reg_255[13:12]}));
  FDRE \tmp_45_reg_867_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_45_fu_592_p2[1]),
        .Q(tmp_45_reg_867[1]),
        .R(1'b0));
  FDRE \tmp_45_reg_867_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_45_fu_592_p2[2]),
        .Q(tmp_45_reg_867[2]),
        .R(1'b0));
  FDRE \tmp_45_reg_867_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_45_fu_592_p2[3]),
        .Q(tmp_45_reg_867[3]),
        .R(1'b0));
  CARRY4 \tmp_45_reg_867_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_45_reg_867_reg[3]_i_1_n_4 ,\tmp_45_reg_867_reg[3]_i_1_n_5 ,\tmp_45_reg_867_reg[3]_i_1_n_6 ,\tmp_45_reg_867_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({tmp_cast_reg_735[3:2],tmp_cast_reg_735[2],tmp_cast_reg_735[0]}),
        .O(tmp_45_fu_592_p2[3:0]),
        .S({\tmp_45_reg_867[3]_i_2_n_4 ,\tmp_45_reg_867[3]_i_3_n_4 ,\tmp_45_reg_867[3]_i_4_n_4 ,\tmp_45_reg_867[3]_i_5_n_4 }));
  FDRE \tmp_45_reg_867_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_45_fu_592_p2[4]),
        .Q(tmp_45_reg_867[4]),
        .R(1'b0));
  FDRE \tmp_45_reg_867_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_45_fu_592_p2[5]),
        .Q(tmp_45_reg_867[5]),
        .R(1'b0));
  FDRE \tmp_45_reg_867_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_45_fu_592_p2[6]),
        .Q(tmp_45_reg_867[6]),
        .R(1'b0));
  FDRE \tmp_45_reg_867_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_45_fu_592_p2[7]),
        .Q(tmp_45_reg_867[7]),
        .R(1'b0));
  CARRY4 \tmp_45_reg_867_reg[7]_i_1 
       (.CI(\tmp_45_reg_867_reg[3]_i_1_n_4 ),
        .CO({\tmp_45_reg_867_reg[7]_i_1_n_4 ,\tmp_45_reg_867_reg[7]_i_1_n_5 ,\tmp_45_reg_867_reg[7]_i_1_n_6 ,\tmp_45_reg_867_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_cast_reg_735[4]}),
        .O(tmp_45_fu_592_p2[7:4]),
        .S({o_count_2_reg_255[7:5],\tmp_45_reg_867[7]_i_2_n_4 }));
  FDRE \tmp_45_reg_867_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_45_fu_592_p2[8]),
        .Q(tmp_45_reg_867[8]),
        .R(1'b0));
  FDRE \tmp_45_reg_867_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_45_fu_592_p2[9]),
        .Q(tmp_45_reg_867[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_48_reg_862[0]_i_1 
       (.I0(\i_count_2_reg_299_reg[13]_0 [0]),
        .O(tmp_48_fu_586_p2[0]));
  FDRE \tmp_48_reg_862_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(tmp_48_fu_586_p2[0]),
        .Q(tmp_48_reg_862[0]),
        .R(1'b0));
  FDRE \tmp_48_reg_862_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(tmp_48_fu_586_p2[10]),
        .Q(tmp_48_reg_862[10]),
        .R(1'b0));
  FDRE \tmp_48_reg_862_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(tmp_48_fu_586_p2[11]),
        .Q(tmp_48_reg_862[11]),
        .R(1'b0));
  FDRE \tmp_48_reg_862_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(tmp_48_fu_586_p2[12]),
        .Q(tmp_48_reg_862[12]),
        .R(1'b0));
  CARRY4 \tmp_48_reg_862_reg[12]_i_1 
       (.CI(\tmp_48_reg_862_reg[8]_i_1_n_4 ),
        .CO({\tmp_48_reg_862_reg[12]_i_1_n_4 ,\tmp_48_reg_862_reg[12]_i_1_n_5 ,\tmp_48_reg_862_reg[12]_i_1_n_6 ,\tmp_48_reg_862_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_48_fu_586_p2[12:9]),
        .S(\i_count_2_reg_299_reg[13]_0 [12:9]));
  FDRE \tmp_48_reg_862_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(tmp_48_fu_586_p2[13]),
        .Q(tmp_48_reg_862[13]),
        .R(1'b0));
  CARRY4 \tmp_48_reg_862_reg[13]_i_1 
       (.CI(\tmp_48_reg_862_reg[12]_i_1_n_4 ),
        .CO(\NLW_tmp_48_reg_862_reg[13]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_48_reg_862_reg[13]_i_1_O_UNCONNECTED [3:1],tmp_48_fu_586_p2[13]}),
        .S({1'b0,1'b0,1'b0,\i_count_2_reg_299_reg[13]_0 [13]}));
  FDRE \tmp_48_reg_862_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(tmp_48_fu_586_p2[1]),
        .Q(tmp_48_reg_862[1]),
        .R(1'b0));
  FDRE \tmp_48_reg_862_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(tmp_48_fu_586_p2[2]),
        .Q(tmp_48_reg_862[2]),
        .R(1'b0));
  FDRE \tmp_48_reg_862_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(tmp_48_fu_586_p2[3]),
        .Q(tmp_48_reg_862[3]),
        .R(1'b0));
  FDRE \tmp_48_reg_862_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(tmp_48_fu_586_p2[4]),
        .Q(tmp_48_reg_862[4]),
        .R(1'b0));
  CARRY4 \tmp_48_reg_862_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_48_reg_862_reg[4]_i_1_n_4 ,\tmp_48_reg_862_reg[4]_i_1_n_5 ,\tmp_48_reg_862_reg[4]_i_1_n_6 ,\tmp_48_reg_862_reg[4]_i_1_n_7 }),
        .CYINIT(\i_count_2_reg_299_reg[13]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_48_fu_586_p2[4:1]),
        .S(\i_count_2_reg_299_reg[13]_0 [4:1]));
  FDRE \tmp_48_reg_862_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(tmp_48_fu_586_p2[5]),
        .Q(tmp_48_reg_862[5]),
        .R(1'b0));
  FDRE \tmp_48_reg_862_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(tmp_48_fu_586_p2[6]),
        .Q(tmp_48_reg_862[6]),
        .R(1'b0));
  FDRE \tmp_48_reg_862_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(tmp_48_fu_586_p2[7]),
        .Q(tmp_48_reg_862[7]),
        .R(1'b0));
  FDRE \tmp_48_reg_862_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(tmp_48_fu_586_p2[8]),
        .Q(tmp_48_reg_862[8]),
        .R(1'b0));
  CARRY4 \tmp_48_reg_862_reg[8]_i_1 
       (.CI(\tmp_48_reg_862_reg[4]_i_1_n_4 ),
        .CO({\tmp_48_reg_862_reg[8]_i_1_n_4 ,\tmp_48_reg_862_reg[8]_i_1_n_5 ,\tmp_48_reg_862_reg[8]_i_1_n_6 ,\tmp_48_reg_862_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_48_fu_586_p2[8:5]),
        .S(\i_count_2_reg_299_reg[13]_0 [8:5]));
  FDRE \tmp_48_reg_862_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(tmp_48_fu_586_p2[9]),
        .Q(tmp_48_reg_862[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tmp_9_reg_793[0]_i_1 
       (.I0(tmp_31_reg_720[0]),
        .I1(tmp_28_reg_698[0]),
        .I2(tmp_37_reg_730[0]),
        .O(tmp_9_fu_475_p2[0]));
  LUT6 #(
    .INIT(64'h96693CC33CC36996)) 
    \tmp_9_reg_793[1]_i_1 
       (.I0(tmp_37_reg_730[0]),
        .I1(tmp_28_reg_698[1]),
        .I2(tmp_31_reg_720[1]),
        .I3(tmp_37_reg_730[1]),
        .I4(tmp_31_reg_720[0]),
        .I5(tmp_28_reg_698[0]),
        .O(tmp_9_fu_475_p2[1]));
  LUT6 #(
    .INIT(64'h9996966666696999)) 
    \tmp_9_reg_793[2]_i_1 
       (.I0(tmp_37_reg_730[2]),
        .I1(tmp_28_reg_698[4]),
        .I2(tmp_28_reg_698[1]),
        .I3(tmp_37_reg_730[1]),
        .I4(tmp_31_reg_720[1]),
        .I5(\tmp_9_reg_793[2]_i_2_n_4 ),
        .O(tmp_9_fu_475_p2[2]));
  LUT6 #(
    .INIT(64'hFE8080FE80FEFE80)) 
    \tmp_9_reg_793[2]_i_2 
       (.I0(tmp_31_reg_720[0]),
        .I1(tmp_28_reg_698[0]),
        .I2(tmp_37_reg_730[0]),
        .I3(tmp_28_reg_698[1]),
        .I4(tmp_31_reg_720[1]),
        .I5(tmp_37_reg_730[1]),
        .O(\tmp_9_reg_793[2]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hE11E1EE11EE1E11E)) 
    \tmp_9_reg_793[3]_i_1 
       (.I0(tmp_37_reg_730[2]),
        .I1(tmp_28_reg_698[4]),
        .I2(\tmp_9_reg_793[3]_i_2_n_4 ),
        .I3(tmp_31_reg_720[0]),
        .I4(tmp_31_reg_720[3]),
        .I5(tmp_37_reg_730[3]),
        .O(tmp_9_fu_475_p2[3]));
  LUT6 #(
    .INIT(64'hFFE8E800E800FFE8)) 
    \tmp_9_reg_793[3]_i_2 
       (.I0(tmp_28_reg_698[1]),
        .I1(tmp_37_reg_730[1]),
        .I2(tmp_31_reg_720[1]),
        .I3(\tmp_9_reg_793[2]_i_2_n_4 ),
        .I4(tmp_37_reg_730[2]),
        .I5(tmp_28_reg_698[4]),
        .O(\tmp_9_reg_793[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hA995566A)) 
    \tmp_9_reg_793[4]_i_1 
       (.I0(\tmp_9_reg_793[4]_i_2_n_4 ),
        .I1(tmp_31_reg_720[0]),
        .I2(tmp_37_reg_730[3]),
        .I3(tmp_31_reg_720[3]),
        .I4(\tmp_9_reg_793[4]_i_3_n_4 ),
        .O(tmp_9_fu_475_p2[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_9_reg_793[4]_i_2 
       (.I0(tmp_28_reg_698[4]),
        .I1(tmp_37_reg_730[4]),
        .I2(tmp_31_reg_720[4]),
        .O(\tmp_9_reg_793[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFEEFEFFEE00E0EE0)) 
    \tmp_9_reg_793[4]_i_3 
       (.I0(tmp_28_reg_698[4]),
        .I1(tmp_37_reg_730[2]),
        .I2(tmp_37_reg_730[3]),
        .I3(tmp_31_reg_720[3]),
        .I4(tmp_31_reg_720[0]),
        .I5(\tmp_9_reg_793[3]_i_2_n_4 ),
        .O(\tmp_9_reg_793[4]_i_3_n_4 ));
  FDRE \tmp_9_reg_793_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_9_fu_475_p2[0]),
        .Q(tmp_9_reg_793[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_793_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_9_fu_475_p2[1]),
        .Q(tmp_9_reg_793[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_793_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_9_fu_475_p2[2]),
        .Q(tmp_9_reg_793[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_793_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_9_fu_475_p2[3]),
        .Q(tmp_9_reg_793[3]),
        .R(1'b0));
  FDRE \tmp_9_reg_793_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_9_fu_475_p2[4]),
        .Q(tmp_9_reg_793[4]),
        .R(1'b0));
  FDRE \tmp_cast_reg_735_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_28_reg_698[0]),
        .Q(tmp_cast_reg_735[0]),
        .R(1'b0));
  FDRE \tmp_cast_reg_735_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_28_reg_698[4]),
        .Q(tmp_cast_reg_735[2]),
        .R(1'b0));
  FDRE \tmp_cast_reg_735_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_reg_704),
        .Q(tmp_cast_reg_735[3]),
        .R(1'b0));
  FDRE \tmp_cast_reg_735_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_31_reg_720[4]),
        .Q(tmp_cast_reg_735[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \tmp_reg_704[3]_i_1 
       (.I0(Q[8]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(\tmp_reg_704[3]_i_1_n_4 ));
  FDRE \tmp_reg_704_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(\tmp_reg_704[3]_i_1_n_4 ),
        .Q(tmp_reg_704),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0100)) 
    \tmp_s_reg_747[10]_i_11 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(tmp_28_reg_698[4]),
        .O(\tmp_s_reg_747[10]_i_11_n_4 ));
  LUT3 #(
    .INIT(8'h08)) 
    \tmp_s_reg_747[10]_i_12 
       (.I0(tmp_31_reg_720[0]),
        .I1(tmp_28_reg_698[4]),
        .I2(Q[5]),
        .O(\tmp_s_reg_747[10]_i_12_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \tmp_s_reg_747[10]_i_13 
       (.I0(Q[5]),
        .I1(tmp_28_reg_698[4]),
        .I2(tmp_31_reg_720[0]),
        .I3(Q[8]),
        .I4(Q[3]),
        .O(\tmp_s_reg_747[10]_i_13_n_4 ));
  LUT5 #(
    .INIT(32'h04040454)) 
    \tmp_s_reg_747[10]_i_14 
       (.I0(Q[5]),
        .I1(tmp_28_reg_698[4]),
        .I2(tmp_31_reg_720[0]),
        .I3(Q[8]),
        .I4(Q[3]),
        .O(\tmp_s_reg_747[10]_i_14_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_s_reg_747[10]_i_2 
       (.I0(\tmp_s_reg_747_reg[10]_i_10_n_5 ),
        .I1(\tmp_s_reg_747_reg[13]_i_2_n_7 ),
        .O(\tmp_s_reg_747[10]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_s_reg_747[10]_i_3 
       (.I0(\tmp_s_reg_747_reg[10]_i_10_n_10 ),
        .I1(\tmp_s_reg_747_reg[13]_i_2_n_7 ),
        .O(\tmp_s_reg_747[10]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_s_reg_747[10]_i_4 
       (.I0(\tmp_s_reg_747_reg[10]_i_10_n_11 ),
        .I1(\tmp_s_reg_747_reg[6]_i_3_n_8 ),
        .O(\tmp_s_reg_747[10]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_747[10]_i_5 
       (.I0(\tmp_s_reg_747_reg[6]_i_3_n_8 ),
        .I1(\tmp_s_reg_747_reg[10]_i_10_n_11 ),
        .O(\tmp_s_reg_747[10]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_s_reg_747[10]_i_6 
       (.I0(\tmp_s_reg_747_reg[10]_i_10_n_5 ),
        .I1(\tmp_s_reg_747_reg[13]_i_2_n_7 ),
        .O(\tmp_s_reg_747[10]_i_6_n_4 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \tmp_s_reg_747[10]_i_7 
       (.I0(\tmp_s_reg_747_reg[10]_i_10_n_10 ),
        .I1(\tmp_s_reg_747_reg[13]_i_2_n_7 ),
        .I2(\tmp_s_reg_747_reg[10]_i_10_n_5 ),
        .O(\tmp_s_reg_747[10]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \tmp_s_reg_747[10]_i_8 
       (.I0(\tmp_s_reg_747_reg[6]_i_3_n_8 ),
        .I1(\tmp_s_reg_747_reg[10]_i_10_n_11 ),
        .I2(\tmp_s_reg_747_reg[13]_i_2_n_7 ),
        .I3(\tmp_s_reg_747_reg[10]_i_10_n_10 ),
        .O(\tmp_s_reg_747[10]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp_s_reg_747[10]_i_9 
       (.I0(\tmp_s_reg_747_reg[10]_i_10_n_11 ),
        .I1(\tmp_s_reg_747_reg[6]_i_3_n_8 ),
        .I2(\tmp_s_reg_747_reg[6]_i_3_n_9 ),
        .I3(\tmp_s_reg_747_reg[3]_i_2_n_8 ),
        .O(\tmp_s_reg_747[10]_i_9_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_747[13]_i_3 
       (.I0(\tmp_s_reg_747_reg[13]_i_2_n_7 ),
        .O(\tmp_s_reg_747[13]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_747[13]_i_4 
       (.I0(\tmp_s_reg_747_reg[13]_i_2_n_7 ),
        .O(\tmp_s_reg_747[13]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_747[13]_i_5 
       (.I0(\tmp_s_reg_747_reg[13]_i_2_n_7 ),
        .O(\tmp_s_reg_747[13]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h0F0FE11E)) 
    \tmp_s_reg_747[2]_i_2 
       (.I0(Q[3]),
        .I1(Q[8]),
        .I2(tmp_28_reg_698[1]),
        .I3(tmp_28_reg_698[0]),
        .I4(Q[5]),
        .O(\tmp_s_reg_747[2]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \tmp_s_reg_747[2]_i_3 
       (.I0(tmp_28_reg_698[0]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[3]),
        .O(\tmp_s_reg_747[2]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF9F9F9F6)) 
    \tmp_s_reg_747[2]_i_4 
       (.I0(tmp_28_reg_698[0]),
        .I1(tmp_28_reg_698[1]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[8]),
        .O(\tmp_s_reg_747[2]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hAB5554AA)) 
    \tmp_s_reg_747[2]_i_5 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[8]),
        .I3(tmp_28_reg_698[1]),
        .I4(tmp_28_reg_698[0]),
        .O(\tmp_s_reg_747[2]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h0FF0E0E0)) 
    \tmp_s_reg_747[2]_i_6 
       (.I0(Q[3]),
        .I1(Q[8]),
        .I2(tmp_28_reg_698[0]),
        .I3(tmp_28_reg_698[1]),
        .I4(Q[5]),
        .O(\tmp_s_reg_747[2]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_s_reg_747[2]_i_7 
       (.I0(Q[5]),
        .I1(tmp_28_reg_698[0]),
        .O(\tmp_s_reg_747[2]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_747[3]_i_1 
       (.I0(\tmp_s_reg_747_reg[2]_i_1_n_8 ),
        .I1(\tmp_s_reg_747_reg[3]_i_2_n_11 ),
        .O(tmp_s_fu_383_p2[3]));
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp_s_reg_747[3]_i_3 
       (.I0(tmp_31_reg_720[0]),
        .I1(Q[5]),
        .I2(tmp_28_reg_698[4]),
        .O(\tmp_s_reg_747[3]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \tmp_s_reg_747[3]_i_4 
       (.I0(tmp_31_reg_720[0]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[3]),
        .O(\tmp_s_reg_747[3]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp_s_reg_747[3]_i_5 
       (.I0(tmp_31_reg_720[0]),
        .I1(Q[5]),
        .I2(tmp_28_reg_698[4]),
        .O(\tmp_s_reg_747[3]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \tmp_s_reg_747[3]_i_6 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(tmp_28_reg_698[4]),
        .I4(tmp_31_reg_720[0]),
        .O(\tmp_s_reg_747[3]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h0FF0E0E0)) 
    \tmp_s_reg_747[3]_i_7 
       (.I0(Q[3]),
        .I1(Q[8]),
        .I2(tmp_31_reg_720[0]),
        .I3(tmp_28_reg_698[4]),
        .I4(Q[5]),
        .O(\tmp_s_reg_747[3]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_s_reg_747[3]_i_8 
       (.I0(Q[5]),
        .I1(tmp_31_reg_720[0]),
        .O(\tmp_s_reg_747[3]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h00EF)) 
    \tmp_s_reg_747[6]_i_10 
       (.I0(Q[3]),
        .I1(Q[8]),
        .I2(tmp_28_reg_698[1]),
        .I3(Q[5]),
        .O(\tmp_s_reg_747[6]_i_10_n_4 ));
  LUT5 #(
    .INIT(32'hFFFE0A08)) 
    \tmp_s_reg_747[6]_i_11 
       (.I0(tmp_28_reg_698[0]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(tmp_28_reg_698[1]),
        .O(\tmp_s_reg_747[6]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_s_reg_747[6]_i_13 
       (.I0(tmp_28_reg_698[1]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[3]),
        .O(\tmp_s_reg_747[6]_i_13_n_4 ));
  LUT5 #(
    .INIT(32'h11111145)) 
    \tmp_s_reg_747[6]_i_14 
       (.I0(Q[5]),
        .I1(tmp_28_reg_698[1]),
        .I2(tmp_28_reg_698[0]),
        .I3(Q[8]),
        .I4(Q[3]),
        .O(\tmp_s_reg_747[6]_i_14_n_4 ));
  LUT5 #(
    .INIT(32'h00FFEE0F)) 
    \tmp_s_reg_747[6]_i_15 
       (.I0(Q[3]),
        .I1(Q[8]),
        .I2(tmp_28_reg_698[0]),
        .I3(tmp_28_reg_698[1]),
        .I4(Q[5]),
        .O(\tmp_s_reg_747[6]_i_15_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_747[6]_i_2 
       (.I0(\tmp_s_reg_747_reg[6]_i_3_n_9 ),
        .I1(\tmp_s_reg_747_reg[3]_i_2_n_8 ),
        .O(\tmp_s_reg_747[6]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_747[6]_i_4 
       (.I0(\tmp_s_reg_747_reg[6]_i_3_n_9 ),
        .I1(\tmp_s_reg_747_reg[3]_i_2_n_8 ),
        .O(\tmp_s_reg_747[6]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_747[6]_i_5 
       (.I0(\tmp_s_reg_747_reg[6]_i_3_n_10 ),
        .I1(\tmp_s_reg_747_reg[3]_i_2_n_9 ),
        .O(\tmp_s_reg_747[6]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_747[6]_i_6 
       (.I0(\tmp_s_reg_747_reg[6]_i_3_n_11 ),
        .I1(\tmp_s_reg_747_reg[3]_i_2_n_10 ),
        .O(\tmp_s_reg_747[6]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_747[6]_i_7 
       (.I0(\tmp_s_reg_747_reg[2]_i_1_n_8 ),
        .I1(\tmp_s_reg_747_reg[3]_i_2_n_11 ),
        .O(\tmp_s_reg_747[6]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hAAAE)) 
    \tmp_s_reg_747[6]_i_9 
       (.I0(Q[5]),
        .I1(tmp_28_reg_698[1]),
        .I2(Q[8]),
        .I3(Q[3]),
        .O(\tmp_s_reg_747[6]_i_9_n_4 ));
  FDRE \tmp_s_reg_747_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_s_fu_383_p2[0]),
        .Q(tmp_s_reg_747[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_747_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_s_fu_383_p2[10]),
        .Q(tmp_s_reg_747[10]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_747_reg[10]_i_1 
       (.CI(\tmp_s_reg_747_reg[6]_i_1_n_4 ),
        .CO({\tmp_s_reg_747_reg[10]_i_1_n_4 ,\tmp_s_reg_747_reg[10]_i_1_n_5 ,\tmp_s_reg_747_reg[10]_i_1_n_6 ,\tmp_s_reg_747_reg[10]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_s_reg_747[10]_i_2_n_4 ,\tmp_s_reg_747[10]_i_3_n_4 ,\tmp_s_reg_747[10]_i_4_n_4 ,\tmp_s_reg_747[10]_i_5_n_4 }),
        .O(tmp_s_fu_383_p2[10:7]),
        .S({\tmp_s_reg_747[10]_i_6_n_4 ,\tmp_s_reg_747[10]_i_7_n_4 ,\tmp_s_reg_747[10]_i_8_n_4 ,\tmp_s_reg_747[10]_i_9_n_4 }));
  CARRY4 \tmp_s_reg_747_reg[10]_i_10 
       (.CI(\tmp_s_reg_747_reg[3]_i_2_n_4 ),
        .CO({\NLW_tmp_s_reg_747_reg[10]_i_10_CO_UNCONNECTED [3],\tmp_s_reg_747_reg[10]_i_10_n_5 ,\NLW_tmp_s_reg_747_reg[10]_i_10_CO_UNCONNECTED [1],\tmp_s_reg_747_reg[10]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_s_reg_747[10]_i_11_n_4 ,\tmp_s_reg_747[10]_i_12_n_4 }),
        .O({\NLW_tmp_s_reg_747_reg[10]_i_10_O_UNCONNECTED [3:2],\tmp_s_reg_747_reg[10]_i_10_n_10 ,\tmp_s_reg_747_reg[10]_i_10_n_11 }),
        .S({1'b0,1'b1,\tmp_s_reg_747[10]_i_13_n_4 ,\tmp_s_reg_747[10]_i_14_n_4 }));
  FDRE \tmp_s_reg_747_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_s_fu_383_p2[11]),
        .Q(tmp_s_reg_747[11]),
        .R(1'b0));
  FDRE \tmp_s_reg_747_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_s_fu_383_p2[12]),
        .Q(tmp_s_reg_747[12]),
        .R(1'b0));
  FDRE \tmp_s_reg_747_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_s_fu_383_p2[13]),
        .Q(tmp_s_reg_747[13]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_747_reg[13]_i_1 
       (.CI(\tmp_s_reg_747_reg[10]_i_1_n_4 ),
        .CO({\NLW_tmp_s_reg_747_reg[13]_i_1_CO_UNCONNECTED [3:2],\tmp_s_reg_747_reg[13]_i_1_n_6 ,\tmp_s_reg_747_reg[13]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_s_reg_747_reg[13]_i_2_n_7 ,\tmp_s_reg_747[13]_i_3_n_4 }),
        .O({\NLW_tmp_s_reg_747_reg[13]_i_1_O_UNCONNECTED [3],tmp_s_fu_383_p2[13:11]}),
        .S({1'b0,1'b1,\tmp_s_reg_747[13]_i_4_n_4 ,\tmp_s_reg_747[13]_i_5_n_4 }));
  CARRY4 \tmp_s_reg_747_reg[13]_i_2 
       (.CI(\tmp_s_reg_747_reg[6]_i_3_n_4 ),
        .CO({\NLW_tmp_s_reg_747_reg[13]_i_2_CO_UNCONNECTED [3:1],\tmp_s_reg_747_reg[13]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_s_reg_747_reg[13]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp_s_reg_747_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_s_fu_383_p2[1]),
        .Q(tmp_s_reg_747[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_747_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_s_fu_383_p2[2]),
        .Q(tmp_s_reg_747[2]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_747_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_s_reg_747_reg[2]_i_1_n_4 ,\tmp_s_reg_747_reg[2]_i_1_n_5 ,\tmp_s_reg_747_reg[2]_i_1_n_6 ,\tmp_s_reg_747_reg[2]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_s_reg_747[2]_i_2_n_4 ,tmp_28_reg_698[0],\tmp_s_reg_747[2]_i_3_n_4 ,1'b0}),
        .O({\tmp_s_reg_747_reg[2]_i_1_n_8 ,tmp_s_fu_383_p2[2:0]}),
        .S({\tmp_s_reg_747[2]_i_4_n_4 ,\tmp_s_reg_747[2]_i_5_n_4 ,\tmp_s_reg_747[2]_i_6_n_4 ,\tmp_s_reg_747[2]_i_7_n_4 }));
  FDRE \tmp_s_reg_747_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_s_fu_383_p2[3]),
        .Q(tmp_s_reg_747[3]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_747_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\tmp_s_reg_747_reg[3]_i_2_n_4 ,\tmp_s_reg_747_reg[3]_i_2_n_5 ,\tmp_s_reg_747_reg[3]_i_2_n_6 ,\tmp_s_reg_747_reg[3]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_s_reg_747[3]_i_3_n_4 ,tmp_31_reg_720[0],\tmp_s_reg_747[3]_i_4_n_4 ,1'b0}),
        .O({\tmp_s_reg_747_reg[3]_i_2_n_8 ,\tmp_s_reg_747_reg[3]_i_2_n_9 ,\tmp_s_reg_747_reg[3]_i_2_n_10 ,\tmp_s_reg_747_reg[3]_i_2_n_11 }),
        .S({\tmp_s_reg_747[3]_i_5_n_4 ,\tmp_s_reg_747[3]_i_6_n_4 ,\tmp_s_reg_747[3]_i_7_n_4 ,\tmp_s_reg_747[3]_i_8_n_4 }));
  FDRE \tmp_s_reg_747_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_s_fu_383_p2[4]),
        .Q(tmp_s_reg_747[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_747_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_s_fu_383_p2[5]),
        .Q(tmp_s_reg_747[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_747_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_s_fu_383_p2[6]),
        .Q(tmp_s_reg_747[6]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_747_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\tmp_s_reg_747_reg[6]_i_1_n_4 ,\tmp_s_reg_747_reg[6]_i_1_n_5 ,\tmp_s_reg_747_reg[6]_i_1_n_6 ,\tmp_s_reg_747_reg[6]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\tmp_s_reg_747[6]_i_2_n_4 ,\tmp_s_reg_747_reg[6]_i_3_n_10 ,\tmp_s_reg_747_reg[6]_i_3_n_11 ,\tmp_s_reg_747_reg[2]_i_1_n_8 }),
        .O({tmp_s_fu_383_p2[6:4],\NLW_tmp_s_reg_747_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_s_reg_747[6]_i_4_n_4 ,\tmp_s_reg_747[6]_i_5_n_4 ,\tmp_s_reg_747[6]_i_6_n_4 ,\tmp_s_reg_747[6]_i_7_n_4 }));
  CARRY4 \tmp_s_reg_747_reg[6]_i_3 
       (.CI(\tmp_s_reg_747_reg[2]_i_1_n_4 ),
        .CO({\tmp_s_reg_747_reg[6]_i_3_n_4 ,\tmp_s_reg_747_reg[6]_i_3_n_5 ,\tmp_s_reg_747_reg[6]_i_3_n_6 ,\tmp_s_reg_747_reg[6]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({DI,\tmp_s_reg_747[6]_i_9_n_4 ,\tmp_s_reg_747[6]_i_10_n_4 ,\tmp_s_reg_747[6]_i_11_n_4 }),
        .O({\tmp_s_reg_747_reg[6]_i_3_n_8 ,\tmp_s_reg_747_reg[6]_i_3_n_9 ,\tmp_s_reg_747_reg[6]_i_3_n_10 ,\tmp_s_reg_747_reg[6]_i_3_n_11 }),
        .S({S,\tmp_s_reg_747[6]_i_13_n_4 ,\tmp_s_reg_747[6]_i_14_n_4 ,\tmp_s_reg_747[6]_i_15_n_4 }));
  FDRE \tmp_s_reg_747_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_s_fu_383_p2[7]),
        .Q(tmp_s_reg_747[7]),
        .R(1'b0));
  FDRE \tmp_s_reg_747_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_s_fu_383_p2[8]),
        .Q(tmp_s_reg_747[8]),
        .R(1'b0));
  FDRE \tmp_s_reg_747_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(tmp_s_fu_383_p2[9]),
        .Q(tmp_s_reg_747[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix
   (ADDRARDADDR,
    d0,
    p,
    \i1_reg_275_reg[2] ,
    output_r_address0,
    \ap_CS_fsm_reg[6]_0 ,
    input_r_address0,
    D,
    \i_reg_264_reg[0] ,
    \i_reg_264_reg[1] ,
    \ap_CS_fsm_reg[38] ,
    \ap_CS_fsm_reg[38]_0 ,
    \ap_CS_fsm_reg[38]_1 ,
    \i1_reg_275_reg[3] ,
    \tmp_9_reg_386_reg[1]_0 ,
    \ap_CS_fsm_reg[7]_0 ,
    output_r_ce0,
    \ap_CS_fsm_reg[38]_2 ,
    \ap_CS_fsm_reg[38]_3 ,
    input_r_ce0,
    \ap_CS_fsm_reg[5]_0 ,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    ram_reg_0_26,
    ram_reg_0_27,
    Q,
    ram_reg_7,
    ram_reg_7_0,
    ram_reg_7_1,
    ram_reg_6,
    ram_reg_6_0,
    ram_reg_6_1,
    ram_reg_6_2,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_5_1,
    ram_reg_5_2,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_3_2,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_2_2,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0_28,
    grp_pointwise_conv2d_fix_4_fu_443_output_r_address0,
    ram_reg_0_29,
    ram_reg_0_30,
    ram_reg_0_31,
    grp_pointwise_conv2d_fix_fu_451_ap_start_reg,
    ram_reg_0_32,
    ram_reg_0_33,
    ram_reg_0_34,
    ram_reg_0_35,
    ram_reg_0_36,
    ram_reg_0_37,
    ram_reg_0_38,
    ram_reg_0_39,
    ap_rst_n_inv,
    ap_clk,
    q0);
  output [6:0]ADDRARDADDR;
  output [10:0]d0;
  output [4:0]p;
  output \i1_reg_275_reg[2] ;
  output [1:0]output_r_address0;
  output \ap_CS_fsm_reg[6]_0 ;
  output [6:0]input_r_address0;
  output [1:0]D;
  output \i_reg_264_reg[0] ;
  output \i_reg_264_reg[1] ;
  output \ap_CS_fsm_reg[38] ;
  output \ap_CS_fsm_reg[38]_0 ;
  output [1:0]\ap_CS_fsm_reg[38]_1 ;
  output \i1_reg_275_reg[3] ;
  output \tmp_9_reg_386_reg[1]_0 ;
  output \ap_CS_fsm_reg[7]_0 ;
  output output_r_ce0;
  output \ap_CS_fsm_reg[38]_2 ;
  output \ap_CS_fsm_reg[38]_3 ;
  output input_r_ce0;
  output \ap_CS_fsm_reg[5]_0 ;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_21;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_0_25;
  input ram_reg_0_26;
  input ram_reg_0_27;
  input [3:0]Q;
  input ram_reg_7;
  input ram_reg_7_0;
  input ram_reg_7_1;
  input ram_reg_6;
  input ram_reg_6_0;
  input ram_reg_6_1;
  input ram_reg_6_2;
  input ram_reg_5;
  input ram_reg_5_0;
  input ram_reg_5_1;
  input ram_reg_5_2;
  input ram_reg_4;
  input ram_reg_4_0;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_3_1;
  input ram_reg_3_2;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_2_1;
  input ram_reg_2_2;
  input ram_reg_1;
  input ram_reg_1_0;
  input [9:0]ram_reg_0_28;
  input [10:0]grp_pointwise_conv2d_fix_4_fu_443_output_r_address0;
  input [6:0]ram_reg_0_29;
  input ram_reg_0_30;
  input [2:0]ram_reg_0_31;
  input grp_pointwise_conv2d_fix_fu_451_ap_start_reg;
  input ram_reg_0_32;
  input ram_reg_0_33;
  input ram_reg_0_34;
  input ram_reg_0_35;
  input ram_reg_0_36;
  input ram_reg_0_37;
  input ram_reg_0_38;
  input ram_reg_0_39;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]q0;

  wire [6:0]ADDRARDADDR;
  wire [1:0]D;
  wire [3:0]Q;
  wire \ap_CS_fsm[2]_i_1__7_n_4 ;
  wire \ap_CS_fsm[5]_i_1__7_n_4 ;
  wire \ap_CS_fsm_reg[38] ;
  wire \ap_CS_fsm_reg[38]_0 ;
  wire [1:0]\ap_CS_fsm_reg[38]_1 ;
  wire \ap_CS_fsm_reg[38]_2 ;
  wire \ap_CS_fsm_reg[38]_3 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [10:0]d0;
  wire [10:0]grp_pointwise_conv2d_fix_4_fu_443_output_r_address0;
  wire grp_pointwise_conv2d_fix_fu_451_ap_ready;
  wire grp_pointwise_conv2d_fix_fu_451_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_fu_451_input_r_address0;
  wire [11:0]grp_pointwise_conv2d_fix_fu_451_output_r_address0;
  wire \i1_reg_275_reg[2] ;
  wire \i1_reg_275_reg[3] ;
  wire \i_reg_264_reg[0] ;
  wire \i_reg_264_reg[1] ;
  wire [6:0]input_r_address0;
  wire input_r_ce0;
  wire [13:3]next_mul_fu_146_p2;
  wire [13:3]next_mul_reg_327;
  wire \next_mul_reg_327[10]_i_2_n_4 ;
  wire \next_mul_reg_327[10]_i_3_n_4 ;
  wire \next_mul_reg_327[6]_i_2_n_4 ;
  wire \next_mul_reg_327_reg[10]_i_1_n_4 ;
  wire \next_mul_reg_327_reg[10]_i_1_n_5 ;
  wire \next_mul_reg_327_reg[10]_i_1_n_6 ;
  wire \next_mul_reg_327_reg[10]_i_1_n_7 ;
  wire \next_mul_reg_327_reg[13]_i_1_n_6 ;
  wire \next_mul_reg_327_reg[13]_i_1_n_7 ;
  wire \next_mul_reg_327_reg[6]_i_1_n_4 ;
  wire \next_mul_reg_327_reg[6]_i_1_n_5 ;
  wire \next_mul_reg_327_reg[6]_i_1_n_6 ;
  wire \next_mul_reg_327_reg[6]_i_1_n_7 ;
  wire [4:0]out_d_2_fu_158_p2;
  wire [4:0]out_d_2_reg_335;
  wire \out_d_2_reg_335[1]_i_1_n_4 ;
  wire out_d_reg_98;
  wire \out_d_reg_98_reg_n_4_[0] ;
  wire \out_d_reg_98_reg_n_4_[1] ;
  wire \out_d_reg_98_reg_n_4_[2] ;
  wire \out_d_reg_98_reg_n_4_[3] ;
  wire \out_d_reg_98_reg_n_4_[4] ;
  wire [4:2]out_h_2_fu_192_p2;
  wire [4:0]out_h_2_reg_363;
  wire \out_h_2_reg_363[0]_i_1_n_4 ;
  wire \out_h_2_reg_363[1]_i_1_n_4 ;
  wire out_h_reg_120;
  wire [4:0]out_w_2_fu_234_p2;
  wire [4:0]out_w_2_reg_376;
  wire [4:2]out_w_reg_131;
  wire out_w_reg_1310;
  wire [1:0]output_r_address0;
  wire output_r_ce0;
  wire [4:0]p;
  wire [4:3]p_0_in;
  wire [9:5]p_shl_cast_fu_206_p1;
  wire [13:3]phi_mul_cast_reg_322_reg__0;
  wire [13:3]phi_mul_reg_109;
  wire [15:0]q0;
  wire [12:0]q0_0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire ram_reg_0_26;
  wire ram_reg_0_27;
  wire [9:0]ram_reg_0_28;
  wire [6:0]ram_reg_0_29;
  wire ram_reg_0_3;
  wire ram_reg_0_30;
  wire [2:0]ram_reg_0_31;
  wire ram_reg_0_32;
  wire ram_reg_0_33;
  wire ram_reg_0_34;
  wire ram_reg_0_35;
  wire ram_reg_0_36;
  wire ram_reg_0_37;
  wire ram_reg_0_38;
  wire ram_reg_0_39;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_146__0_n_4;
  wire ram_reg_0_i_20_n_4;
  wire ram_reg_0_i_26_n_4;
  wire ram_reg_0_i_38__0_n_4;
  wire ram_reg_0_i_44_n_4;
  wire ram_reg_0_i_49_n_4;
  wire ram_reg_0_i_54_n_4;
  wire ram_reg_0_i_59_n_4;
  wire ram_reg_0_i_64_n_4;
  wire ram_reg_0_i_84__0_n_4;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_2_2;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_1;
  wire ram_reg_3_2;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire ram_reg_5_1;
  wire ram_reg_5_2;
  wire ram_reg_6;
  wire ram_reg_6_0;
  wire ram_reg_6_1;
  wire ram_reg_6_2;
  wire ram_reg_7;
  wire ram_reg_7_0;
  wire ram_reg_7_1;
  wire [12:0]tmp_24_reg_355;
  wire [9:2]tmp_7_reg_368;
  wire \tmp_7_reg_368[4]_i_1_n_4 ;
  wire \tmp_7_reg_368[7]_i_1_n_4 ;
  wire \tmp_7_reg_368[8]_i_1_n_4 ;
  wire \tmp_7_reg_368[9]_i_1_n_4 ;
  wire [13:0]tmp_9_fu_262_p2;
  wire tmp_9_reg_3860;
  wire \tmp_9_reg_386[11]_i_2_n_4 ;
  wire \tmp_9_reg_386[11]_i_4_n_4 ;
  wire \tmp_9_reg_386[11]_i_5_n_4 ;
  wire \tmp_9_reg_386[11]_i_6_n_4 ;
  wire \tmp_9_reg_386[11]_i_7_n_4 ;
  wire \tmp_9_reg_386[13]_i_3_n_4 ;
  wire \tmp_9_reg_386[13]_i_4_n_4 ;
  wire \tmp_9_reg_386[3]_i_2_n_4 ;
  wire \tmp_9_reg_386[3]_i_3_n_4 ;
  wire \tmp_9_reg_386[3]_i_4_n_4 ;
  wire \tmp_9_reg_386[3]_i_5_n_4 ;
  wire \tmp_9_reg_386[7]_i_3_n_4 ;
  wire \tmp_9_reg_386[7]_i_4_n_4 ;
  wire \tmp_9_reg_386[7]_i_5_n_4 ;
  wire \tmp_9_reg_386[7]_i_6_n_4 ;
  wire \tmp_9_reg_386[7]_i_7_n_4 ;
  wire \tmp_9_reg_386[7]_i_8_n_4 ;
  wire \tmp_9_reg_386[7]_i_9_n_4 ;
  wire \tmp_9_reg_386_reg[11]_i_1_n_4 ;
  wire \tmp_9_reg_386_reg[11]_i_1_n_5 ;
  wire \tmp_9_reg_386_reg[11]_i_1_n_6 ;
  wire \tmp_9_reg_386_reg[11]_i_1_n_7 ;
  wire \tmp_9_reg_386_reg[11]_i_3_n_5 ;
  wire \tmp_9_reg_386_reg[11]_i_3_n_6 ;
  wire \tmp_9_reg_386_reg[11]_i_3_n_7 ;
  wire \tmp_9_reg_386_reg[13]_i_2_n_7 ;
  wire \tmp_9_reg_386_reg[1]_0 ;
  wire \tmp_9_reg_386_reg[3]_i_1_n_4 ;
  wire \tmp_9_reg_386_reg[3]_i_1_n_5 ;
  wire \tmp_9_reg_386_reg[3]_i_1_n_6 ;
  wire \tmp_9_reg_386_reg[3]_i_1_n_7 ;
  wire \tmp_9_reg_386_reg[7]_i_1_n_4 ;
  wire \tmp_9_reg_386_reg[7]_i_1_n_5 ;
  wire \tmp_9_reg_386_reg[7]_i_1_n_6 ;
  wire \tmp_9_reg_386_reg[7]_i_1_n_7 ;
  wire \tmp_9_reg_386_reg[7]_i_2_n_4 ;
  wire \tmp_9_reg_386_reg[7]_i_2_n_5 ;
  wire \tmp_9_reg_386_reg[7]_i_2_n_6 ;
  wire \tmp_9_reg_386_reg[7]_i_2_n_7 ;
  wire [3:2]\NLW_next_mul_reg_327_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_327_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_9_reg_386_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_9_reg_386_reg[13]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_9_reg_386_reg[7]_i_2_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_SeparableConv2D_0_b_s SeparableConv2D_0_b_s_U
       (.Q({\out_d_reg_98_reg_n_4_[3] ,\out_d_reg_98_reg_n_4_[2] ,\out_d_reg_98_reg_n_4_[1] ,\out_d_reg_98_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[12] (q0_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(grp_pointwise_conv2d_fix_fu_451_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_fu_451_ap_ready),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ap_CS_fsm[0]_i_2__6 
       (.I0(\out_d_reg_98_reg_n_4_[1] ),
        .I1(\out_d_reg_98_reg_n_4_[0] ),
        .I2(\out_d_reg_98_reg_n_4_[4] ),
        .I3(\out_d_reg_98_reg_n_4_[2] ),
        .I4(\out_d_reg_98_reg_n_4_[3] ),
        .I5(ap_CS_fsm_state2),
        .O(grp_pointwise_conv2d_fix_fu_451_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(grp_pointwise_conv2d_fix_fu_451_ap_start_reg),
        .I2(ap_NS_fsm10_out),
        .I3(ap_CS_fsm_state4),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_reg_98_reg_n_4_[3] ),
        .I2(\out_d_reg_98_reg_n_4_[2] ),
        .I3(\out_d_reg_98_reg_n_4_[4] ),
        .I4(\out_d_reg_98_reg_n_4_[0] ),
        .I5(\out_d_reg_98_reg_n_4_[1] ),
        .O(\ap_CS_fsm[2]_i_1__7_n_4 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__7 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_NS_fsm1),
        .I2(input_r_ce0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[4]_i_1__9 
       (.I0(ap_NS_fsm10_out),
        .I1(ap_CS_fsm_state4),
        .I2(output_r_ce0),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hEFFFFFFF00000000)) 
    \ap_CS_fsm[5]_i_1__7 
       (.I0(grp_pointwise_conv2d_fix_fu_451_input_r_address0[1]),
        .I1(grp_pointwise_conv2d_fix_fu_451_input_r_address0[0]),
        .I2(out_w_reg_131[3]),
        .I3(out_w_reg_131[2]),
        .I4(out_w_reg_131[4]),
        .I5(input_r_ce0),
        .O(\ap_CS_fsm[5]_i_1__7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[6]_i_1__5 
       (.I0(Q[0]),
        .I1(grp_pointwise_conv2d_fix_fu_451_ap_ready),
        .I2(grp_pointwise_conv2d_fix_fu_451_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[7]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(grp_pointwise_conv2d_fix_fu_451_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_fu_451_ap_ready),
        .I3(Q[1]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__7_n_4 ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(input_r_ce0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[5]_i_1__7_n_4 ),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(output_r_ce0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_pointwise_conv2d_fix_fu_451_ap_start_reg_i_1
       (.I0(grp_pointwise_conv2d_fix_fu_451_ap_ready),
        .I1(Q[0]),
        .I2(grp_pointwise_conv2d_fix_fu_451_ap_start_reg),
        .O(\ap_CS_fsm_reg[5]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_15s_16s_30_1_1 network_mul_mul_15s_16s_30_1_1_U11
       (.DI(ram_reg_0_i_146__0_n_4),
        .O(p[4]),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .d0(d0),
        .p(p[3:0]),
        .p_0({\out_d_reg_98_reg_n_4_[3] ,\out_d_reg_98_reg_n_4_[2] ,\out_d_reg_98_reg_n_4_[1] ,\out_d_reg_98_reg_n_4_[0] }),
        .q0(q0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_2(ram_reg_2),
        .ram_reg_2_0(ram_reg_2_0),
        .ram_reg_2_1(ram_reg_2_1),
        .ram_reg_2_2(ram_reg_2_2),
        .ram_reg_3(ram_reg_3),
        .ram_reg_3_0(ram_reg_3_0),
        .ram_reg_3_1(ram_reg_3_1),
        .ram_reg_3_2(ram_reg_3_2),
        .ram_reg_4(ram_reg_4),
        .ram_reg_4_0(ram_reg_4_0),
        .ram_reg_5(ram_reg_5),
        .ram_reg_5_0(ram_reg_5_0),
        .ram_reg_5_1(ram_reg_5_1),
        .ram_reg_5_2(ram_reg_5_2),
        .ram_reg_6(ram_reg_6),
        .ram_reg_6_0(ram_reg_6_0),
        .ram_reg_6_1(ram_reg_6_1),
        .ram_reg_6_2(ram_reg_6_2),
        .ram_reg_7(Q[1]),
        .ram_reg_7_0(ram_reg_7),
        .ram_reg_7_1(ram_reg_7_0),
        .ram_reg_7_2(ram_reg_7_1),
        .ram_reg_7_3(tmp_24_reg_355));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_327[10]_i_2 
       (.I0(phi_mul_reg_109[9]),
        .O(\next_mul_reg_327[10]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_327[10]_i_3 
       (.I0(phi_mul_reg_109[8]),
        .O(\next_mul_reg_327[10]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_327[6]_i_2 
       (.I0(phi_mul_reg_109[4]),
        .O(\next_mul_reg_327[6]_i_2_n_4 ));
  FDRE \next_mul_reg_327_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_146_p2[10]),
        .Q(next_mul_reg_327[10]),
        .R(1'b0));
  CARRY4 \next_mul_reg_327_reg[10]_i_1 
       (.CI(\next_mul_reg_327_reg[6]_i_1_n_4 ),
        .CO({\next_mul_reg_327_reg[10]_i_1_n_4 ,\next_mul_reg_327_reg[10]_i_1_n_5 ,\next_mul_reg_327_reg[10]_i_1_n_6 ,\next_mul_reg_327_reg[10]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_109[9:8],1'b0}),
        .O(next_mul_fu_146_p2[10:7]),
        .S({phi_mul_reg_109[10],\next_mul_reg_327[10]_i_2_n_4 ,\next_mul_reg_327[10]_i_3_n_4 ,phi_mul_reg_109[7]}));
  FDRE \next_mul_reg_327_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_146_p2[11]),
        .Q(next_mul_reg_327[11]),
        .R(1'b0));
  FDRE \next_mul_reg_327_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_146_p2[12]),
        .Q(next_mul_reg_327[12]),
        .R(1'b0));
  FDRE \next_mul_reg_327_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_146_p2[13]),
        .Q(next_mul_reg_327[13]),
        .R(1'b0));
  CARRY4 \next_mul_reg_327_reg[13]_i_1 
       (.CI(\next_mul_reg_327_reg[10]_i_1_n_4 ),
        .CO({\NLW_next_mul_reg_327_reg[13]_i_1_CO_UNCONNECTED [3:2],\next_mul_reg_327_reg[13]_i_1_n_6 ,\next_mul_reg_327_reg[13]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_next_mul_reg_327_reg[13]_i_1_O_UNCONNECTED [3],next_mul_fu_146_p2[13:11]}),
        .S({1'b0,phi_mul_reg_109[13:11]}));
  FDRE \next_mul_reg_327_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_146_p2[3]),
        .Q(next_mul_reg_327[3]),
        .R(1'b0));
  FDRE \next_mul_reg_327_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_146_p2[4]),
        .Q(next_mul_reg_327[4]),
        .R(1'b0));
  FDRE \next_mul_reg_327_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_146_p2[5]),
        .Q(next_mul_reg_327[5]),
        .R(1'b0));
  FDRE \next_mul_reg_327_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_146_p2[6]),
        .Q(next_mul_reg_327[6]),
        .R(1'b0));
  CARRY4 \next_mul_reg_327_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_327_reg[6]_i_1_n_4 ,\next_mul_reg_327_reg[6]_i_1_n_5 ,\next_mul_reg_327_reg[6]_i_1_n_6 ,\next_mul_reg_327_reg[6]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_109[4],1'b0}),
        .O(next_mul_fu_146_p2[6:3]),
        .S({phi_mul_reg_109[6:5],\next_mul_reg_327[6]_i_2_n_4 ,phi_mul_reg_109[3]}));
  FDRE \next_mul_reg_327_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_146_p2[7]),
        .Q(next_mul_reg_327[7]),
        .R(1'b0));
  FDRE \next_mul_reg_327_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_146_p2[8]),
        .Q(next_mul_reg_327[8]),
        .R(1'b0));
  FDRE \next_mul_reg_327_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_146_p2[9]),
        .Q(next_mul_reg_327[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_2_reg_335[0]_i_1 
       (.I0(\out_d_reg_98_reg_n_4_[0] ),
        .O(out_d_2_fu_158_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_2_reg_335[1]_i_1 
       (.I0(\out_d_reg_98_reg_n_4_[0] ),
        .I1(\out_d_reg_98_reg_n_4_[1] ),
        .O(\out_d_2_reg_335[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_2_reg_335[2]_i_1 
       (.I0(\out_d_reg_98_reg_n_4_[1] ),
        .I1(\out_d_reg_98_reg_n_4_[0] ),
        .I2(\out_d_reg_98_reg_n_4_[2] ),
        .O(out_d_2_fu_158_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_2_reg_335[3]_i_1 
       (.I0(\out_d_reg_98_reg_n_4_[0] ),
        .I1(\out_d_reg_98_reg_n_4_[1] ),
        .I2(\out_d_reg_98_reg_n_4_[2] ),
        .I3(\out_d_reg_98_reg_n_4_[3] ),
        .O(out_d_2_fu_158_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_d_2_reg_335[4]_i_1 
       (.I0(\out_d_reg_98_reg_n_4_[2] ),
        .I1(\out_d_reg_98_reg_n_4_[1] ),
        .I2(\out_d_reg_98_reg_n_4_[0] ),
        .I3(\out_d_reg_98_reg_n_4_[3] ),
        .I4(\out_d_reg_98_reg_n_4_[4] ),
        .O(out_d_2_fu_158_p2[4]));
  FDRE \out_d_2_reg_335_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_158_p2[0]),
        .Q(out_d_2_reg_335[0]),
        .R(1'b0));
  FDRE \out_d_2_reg_335_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_d_2_reg_335[1]_i_1_n_4 ),
        .Q(out_d_2_reg_335[1]),
        .R(1'b0));
  FDRE \out_d_2_reg_335_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_158_p2[2]),
        .Q(out_d_2_reg_335[2]),
        .R(1'b0));
  FDRE \out_d_2_reg_335_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_158_p2[3]),
        .Q(out_d_2_reg_335[3]),
        .R(1'b0));
  FDRE \out_d_2_reg_335_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_158_p2[4]),
        .Q(out_d_2_reg_335[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \out_d_reg_98[4]_i_1 
       (.I0(grp_pointwise_conv2d_fix_fu_451_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(ap_NS_fsm10_out),
        .O(out_d_reg_98));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \out_d_reg_98[4]_i_2 
       (.I0(p_shl_cast_fu_206_p1[9]),
        .I1(p_shl_cast_fu_206_p1[7]),
        .I2(p_shl_cast_fu_206_p1[8]),
        .I3(p_shl_cast_fu_206_p1[5]),
        .I4(p_shl_cast_fu_206_p1[6]),
        .I5(ap_CS_fsm_state4),
        .O(ap_NS_fsm10_out));
  FDRE \out_d_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_2_reg_335[0]),
        .Q(\out_d_reg_98_reg_n_4_[0] ),
        .R(out_d_reg_98));
  FDRE \out_d_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_2_reg_335[1]),
        .Q(\out_d_reg_98_reg_n_4_[1] ),
        .R(out_d_reg_98));
  FDRE \out_d_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_2_reg_335[2]),
        .Q(\out_d_reg_98_reg_n_4_[2] ),
        .R(out_d_reg_98));
  FDRE \out_d_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_2_reg_335[3]),
        .Q(\out_d_reg_98_reg_n_4_[3] ),
        .R(out_d_reg_98));
  FDRE \out_d_reg_98_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_2_reg_335[4]),
        .Q(\out_d_reg_98_reg_n_4_[4] ),
        .R(out_d_reg_98));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_2_reg_363[0]_i_1 
       (.I0(p_shl_cast_fu_206_p1[5]),
        .O(\out_h_2_reg_363[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_2_reg_363[1]_i_1 
       (.I0(p_shl_cast_fu_206_p1[5]),
        .I1(p_shl_cast_fu_206_p1[6]),
        .O(\out_h_2_reg_363[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_2_reg_363[2]_i_1 
       (.I0(p_shl_cast_fu_206_p1[5]),
        .I1(p_shl_cast_fu_206_p1[6]),
        .I2(p_shl_cast_fu_206_p1[7]),
        .O(out_h_2_fu_192_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_2_reg_363[3]_i_1 
       (.I0(p_shl_cast_fu_206_p1[6]),
        .I1(p_shl_cast_fu_206_p1[5]),
        .I2(p_shl_cast_fu_206_p1[7]),
        .I3(p_shl_cast_fu_206_p1[8]),
        .O(out_h_2_fu_192_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_h_2_reg_363[4]_i_1 
       (.I0(p_shl_cast_fu_206_p1[7]),
        .I1(p_shl_cast_fu_206_p1[5]),
        .I2(p_shl_cast_fu_206_p1[6]),
        .I3(p_shl_cast_fu_206_p1[8]),
        .I4(p_shl_cast_fu_206_p1[9]),
        .O(out_h_2_fu_192_p2[4]));
  FDRE \out_h_2_reg_363_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\out_h_2_reg_363[0]_i_1_n_4 ),
        .Q(out_h_2_reg_363[0]),
        .R(1'b0));
  FDRE \out_h_2_reg_363_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\out_h_2_reg_363[1]_i_1_n_4 ),
        .Q(out_h_2_reg_363[1]),
        .R(1'b0));
  FDRE \out_h_2_reg_363_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_2_fu_192_p2[2]),
        .Q(out_h_2_reg_363[2]),
        .R(1'b0));
  FDRE \out_h_2_reg_363_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_2_fu_192_p2[3]),
        .Q(out_h_2_reg_363[3]),
        .R(1'b0));
  FDRE \out_h_2_reg_363_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_2_fu_192_p2[4]),
        .Q(out_h_2_reg_363[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_h_reg_120[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_NS_fsm1),
        .O(out_h_reg_120));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \out_h_reg_120[4]_i_2 
       (.I0(input_r_ce0),
        .I1(out_w_reg_131[4]),
        .I2(out_w_reg_131[2]),
        .I3(out_w_reg_131[3]),
        .I4(grp_pointwise_conv2d_fix_fu_451_input_r_address0[0]),
        .I5(grp_pointwise_conv2d_fix_fu_451_input_r_address0[1]),
        .O(ap_NS_fsm1));
  FDRE \out_h_reg_120_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_2_reg_363[0]),
        .Q(p_shl_cast_fu_206_p1[5]),
        .R(out_h_reg_120));
  FDRE \out_h_reg_120_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_2_reg_363[1]),
        .Q(p_shl_cast_fu_206_p1[6]),
        .R(out_h_reg_120));
  FDRE \out_h_reg_120_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_2_reg_363[2]),
        .Q(p_shl_cast_fu_206_p1[7]),
        .R(out_h_reg_120));
  FDRE \out_h_reg_120_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_2_reg_363[3]),
        .Q(p_shl_cast_fu_206_p1[8]),
        .R(out_h_reg_120));
  FDRE \out_h_reg_120_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_2_reg_363[4]),
        .Q(p_shl_cast_fu_206_p1[9]),
        .R(out_h_reg_120));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_2_reg_376[0]_i_1 
       (.I0(grp_pointwise_conv2d_fix_fu_451_input_r_address0[0]),
        .O(out_w_2_fu_234_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_2_reg_376[1]_i_1 
       (.I0(grp_pointwise_conv2d_fix_fu_451_input_r_address0[0]),
        .I1(grp_pointwise_conv2d_fix_fu_451_input_r_address0[1]),
        .O(out_w_2_fu_234_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_2_reg_376[2]_i_1 
       (.I0(grp_pointwise_conv2d_fix_fu_451_input_r_address0[0]),
        .I1(grp_pointwise_conv2d_fix_fu_451_input_r_address0[1]),
        .I2(out_w_reg_131[2]),
        .O(out_w_2_fu_234_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_2_reg_376[3]_i_1 
       (.I0(grp_pointwise_conv2d_fix_fu_451_input_r_address0[1]),
        .I1(grp_pointwise_conv2d_fix_fu_451_input_r_address0[0]),
        .I2(out_w_reg_131[2]),
        .I3(out_w_reg_131[3]),
        .O(out_w_2_fu_234_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_w_2_reg_376[4]_i_1 
       (.I0(out_w_reg_131[2]),
        .I1(grp_pointwise_conv2d_fix_fu_451_input_r_address0[0]),
        .I2(grp_pointwise_conv2d_fix_fu_451_input_r_address0[1]),
        .I3(out_w_reg_131[3]),
        .I4(out_w_reg_131[4]),
        .O(out_w_2_fu_234_p2[4]));
  FDRE \out_w_2_reg_376_reg[0] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(out_w_2_fu_234_p2[0]),
        .Q(out_w_2_reg_376[0]),
        .R(1'b0));
  FDRE \out_w_2_reg_376_reg[1] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(out_w_2_fu_234_p2[1]),
        .Q(out_w_2_reg_376[1]),
        .R(1'b0));
  FDRE \out_w_2_reg_376_reg[2] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(out_w_2_fu_234_p2[2]),
        .Q(out_w_2_reg_376[2]),
        .R(1'b0));
  FDRE \out_w_2_reg_376_reg[3] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(out_w_2_fu_234_p2[3]),
        .Q(out_w_2_reg_376[3]),
        .R(1'b0));
  FDRE \out_w_2_reg_376_reg[4] 
       (.C(ap_clk),
        .CE(input_r_ce0),
        .D(out_w_2_fu_234_p2[4]),
        .Q(out_w_2_reg_376[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA2AAA)) 
    \out_w_reg_131[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(p_shl_cast_fu_206_p1[9]),
        .I2(p_shl_cast_fu_206_p1[7]),
        .I3(p_shl_cast_fu_206_p1[8]),
        .I4(p_shl_cast_fu_206_p1[5]),
        .I5(p_shl_cast_fu_206_p1[6]),
        .O(out_w_reg_1310));
  FDRE \out_w_reg_131_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_2_reg_376[0]),
        .Q(grp_pointwise_conv2d_fix_fu_451_input_r_address0[0]),
        .R(out_w_reg_1310));
  FDRE \out_w_reg_131_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_2_reg_376[1]),
        .Q(grp_pointwise_conv2d_fix_fu_451_input_r_address0[1]),
        .R(out_w_reg_1310));
  FDRE \out_w_reg_131_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_2_reg_376[2]),
        .Q(out_w_reg_131[2]),
        .R(out_w_reg_1310));
  FDRE \out_w_reg_131_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_2_reg_376[3]),
        .Q(out_w_reg_131[3]),
        .R(out_w_reg_1310));
  FDRE \out_w_reg_131_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_2_reg_376[4]),
        .Q(out_w_reg_131[4]),
        .R(out_w_reg_1310));
  FDRE \phi_mul_cast_reg_322_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_109[10]),
        .Q(phi_mul_cast_reg_322_reg__0[10]),
        .R(1'b0));
  FDRE \phi_mul_cast_reg_322_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_109[11]),
        .Q(phi_mul_cast_reg_322_reg__0[11]),
        .R(1'b0));
  FDRE \phi_mul_cast_reg_322_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_109[12]),
        .Q(phi_mul_cast_reg_322_reg__0[12]),
        .R(1'b0));
  FDRE \phi_mul_cast_reg_322_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_109[13]),
        .Q(phi_mul_cast_reg_322_reg__0[13]),
        .R(1'b0));
  FDRE \phi_mul_cast_reg_322_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_109[3]),
        .Q(phi_mul_cast_reg_322_reg__0[3]),
        .R(1'b0));
  FDRE \phi_mul_cast_reg_322_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_109[4]),
        .Q(phi_mul_cast_reg_322_reg__0[4]),
        .R(1'b0));
  FDRE \phi_mul_cast_reg_322_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_109[5]),
        .Q(phi_mul_cast_reg_322_reg__0[5]),
        .R(1'b0));
  FDRE \phi_mul_cast_reg_322_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_109[6]),
        .Q(phi_mul_cast_reg_322_reg__0[6]),
        .R(1'b0));
  FDRE \phi_mul_cast_reg_322_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_109[7]),
        .Q(phi_mul_cast_reg_322_reg__0[7]),
        .R(1'b0));
  FDRE \phi_mul_cast_reg_322_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_109[8]),
        .Q(phi_mul_cast_reg_322_reg__0[8]),
        .R(1'b0));
  FDRE \phi_mul_cast_reg_322_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_109[9]),
        .Q(phi_mul_cast_reg_322_reg__0[9]),
        .R(1'b0));
  FDRE \phi_mul_reg_109_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_327[10]),
        .Q(phi_mul_reg_109[10]),
        .R(out_d_reg_98));
  FDRE \phi_mul_reg_109_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_327[11]),
        .Q(phi_mul_reg_109[11]),
        .R(out_d_reg_98));
  FDRE \phi_mul_reg_109_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_327[12]),
        .Q(phi_mul_reg_109[12]),
        .R(out_d_reg_98));
  FDRE \phi_mul_reg_109_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_327[13]),
        .Q(phi_mul_reg_109[13]),
        .R(out_d_reg_98));
  FDRE \phi_mul_reg_109_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_327[3]),
        .Q(phi_mul_reg_109[3]),
        .R(out_d_reg_98));
  FDRE \phi_mul_reg_109_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_327[4]),
        .Q(phi_mul_reg_109[4]),
        .R(out_d_reg_98));
  FDRE \phi_mul_reg_109_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_327[5]),
        .Q(phi_mul_reg_109[5]),
        .R(out_d_reg_98));
  FDRE \phi_mul_reg_109_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_327[6]),
        .Q(phi_mul_reg_109[6]),
        .R(out_d_reg_98));
  FDRE \phi_mul_reg_109_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_327[7]),
        .Q(phi_mul_reg_109[7]),
        .R(out_d_reg_98));
  FDRE \phi_mul_reg_109_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_327[8]),
        .Q(phi_mul_reg_109[8]),
        .R(out_d_reg_98));
  FDRE \phi_mul_reg_109_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_327[9]),
        .Q(phi_mul_reg_109[9]),
        .R(out_d_reg_98));
  LUT6 #(
    .INIT(64'hABABABABABABABAA)) 
    ram_reg_0_i_10
       (.I0(ram_reg_0_i_59_n_4),
        .I1(ram_reg_0),
        .I2(ram_reg_0_8),
        .I3(ram_reg_0_9),
        .I4(ram_reg_0_10),
        .I5(ram_reg_0_11),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hABABABABABABABAA)) 
    ram_reg_0_i_11
       (.I0(ram_reg_0_i_64_n_4),
        .I1(ram_reg_0),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_5),
        .I4(ram_reg_0_6),
        .I5(ram_reg_0_7),
        .O(ADDRARDADDR[1]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_122__0
       (.I0(tmp_7_reg_368[2]),
        .I1(out_w_reg_131[2]),
        .O(grp_pointwise_conv2d_fix_fu_451_input_r_address0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_146__0
       (.I0(tmp_24_reg_355[12]),
        .O(ram_reg_0_i_146__0_n_4));
  LUT6 #(
    .INIT(64'hABABABABABABABAA)) 
    ram_reg_0_i_15
       (.I0(ram_reg_0_i_84__0_n_4),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'h0F080008)) 
    ram_reg_0_i_20
       (.I0(Q[2]),
        .I1(ram_reg_0_29[6]),
        .I2(ram_reg_0_30),
        .I3(Q[1]),
        .I4(grp_pointwise_conv2d_fix_fu_451_input_r_address0[13]),
        .O(ram_reg_0_i_20_n_4));
  LUT5 #(
    .INIT(32'h10101310)) 
    ram_reg_0_i_23__0
       (.I0(output_r_ce0),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(ram_reg_0_39),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h22302200)) 
    ram_reg_0_i_26
       (.I0(grp_pointwise_conv2d_fix_fu_451_input_r_address0[13]),
        .I1(ram_reg_0_30),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ram_reg_0_29[5]),
        .O(ram_reg_0_i_26_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    ram_reg_0_i_2__0
       (.I0(ram_reg_0_i_20_n_4),
        .I1(ram_reg_0_37),
        .I2(ram_reg_0_33),
        .I3(ram_reg_0_38),
        .I4(ram_reg_0_35),
        .I5(ram_reg_0_36),
        .O(\ap_CS_fsm_reg[38]_1 [1]));
  LUT5 #(
    .INIT(32'h22302200)) 
    ram_reg_0_i_33
       (.I0(grp_pointwise_conv2d_fix_fu_451_input_r_address0[13]),
        .I1(ram_reg_0_30),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ram_reg_0_29[4]),
        .O(\ap_CS_fsm_reg[38]_0 ));
  LUT5 #(
    .INIT(32'hF0FFF4F4)) 
    ram_reg_0_i_33__0
       (.I0(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[10]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(grp_pointwise_conv2d_fix_fu_451_output_r_address0[11]),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[38]_3 ));
  LUT5 #(
    .INIT(32'hF0FFF4F4)) 
    ram_reg_0_i_37__0
       (.I0(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[10]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(grp_pointwise_conv2d_fix_fu_451_output_r_address0[10]),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[38]_2 ));
  LUT5 #(
    .INIT(32'h22302200)) 
    ram_reg_0_i_38
       (.I0(grp_pointwise_conv2d_fix_fu_451_input_r_address0[13]),
        .I1(ram_reg_0_30),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ram_reg_0_29[3]),
        .O(\ap_CS_fsm_reg[38] ));
  LUT6 #(
    .INIT(64'hF0AAF0CCF0AAF000)) 
    ram_reg_0_i_38__0
       (.I0(grp_pointwise_conv2d_fix_fu_451_output_r_address0[9]),
        .I1(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[9]),
        .I2(ram_reg_0_28[9]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_38__0_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    ram_reg_0_i_3__0
       (.I0(ram_reg_0_i_26_n_4),
        .I1(ram_reg_0_32),
        .I2(ram_reg_0_33),
        .I3(ram_reg_0_34),
        .I4(ram_reg_0_35),
        .I5(ram_reg_0_36),
        .O(\ap_CS_fsm_reg[38]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFACA00000ACA0)) 
    ram_reg_0_i_44
       (.I0(grp_pointwise_conv2d_fix_fu_451_output_r_address0[8]),
        .I1(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[8]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(ram_reg_0_28[8]),
        .O(ram_reg_0_i_44_n_4));
  LUT6 #(
    .INIT(64'hFFFFACA00000ACA0)) 
    ram_reg_0_i_49
       (.I0(grp_pointwise_conv2d_fix_fu_451_output_r_address0[7]),
        .I1(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[7]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(ram_reg_0_28[7]),
        .O(ram_reg_0_i_49_n_4));
  LUT6 #(
    .INIT(64'hFFFFACA00000ACA0)) 
    ram_reg_0_i_54
       (.I0(grp_pointwise_conv2d_fix_fu_451_output_r_address0[6]),
        .I1(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[6]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(ram_reg_0_28[6]),
        .O(ram_reg_0_i_54_n_4));
  LUT6 #(
    .INIT(64'hFFFFACA00000ACA0)) 
    ram_reg_0_i_59
       (.I0(grp_pointwise_conv2d_fix_fu_451_output_r_address0[5]),
        .I1(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[5]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(ram_reg_0_28[5]),
        .O(ram_reg_0_i_59_n_4));
  LUT6 #(
    .INIT(64'hABABABABABABABAA)) 
    ram_reg_0_i_6
       (.I0(ram_reg_0_i_38__0_n_4),
        .I1(ram_reg_0),
        .I2(ram_reg_0_24),
        .I3(ram_reg_0_25),
        .I4(ram_reg_0_26),
        .I5(ram_reg_0_27),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hFFFFACA00000ACA0)) 
    ram_reg_0_i_64
       (.I0(grp_pointwise_conv2d_fix_fu_451_output_r_address0[4]),
        .I1(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(ram_reg_0_28[4]),
        .O(ram_reg_0_i_64_n_4));
  LUT6 #(
    .INIT(64'hABABABABABABABAA)) 
    ram_reg_0_i_7
       (.I0(ram_reg_0_i_44_n_4),
        .I1(ram_reg_0),
        .I2(ram_reg_0_20),
        .I3(ram_reg_0_21),
        .I4(ram_reg_0_22),
        .I5(ram_reg_0_23),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hAAAACFC0AAAAC0C0)) 
    ram_reg_0_i_73__0
       (.I0(ram_reg_0_28[3]),
        .I1(grp_pointwise_conv2d_fix_fu_451_output_r_address0[3]),
        .I2(Q[1]),
        .I3(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[3]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\i1_reg_275_reg[3] ));
  LUT6 #(
    .INIT(64'hAAAACFC0AAAAC0C0)) 
    ram_reg_0_i_78
       (.I0(ram_reg_0_28[2]),
        .I1(grp_pointwise_conv2d_fix_fu_451_output_r_address0[2]),
        .I2(Q[1]),
        .I3(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[2]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\i1_reg_275_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFB8880000B888)) 
    ram_reg_0_i_78__0
       (.I0(grp_pointwise_conv2d_fix_fu_451_input_r_address0[2]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_0_29[2]),
        .I4(ram_reg_0_30),
        .I5(ram_reg_0_31[2]),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hABABABABABABABAA)) 
    ram_reg_0_i_8
       (.I0(ram_reg_0_i_49_n_4),
        .I1(ram_reg_0),
        .I2(ram_reg_0_16),
        .I3(ram_reg_0_17),
        .I4(ram_reg_0_18),
        .I5(ram_reg_0_19),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_i_83
       (.I0(ram_reg_0_31[1]),
        .I1(ram_reg_0_30),
        .I2(grp_pointwise_conv2d_fix_fu_451_input_r_address0[1]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_29[1]),
        .O(\i_reg_264_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    ram_reg_0_i_83__0
       (.I0(grp_pointwise_conv2d_fix_fu_451_output_r_address0[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[1]),
        .I4(ram_reg_0_28[1]),
        .I5(Q[3]),
        .O(\tmp_9_reg_386_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_i_84__0
       (.I0(ram_reg_0_28[0]),
        .I1(Q[3]),
        .I2(grp_pointwise_conv2d_fix_fu_451_output_r_address0[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[0]),
        .O(ram_reg_0_i_84__0_n_4));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_i_88
       (.I0(ram_reg_0_31[0]),
        .I1(ram_reg_0_30),
        .I2(grp_pointwise_conv2d_fix_fu_451_input_r_address0[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_29[0]),
        .O(\i_reg_264_reg[0] ));
  LUT6 #(
    .INIT(64'hABABABABABABABAA)) 
    ram_reg_0_i_9
       (.I0(ram_reg_0_i_54_n_4),
        .I1(ram_reg_0),
        .I2(ram_reg_0_12),
        .I3(ram_reg_0_13),
        .I4(ram_reg_0_14),
        .I5(ram_reg_0_15),
        .O(ADDRARDADDR[3]));
  FDRE \tmp_24_reg_355_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[0]),
        .Q(tmp_24_reg_355[0]),
        .R(1'b0));
  FDRE \tmp_24_reg_355_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[10]),
        .Q(tmp_24_reg_355[10]),
        .R(1'b0));
  FDRE \tmp_24_reg_355_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[11]),
        .Q(tmp_24_reg_355[11]),
        .R(1'b0));
  FDRE \tmp_24_reg_355_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[12]),
        .Q(tmp_24_reg_355[12]),
        .R(1'b0));
  FDRE \tmp_24_reg_355_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[1]),
        .Q(tmp_24_reg_355[1]),
        .R(1'b0));
  FDRE \tmp_24_reg_355_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[2]),
        .Q(tmp_24_reg_355[2]),
        .R(1'b0));
  FDRE \tmp_24_reg_355_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[3]),
        .Q(tmp_24_reg_355[3]),
        .R(1'b0));
  FDRE \tmp_24_reg_355_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[4]),
        .Q(tmp_24_reg_355[4]),
        .R(1'b0));
  FDRE \tmp_24_reg_355_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[5]),
        .Q(tmp_24_reg_355[5]),
        .R(1'b0));
  FDRE \tmp_24_reg_355_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[6]),
        .Q(tmp_24_reg_355[6]),
        .R(1'b0));
  FDRE \tmp_24_reg_355_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[7]),
        .Q(tmp_24_reg_355[7]),
        .R(1'b0));
  FDRE \tmp_24_reg_355_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[8]),
        .Q(tmp_24_reg_355[8]),
        .R(1'b0));
  FDRE \tmp_24_reg_355_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[9]),
        .Q(tmp_24_reg_355[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp_7_reg_368[4]_i_1 
       (.I0(p_shl_cast_fu_206_p1[5]),
        .I1(p_shl_cast_fu_206_p1[6]),
        .I2(p_shl_cast_fu_206_p1[7]),
        .O(\tmp_7_reg_368[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hF01E)) 
    \tmp_7_reg_368[5]_i_1 
       (.I0(p_shl_cast_fu_206_p1[7]),
        .I1(p_shl_cast_fu_206_p1[6]),
        .I2(p_shl_cast_fu_206_p1[8]),
        .I3(p_shl_cast_fu_206_p1[5]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hF30C0DF2)) 
    \tmp_7_reg_368[6]_i_1 
       (.I0(p_shl_cast_fu_206_p1[7]),
        .I1(p_shl_cast_fu_206_p1[5]),
        .I2(p_shl_cast_fu_206_p1[8]),
        .I3(p_shl_cast_fu_206_p1[9]),
        .I4(p_shl_cast_fu_206_p1[6]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h40F4BF0A)) 
    \tmp_7_reg_368[7]_i_1 
       (.I0(p_shl_cast_fu_206_p1[8]),
        .I1(p_shl_cast_fu_206_p1[5]),
        .I2(p_shl_cast_fu_206_p1[6]),
        .I3(p_shl_cast_fu_206_p1[9]),
        .I4(p_shl_cast_fu_206_p1[7]),
        .O(\tmp_7_reg_368[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hBABA0444)) 
    \tmp_7_reg_368[8]_i_1 
       (.I0(p_shl_cast_fu_206_p1[7]),
        .I1(p_shl_cast_fu_206_p1[9]),
        .I2(p_shl_cast_fu_206_p1[6]),
        .I3(p_shl_cast_fu_206_p1[5]),
        .I4(p_shl_cast_fu_206_p1[8]),
        .O(\tmp_7_reg_368[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hFFEA0000)) 
    \tmp_7_reg_368[9]_i_1 
       (.I0(p_shl_cast_fu_206_p1[8]),
        .I1(p_shl_cast_fu_206_p1[5]),
        .I2(p_shl_cast_fu_206_p1[6]),
        .I3(p_shl_cast_fu_206_p1[7]),
        .I4(p_shl_cast_fu_206_p1[9]),
        .O(\tmp_7_reg_368[9]_i_1_n_4 ));
  FDRE \tmp_7_reg_368_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_1310),
        .D(p_shl_cast_fu_206_p1[5]),
        .Q(tmp_7_reg_368[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_368_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_1310),
        .D(\out_h_2_reg_363[1]_i_1_n_4 ),
        .Q(tmp_7_reg_368[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_368_reg[4] 
       (.C(ap_clk),
        .CE(out_w_reg_1310),
        .D(\tmp_7_reg_368[4]_i_1_n_4 ),
        .Q(tmp_7_reg_368[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_368_reg[5] 
       (.C(ap_clk),
        .CE(out_w_reg_1310),
        .D(p_0_in[3]),
        .Q(tmp_7_reg_368[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_368_reg[6] 
       (.C(ap_clk),
        .CE(out_w_reg_1310),
        .D(p_0_in[4]),
        .Q(tmp_7_reg_368[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_368_reg[7] 
       (.C(ap_clk),
        .CE(out_w_reg_1310),
        .D(\tmp_7_reg_368[7]_i_1_n_4 ),
        .Q(tmp_7_reg_368[7]),
        .R(1'b0));
  FDRE \tmp_7_reg_368_reg[8] 
       (.C(ap_clk),
        .CE(out_w_reg_1310),
        .D(\tmp_7_reg_368[8]_i_1_n_4 ),
        .Q(tmp_7_reg_368[8]),
        .R(1'b0));
  FDRE \tmp_7_reg_368_reg[9] 
       (.C(ap_clk),
        .CE(out_w_reg_1310),
        .D(\tmp_7_reg_368[9]_i_1_n_4 ),
        .Q(tmp_7_reg_368[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_9_reg_386[11]_i_2 
       (.I0(phi_mul_cast_reg_322_reg__0[10]),
        .O(\tmp_9_reg_386[11]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_9_reg_386[11]_i_4 
       (.I0(phi_mul_cast_reg_322_reg__0[10]),
        .I1(phi_mul_cast_reg_322_reg__0[11]),
        .O(\tmp_9_reg_386[11]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_386[11]_i_5 
       (.I0(phi_mul_cast_reg_322_reg__0[10]),
        .I1(grp_pointwise_conv2d_fix_fu_451_input_r_address0[13]),
        .O(\tmp_9_reg_386[11]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_386[11]_i_6 
       (.I0(input_r_address0[6]),
        .I1(phi_mul_cast_reg_322_reg__0[9]),
        .O(\tmp_9_reg_386[11]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_386[11]_i_7 
       (.I0(input_r_address0[5]),
        .I1(phi_mul_cast_reg_322_reg__0[8]),
        .O(\tmp_9_reg_386[11]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA2AAA)) 
    \tmp_9_reg_386[13]_i_1 
       (.I0(input_r_ce0),
        .I1(out_w_reg_131[4]),
        .I2(out_w_reg_131[2]),
        .I3(out_w_reg_131[3]),
        .I4(grp_pointwise_conv2d_fix_fu_451_input_r_address0[0]),
        .I5(grp_pointwise_conv2d_fix_fu_451_input_r_address0[1]),
        .O(tmp_9_reg_3860));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_9_reg_386[13]_i_3 
       (.I0(phi_mul_cast_reg_322_reg__0[12]),
        .I1(phi_mul_cast_reg_322_reg__0[13]),
        .O(\tmp_9_reg_386[13]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_9_reg_386[13]_i_4 
       (.I0(phi_mul_cast_reg_322_reg__0[11]),
        .I1(phi_mul_cast_reg_322_reg__0[12]),
        .O(\tmp_9_reg_386[13]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_386[3]_i_2 
       (.I0(input_r_address0[0]),
        .I1(phi_mul_cast_reg_322_reg__0[3]),
        .O(\tmp_9_reg_386[3]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_386[3]_i_3 
       (.I0(out_w_reg_131[2]),
        .I1(tmp_7_reg_368[2]),
        .O(\tmp_9_reg_386[3]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_9_reg_386[3]_i_4 
       (.I0(grp_pointwise_conv2d_fix_fu_451_input_r_address0[1]),
        .O(\tmp_9_reg_386[3]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_9_reg_386[3]_i_5 
       (.I0(grp_pointwise_conv2d_fix_fu_451_input_r_address0[0]),
        .O(\tmp_9_reg_386[3]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_386[7]_i_3 
       (.I0(input_r_address0[4]),
        .I1(phi_mul_cast_reg_322_reg__0[7]),
        .O(\tmp_9_reg_386[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_386[7]_i_4 
       (.I0(input_r_address0[3]),
        .I1(phi_mul_cast_reg_322_reg__0[6]),
        .O(\tmp_9_reg_386[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_386[7]_i_5 
       (.I0(input_r_address0[2]),
        .I1(phi_mul_cast_reg_322_reg__0[5]),
        .O(\tmp_9_reg_386[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_386[7]_i_6 
       (.I0(input_r_address0[1]),
        .I1(phi_mul_cast_reg_322_reg__0[4]),
        .O(\tmp_9_reg_386[7]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_386[7]_i_7 
       (.I0(tmp_7_reg_368[4]),
        .I1(out_w_reg_131[4]),
        .O(\tmp_9_reg_386[7]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_386[7]_i_8 
       (.I0(tmp_7_reg_368[3]),
        .I1(out_w_reg_131[3]),
        .O(\tmp_9_reg_386[7]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_386[7]_i_9 
       (.I0(tmp_7_reg_368[2]),
        .I1(out_w_reg_131[2]),
        .O(\tmp_9_reg_386[7]_i_9_n_4 ));
  FDRE \tmp_9_reg_386_reg[0] 
       (.C(ap_clk),
        .CE(tmp_9_reg_3860),
        .D(tmp_9_fu_262_p2[0]),
        .Q(grp_pointwise_conv2d_fix_fu_451_output_r_address0[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_386_reg[10] 
       (.C(ap_clk),
        .CE(tmp_9_reg_3860),
        .D(tmp_9_fu_262_p2[10]),
        .Q(grp_pointwise_conv2d_fix_fu_451_output_r_address0[10]),
        .R(1'b0));
  FDRE \tmp_9_reg_386_reg[11] 
       (.C(ap_clk),
        .CE(tmp_9_reg_3860),
        .D(tmp_9_fu_262_p2[11]),
        .Q(grp_pointwise_conv2d_fix_fu_451_output_r_address0[11]),
        .R(1'b0));
  CARRY4 \tmp_9_reg_386_reg[11]_i_1 
       (.CI(\tmp_9_reg_386_reg[7]_i_1_n_4 ),
        .CO({\tmp_9_reg_386_reg[11]_i_1_n_4 ,\tmp_9_reg_386_reg[11]_i_1_n_5 ,\tmp_9_reg_386_reg[11]_i_1_n_6 ,\tmp_9_reg_386_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({phi_mul_cast_reg_322_reg__0[10],\tmp_9_reg_386[11]_i_2_n_4 ,input_r_address0[6:5]}),
        .O(tmp_9_fu_262_p2[11:8]),
        .S({\tmp_9_reg_386[11]_i_4_n_4 ,\tmp_9_reg_386[11]_i_5_n_4 ,\tmp_9_reg_386[11]_i_6_n_4 ,\tmp_9_reg_386[11]_i_7_n_4 }));
  CARRY4 \tmp_9_reg_386_reg[11]_i_3 
       (.CI(\tmp_9_reg_386_reg[7]_i_2_n_4 ),
        .CO({grp_pointwise_conv2d_fix_fu_451_input_r_address0[13],\tmp_9_reg_386_reg[11]_i_3_n_5 ,\tmp_9_reg_386_reg[11]_i_3_n_6 ,\tmp_9_reg_386_reg[11]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(input_r_address0[6:3]),
        .S(tmp_7_reg_368[9:6]));
  FDRE \tmp_9_reg_386_reg[12] 
       (.C(ap_clk),
        .CE(tmp_9_reg_3860),
        .D(tmp_9_fu_262_p2[12]),
        .Q(output_r_address0[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_386_reg[13] 
       (.C(ap_clk),
        .CE(tmp_9_reg_3860),
        .D(tmp_9_fu_262_p2[13]),
        .Q(output_r_address0[1]),
        .R(1'b0));
  CARRY4 \tmp_9_reg_386_reg[13]_i_2 
       (.CI(\tmp_9_reg_386_reg[11]_i_1_n_4 ),
        .CO({\NLW_tmp_9_reg_386_reg[13]_i_2_CO_UNCONNECTED [3:1],\tmp_9_reg_386_reg[13]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul_cast_reg_322_reg__0[11]}),
        .O({\NLW_tmp_9_reg_386_reg[13]_i_2_O_UNCONNECTED [3:2],tmp_9_fu_262_p2[13:12]}),
        .S({1'b0,1'b0,\tmp_9_reg_386[13]_i_3_n_4 ,\tmp_9_reg_386[13]_i_4_n_4 }));
  FDRE \tmp_9_reg_386_reg[1] 
       (.C(ap_clk),
        .CE(tmp_9_reg_3860),
        .D(tmp_9_fu_262_p2[1]),
        .Q(grp_pointwise_conv2d_fix_fu_451_output_r_address0[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_386_reg[2] 
       (.C(ap_clk),
        .CE(tmp_9_reg_3860),
        .D(tmp_9_fu_262_p2[2]),
        .Q(grp_pointwise_conv2d_fix_fu_451_output_r_address0[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_386_reg[3] 
       (.C(ap_clk),
        .CE(tmp_9_reg_3860),
        .D(tmp_9_fu_262_p2[3]),
        .Q(grp_pointwise_conv2d_fix_fu_451_output_r_address0[3]),
        .R(1'b0));
  CARRY4 \tmp_9_reg_386_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_9_reg_386_reg[3]_i_1_n_4 ,\tmp_9_reg_386_reg[3]_i_1_n_5 ,\tmp_9_reg_386_reg[3]_i_1_n_6 ,\tmp_9_reg_386_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({input_r_address0[0],1'b0,grp_pointwise_conv2d_fix_fu_451_input_r_address0[1:0]}),
        .O(tmp_9_fu_262_p2[3:0]),
        .S({\tmp_9_reg_386[3]_i_2_n_4 ,\tmp_9_reg_386[3]_i_3_n_4 ,\tmp_9_reg_386[3]_i_4_n_4 ,\tmp_9_reg_386[3]_i_5_n_4 }));
  FDRE \tmp_9_reg_386_reg[4] 
       (.C(ap_clk),
        .CE(tmp_9_reg_3860),
        .D(tmp_9_fu_262_p2[4]),
        .Q(grp_pointwise_conv2d_fix_fu_451_output_r_address0[4]),
        .R(1'b0));
  FDRE \tmp_9_reg_386_reg[5] 
       (.C(ap_clk),
        .CE(tmp_9_reg_3860),
        .D(tmp_9_fu_262_p2[5]),
        .Q(grp_pointwise_conv2d_fix_fu_451_output_r_address0[5]),
        .R(1'b0));
  FDRE \tmp_9_reg_386_reg[6] 
       (.C(ap_clk),
        .CE(tmp_9_reg_3860),
        .D(tmp_9_fu_262_p2[6]),
        .Q(grp_pointwise_conv2d_fix_fu_451_output_r_address0[6]),
        .R(1'b0));
  FDRE \tmp_9_reg_386_reg[7] 
       (.C(ap_clk),
        .CE(tmp_9_reg_3860),
        .D(tmp_9_fu_262_p2[7]),
        .Q(grp_pointwise_conv2d_fix_fu_451_output_r_address0[7]),
        .R(1'b0));
  CARRY4 \tmp_9_reg_386_reg[7]_i_1 
       (.CI(\tmp_9_reg_386_reg[3]_i_1_n_4 ),
        .CO({\tmp_9_reg_386_reg[7]_i_1_n_4 ,\tmp_9_reg_386_reg[7]_i_1_n_5 ,\tmp_9_reg_386_reg[7]_i_1_n_6 ,\tmp_9_reg_386_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(input_r_address0[4:1]),
        .O(tmp_9_fu_262_p2[7:4]),
        .S({\tmp_9_reg_386[7]_i_3_n_4 ,\tmp_9_reg_386[7]_i_4_n_4 ,\tmp_9_reg_386[7]_i_5_n_4 ,\tmp_9_reg_386[7]_i_6_n_4 }));
  CARRY4 \tmp_9_reg_386_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\tmp_9_reg_386_reg[7]_i_2_n_4 ,\tmp_9_reg_386_reg[7]_i_2_n_5 ,\tmp_9_reg_386_reg[7]_i_2_n_6 ,\tmp_9_reg_386_reg[7]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_7_reg_368[4:2]}),
        .O({input_r_address0[2:0],\NLW_tmp_9_reg_386_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({tmp_7_reg_368[5],\tmp_9_reg_386[7]_i_7_n_4 ,\tmp_9_reg_386[7]_i_8_n_4 ,\tmp_9_reg_386[7]_i_9_n_4 }));
  FDRE \tmp_9_reg_386_reg[8] 
       (.C(ap_clk),
        .CE(tmp_9_reg_3860),
        .D(tmp_9_fu_262_p2[8]),
        .Q(grp_pointwise_conv2d_fix_fu_451_output_r_address0[8]),
        .R(1'b0));
  FDRE \tmp_9_reg_386_reg[9] 
       (.C(ap_clk),
        .CE(tmp_9_reg_3860),
        .D(tmp_9_fu_262_p2[9]),
        .Q(grp_pointwise_conv2d_fix_fu_451_output_r_address0[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_1
   (d0,
    D,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[22]_0 ,
    \tmp_19_reg_471_reg[1]_0 ,
    \ap_CS_fsm_reg[28] ,
    output_r_ce0,
    \ap_CS_fsm_reg[14] ,
    input_r_address0,
    \out_d_reg_112_reg[3]_0 ,
    E,
    grp_pointwise_conv2d_fix_1_fu_394_output_r_d0,
    output_r_address0,
    tmp_26_fu_283_p1,
    Q,
    ram_reg_4,
    ram_reg_4_0,
    input_r_q0,
    ram_reg_4_1,
    ram_reg_0,
    buffer1_reg_158_reg,
    ram_reg_0_0,
    input_r_ce0,
    ram_reg_0_1,
    ram_reg_0_i_22_0,
    ram_reg_0_i_22_1,
    ram_reg_0_i_22_2,
    ram_reg_0_2,
    grp_pointwise_conv2d_fix_1_fu_394_ap_start_reg,
    ap_rst_n_inv,
    ap_clk);
  output [1:0]d0;
  output [1:0]D;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[22]_0 ;
  output \tmp_19_reg_471_reg[1]_0 ;
  output \ap_CS_fsm_reg[28] ;
  output output_r_ce0;
  output \ap_CS_fsm_reg[14] ;
  output [10:0]input_r_address0;
  output \out_d_reg_112_reg[3]_0 ;
  output [0:0]E;
  output [10:0]grp_pointwise_conv2d_fix_1_fu_394_output_r_d0;
  output [11:0]output_r_address0;
  input [2:0]tmp_26_fu_283_p1;
  input [7:0]Q;
  input ram_reg_4;
  input ram_reg_4_0;
  input [15:0]input_r_q0;
  input [0:0]ram_reg_4_1;
  input ram_reg_0;
  input [2:0]buffer1_reg_158_reg;
  input ram_reg_0_0;
  input input_r_ce0;
  input ram_reg_0_1;
  input [0:0]ram_reg_0_i_22_0;
  input ram_reg_0_i_22_1;
  input [0:0]ram_reg_0_i_22_2;
  input [0:0]ram_reg_0_2;
  input grp_pointwise_conv2d_fix_1_fu_394_ap_start_reg;
  input ap_rst_n_inv;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \ap_CS_fsm[0]_i_2__3_n_4 ;
  wire \ap_CS_fsm[1]_i_2__0_n_4 ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [5:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [15:0]buffer1_reg_156_reg;
  wire [2:0]buffer1_reg_158_reg;
  wire [12:0]buffer_cast_reg_458;
  wire [1:0]d0;
  wire grp_pointwise_conv2d_fix_1_fu_394_ap_done;
  wire grp_pointwise_conv2d_fix_1_fu_394_ap_start_reg;
  wire [13:1]grp_pointwise_conv2d_fix_1_fu_394_input_r_address0;
  wire [10:0]grp_pointwise_conv2d_fix_1_fu_394_output_r_d0;
  wire [4:0]in_d_1_fu_302_p2;
  wire [4:0]in_d_1_reg_502;
  wire in_d_reg_166;
  wire \in_d_reg_166_reg_n_4_[0] ;
  wire \in_d_reg_166_reg_n_4_[1] ;
  wire \in_d_reg_166_reg_n_4_[2] ;
  wire \in_d_reg_166_reg_n_4_[3] ;
  wire \in_d_reg_166_reg_n_4_[4] ;
  wire [10:0]input_r_address0;
  wire input_r_ce0;
  wire [15:0]input_r_q0;
  wire network_mul_mul_16s_15s_30_1_1_U33_n_10;
  wire network_mul_mul_16s_15s_30_1_1_U33_n_11;
  wire network_mul_mul_16s_15s_30_1_1_U33_n_12;
  wire network_mul_mul_16s_15s_30_1_1_U33_n_13;
  wire network_mul_mul_16s_15s_30_1_1_U33_n_14;
  wire network_mul_mul_16s_15s_30_1_1_U33_n_15;
  wire network_mul_mul_16s_15s_30_1_1_U33_n_16;
  wire network_mul_mul_16s_15s_30_1_1_U33_n_17;
  wire network_mul_mul_16s_15s_30_1_1_U33_n_18;
  wire network_mul_mul_16s_15s_30_1_1_U33_n_19;
  wire network_mul_mul_16s_15s_30_1_1_U33_n_4;
  wire network_mul_mul_16s_15s_30_1_1_U33_n_5;
  wire network_mul_mul_16s_15s_30_1_1_U33_n_6;
  wire network_mul_mul_16s_15s_30_1_1_U33_n_7;
  wire network_mul_mul_16s_15s_30_1_1_U33_n_8;
  wire network_mul_mul_16s_15s_30_1_1_U33_n_9;
  wire [10:2]next_mul2_fu_192_p2__0;
  wire [10:2]next_mul2_reg_430;
  wire \next_mul2_reg_430[10]_i_2_n_4 ;
  wire \next_mul2_reg_430[6]_i_1_n_4 ;
  wire \next_mul2_reg_430[7]_i_1_n_4 ;
  wire [11:1]next_mul_fu_312_p2;
  wire [11:1]next_mul_reg_507;
  wire next_mul_reg_5070;
  wire \next_mul_reg_507[4]_i_2_n_4 ;
  wire \next_mul_reg_507[8]_i_2_n_4 ;
  wire \next_mul_reg_507[8]_i_3_n_4 ;
  wire \next_mul_reg_507_reg[11]_i_1_n_6 ;
  wire \next_mul_reg_507_reg[11]_i_1_n_7 ;
  wire \next_mul_reg_507_reg[4]_i_1_n_4 ;
  wire \next_mul_reg_507_reg[4]_i_1_n_5 ;
  wire \next_mul_reg_507_reg[4]_i_1_n_6 ;
  wire \next_mul_reg_507_reg[4]_i_1_n_7 ;
  wire \next_mul_reg_507_reg[8]_i_1_n_4 ;
  wire \next_mul_reg_507_reg[8]_i_1_n_5 ;
  wire \next_mul_reg_507_reg[8]_i_1_n_6 ;
  wire \next_mul_reg_507_reg[8]_i_1_n_7 ;
  wire [3:0]out_d_2_fu_204_p2;
  wire [3:0]out_d_2_reg_438;
  wire out_d_reg_112;
  wire \out_d_reg_112_reg[3]_0 ;
  wire \out_d_reg_112_reg_n_4_[0] ;
  wire \out_d_reg_112_reg_n_4_[1] ;
  wire \out_d_reg_112_reg_n_4_[2] ;
  wire \out_d_reg_112_reg_n_4_[3] ;
  wire [3:2]out_h_2_fu_236_p2;
  wire [3:0]out_h_2_reg_466;
  wire \out_h_2_reg_466[0]_i_1_n_4 ;
  wire out_h_reg_134;
  wire [3:0]out_w_2_fu_282_p2;
  wire [3:0]out_w_2_reg_484;
  wire [3:0]out_w_reg_145;
  wire out_w_reg_1450;
  wire [11:0]output_r_address0;
  wire output_r_ce0;
  wire [6:1]p_0_in;
  wire [7:4]p_shl_cast_fu_250_p1;
  wire \phi_mul1_cast_reg_425_reg_n_4_[10] ;
  wire \phi_mul1_cast_reg_425_reg_n_4_[2] ;
  wire \phi_mul1_cast_reg_425_reg_n_4_[3] ;
  wire \phi_mul1_cast_reg_425_reg_n_4_[4] ;
  wire \phi_mul1_cast_reg_425_reg_n_4_[5] ;
  wire \phi_mul1_cast_reg_425_reg_n_4_[6] ;
  wire \phi_mul1_cast_reg_425_reg_n_4_[7] ;
  wire \phi_mul1_cast_reg_425_reg_n_4_[8] ;
  wire \phi_mul1_cast_reg_425_reg_n_4_[9] ;
  wire [10:2]phi_mul1_reg_123;
  wire [11:1]phi_mul_reg_177;
  wire [14:0]\pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0_reg__0 ;
  wire [12:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [0:0]ram_reg_0_2;
  wire ram_reg_0_i_101__0_n_4;
  wire ram_reg_0_i_103_n_5;
  wire ram_reg_0_i_103_n_6;
  wire ram_reg_0_i_103_n_7;
  wire ram_reg_0_i_110__0_n_4;
  wire ram_reg_0_i_110__0_n_5;
  wire ram_reg_0_i_110__0_n_6;
  wire ram_reg_0_i_110__0_n_7;
  wire ram_reg_0_i_116__0_n_4;
  wire ram_reg_0_i_116__0_n_5;
  wire ram_reg_0_i_116__0_n_6;
  wire ram_reg_0_i_116__0_n_7;
  wire ram_reg_0_i_122_n_4;
  wire ram_reg_0_i_122_n_5;
  wire ram_reg_0_i_122_n_6;
  wire ram_reg_0_i_122_n_7;
  wire ram_reg_0_i_123__0_n_10;
  wire ram_reg_0_i_123__0_n_4;
  wire ram_reg_0_i_123__0_n_5;
  wire ram_reg_0_i_123__0_n_6;
  wire ram_reg_0_i_123__0_n_7;
  wire ram_reg_0_i_123__0_n_8;
  wire ram_reg_0_i_123__0_n_9;
  wire ram_reg_0_i_130_n_10;
  wire ram_reg_0_i_130_n_11;
  wire ram_reg_0_i_130_n_5;
  wire ram_reg_0_i_130_n_6;
  wire ram_reg_0_i_130_n_7;
  wire ram_reg_0_i_130_n_8;
  wire ram_reg_0_i_130_n_9;
  wire ram_reg_0_i_133_n_4;
  wire ram_reg_0_i_133_n_5;
  wire ram_reg_0_i_133_n_6;
  wire ram_reg_0_i_133_n_7;
  wire ram_reg_0_i_140_n_10;
  wire ram_reg_0_i_140_n_11;
  wire ram_reg_0_i_140_n_4;
  wire ram_reg_0_i_140_n_5;
  wire ram_reg_0_i_140_n_6;
  wire ram_reg_0_i_140_n_7;
  wire ram_reg_0_i_140_n_8;
  wire ram_reg_0_i_140_n_9;
  wire ram_reg_0_i_141__0_n_4;
  wire ram_reg_0_i_142_n_4;
  wire ram_reg_0_i_143_n_4;
  wire ram_reg_0_i_153__0_n_4;
  wire ram_reg_0_i_156_n_4;
  wire ram_reg_0_i_157_n_4;
  wire ram_reg_0_i_158_n_4;
  wire ram_reg_0_i_159_n_4;
  wire ram_reg_0_i_160_n_4;
  wire ram_reg_0_i_161__0_n_4;
  wire ram_reg_0_i_162_n_4;
  wire ram_reg_0_i_163_n_4;
  wire ram_reg_0_i_181_n_4;
  wire ram_reg_0_i_181_n_6;
  wire ram_reg_0_i_181_n_7;
  wire ram_reg_0_i_182_n_4;
  wire ram_reg_0_i_182_n_5;
  wire ram_reg_0_i_182_n_6;
  wire ram_reg_0_i_182_n_7;
  wire ram_reg_0_i_183__0_n_4;
  wire ram_reg_0_i_183_n_4;
  wire ram_reg_0_i_184__0_n_4;
  wire ram_reg_0_i_184_n_4;
  wire ram_reg_0_i_185__0_n_4;
  wire ram_reg_0_i_185_n_4;
  wire ram_reg_0_i_186__0_n_4;
  wire ram_reg_0_i_186_n_4;
  wire ram_reg_0_i_216_n_4;
  wire ram_reg_0_i_217_n_4;
  wire ram_reg_0_i_218_n_4;
  wire ram_reg_0_i_219_n_4;
  wire [0:0]ram_reg_0_i_22_0;
  wire ram_reg_0_i_22_1;
  wire [0:0]ram_reg_0_i_22_2;
  wire ram_reg_0_i_234_n_4;
  wire ram_reg_0_i_235_n_4;
  wire ram_reg_0_i_93_n_4;
  wire ram_reg_0_i_98__0_n_6;
  wire ram_reg_0_i_98__0_n_7;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire [0:0]ram_reg_4_1;
  wire ram_reg_4_i_12_n_4;
  wire ram_reg_4_i_4_n_4;
  wire [7:1]tmp1_cast_fu_380_p1;
  wire [2:0]tmp_18_reg_448;
  wire \tmp_18_reg_448[0]_i_1_n_4 ;
  wire \tmp_18_reg_448[1]_i_1_n_4 ;
  wire \tmp_18_reg_448[2]_i_1_n_4 ;
  wire \tmp_19_reg_471_reg[1]_0 ;
  wire [6:0]tmp_19_reg_471_reg__0;
  wire \tmp_23_cast4_reg_489[3]_i_1_n_4 ;
  wire [3:0]tmp_23_cast_reg_494;
  wire [2:0]tmp_26_fu_283_p1;
  wire [6:4]tmp_s_reg_453;
  wire [3:2]\NLW_next_mul_reg_507_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_507_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_ram_reg_0_i_103_CO_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_116__0_O_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_130_CO_UNCONNECTED;
  wire [2:2]NLW_ram_reg_0_i_181_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_181_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_182_O_UNCONNECTED;
  wire [2:2]NLW_ram_reg_0_i_98__0_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_98__0_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s SeparableConv2D_1_b_s_U
       (.Q({\out_d_reg_112_reg_n_4_[2] ,\out_d_reg_112_reg_n_4_[1] ,\out_d_reg_112_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[12] (q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s SeparableConv2D_1_w_s_U
       (.DOADO(\pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0_reg__0 ),
        .Q(output_r_ce0),
        .ap_clk(ap_clk),
        .q0_reg({\in_d_reg_166_reg_n_4_[4] ,\in_d_reg_166_reg_n_4_[3] ,\in_d_reg_166_reg_n_4_[2] ,\in_d_reg_166_reg_n_4_[1] ,\in_d_reg_166_reg_n_4_[0] }),
        .q0_reg_0(tmp_s_reg_453));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(\out_d_reg_112_reg_n_4_[3] ),
        .I1(\out_d_reg_112_reg_n_4_[0] ),
        .I2(\ap_CS_fsm[0]_i_2__3_n_4 ),
        .I3(ap_CS_fsm_state2),
        .I4(grp_pointwise_conv2d_fix_1_fu_394_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_4_[0] ),
        .O(grp_pointwise_conv2d_fix_1_fu_394_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[0]_i_2__3 
       (.I0(\out_d_reg_112_reg_n_4_[1] ),
        .I1(\out_d_reg_112_reg_n_4_[2] ),
        .O(\ap_CS_fsm[0]_i_2__3_n_4 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(Q[1]),
        .I1(grp_pointwise_conv2d_fix_1_fu_394_ap_done),
        .I2(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(grp_pointwise_conv2d_fix_1_fu_394_ap_done),
        .I1(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h888888888888F888)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(grp_pointwise_conv2d_fix_1_fu_394_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(ap_CS_fsm_state4),
        .I3(p_shl_cast_fu_250_p1[7]),
        .I4(p_shl_cast_fu_250_p1[4]),
        .I5(\ap_CS_fsm[1]_i_2__0_n_4 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(p_shl_cast_fu_250_p1[5]),
        .I1(p_shl_cast_fu_250_p1[6]),
        .O(\ap_CS_fsm[1]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(\out_d_reg_112_reg_n_4_[1] ),
        .I1(\out_d_reg_112_reg_n_4_[2] ),
        .I2(\out_d_reg_112_reg_n_4_[0] ),
        .I3(\out_d_reg_112_reg_n_4_[3] ),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state5),
        .I2(out_w_reg_145[3]),
        .I3(out_w_reg_145[0]),
        .I4(out_w_reg_145[2]),
        .I5(out_w_reg_145[1]),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA2AAAAAA)) 
    \ap_CS_fsm[4]_i_1__4 
       (.I0(ap_CS_fsm_state4),
        .I1(p_shl_cast_fu_250_p1[7]),
        .I2(p_shl_cast_fu_250_p1[4]),
        .I3(p_shl_cast_fu_250_p1[6]),
        .I4(p_shl_cast_fu_250_p1[5]),
        .I5(E),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA2AAAAAA)) 
    \ap_CS_fsm[5]_i_1__3 
       (.I0(ap_CS_fsm_state5),
        .I1(out_w_reg_145[3]),
        .I2(out_w_reg_145[0]),
        .I3(out_w_reg_145[2]),
        .I4(out_w_reg_145[1]),
        .I5(ap_CS_fsm_state9),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000000)) 
    \ap_CS_fsm[6]_i_1__3 
       (.I0(\in_d_reg_166_reg_n_4_[1] ),
        .I1(\in_d_reg_166_reg_n_4_[2] ),
        .I2(\in_d_reg_166_reg_n_4_[4] ),
        .I3(\in_d_reg_166_reg_n_4_[3] ),
        .I4(\in_d_reg_166_reg_n_4_[0] ),
        .I5(output_r_ce0),
        .O(next_mul_reg_5070));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_1_fu_394_ap_done),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(output_r_ce0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_mul_reg_5070),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  FDRE \buffer1_reg_156_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U33_n_7),
        .Q(buffer1_reg_156_reg[0]),
        .R(1'b0));
  FDRE \buffer1_reg_156_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U33_n_13),
        .Q(buffer1_reg_156_reg[10]),
        .R(1'b0));
  FDRE \buffer1_reg_156_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U33_n_12),
        .Q(buffer1_reg_156_reg[11]),
        .R(1'b0));
  FDRE \buffer1_reg_156_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U33_n_19),
        .Q(buffer1_reg_156_reg[12]),
        .R(1'b0));
  FDRE \buffer1_reg_156_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U33_n_18),
        .Q(buffer1_reg_156_reg[13]),
        .R(1'b0));
  FDRE \buffer1_reg_156_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U33_n_17),
        .Q(buffer1_reg_156_reg[14]),
        .R(1'b0));
  FDRE \buffer1_reg_156_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U33_n_16),
        .Q(buffer1_reg_156_reg[15]),
        .R(1'b0));
  FDRE \buffer1_reg_156_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U33_n_6),
        .Q(buffer1_reg_156_reg[1]),
        .R(1'b0));
  FDRE \buffer1_reg_156_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U33_n_5),
        .Q(buffer1_reg_156_reg[2]),
        .R(1'b0));
  FDRE \buffer1_reg_156_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U33_n_4),
        .Q(buffer1_reg_156_reg[3]),
        .R(1'b0));
  FDRE \buffer1_reg_156_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U33_n_11),
        .Q(buffer1_reg_156_reg[4]),
        .R(1'b0));
  FDRE \buffer1_reg_156_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U33_n_10),
        .Q(buffer1_reg_156_reg[5]),
        .R(1'b0));
  FDRE \buffer1_reg_156_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U33_n_9),
        .Q(buffer1_reg_156_reg[6]),
        .R(1'b0));
  FDRE \buffer1_reg_156_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U33_n_8),
        .Q(buffer1_reg_156_reg[7]),
        .R(1'b0));
  FDRE \buffer1_reg_156_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U33_n_15),
        .Q(buffer1_reg_156_reg[8]),
        .R(1'b0));
  FDRE \buffer1_reg_156_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U33_n_14),
        .Q(buffer1_reg_156_reg[9]),
        .R(1'b0));
  FDRE \buffer_cast_reg_458_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[0]),
        .Q(buffer_cast_reg_458[0]),
        .R(1'b0));
  FDRE \buffer_cast_reg_458_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[10]),
        .Q(buffer_cast_reg_458[10]),
        .R(1'b0));
  FDRE \buffer_cast_reg_458_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[11]),
        .Q(buffer_cast_reg_458[11]),
        .R(1'b0));
  FDRE \buffer_cast_reg_458_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[12]),
        .Q(buffer_cast_reg_458[12]),
        .R(1'b0));
  FDRE \buffer_cast_reg_458_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[1]),
        .Q(buffer_cast_reg_458[1]),
        .R(1'b0));
  FDRE \buffer_cast_reg_458_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[2]),
        .Q(buffer_cast_reg_458[2]),
        .R(1'b0));
  FDRE \buffer_cast_reg_458_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[3]),
        .Q(buffer_cast_reg_458[3]),
        .R(1'b0));
  FDRE \buffer_cast_reg_458_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[4]),
        .Q(buffer_cast_reg_458[4]),
        .R(1'b0));
  FDRE \buffer_cast_reg_458_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[5]),
        .Q(buffer_cast_reg_458[5]),
        .R(1'b0));
  FDRE \buffer_cast_reg_458_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[6]),
        .Q(buffer_cast_reg_458[6]),
        .R(1'b0));
  FDRE \buffer_cast_reg_458_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[7]),
        .Q(buffer_cast_reg_458[7]),
        .R(1'b0));
  FDRE \buffer_cast_reg_458_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[8]),
        .Q(buffer_cast_reg_458[8]),
        .R(1'b0));
  FDRE \buffer_cast_reg_458_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[9]),
        .Q(buffer_cast_reg_458[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFF0000)) 
    grp_pointwise_conv2d_fix_1_fu_394_ap_start_reg_i_1
       (.I0(\out_d_reg_112_reg_n_4_[3] ),
        .I1(\out_d_reg_112_reg_n_4_[0] ),
        .I2(\ap_CS_fsm[0]_i_2__3_n_4 ),
        .I3(ap_CS_fsm_state2),
        .I4(Q[1]),
        .I5(grp_pointwise_conv2d_fix_1_fu_394_ap_start_reg),
        .O(\out_d_reg_112_reg[3]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_1_reg_502[0]_i_1 
       (.I0(\in_d_reg_166_reg_n_4_[0] ),
        .O(in_d_1_fu_302_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \in_d_1_reg_502[1]_i_1 
       (.I0(\in_d_reg_166_reg_n_4_[0] ),
        .I1(\in_d_reg_166_reg_n_4_[1] ),
        .O(in_d_1_fu_302_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \in_d_1_reg_502[2]_i_1 
       (.I0(\in_d_reg_166_reg_n_4_[1] ),
        .I1(\in_d_reg_166_reg_n_4_[0] ),
        .I2(\in_d_reg_166_reg_n_4_[2] ),
        .O(in_d_1_fu_302_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \in_d_1_reg_502[3]_i_1 
       (.I0(\in_d_reg_166_reg_n_4_[2] ),
        .I1(\in_d_reg_166_reg_n_4_[0] ),
        .I2(\in_d_reg_166_reg_n_4_[1] ),
        .I3(\in_d_reg_166_reg_n_4_[3] ),
        .O(in_d_1_fu_302_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h6CCCCCCC)) 
    \in_d_1_reg_502[4]_i_1 
       (.I0(\in_d_reg_166_reg_n_4_[3] ),
        .I1(\in_d_reg_166_reg_n_4_[4] ),
        .I2(\in_d_reg_166_reg_n_4_[1] ),
        .I3(\in_d_reg_166_reg_n_4_[0] ),
        .I4(\in_d_reg_166_reg_n_4_[2] ),
        .O(in_d_1_fu_302_p2[4]));
  FDRE \in_d_1_reg_502_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_1_fu_302_p2[0]),
        .Q(in_d_1_reg_502[0]),
        .R(1'b0));
  FDRE \in_d_1_reg_502_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_1_fu_302_p2[1]),
        .Q(in_d_1_reg_502[1]),
        .R(1'b0));
  FDRE \in_d_1_reg_502_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_1_fu_302_p2[2]),
        .Q(in_d_1_reg_502[2]),
        .R(1'b0));
  FDRE \in_d_1_reg_502_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_1_fu_302_p2[3]),
        .Q(in_d_1_reg_502[3]),
        .R(1'b0));
  FDRE \in_d_1_reg_502_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_1_fu_302_p2[4]),
        .Q(in_d_1_reg_502[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000A2AAAAAA)) 
    \in_d_reg_166[4]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(out_w_reg_145[3]),
        .I2(out_w_reg_145[0]),
        .I3(out_w_reg_145[2]),
        .I4(out_w_reg_145[1]),
        .I5(ap_CS_fsm_state9),
        .O(in_d_reg_166));
  FDRE \in_d_reg_166_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_d_1_reg_502[0]),
        .Q(\in_d_reg_166_reg_n_4_[0] ),
        .R(in_d_reg_166));
  FDRE \in_d_reg_166_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_d_1_reg_502[1]),
        .Q(\in_d_reg_166_reg_n_4_[1] ),
        .R(in_d_reg_166));
  FDRE \in_d_reg_166_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_d_1_reg_502[2]),
        .Q(\in_d_reg_166_reg_n_4_[2] ),
        .R(in_d_reg_166));
  FDRE \in_d_reg_166_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_d_1_reg_502[3]),
        .Q(\in_d_reg_166_reg_n_4_[3] ),
        .R(in_d_reg_166));
  FDRE \in_d_reg_166_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_d_1_reg_502[4]),
        .Q(\in_d_reg_166_reg_n_4_[4] ),
        .R(in_d_reg_166));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_15s_30_1_1_5 network_mul_mul_16s_15s_30_1_1_U33
       (.DOADO(\pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0_reg__0 ),
        .O({network_mul_mul_16s_15s_30_1_1_U33_n_4,network_mul_mul_16s_15s_30_1_1_U33_n_5,network_mul_mul_16s_15s_30_1_1_U33_n_6,network_mul_mul_16s_15s_30_1_1_U33_n_7}),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7}),
        .ap_clk(ap_clk),
        .buffer1_reg_156_reg(buffer1_reg_156_reg),
        .\buffer1_reg_156_reg[15] (buffer_cast_reg_458),
        .input_r_q0(input_r_q0),
        .p({network_mul_mul_16s_15s_30_1_1_U33_n_8,network_mul_mul_16s_15s_30_1_1_U33_n_9,network_mul_mul_16s_15s_30_1_1_U33_n_10,network_mul_mul_16s_15s_30_1_1_U33_n_11}),
        .p_0({network_mul_mul_16s_15s_30_1_1_U33_n_12,network_mul_mul_16s_15s_30_1_1_U33_n_13,network_mul_mul_16s_15s_30_1_1_U33_n_14,network_mul_mul_16s_15s_30_1_1_U33_n_15}),
        .p_1({network_mul_mul_16s_15s_30_1_1_U33_n_16,network_mul_mul_16s_15s_30_1_1_U33_n_17,network_mul_mul_16s_15s_30_1_1_U33_n_18,network_mul_mul_16s_15s_30_1_1_U33_n_19}));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \next_mul2_reg_430[10]_i_1 
       (.I0(phi_mul1_reg_123[8]),
        .I1(\next_mul2_reg_430[10]_i_2_n_4 ),
        .I2(phi_mul1_reg_123[9]),
        .I3(phi_mul1_reg_123[10]),
        .O(next_mul2_fu_192_p2__0[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \next_mul2_reg_430[10]_i_2 
       (.I0(phi_mul1_reg_123[6]),
        .I1(phi_mul1_reg_123[5]),
        .I2(phi_mul1_reg_123[3]),
        .I3(phi_mul1_reg_123[2]),
        .I4(phi_mul1_reg_123[4]),
        .I5(phi_mul1_reg_123[7]),
        .O(\next_mul2_reg_430[10]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_430[2]_i_1 
       (.I0(phi_mul1_reg_123[2]),
        .O(next_mul2_fu_192_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_430[3]_i_1 
       (.I0(phi_mul1_reg_123[2]),
        .I1(phi_mul1_reg_123[3]),
        .O(next_mul2_fu_192_p2__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \next_mul2_reg_430[4]_i_1 
       (.I0(phi_mul1_reg_123[2]),
        .I1(phi_mul1_reg_123[3]),
        .I2(phi_mul1_reg_123[4]),
        .O(next_mul2_fu_192_p2__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \next_mul2_reg_430[5]_i_1 
       (.I0(phi_mul1_reg_123[3]),
        .I1(phi_mul1_reg_123[2]),
        .I2(phi_mul1_reg_123[4]),
        .I3(phi_mul1_reg_123[5]),
        .O(next_mul2_fu_192_p2__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    \next_mul2_reg_430[6]_i_1 
       (.I0(phi_mul1_reg_123[4]),
        .I1(phi_mul1_reg_123[2]),
        .I2(phi_mul1_reg_123[3]),
        .I3(phi_mul1_reg_123[5]),
        .I4(phi_mul1_reg_123[6]),
        .O(\next_mul2_reg_430[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA15555555)) 
    \next_mul2_reg_430[7]_i_1 
       (.I0(phi_mul1_reg_123[6]),
        .I1(phi_mul1_reg_123[5]),
        .I2(phi_mul1_reg_123[3]),
        .I3(phi_mul1_reg_123[2]),
        .I4(phi_mul1_reg_123[4]),
        .I5(phi_mul1_reg_123[7]),
        .O(\next_mul2_reg_430[7]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_430[8]_i_1 
       (.I0(\next_mul2_reg_430[10]_i_2_n_4 ),
        .I1(phi_mul1_reg_123[8]),
        .O(next_mul2_fu_192_p2__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \next_mul2_reg_430[9]_i_1 
       (.I0(\next_mul2_reg_430[10]_i_2_n_4 ),
        .I1(phi_mul1_reg_123[8]),
        .I2(phi_mul1_reg_123[9]),
        .O(next_mul2_fu_192_p2__0[9]));
  FDRE \next_mul2_reg_430_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_192_p2__0[10]),
        .Q(next_mul2_reg_430[10]),
        .R(1'b0));
  FDRE \next_mul2_reg_430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_192_p2__0[2]),
        .Q(next_mul2_reg_430[2]),
        .R(1'b0));
  FDRE \next_mul2_reg_430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_192_p2__0[3]),
        .Q(next_mul2_reg_430[3]),
        .R(1'b0));
  FDRE \next_mul2_reg_430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_192_p2__0[4]),
        .Q(next_mul2_reg_430[4]),
        .R(1'b0));
  FDRE \next_mul2_reg_430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_192_p2__0[5]),
        .Q(next_mul2_reg_430[5]),
        .R(1'b0));
  FDRE \next_mul2_reg_430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\next_mul2_reg_430[6]_i_1_n_4 ),
        .Q(next_mul2_reg_430[6]),
        .R(1'b0));
  FDRE \next_mul2_reg_430_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\next_mul2_reg_430[7]_i_1_n_4 ),
        .Q(next_mul2_reg_430[7]),
        .R(1'b0));
  FDRE \next_mul2_reg_430_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_192_p2__0[8]),
        .Q(next_mul2_reg_430[8]),
        .R(1'b0));
  FDRE \next_mul2_reg_430_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_192_p2__0[9]),
        .Q(next_mul2_reg_430[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_507[4]_i_2 
       (.I0(phi_mul_reg_177[2]),
        .O(\next_mul_reg_507[4]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_507[8]_i_2 
       (.I0(phi_mul_reg_177[7]),
        .O(\next_mul_reg_507[8]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_507[8]_i_3 
       (.I0(phi_mul_reg_177[6]),
        .O(\next_mul_reg_507[8]_i_3_n_4 ));
  FDRE \next_mul_reg_507_reg[10] 
       (.C(ap_clk),
        .CE(next_mul_reg_5070),
        .D(next_mul_fu_312_p2[10]),
        .Q(next_mul_reg_507[10]),
        .R(1'b0));
  FDRE \next_mul_reg_507_reg[11] 
       (.C(ap_clk),
        .CE(next_mul_reg_5070),
        .D(next_mul_fu_312_p2[11]),
        .Q(next_mul_reg_507[11]),
        .R(1'b0));
  CARRY4 \next_mul_reg_507_reg[11]_i_1 
       (.CI(\next_mul_reg_507_reg[8]_i_1_n_4 ),
        .CO({\NLW_next_mul_reg_507_reg[11]_i_1_CO_UNCONNECTED [3:2],\next_mul_reg_507_reg[11]_i_1_n_6 ,\next_mul_reg_507_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_next_mul_reg_507_reg[11]_i_1_O_UNCONNECTED [3],next_mul_fu_312_p2[11:9]}),
        .S({1'b0,phi_mul_reg_177[11:9]}));
  FDRE \next_mul_reg_507_reg[1] 
       (.C(ap_clk),
        .CE(next_mul_reg_5070),
        .D(next_mul_fu_312_p2[1]),
        .Q(next_mul_reg_507[1]),
        .R(1'b0));
  FDRE \next_mul_reg_507_reg[2] 
       (.C(ap_clk),
        .CE(next_mul_reg_5070),
        .D(next_mul_fu_312_p2[2]),
        .Q(next_mul_reg_507[2]),
        .R(1'b0));
  FDRE \next_mul_reg_507_reg[3] 
       (.C(ap_clk),
        .CE(next_mul_reg_5070),
        .D(next_mul_fu_312_p2[3]),
        .Q(next_mul_reg_507[3]),
        .R(1'b0));
  FDRE \next_mul_reg_507_reg[4] 
       (.C(ap_clk),
        .CE(next_mul_reg_5070),
        .D(next_mul_fu_312_p2[4]),
        .Q(next_mul_reg_507[4]),
        .R(1'b0));
  CARRY4 \next_mul_reg_507_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_507_reg[4]_i_1_n_4 ,\next_mul_reg_507_reg[4]_i_1_n_5 ,\next_mul_reg_507_reg[4]_i_1_n_6 ,\next_mul_reg_507_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_177[2],1'b0}),
        .O(next_mul_fu_312_p2[4:1]),
        .S({phi_mul_reg_177[4:3],\next_mul_reg_507[4]_i_2_n_4 ,phi_mul_reg_177[1]}));
  FDRE \next_mul_reg_507_reg[5] 
       (.C(ap_clk),
        .CE(next_mul_reg_5070),
        .D(next_mul_fu_312_p2[5]),
        .Q(next_mul_reg_507[5]),
        .R(1'b0));
  FDRE \next_mul_reg_507_reg[6] 
       (.C(ap_clk),
        .CE(next_mul_reg_5070),
        .D(next_mul_fu_312_p2[6]),
        .Q(next_mul_reg_507[6]),
        .R(1'b0));
  FDRE \next_mul_reg_507_reg[7] 
       (.C(ap_clk),
        .CE(next_mul_reg_5070),
        .D(next_mul_fu_312_p2[7]),
        .Q(next_mul_reg_507[7]),
        .R(1'b0));
  FDRE \next_mul_reg_507_reg[8] 
       (.C(ap_clk),
        .CE(next_mul_reg_5070),
        .D(next_mul_fu_312_p2[8]),
        .Q(next_mul_reg_507[8]),
        .R(1'b0));
  CARRY4 \next_mul_reg_507_reg[8]_i_1 
       (.CI(\next_mul_reg_507_reg[4]_i_1_n_4 ),
        .CO({\next_mul_reg_507_reg[8]_i_1_n_4 ,\next_mul_reg_507_reg[8]_i_1_n_5 ,\next_mul_reg_507_reg[8]_i_1_n_6 ,\next_mul_reg_507_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_177[7:6],1'b0}),
        .O(next_mul_fu_312_p2[8:5]),
        .S({phi_mul_reg_177[8],\next_mul_reg_507[8]_i_2_n_4 ,\next_mul_reg_507[8]_i_3_n_4 ,phi_mul_reg_177[5]}));
  FDRE \next_mul_reg_507_reg[9] 
       (.C(ap_clk),
        .CE(next_mul_reg_5070),
        .D(next_mul_fu_312_p2[9]),
        .Q(next_mul_reg_507[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_2_reg_438[0]_i_1 
       (.I0(\out_d_reg_112_reg_n_4_[0] ),
        .O(out_d_2_fu_204_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_2_reg_438[1]_i_1 
       (.I0(\out_d_reg_112_reg_n_4_[0] ),
        .I1(\out_d_reg_112_reg_n_4_[1] ),
        .O(out_d_2_fu_204_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_d_2_reg_438[2]_i_1 
       (.I0(\out_d_reg_112_reg_n_4_[2] ),
        .I1(\out_d_reg_112_reg_n_4_[0] ),
        .I2(\out_d_reg_112_reg_n_4_[1] ),
        .O(out_d_2_fu_204_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_2_reg_438[3]_i_1 
       (.I0(\out_d_reg_112_reg_n_4_[1] ),
        .I1(\out_d_reg_112_reg_n_4_[0] ),
        .I2(\out_d_reg_112_reg_n_4_[2] ),
        .I3(\out_d_reg_112_reg_n_4_[3] ),
        .O(out_d_2_fu_204_p2[3]));
  FDRE \out_d_2_reg_438_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_204_p2[0]),
        .Q(out_d_2_reg_438[0]),
        .R(1'b0));
  FDRE \out_d_2_reg_438_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_204_p2[1]),
        .Q(out_d_2_reg_438[1]),
        .R(1'b0));
  FDRE \out_d_2_reg_438_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_204_p2[2]),
        .Q(out_d_2_reg_438[2]),
        .R(1'b0));
  FDRE \out_d_2_reg_438_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_204_p2[3]),
        .Q(out_d_2_reg_438[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888888888880888)) 
    \out_d_reg_112[3]_i_1 
       (.I0(grp_pointwise_conv2d_fix_1_fu_394_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(ap_CS_fsm_state4),
        .I3(p_shl_cast_fu_250_p1[7]),
        .I4(p_shl_cast_fu_250_p1[4]),
        .I5(\ap_CS_fsm[1]_i_2__0_n_4 ),
        .O(out_d_reg_112));
  LUT5 #(
    .INIT(32'h08000000)) 
    \out_d_reg_112[3]_i_2 
       (.I0(ap_CS_fsm_state4),
        .I1(p_shl_cast_fu_250_p1[7]),
        .I2(p_shl_cast_fu_250_p1[4]),
        .I3(p_shl_cast_fu_250_p1[6]),
        .I4(p_shl_cast_fu_250_p1[5]),
        .O(ap_NS_fsm10_out));
  FDRE \out_d_reg_112_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_2_reg_438[0]),
        .Q(\out_d_reg_112_reg_n_4_[0] ),
        .R(out_d_reg_112));
  FDRE \out_d_reg_112_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_2_reg_438[1]),
        .Q(\out_d_reg_112_reg_n_4_[1] ),
        .R(out_d_reg_112));
  FDRE \out_d_reg_112_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_2_reg_438[2]),
        .Q(\out_d_reg_112_reg_n_4_[2] ),
        .R(out_d_reg_112));
  FDRE \out_d_reg_112_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_2_reg_438[3]),
        .Q(\out_d_reg_112_reg_n_4_[3] ),
        .R(out_d_reg_112));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_2_reg_466[0]_i_1 
       (.I0(p_shl_cast_fu_250_p1[4]),
        .O(\out_h_2_reg_466[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_2_reg_466[1]_i_1 
       (.I0(p_shl_cast_fu_250_p1[4]),
        .I1(p_shl_cast_fu_250_p1[5]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_2_reg_466[2]_i_1 
       (.I0(p_shl_cast_fu_250_p1[5]),
        .I1(p_shl_cast_fu_250_p1[4]),
        .I2(p_shl_cast_fu_250_p1[6]),
        .O(out_h_2_fu_236_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \out_h_2_reg_466[3]_i_1 
       (.I0(p_shl_cast_fu_250_p1[4]),
        .I1(p_shl_cast_fu_250_p1[7]),
        .I2(p_shl_cast_fu_250_p1[5]),
        .I3(p_shl_cast_fu_250_p1[6]),
        .O(out_h_2_fu_236_p2[3]));
  FDRE \out_h_2_reg_466_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\out_h_2_reg_466[0]_i_1_n_4 ),
        .Q(out_h_2_reg_466[0]),
        .R(1'b0));
  FDRE \out_h_2_reg_466_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[1]),
        .Q(out_h_2_reg_466[1]),
        .R(1'b0));
  FDRE \out_h_2_reg_466_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_2_fu_236_p2[2]),
        .Q(out_h_2_reg_466[2]),
        .R(1'b0));
  FDRE \out_h_2_reg_466_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_2_fu_236_p2[3]),
        .Q(out_h_2_reg_466[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFFFFF00000000)) 
    \out_h_reg_134[3]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(out_w_reg_145[3]),
        .I2(out_w_reg_145[0]),
        .I3(out_w_reg_145[2]),
        .I4(out_w_reg_145[1]),
        .I5(ap_CS_fsm_state3),
        .O(out_h_reg_134));
  LUT5 #(
    .INIT(32'h08000000)) 
    \out_h_reg_134[3]_i_2 
       (.I0(ap_CS_fsm_state5),
        .I1(out_w_reg_145[3]),
        .I2(out_w_reg_145[0]),
        .I3(out_w_reg_145[2]),
        .I4(out_w_reg_145[1]),
        .O(ap_NS_fsm1));
  FDRE \out_h_reg_134_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_2_reg_466[0]),
        .Q(p_shl_cast_fu_250_p1[4]),
        .R(out_h_reg_134));
  FDRE \out_h_reg_134_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_2_reg_466[1]),
        .Q(p_shl_cast_fu_250_p1[5]),
        .R(out_h_reg_134));
  FDRE \out_h_reg_134_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_2_reg_466[2]),
        .Q(p_shl_cast_fu_250_p1[6]),
        .R(out_h_reg_134));
  FDRE \out_h_reg_134_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_2_reg_466[3]),
        .Q(p_shl_cast_fu_250_p1[7]),
        .R(out_h_reg_134));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_2_reg_484[0]_i_1 
       (.I0(out_w_reg_145[0]),
        .O(out_w_2_fu_282_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_2_reg_484[1]_i_1 
       (.I0(out_w_reg_145[0]),
        .I1(out_w_reg_145[1]),
        .O(out_w_2_fu_282_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_2_reg_484[2]_i_1 
       (.I0(out_w_reg_145[1]),
        .I1(out_w_reg_145[0]),
        .I2(out_w_reg_145[2]),
        .O(out_w_2_fu_282_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \out_w_2_reg_484[3]_i_1 
       (.I0(out_w_reg_145[0]),
        .I1(out_w_reg_145[3]),
        .I2(out_w_reg_145[1]),
        .I3(out_w_reg_145[2]),
        .O(out_w_2_fu_282_p2[3]));
  FDRE \out_w_2_reg_484_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_282_p2[0]),
        .Q(out_w_2_reg_484[0]),
        .R(1'b0));
  FDRE \out_w_2_reg_484_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_282_p2[1]),
        .Q(out_w_2_reg_484[1]),
        .R(1'b0));
  FDRE \out_w_2_reg_484_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_282_p2[2]),
        .Q(out_w_2_reg_484[2]),
        .R(1'b0));
  FDRE \out_w_2_reg_484_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_282_p2[3]),
        .Q(out_w_2_reg_484[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7FF0000)) 
    \out_w_reg_145[3]_i_1 
       (.I0(p_shl_cast_fu_250_p1[5]),
        .I1(p_shl_cast_fu_250_p1[6]),
        .I2(p_shl_cast_fu_250_p1[4]),
        .I3(p_shl_cast_fu_250_p1[7]),
        .I4(ap_CS_fsm_state4),
        .O(out_w_reg_1450));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \out_w_reg_145[3]_i_2 
       (.I0(output_r_ce0),
        .I1(\in_d_reg_166_reg_n_4_[1] ),
        .I2(\in_d_reg_166_reg_n_4_[2] ),
        .I3(\in_d_reg_166_reg_n_4_[4] ),
        .I4(\in_d_reg_166_reg_n_4_[3] ),
        .I5(\in_d_reg_166_reg_n_4_[0] ),
        .O(E));
  FDRE \out_w_reg_145_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_2_reg_484[0]),
        .Q(out_w_reg_145[0]),
        .R(out_w_reg_1450));
  FDRE \out_w_reg_145_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_2_reg_484[1]),
        .Q(out_w_reg_145[1]),
        .R(out_w_reg_1450));
  FDRE \out_w_reg_145_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_2_reg_484[2]),
        .Q(out_w_reg_145[2]),
        .R(out_w_reg_1450));
  FDRE \out_w_reg_145_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_2_reg_484[3]),
        .Q(out_w_reg_145[3]),
        .R(out_w_reg_1450));
  FDRE \phi_mul1_cast_reg_425_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_123[10]),
        .Q(\phi_mul1_cast_reg_425_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_425_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_123[2]),
        .Q(\phi_mul1_cast_reg_425_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_425_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_123[3]),
        .Q(\phi_mul1_cast_reg_425_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_425_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_123[4]),
        .Q(\phi_mul1_cast_reg_425_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_425_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_123[5]),
        .Q(\phi_mul1_cast_reg_425_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_425_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_123[6]),
        .Q(\phi_mul1_cast_reg_425_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_425_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_123[7]),
        .Q(\phi_mul1_cast_reg_425_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_425_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_123[8]),
        .Q(\phi_mul1_cast_reg_425_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_425_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_123[9]),
        .Q(\phi_mul1_cast_reg_425_reg_n_4_[9] ),
        .R(1'b0));
  FDRE \phi_mul1_reg_123_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_430[10]),
        .Q(phi_mul1_reg_123[10]),
        .R(out_d_reg_112));
  FDRE \phi_mul1_reg_123_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_430[2]),
        .Q(phi_mul1_reg_123[2]),
        .R(out_d_reg_112));
  FDRE \phi_mul1_reg_123_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_430[3]),
        .Q(phi_mul1_reg_123[3]),
        .R(out_d_reg_112));
  FDRE \phi_mul1_reg_123_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_430[4]),
        .Q(phi_mul1_reg_123[4]),
        .R(out_d_reg_112));
  FDRE \phi_mul1_reg_123_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_430[5]),
        .Q(phi_mul1_reg_123[5]),
        .R(out_d_reg_112));
  FDRE \phi_mul1_reg_123_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_430[6]),
        .Q(phi_mul1_reg_123[6]),
        .R(out_d_reg_112));
  FDRE \phi_mul1_reg_123_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_430[7]),
        .Q(phi_mul1_reg_123[7]),
        .R(out_d_reg_112));
  FDRE \phi_mul1_reg_123_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_430[8]),
        .Q(phi_mul1_reg_123[8]),
        .R(out_d_reg_112));
  FDRE \phi_mul1_reg_123_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_430[9]),
        .Q(phi_mul1_reg_123[9]),
        .R(out_d_reg_112));
  FDRE \phi_mul_reg_177_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_507[10]),
        .Q(phi_mul_reg_177[10]),
        .R(in_d_reg_166));
  FDRE \phi_mul_reg_177_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_507[11]),
        .Q(phi_mul_reg_177[11]),
        .R(in_d_reg_166));
  FDRE \phi_mul_reg_177_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_507[1]),
        .Q(phi_mul_reg_177[1]),
        .R(in_d_reg_166));
  FDRE \phi_mul_reg_177_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_507[2]),
        .Q(phi_mul_reg_177[2]),
        .R(in_d_reg_166));
  FDRE \phi_mul_reg_177_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_507[3]),
        .Q(phi_mul_reg_177[3]),
        .R(in_d_reg_166));
  FDRE \phi_mul_reg_177_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_507[4]),
        .Q(phi_mul_reg_177[4]),
        .R(in_d_reg_166));
  FDRE \phi_mul_reg_177_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_507[5]),
        .Q(phi_mul_reg_177[5]),
        .R(in_d_reg_166));
  FDRE \phi_mul_reg_177_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_507[6]),
        .Q(phi_mul_reg_177[6]),
        .R(in_d_reg_166));
  FDRE \phi_mul_reg_177_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_507[7]),
        .Q(phi_mul_reg_177[7]),
        .R(in_d_reg_166));
  FDRE \phi_mul_reg_177_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_507[8]),
        .Q(phi_mul_reg_177[8]),
        .R(in_d_reg_166));
  FDRE \phi_mul_reg_177_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_507[9]),
        .Q(phi_mul_reg_177[9]),
        .R(in_d_reg_166));
  LUT6 #(
    .INIT(64'h553355005533550F)) 
    ram_reg_0_i_101__0
       (.I0(output_r_ce0),
        .I1(ram_reg_0_i_22_0),
        .I2(ram_reg_0_i_22_1),
        .I3(Q[2]),
        .I4(Q[6]),
        .I5(ram_reg_0_i_22_2),
        .O(ram_reg_0_i_101__0_n_4));
  CARRY4 ram_reg_0_i_103
       (.CI(ram_reg_0_i_122_n_4),
        .CO({NLW_ram_reg_0_i_103_CO_UNCONNECTED[3],ram_reg_0_i_103_n_5,ram_reg_0_i_103_n_6,ram_reg_0_i_103_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,\phi_mul1_cast_reg_425_reg_n_4_[9] ,\phi_mul1_cast_reg_425_reg_n_4_[8] ,ram_reg_0_i_156_n_4}),
        .O(output_r_address0[11:8]),
        .S({ram_reg_0_i_157_n_4,ram_reg_0_i_158_n_4,ram_reg_0_i_159_n_4,ram_reg_0_i_160_n_4}));
  CARRY4 ram_reg_0_i_110__0
       (.CI(ram_reg_0_i_116__0_n_4),
        .CO({ram_reg_0_i_110__0_n_4,ram_reg_0_i_110__0_n_5,ram_reg_0_i_110__0_n_6,ram_reg_0_i_110__0_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_130_n_11,ram_reg_0_i_140_n_8,ram_reg_0_i_140_n_9,ram_reg_0_i_140_n_10}),
        .O(input_r_address0[7:4]),
        .S({ram_reg_0_i_130_n_11,ram_reg_0_i_141__0_n_4,ram_reg_0_i_142_n_4,ram_reg_0_i_143_n_4}));
  CARRY4 ram_reg_0_i_116__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_116__0_n_4,ram_reg_0_i_116__0_n_5,ram_reg_0_i_116__0_n_6,ram_reg_0_i_116__0_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_140_n_11,ram_reg_0_i_123__0_n_8,ram_reg_0_i_123__0_n_9,ram_reg_0_i_123__0_n_10}),
        .O({input_r_address0[3:1],NLW_ram_reg_0_i_116__0_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_161__0_n_4,ram_reg_0_i_162_n_4,ram_reg_0_i_163_n_4,grp_pointwise_conv2d_fix_1_fu_394_input_r_address0[1]}));
  CARRY4 ram_reg_0_i_122
       (.CI(ram_reg_0_i_133_n_4),
        .CO({ram_reg_0_i_122_n_4,ram_reg_0_i_122_n_5,ram_reg_0_i_122_n_6,ram_reg_0_i_122_n_7}),
        .CYINIT(1'b0),
        .DI(tmp1_cast_fu_380_p1[7:4]),
        .O(output_r_address0[7:4]),
        .S({ram_reg_0_i_183__0_n_4,ram_reg_0_i_184__0_n_4,ram_reg_0_i_185__0_n_4,ram_reg_0_i_186_n_4}));
  CARRY4 ram_reg_0_i_123__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_123__0_n_4,ram_reg_0_i_123__0_n_5,ram_reg_0_i_123__0_n_6,ram_reg_0_i_123__0_n_7}),
        .CYINIT(1'b0),
        .DI({phi_mul_reg_177[3:1],1'b0}),
        .O({ram_reg_0_i_123__0_n_8,ram_reg_0_i_123__0_n_9,ram_reg_0_i_123__0_n_10,input_r_address0[0]}),
        .S({ram_reg_0_i_183_n_4,ram_reg_0_i_184_n_4,ram_reg_0_i_185_n_4,ram_reg_0_i_186__0_n_4}));
  CARRY4 ram_reg_0_i_130
       (.CI(ram_reg_0_i_140_n_4),
        .CO({NLW_ram_reg_0_i_130_CO_UNCONNECTED[3],ram_reg_0_i_130_n_5,ram_reg_0_i_130_n_6,ram_reg_0_i_130_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_177[10:8]}),
        .O({ram_reg_0_i_130_n_8,ram_reg_0_i_130_n_9,ram_reg_0_i_130_n_10,ram_reg_0_i_130_n_11}),
        .S(phi_mul_reg_177[11:8]));
  CARRY4 ram_reg_0_i_133
       (.CI(1'b0),
        .CO({ram_reg_0_i_133_n_4,ram_reg_0_i_133_n_5,ram_reg_0_i_133_n_6,ram_reg_0_i_133_n_7}),
        .CYINIT(1'b0),
        .DI({tmp1_cast_fu_380_p1[3:2],1'b0,tmp_23_cast_reg_494[0]}),
        .O(output_r_address0[3:0]),
        .S({ram_reg_0_i_216_n_4,ram_reg_0_i_217_n_4,ram_reg_0_i_218_n_4,ram_reg_0_i_219_n_4}));
  CARRY4 ram_reg_0_i_140
       (.CI(ram_reg_0_i_123__0_n_4),
        .CO({ram_reg_0_i_140_n_4,ram_reg_0_i_140_n_5,ram_reg_0_i_140_n_6,ram_reg_0_i_140_n_7}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_177[7:4]),
        .O({ram_reg_0_i_140_n_8,ram_reg_0_i_140_n_9,ram_reg_0_i_140_n_10,ram_reg_0_i_140_n_11}),
        .S(phi_mul_reg_177[7:4]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_141__0
       (.I0(ram_reg_0_i_140_n_8),
        .I1(tmp_19_reg_471_reg__0[6]),
        .O(ram_reg_0_i_141__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_142
       (.I0(ram_reg_0_i_140_n_9),
        .I1(tmp_19_reg_471_reg__0[5]),
        .O(ram_reg_0_i_142_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_143
       (.I0(ram_reg_0_i_140_n_10),
        .I1(tmp_19_reg_471_reg__0[4]),
        .O(ram_reg_0_i_143_n_4));
  LUT5 #(
    .INIT(32'hEEFEEEEE)) 
    ram_reg_0_i_152__0
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(buffer1_reg_156_reg[1]),
        .I3(buffer1_reg_156_reg[15]),
        .I4(Q[2]),
        .O(\ap_CS_fsm_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_0_i_153__0
       (.I0(buffer1_reg_156_reg[0]),
        .I1(buffer1_reg_156_reg[15]),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(buffer1_reg_158_reg[2]),
        .I5(buffer1_reg_158_reg[0]),
        .O(ram_reg_0_i_153__0_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_156
       (.I0(\phi_mul1_cast_reg_425_reg_n_4_[8] ),
        .O(ram_reg_0_i_156_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_157
       (.I0(\phi_mul1_cast_reg_425_reg_n_4_[10] ),
        .O(ram_reg_0_i_157_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_158
       (.I0(\phi_mul1_cast_reg_425_reg_n_4_[9] ),
        .I1(\phi_mul1_cast_reg_425_reg_n_4_[10] ),
        .O(ram_reg_0_i_158_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_159
       (.I0(\phi_mul1_cast_reg_425_reg_n_4_[8] ),
        .I1(\phi_mul1_cast_reg_425_reg_n_4_[9] ),
        .O(ram_reg_0_i_159_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_160
       (.I0(\phi_mul1_cast_reg_425_reg_n_4_[8] ),
        .I1(ram_reg_0_i_181_n_4),
        .O(ram_reg_0_i_160_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_161__0
       (.I0(ram_reg_0_i_140_n_11),
        .I1(tmp_19_reg_471_reg__0[3]),
        .O(ram_reg_0_i_161__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_162
       (.I0(ram_reg_0_i_123__0_n_8),
        .I1(tmp_19_reg_471_reg__0[2]),
        .O(ram_reg_0_i_162_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_163
       (.I0(ram_reg_0_i_123__0_n_9),
        .I1(tmp_19_reg_471_reg__0[1]),
        .O(ram_reg_0_i_163_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_164__0
       (.I0(ram_reg_0_i_123__0_n_10),
        .I1(tmp_19_reg_471_reg__0[0]),
        .O(grp_pointwise_conv2d_fix_1_fu_394_input_r_address0[1]));
  LUT5 #(
    .INIT(32'h2F2F2F20)) 
    ram_reg_0_i_17
       (.I0(tmp_26_fu_283_p1[0]),
        .I1(tmp_26_fu_283_p1[2]),
        .I2(Q[0]),
        .I3(ram_reg_0_i_93_n_4),
        .I4(ram_reg_0),
        .O(d0[0]));
  CARRY4 ram_reg_0_i_181
       (.CI(ram_reg_0_i_182_n_4),
        .CO({ram_reg_0_i_181_n_4,NLW_ram_reg_0_i_181_CO_UNCONNECTED[2],ram_reg_0_i_181_n_6,ram_reg_0_i_181_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_19_reg_471_reg__0[6:4]}),
        .O({NLW_ram_reg_0_i_181_O_UNCONNECTED[3],tmp1_cast_fu_380_p1[7:5]}),
        .S({1'b1,tmp_19_reg_471_reg__0[6:4]}));
  CARRY4 ram_reg_0_i_182
       (.CI(1'b0),
        .CO({ram_reg_0_i_182_n_4,ram_reg_0_i_182_n_5,ram_reg_0_i_182_n_6,ram_reg_0_i_182_n_7}),
        .CYINIT(1'b0),
        .DI(tmp_19_reg_471_reg__0[3:0]),
        .O({tmp1_cast_fu_380_p1[4:2],NLW_ram_reg_0_i_182_O_UNCONNECTED[0]}),
        .S({tmp_19_reg_471_reg__0[3],ram_reg_0_i_234_n_4,ram_reg_0_i_235_n_4,tmp1_cast_fu_380_p1[1]}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_183
       (.I0(phi_mul_reg_177[3]),
        .I1(tmp_23_cast_reg_494[3]),
        .O(ram_reg_0_i_183_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_183__0
       (.I0(tmp1_cast_fu_380_p1[7]),
        .I1(\phi_mul1_cast_reg_425_reg_n_4_[7] ),
        .O(ram_reg_0_i_183__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_184
       (.I0(phi_mul_reg_177[2]),
        .I1(tmp_23_cast_reg_494[2]),
        .O(ram_reg_0_i_184_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_184__0
       (.I0(tmp1_cast_fu_380_p1[6]),
        .I1(\phi_mul1_cast_reg_425_reg_n_4_[6] ),
        .O(ram_reg_0_i_184__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_185
       (.I0(phi_mul_reg_177[1]),
        .I1(tmp_23_cast_reg_494[1]),
        .O(ram_reg_0_i_185_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_185__0
       (.I0(tmp1_cast_fu_380_p1[5]),
        .I1(\phi_mul1_cast_reg_425_reg_n_4_[5] ),
        .O(ram_reg_0_i_185__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_186
       (.I0(tmp1_cast_fu_380_p1[4]),
        .I1(\phi_mul1_cast_reg_425_reg_n_4_[4] ),
        .O(ram_reg_0_i_186_n_4));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_186__0
       (.I0(tmp_23_cast_reg_494[0]),
        .O(ram_reg_0_i_186__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_216
       (.I0(tmp1_cast_fu_380_p1[3]),
        .I1(\phi_mul1_cast_reg_425_reg_n_4_[3] ),
        .O(ram_reg_0_i_216_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_217
       (.I0(tmp1_cast_fu_380_p1[2]),
        .I1(\phi_mul1_cast_reg_425_reg_n_4_[2] ),
        .O(ram_reg_0_i_217_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_218
       (.I0(tmp_23_cast_reg_494[1]),
        .I1(tmp_19_reg_471_reg__0[0]),
        .O(ram_reg_0_i_218_n_4));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_219
       (.I0(tmp_23_cast_reg_494[0]),
        .O(ram_reg_0_i_219_n_4));
  LUT6 #(
    .INIT(64'hAAFEAAAAFFFFFFFF)) 
    ram_reg_0_i_22
       (.I0(ram_reg_0_i_101__0_n_4),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(input_r_ce0),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_0),
        .O(\ap_CS_fsm_reg[28] ));
  LUT5 #(
    .INIT(32'h5D7F7F7F)) 
    ram_reg_0_i_22__0
       (.I0(ram_reg_0_0),
        .I1(Q[2]),
        .I2(grp_pointwise_conv2d_fix_1_fu_394_input_r_address0[13]),
        .I3(ram_reg_0_2),
        .I4(Q[6]),
        .O(\ap_CS_fsm_reg[14] ));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_234
       (.I0(tmp_19_reg_471_reg__0[2]),
        .I1(tmp_23_cast_reg_494[3]),
        .O(ram_reg_0_i_234_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_235
       (.I0(tmp_19_reg_471_reg__0[1]),
        .I1(tmp_23_cast_reg_494[2]),
        .O(ram_reg_0_i_235_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_236
       (.I0(tmp_19_reg_471_reg__0[0]),
        .I1(tmp_23_cast_reg_494[1]),
        .O(tmp1_cast_fu_380_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h7D55)) 
    ram_reg_0_i_81
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0_i_123__0_n_10),
        .I2(tmp_19_reg_471_reg__0[0]),
        .I3(Q[2]),
        .O(\tmp_19_reg_471_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h1011101010101010)) 
    ram_reg_0_i_93
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(ram_reg_0_i_153__0_n_4),
        .I3(ram_reg_4_0),
        .I4(input_r_q0[0]),
        .I5(ram_reg_4_1),
        .O(ram_reg_0_i_93_n_4));
  CARRY4 ram_reg_0_i_98__0
       (.CI(ram_reg_0_i_110__0_n_4),
        .CO({grp_pointwise_conv2d_fix_1_fu_394_input_r_address0[13:12],ram_reg_0_i_98__0_n_6,ram_reg_0_i_98__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_0_i_130_n_8,ram_reg_0_i_130_n_9,ram_reg_0_i_130_n_10}),
        .O({NLW_ram_reg_0_i_98__0_O_UNCONNECTED[3],input_r_address0[10:8]}),
        .S({1'b1,ram_reg_0_i_130_n_8,ram_reg_0_i_130_n_9,ram_reg_0_i_130_n_10}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_10
       (.I0(buffer1_reg_156_reg[2]),
        .I1(buffer1_reg_156_reg[15]),
        .O(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[0]));
  LUT5 #(
    .INIT(32'hEEFEEEEE)) 
    ram_reg_1_i_11
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(buffer1_reg_156_reg[3]),
        .I3(buffer1_reg_156_reg[15]),
        .I4(Q[2]),
        .O(\ap_CS_fsm_reg[22] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_2_i_14
       (.I0(buffer1_reg_156_reg[5]),
        .I1(buffer1_reg_156_reg[15]),
        .O(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_2_i_16
       (.I0(buffer1_reg_156_reg[4]),
        .I1(buffer1_reg_156_reg[15]),
        .O(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_3_i_10
       (.I0(buffer1_reg_156_reg[6]),
        .I1(buffer1_reg_156_reg[15]),
        .O(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_3_i_8
       (.I0(buffer1_reg_156_reg[7]),
        .I1(buffer1_reg_156_reg[15]),
        .O(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[4]));
  LUT5 #(
    .INIT(32'h2F2F2F20)) 
    ram_reg_4_i_1
       (.I0(tmp_26_fu_283_p1[1]),
        .I1(tmp_26_fu_283_p1[2]),
        .I2(Q[0]),
        .I3(ram_reg_4_i_4_n_4),
        .I4(ram_reg_4),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_4_i_12
       (.I0(buffer1_reg_156_reg[9]),
        .I1(buffer1_reg_156_reg[15]),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(buffer1_reg_158_reg[2]),
        .I5(buffer1_reg_158_reg[1]),
        .O(ram_reg_4_i_12_n_4));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_4_i_14
       (.I0(buffer1_reg_156_reg[8]),
        .I1(buffer1_reg_156_reg[15]),
        .O(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[5]));
  LUT6 #(
    .INIT(64'h1011101010101010)) 
    ram_reg_4_i_4
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(ram_reg_4_i_12_n_4),
        .I3(ram_reg_4_0),
        .I4(input_r_q0[9]),
        .I5(ram_reg_4_1),
        .O(ram_reg_4_i_4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_5_i_11
       (.I0(buffer1_reg_156_reg[10]),
        .I1(buffer1_reg_156_reg[15]),
        .O(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_5_i_9
       (.I0(buffer1_reg_156_reg[11]),
        .I1(buffer1_reg_156_reg[15]),
        .O(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_6_i_10
       (.I0(buffer1_reg_156_reg[12]),
        .I1(buffer1_reg_156_reg[15]),
        .O(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_6_i_8
       (.I0(buffer1_reg_156_reg[13]),
        .I1(buffer1_reg_156_reg[15]),
        .O(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_7_i_8
       (.I0(buffer1_reg_156_reg[14]),
        .I1(buffer1_reg_156_reg[15]),
        .O(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[10]));
  LUT6 #(
    .INIT(64'hF1F0FFFFF0F00000)) 
    \tmp_18_reg_448[0]_i_1 
       (.I0(\out_d_reg_112_reg_n_4_[1] ),
        .I1(\out_d_reg_112_reg_n_4_[2] ),
        .I2(\out_d_reg_112_reg_n_4_[0] ),
        .I3(\out_d_reg_112_reg_n_4_[3] ),
        .I4(ap_CS_fsm_state2),
        .I5(tmp_18_reg_448[0]),
        .O(\tmp_18_reg_448[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hABAAFFFFAAAA0000)) 
    \tmp_18_reg_448[1]_i_1 
       (.I0(\out_d_reg_112_reg_n_4_[1] ),
        .I1(\out_d_reg_112_reg_n_4_[2] ),
        .I2(\out_d_reg_112_reg_n_4_[0] ),
        .I3(\out_d_reg_112_reg_n_4_[3] ),
        .I4(ap_CS_fsm_state2),
        .I5(tmp_18_reg_448[1]),
        .O(\tmp_18_reg_448[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hCDCCFFFFCCCC0000)) 
    \tmp_18_reg_448[2]_i_1 
       (.I0(\out_d_reg_112_reg_n_4_[1] ),
        .I1(\out_d_reg_112_reg_n_4_[2] ),
        .I2(\out_d_reg_112_reg_n_4_[0] ),
        .I3(\out_d_reg_112_reg_n_4_[3] ),
        .I4(ap_CS_fsm_state2),
        .I5(tmp_18_reg_448[2]),
        .O(\tmp_18_reg_448[2]_i_1_n_4 ));
  FDRE \tmp_18_reg_448_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_18_reg_448[0]_i_1_n_4 ),
        .Q(tmp_18_reg_448[0]),
        .R(1'b0));
  FDRE \tmp_18_reg_448_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_18_reg_448[1]_i_1_n_4 ),
        .Q(tmp_18_reg_448[1]),
        .R(1'b0));
  FDRE \tmp_18_reg_448_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_18_reg_448[2]_i_1_n_4 ),
        .Q(tmp_18_reg_448[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp_19_reg_471[3]_i_1 
       (.I0(p_shl_cast_fu_250_p1[5]),
        .I1(p_shl_cast_fu_250_p1[4]),
        .I2(p_shl_cast_fu_250_p1[6]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \tmp_19_reg_471[4]_i_1 
       (.I0(p_shl_cast_fu_250_p1[5]),
        .I1(p_shl_cast_fu_250_p1[6]),
        .I2(p_shl_cast_fu_250_p1[4]),
        .I3(p_shl_cast_fu_250_p1[7]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h4B4A)) 
    \tmp_19_reg_471[5]_i_1 
       (.I0(p_shl_cast_fu_250_p1[7]),
        .I1(p_shl_cast_fu_250_p1[4]),
        .I2(p_shl_cast_fu_250_p1[5]),
        .I3(p_shl_cast_fu_250_p1[6]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hC3E0)) 
    \tmp_19_reg_471[6]_i_1 
       (.I0(p_shl_cast_fu_250_p1[4]),
        .I1(p_shl_cast_fu_250_p1[5]),
        .I2(p_shl_cast_fu_250_p1[6]),
        .I3(p_shl_cast_fu_250_p1[7]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \tmp_19_reg_471[7]_i_1 
       (.I0(p_shl_cast_fu_250_p1[6]),
        .I1(p_shl_cast_fu_250_p1[5]),
        .I2(p_shl_cast_fu_250_p1[7]),
        .O(p_0_in[6]));
  FDRE \tmp_19_reg_471_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_1450),
        .D(p_shl_cast_fu_250_p1[4]),
        .Q(tmp_19_reg_471_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_19_reg_471_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_1450),
        .D(p_0_in[1]),
        .Q(tmp_19_reg_471_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_19_reg_471_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_1450),
        .D(p_0_in[2]),
        .Q(tmp_19_reg_471_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_19_reg_471_reg[4] 
       (.C(ap_clk),
        .CE(out_w_reg_1450),
        .D(p_0_in[3]),
        .Q(tmp_19_reg_471_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_19_reg_471_reg[5] 
       (.C(ap_clk),
        .CE(out_w_reg_1450),
        .D(p_0_in[4]),
        .Q(tmp_19_reg_471_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_19_reg_471_reg[6] 
       (.C(ap_clk),
        .CE(out_w_reg_1450),
        .D(p_0_in[5]),
        .Q(tmp_19_reg_471_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_19_reg_471_reg[7] 
       (.C(ap_clk),
        .CE(out_w_reg_1450),
        .D(p_0_in[6]),
        .Q(tmp_19_reg_471_reg__0[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7FF0000)) 
    \tmp_23_cast4_reg_489[3]_i_1 
       (.I0(out_w_reg_145[1]),
        .I1(out_w_reg_145[2]),
        .I2(out_w_reg_145[0]),
        .I3(out_w_reg_145[3]),
        .I4(ap_CS_fsm_state5),
        .O(\tmp_23_cast4_reg_489[3]_i_1_n_4 ));
  FDRE \tmp_23_cast4_reg_489_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_23_cast4_reg_489[3]_i_1_n_4 ),
        .D(out_w_reg_145[0]),
        .Q(tmp_23_cast_reg_494[0]),
        .R(1'b0));
  FDRE \tmp_23_cast4_reg_489_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_23_cast4_reg_489[3]_i_1_n_4 ),
        .D(out_w_reg_145[1]),
        .Q(tmp_23_cast_reg_494[1]),
        .R(1'b0));
  FDRE \tmp_23_cast4_reg_489_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_23_cast4_reg_489[3]_i_1_n_4 ),
        .D(out_w_reg_145[2]),
        .Q(tmp_23_cast_reg_494[2]),
        .R(1'b0));
  FDRE \tmp_23_cast4_reg_489_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_23_cast4_reg_489[3]_i_1_n_4 ),
        .D(out_w_reg_145[3]),
        .Q(tmp_23_cast_reg_494[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_453_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_18_reg_448[0]),
        .Q(tmp_s_reg_453[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_453_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_18_reg_448[1]),
        .Q(tmp_s_reg_453[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_453_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_18_reg_448[2]),
        .Q(tmp_s_reg_453[6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s
   (\q0_reg[12] ,
    Q,
    \q0_reg[0] ,
    ap_clk);
  output [12:0]\q0_reg[12] ;
  input [2:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;
  wire [12:0]\q0_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[12]_0 (\q0_reg[12] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom
   (\q0_reg[12]_0 ,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output [12:0]\q0_reg[12]_0 ;
  input [2:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [12:0]p_0_out;
  wire \q0[4]_i_1__2_n_4 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire [12:0]\q0_reg[12]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q0[0]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \q0[10]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(p_0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \q0[11]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(p_0_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \q0[12]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(p_0_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \q0[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \q0[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB5)) 
    \q0[3]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_out[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \q0[4]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q0[4]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \q0[5]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(p_0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \q0[6]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \q0[7]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \q0[8]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h39)) 
    \q0[9]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(p_0_out[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[0]),
        .Q(\q0_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[10]),
        .Q(\q0_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[11]),
        .Q(\q0_reg[12]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[12]),
        .Q(\q0_reg[12]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(\q0_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(\q0_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[3]),
        .Q(\q0_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[4]_i_1__2_n_4 ),
        .Q(\q0_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[5]),
        .Q(\q0_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[6]),
        .Q(\q0_reg[12]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[7]),
        .Q(\q0_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[8]),
        .Q(\q0_reg[12]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[9]),
        .Q(\q0_reg[12]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s
   (DOADO,
    ap_clk,
    Q,
    q0_reg,
    q0_reg_0);
  output [14:0]DOADO;
  input ap_clk;
  input [0:0]Q;
  input [4:0]q0_reg;
  input [2:0]q0_reg_0;

  wire [14:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire [4:0]q0_reg;
  wire [2:0]q0_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U
       (.DOADO(DOADO),
        .Q(Q),
        .ap_clk(ap_clk),
        .q0_reg_0(q0_reg),
        .q0_reg_1(q0_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom
   (DOADO,
    ap_clk,
    Q,
    q0_reg_0,
    q0_reg_1);
  output [14:0]DOADO;
  input ap_clk;
  input [0:0]Q;
  input [4:0]q0_reg_0;
  input [2:0]q0_reg_1;

  wire [14:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire [4:0]q0_reg_0;
  wire [2:0]q0_reg_1;
  wire q0_reg_i_1__0_n_6;
  wire q0_reg_i_1__0_n_7;
  wire q0_reg_i_3__2_n_4;
  wire [6:4]sel;
  wire [15:15]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]NLW_q0_reg_i_1__0_CO_UNCONNECTED;
  wire [3:0]NLW_q0_reg_i_1__0_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h7E59620E5D0F6D261AED6300642E5C000CFC1D166BE27E4A123E189A676375E3),
    .INIT_01(256'h60B90EBD0D3C1A3E75EB7908149B6A0364AB67DC75D6751C7EBD68C81C9A63F1),
    .INIT_02(256'h12366218793C74E47C43010C177E03850DAC18091F1E05F1182E612205786D0D),
    .INIT_03(256'h1B6B7A167F681A276E5019AF18E4143D71EA78AB6D75619B7A3B1535009A071F),
    .INIT_04(256'h71B4650820AB06896DCE74A0776F69667411763F5F061DF2084B6360767A0D9C),
    .INIT_05(256'h6BE072B1190C052E7E1976B606D55B496D605866180012C117707B5E74EF040C),
    .INIT_06(256'h0060156D083B0E171806124C09B40A780137125917C019947E9F086C0A191501),
    .INIT_07(256'h7C081C3E7A6979B06B1966C81599164007B500176246132D6C166D5863966399),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,sel,q0_reg_0[3:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15],DOADO}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  CARRY4 q0_reg_i_1__0
       (.CI(1'b0),
        .CO({NLW_q0_reg_i_1__0_CO_UNCONNECTED[3:2],q0_reg_i_1__0_n_6,q0_reg_i_1__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,q0_reg_1[0]}),
        .O({NLW_q0_reg_i_1__0_O_UNCONNECTED[3],sel[6:5],NLW_q0_reg_i_1__0_O_UNCONNECTED[0]}),
        .S({1'b0,q0_reg_1[2:1],q0_reg_i_3__2_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_2__2
       (.I0(q0_reg_1[0]),
        .I1(q0_reg_0[4]),
        .O(sel[4]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_3__2
       (.I0(q0_reg_1[0]),
        .I1(q0_reg_0[4]),
        .O(q0_reg_i_3__2_n_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_2
   (O,
    \phi_mul_reg_163_reg[8]_0 ,
    input_r_address0,
    grp_pointwise_conv2d_fix_2_fu_404_output_r_address0,
    \ap_CS_fsm_reg[5]_0 ,
    D,
    \ap_CS_fsm_reg[22] ,
    \buffer1_reg_142_reg[15]_0 ,
    \ap_CS_fsm_reg[22]_0 ,
    \ap_CS_fsm_reg[22]_1 ,
    \ap_CS_fsm_reg[1]_0 ,
    grp_pointwise_conv2d_fix_2_fu_404_output_r_we0,
    ap_clk,
    q0,
    S,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    grp_pointwise_conv2d_fix_2_fu_404_ap_start_reg,
    Q,
    buffer1_reg_109_reg,
    ram_reg_0_i_19,
    ram_reg_0_i_19_0,
    output_r_ce0,
    ap_rst_n_inv);
  output [0:0]O;
  output [0:0]\phi_mul_reg_163_reg[8]_0 ;
  output [9:0]input_r_address0;
  output [9:0]grp_pointwise_conv2d_fix_2_fu_404_output_r_address0;
  output \ap_CS_fsm_reg[5]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[22] ;
  output [13:0]\buffer1_reg_142_reg[15]_0 ;
  output \ap_CS_fsm_reg[22]_0 ;
  output \ap_CS_fsm_reg[22]_1 ;
  output \ap_CS_fsm_reg[1]_0 ;
  output grp_pointwise_conv2d_fix_2_fu_404_output_r_we0;
  input ap_clk;
  input [15:0]q0;
  input [1:0]S;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input grp_pointwise_conv2d_fix_2_fu_404_ap_start_reg;
  input [3:0]Q;
  input [2:0]buffer1_reg_109_reg;
  input [0:0]ram_reg_0_i_19;
  input ram_reg_0_i_19_0;
  input output_r_ce0;
  input ap_rst_n_inv;

  wire [1:0]D;
  wire [0:0]O;
  wire [3:0]Q;
  wire [1:0]S;
  wire \ap_CS_fsm[0]_i_2__7_n_4 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire \ap_CS_fsm_reg[22]_1 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [5:1]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [2:0]buffer1_reg_109_reg;
  wire [3:1]buffer1_reg_142_reg;
  wire [13:0]\buffer1_reg_142_reg[15]_0 ;
  wire [12:0]buffer_cast_reg_436;
  wire grp_pointwise_conv2d_fix_2_fu_404_ap_done;
  wire grp_pointwise_conv2d_fix_2_fu_404_ap_ready;
  wire grp_pointwise_conv2d_fix_2_fu_404_ap_start_reg;
  wire [9:0]grp_pointwise_conv2d_fix_2_fu_404_output_r_address0;
  wire grp_pointwise_conv2d_fix_2_fu_404_output_r_ce0;
  wire grp_pointwise_conv2d_fix_2_fu_404_output_r_we0;
  wire [3:0]in_d_1_fu_280_p2;
  wire [3:0]in_d_1_reg_480;
  wire in_d_reg_152;
  wire \in_d_reg_152_reg_n_4_[0] ;
  wire \in_d_reg_152_reg_n_4_[1] ;
  wire \in_d_reg_152_reg_n_4_[2] ;
  wire \in_d_reg_152_reg_n_4_[3] ;
  wire [9:0]input_r_address0;
  wire network_mul_mul_16s_15s_30_1_1_U48_n_10;
  wire network_mul_mul_16s_15s_30_1_1_U48_n_11;
  wire network_mul_mul_16s_15s_30_1_1_U48_n_12;
  wire network_mul_mul_16s_15s_30_1_1_U48_n_13;
  wire network_mul_mul_16s_15s_30_1_1_U48_n_14;
  wire network_mul_mul_16s_15s_30_1_1_U48_n_15;
  wire network_mul_mul_16s_15s_30_1_1_U48_n_16;
  wire network_mul_mul_16s_15s_30_1_1_U48_n_17;
  wire network_mul_mul_16s_15s_30_1_1_U48_n_18;
  wire network_mul_mul_16s_15s_30_1_1_U48_n_19;
  wire network_mul_mul_16s_15s_30_1_1_U48_n_4;
  wire network_mul_mul_16s_15s_30_1_1_U48_n_5;
  wire network_mul_mul_16s_15s_30_1_1_U48_n_6;
  wire network_mul_mul_16s_15s_30_1_1_U48_n_7;
  wire network_mul_mul_16s_15s_30_1_1_U48_n_8;
  wire network_mul_mul_16s_15s_30_1_1_U48_n_9;
  wire [8:0]next_mul2_fu_178_p2__0;
  wire [8:0]next_mul2_reg_408;
  wire \next_mul2_reg_408[4]_i_1_n_4 ;
  wire \next_mul2_reg_408[5]_i_1_n_4 ;
  wire \next_mul2_reg_408[8]_i_2_n_4 ;
  wire [8:0]next_mul_fu_290_p2;
  wire [8:0]next_mul_reg_485;
  wire next_mul_reg_4850;
  wire \next_mul_reg_485[4]_i_1_n_4 ;
  wire \next_mul_reg_485[5]_i_1_n_4 ;
  wire \next_mul_reg_485[8]_i_2_n_4 ;
  wire [3:0]out_d_2_fu_190_p2;
  wire [3:0]out_d_2_reg_416;
  wire out_d_reg_98;
  wire \out_d_reg_98_reg_n_4_[0] ;
  wire \out_d_reg_98_reg_n_4_[1] ;
  wire \out_d_reg_98_reg_n_4_[2] ;
  wire \out_d_reg_98_reg_n_4_[3] ;
  wire [1:1]out_h_2_fu_222_p2;
  wire [2:0]out_h_2_reg_444;
  wire \out_h_2_reg_444[0]_i_1_n_4 ;
  wire \out_h_2_reg_444[1]_i_1_n_4 ;
  wire \out_h_2_reg_444[2]_i_1_n_4 ;
  wire \out_h_reg_120[0]_i_1_n_4 ;
  wire \out_h_reg_120[1]_i_1_n_4 ;
  wire \out_h_reg_120[2]_i_1_n_4 ;
  wire \out_h_reg_120[2]_i_2_n_4 ;
  wire [2:0]out_w_2_reg_462;
  wire \out_w_2_reg_462[0]_i_1_n_4 ;
  wire \out_w_2_reg_462[1]_i_1_n_4 ;
  wire \out_w_2_reg_462[2]_i_1_n_4 ;
  wire [2:0]out_w_reg_131;
  wire out_w_reg_1310;
  wire \out_w_reg_131[0]_i_1_n_4 ;
  wire \out_w_reg_131[1]_i_1_n_4 ;
  wire \out_w_reg_131[2]_i_1_n_4 ;
  wire output_r_ce0;
  wire [5:3]p_shl_cast_fu_240_p1;
  wire [8:0]phi_mul1_cast_reg_403;
  wire [8:0]phi_mul1_reg_109;
  wire [8:0]phi_mul_reg_163;
  wire [0:0]\phi_mul_reg_163_reg[8]_0 ;
  wire [15:0]q0;
  wire [12:0]q0_0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_i_104__0_n_7;
  wire ram_reg_0_i_106_n_7;
  wire ram_reg_0_i_112__0_n_4;
  wire ram_reg_0_i_112__0_n_5;
  wire ram_reg_0_i_112__0_n_6;
  wire ram_reg_0_i_112__0_n_7;
  wire ram_reg_0_i_118__0_n_4;
  wire ram_reg_0_i_118__0_n_5;
  wire ram_reg_0_i_118__0_n_6;
  wire ram_reg_0_i_118__0_n_7;
  wire ram_reg_0_i_119_n_4;
  wire ram_reg_0_i_119_n_5;
  wire ram_reg_0_i_119_n_6;
  wire ram_reg_0_i_119_n_7;
  wire ram_reg_0_i_130__0_n_4;
  wire ram_reg_0_i_130__0_n_5;
  wire ram_reg_0_i_130__0_n_6;
  wire ram_reg_0_i_130__0_n_7;
  wire ram_reg_0_i_132__0_n_10;
  wire ram_reg_0_i_132__0_n_11;
  wire ram_reg_0_i_132__0_n_4;
  wire ram_reg_0_i_132__0_n_5;
  wire ram_reg_0_i_132__0_n_6;
  wire ram_reg_0_i_132__0_n_7;
  wire ram_reg_0_i_132__0_n_9;
  wire ram_reg_0_i_148_n_4;
  wire ram_reg_0_i_149_n_4;
  wire ram_reg_0_i_162__0_n_4;
  wire ram_reg_0_i_163__0_n_4;
  wire ram_reg_0_i_169_n_10;
  wire ram_reg_0_i_169_n_11;
  wire ram_reg_0_i_169_n_4;
  wire ram_reg_0_i_169_n_5;
  wire ram_reg_0_i_169_n_6;
  wire ram_reg_0_i_169_n_7;
  wire ram_reg_0_i_169_n_8;
  wire ram_reg_0_i_169_n_9;
  wire ram_reg_0_i_170_n_4;
  wire ram_reg_0_i_171__0_n_4;
  wire ram_reg_0_i_172__0_n_4;
  wire ram_reg_0_i_173__0_n_4;
  wire ram_reg_0_i_174_n_4;
  wire ram_reg_0_i_175_n_5;
  wire ram_reg_0_i_175_n_7;
  wire ram_reg_0_i_176_n_4;
  wire ram_reg_0_i_177_n_4;
  wire ram_reg_0_i_178_n_4;
  wire ram_reg_0_i_179_n_4;
  wire [0:0]ram_reg_0_i_19;
  wire ram_reg_0_i_192__0_n_4;
  wire ram_reg_0_i_193__0_n_4;
  wire ram_reg_0_i_194__0_n_4;
  wire ram_reg_0_i_19_0;
  wire ram_reg_0_i_206_n_4;
  wire ram_reg_0_i_206_n_5;
  wire ram_reg_0_i_206_n_6;
  wire ram_reg_0_i_206_n_7;
  wire ram_reg_0_i_207_n_4;
  wire ram_reg_0_i_208_n_4;
  wire ram_reg_0_i_209_n_4;
  wire ram_reg_0_i_210_n_4;
  wire ram_reg_0_i_241_n_4;
  wire ram_reg_0_i_242_n_4;
  wire ram_reg_0_i_243_n_4;
  wire [5:0]tmp1_cast_fu_358_p1;
  wire [5:3]tmp_12_reg_431;
  wire [2:0]tmp_14_reg_426;
  wire tmp_14_reg_4260;
  wire \tmp_14_reg_426[0]_i_1_n_4 ;
  wire \tmp_14_reg_426[1]_i_1_n_4 ;
  wire \tmp_14_reg_426[2]_i_1_n_4 ;
  wire [5:2]tmp_22_cast_fu_250_p1;
  wire [5:0]tmp_22_cast_reg_454;
  wire \tmp_23_cast4_reg_467[0]_i_1_n_4 ;
  wire \tmp_23_cast4_reg_467[1]_i_1_n_4 ;
  wire \tmp_23_cast4_reg_467[2]_i_1_n_4 ;
  wire [2:0]tmp_23_cast_reg_472;
  wire [3:1]NLW_ram_reg_0_i_104__0_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_104__0_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_106_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_106_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_175_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_175_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_191__0_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_191__0_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s SeparableConv2D_2_b_s_U
       (.Q({\out_d_reg_98_reg_n_4_[2] ,\out_d_reg_98_reg_n_4_[1] ,\out_d_reg_98_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[12] ({q0_0[12:11],q0_0[8:0]}));
  LUT6 #(
    .INIT(64'h5D5555550C000000)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(grp_pointwise_conv2d_fix_2_fu_404_ap_start_reg),
        .I1(ap_CS_fsm_state2),
        .I2(\out_d_reg_98_reg_n_4_[0] ),
        .I3(\ap_CS_fsm[0]_i_2__7_n_4 ),
        .I4(\out_d_reg_98_reg_n_4_[3] ),
        .I5(\ap_CS_fsm_reg_n_4_[0] ),
        .O(grp_pointwise_conv2d_fix_2_fu_404_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[0]_i_2__7 
       (.I0(\out_d_reg_98_reg_n_4_[1] ),
        .I1(\out_d_reg_98_reg_n_4_[2] ),
        .O(\ap_CS_fsm[0]_i_2__7_n_4 ));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(grp_pointwise_conv2d_fix_2_fu_404_ap_start_reg),
        .I2(p_shl_cast_fu_240_p1[5]),
        .I3(p_shl_cast_fu_240_p1[4]),
        .I4(p_shl_cast_fu_240_p1[3]),
        .I5(ap_CS_fsm_state4),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hAEAFAAAA)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(Q[1]),
        .I1(grp_pointwise_conv2d_fix_2_fu_404_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_2_fu_404_ap_ready),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hCE00)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(grp_pointwise_conv2d_fix_2_fu_404_ap_ready),
        .I2(grp_pointwise_conv2d_fix_2_fu_404_ap_start_reg),
        .I3(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \ap_CS_fsm[23]_i_2 
       (.I0(\out_d_reg_98_reg_n_4_[3] ),
        .I1(\out_d_reg_98_reg_n_4_[2] ),
        .I2(\out_d_reg_98_reg_n_4_[1] ),
        .I3(\out_d_reg_98_reg_n_4_[0] ),
        .I4(ap_CS_fsm_state2),
        .O(grp_pointwise_conv2d_fix_2_fu_404_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(\out_d_reg_98_reg_n_4_[3] ),
        .I1(\out_d_reg_98_reg_n_4_[1] ),
        .I2(\out_d_reg_98_reg_n_4_[2] ),
        .I3(\out_d_reg_98_reg_n_4_[0] ),
        .I4(ap_CS_fsm_state2),
        .O(tmp_14_reg_4260));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_CS_fsm_state5),
        .I1(out_w_reg_131[1]),
        .I2(out_w_reg_131[0]),
        .I3(out_w_reg_131[2]),
        .I4(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    \ap_CS_fsm[4]_i_1__5 
       (.I0(\in_d_reg_152_reg_n_4_[2] ),
        .I1(\in_d_reg_152_reg_n_4_[0] ),
        .I2(\in_d_reg_152_reg_n_4_[1] ),
        .I3(\in_d_reg_152_reg_n_4_[3] ),
        .I4(grp_pointwise_conv2d_fix_2_fu_404_output_r_ce0),
        .I5(out_w_reg_1310),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    \ap_CS_fsm[5]_i_1__4 
       (.I0(ap_CS_fsm_state5),
        .I1(out_w_reg_131[0]),
        .I2(out_w_reg_131[1]),
        .I3(out_w_reg_131[2]),
        .I4(ap_CS_fsm_state9),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \ap_CS_fsm[6]_i_1__4 
       (.I0(\in_d_reg_152_reg_n_4_[3] ),
        .I1(\in_d_reg_152_reg_n_4_[1] ),
        .I2(\in_d_reg_152_reg_n_4_[0] ),
        .I3(\in_d_reg_152_reg_n_4_[2] ),
        .I4(grp_pointwise_conv2d_fix_2_fu_404_output_r_ce0),
        .O(next_mul_reg_4850));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_2_fu_404_ap_done),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_14_reg_4260),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(grp_pointwise_conv2d_fix_2_fu_404_output_r_ce0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_mul_reg_4850),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  FDRE \buffer1_reg_142_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U48_n_7),
        .Q(\buffer1_reg_142_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \buffer1_reg_142_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U48_n_13),
        .Q(\buffer1_reg_142_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \buffer1_reg_142_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U48_n_12),
        .Q(\buffer1_reg_142_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \buffer1_reg_142_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U48_n_19),
        .Q(\buffer1_reg_142_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \buffer1_reg_142_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U48_n_18),
        .Q(\buffer1_reg_142_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \buffer1_reg_142_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U48_n_17),
        .Q(\buffer1_reg_142_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \buffer1_reg_142_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U48_n_16),
        .Q(\buffer1_reg_142_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \buffer1_reg_142_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U48_n_6),
        .Q(buffer1_reg_142_reg[1]),
        .R(1'b0));
  FDRE \buffer1_reg_142_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U48_n_5),
        .Q(\buffer1_reg_142_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \buffer1_reg_142_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U48_n_4),
        .Q(buffer1_reg_142_reg[3]),
        .R(1'b0));
  FDRE \buffer1_reg_142_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U48_n_11),
        .Q(\buffer1_reg_142_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \buffer1_reg_142_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U48_n_10),
        .Q(\buffer1_reg_142_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \buffer1_reg_142_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U48_n_9),
        .Q(\buffer1_reg_142_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \buffer1_reg_142_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U48_n_8),
        .Q(\buffer1_reg_142_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \buffer1_reg_142_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U48_n_15),
        .Q(\buffer1_reg_142_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \buffer1_reg_142_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U48_n_14),
        .Q(\buffer1_reg_142_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \buffer_cast_reg_436_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[0]),
        .Q(buffer_cast_reg_436[0]),
        .R(1'b0));
  FDRE \buffer_cast_reg_436_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[11]),
        .Q(buffer_cast_reg_436[11]),
        .R(1'b0));
  FDRE \buffer_cast_reg_436_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[12]),
        .Q(buffer_cast_reg_436[12]),
        .R(1'b0));
  FDRE \buffer_cast_reg_436_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[1]),
        .Q(buffer_cast_reg_436[1]),
        .R(1'b0));
  FDRE \buffer_cast_reg_436_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[2]),
        .Q(buffer_cast_reg_436[2]),
        .R(1'b0));
  FDRE \buffer_cast_reg_436_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[3]),
        .Q(buffer_cast_reg_436[3]),
        .R(1'b0));
  FDRE \buffer_cast_reg_436_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[4]),
        .Q(buffer_cast_reg_436[4]),
        .R(1'b0));
  FDRE \buffer_cast_reg_436_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[5]),
        .Q(buffer_cast_reg_436[5]),
        .R(1'b0));
  FDRE \buffer_cast_reg_436_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[6]),
        .Q(buffer_cast_reg_436[6]),
        .R(1'b0));
  FDRE \buffer_cast_reg_436_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[7]),
        .Q(buffer_cast_reg_436[7]),
        .R(1'b0));
  FDRE \buffer_cast_reg_436_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[8]),
        .Q(buffer_cast_reg_436[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFF0000)) 
    grp_pointwise_conv2d_fix_2_fu_404_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_reg_98_reg_n_4_[0] ),
        .I2(\ap_CS_fsm[0]_i_2__7_n_4 ),
        .I3(\out_d_reg_98_reg_n_4_[3] ),
        .I4(Q[1]),
        .I5(grp_pointwise_conv2d_fix_2_fu_404_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_1_reg_480[0]_i_1 
       (.I0(\in_d_reg_152_reg_n_4_[0] ),
        .O(in_d_1_fu_280_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \in_d_1_reg_480[1]_i_1 
       (.I0(\in_d_reg_152_reg_n_4_[0] ),
        .I1(\in_d_reg_152_reg_n_4_[1] ),
        .O(in_d_1_fu_280_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \in_d_1_reg_480[2]_i_1 
       (.I0(\in_d_reg_152_reg_n_4_[2] ),
        .I1(\in_d_reg_152_reg_n_4_[0] ),
        .I2(\in_d_reg_152_reg_n_4_[1] ),
        .O(in_d_1_fu_280_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \in_d_1_reg_480[3]_i_1 
       (.I0(\in_d_reg_152_reg_n_4_[3] ),
        .I1(\in_d_reg_152_reg_n_4_[0] ),
        .I2(\in_d_reg_152_reg_n_4_[1] ),
        .I3(\in_d_reg_152_reg_n_4_[2] ),
        .O(in_d_1_fu_280_p2[3]));
  FDRE \in_d_1_reg_480_reg[0] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_2_fu_404_output_r_ce0),
        .D(in_d_1_fu_280_p2[0]),
        .Q(in_d_1_reg_480[0]),
        .R(1'b0));
  FDRE \in_d_1_reg_480_reg[1] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_2_fu_404_output_r_ce0),
        .D(in_d_1_fu_280_p2[1]),
        .Q(in_d_1_reg_480[1]),
        .R(1'b0));
  FDRE \in_d_1_reg_480_reg[2] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_2_fu_404_output_r_ce0),
        .D(in_d_1_fu_280_p2[2]),
        .Q(in_d_1_reg_480[2]),
        .R(1'b0));
  FDRE \in_d_1_reg_480_reg[3] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_2_fu_404_output_r_ce0),
        .D(in_d_1_fu_280_p2[3]),
        .Q(in_d_1_reg_480[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \in_d_reg_152[3]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(out_w_reg_131[0]),
        .I2(out_w_reg_131[1]),
        .I3(out_w_reg_131[2]),
        .I4(ap_CS_fsm_state9),
        .O(in_d_reg_152));
  FDRE \in_d_reg_152_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_d_1_reg_480[0]),
        .Q(\in_d_reg_152_reg_n_4_[0] ),
        .R(in_d_reg_152));
  FDRE \in_d_reg_152_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_d_1_reg_480[1]),
        .Q(\in_d_reg_152_reg_n_4_[1] ),
        .R(in_d_reg_152));
  FDRE \in_d_reg_152_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_d_1_reg_480[2]),
        .Q(\in_d_reg_152_reg_n_4_[2] ),
        .R(in_d_reg_152));
  FDRE \in_d_reg_152_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_d_1_reg_480[3]),
        .Q(\in_d_reg_152_reg_n_4_[3] ),
        .R(in_d_reg_152));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_15s_30_1_1_3 network_mul_mul_16s_15s_30_1_1_U48
       (.O({network_mul_mul_16s_15s_30_1_1_U48_n_4,network_mul_mul_16s_15s_30_1_1_U48_n_5,network_mul_mul_16s_15s_30_1_1_U48_n_6,network_mul_mul_16s_15s_30_1_1_U48_n_7}),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,grp_pointwise_conv2d_fix_2_fu_404_output_r_ce0}),
        .\ap_CS_fsm_reg[8] ({network_mul_mul_16s_15s_30_1_1_U48_n_8,network_mul_mul_16s_15s_30_1_1_U48_n_9,network_mul_mul_16s_15s_30_1_1_U48_n_10,network_mul_mul_16s_15s_30_1_1_U48_n_11}),
        .\ap_CS_fsm_reg[8]_0 ({network_mul_mul_16s_15s_30_1_1_U48_n_12,network_mul_mul_16s_15s_30_1_1_U48_n_13,network_mul_mul_16s_15s_30_1_1_U48_n_14,network_mul_mul_16s_15s_30_1_1_U48_n_15}),
        .\ap_CS_fsm_reg[8]_1 ({network_mul_mul_16s_15s_30_1_1_U48_n_16,network_mul_mul_16s_15s_30_1_1_U48_n_17,network_mul_mul_16s_15s_30_1_1_U48_n_18,network_mul_mul_16s_15s_30_1_1_U48_n_19}),
        .ap_clk(ap_clk),
        .buffer1_reg_142_reg({buffer1_reg_142_reg[3],buffer1_reg_142_reg[1]}),
        .\buffer1_reg_142_reg[15] (\buffer1_reg_142_reg[15]_0 [13]),
        .\buffer1_reg_142_reg[15]_0 ({buffer_cast_reg_436[12:11],buffer_cast_reg_436[8:0]}),
        .\buffer1_reg_142_reg[15]_1 (\buffer1_reg_142_reg[15]_0 [12:0]),
        .p(tmp_12_reg_431),
        .p_0({\in_d_reg_152_reg_n_4_[3] ,\in_d_reg_152_reg_n_4_[2] ,\in_d_reg_152_reg_n_4_[1] ,\in_d_reg_152_reg_n_4_[0] }),
        .q0(q0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_408[0]_i_1 
       (.I0(phi_mul1_reg_109[0]),
        .O(next_mul2_fu_178_p2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_408[1]_i_1 
       (.I0(phi_mul1_reg_109[0]),
        .I1(phi_mul1_reg_109[1]),
        .O(next_mul2_fu_178_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \next_mul2_reg_408[2]_i_1 
       (.I0(phi_mul1_reg_109[0]),
        .I1(phi_mul1_reg_109[1]),
        .I2(phi_mul1_reg_109[2]),
        .O(next_mul2_fu_178_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \next_mul2_reg_408[3]_i_1 
       (.I0(phi_mul1_reg_109[1]),
        .I1(phi_mul1_reg_109[0]),
        .I2(phi_mul1_reg_109[2]),
        .I3(phi_mul1_reg_109[3]),
        .O(next_mul2_fu_178_p2__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    \next_mul2_reg_408[4]_i_1 
       (.I0(phi_mul1_reg_109[2]),
        .I1(phi_mul1_reg_109[0]),
        .I2(phi_mul1_reg_109[1]),
        .I3(phi_mul1_reg_109[3]),
        .I4(phi_mul1_reg_109[4]),
        .O(\next_mul2_reg_408[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA15555555)) 
    \next_mul2_reg_408[5]_i_1 
       (.I0(phi_mul1_reg_109[4]),
        .I1(phi_mul1_reg_109[3]),
        .I2(phi_mul1_reg_109[1]),
        .I3(phi_mul1_reg_109[0]),
        .I4(phi_mul1_reg_109[2]),
        .I5(phi_mul1_reg_109[5]),
        .O(\next_mul2_reg_408[5]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_408[6]_i_1 
       (.I0(\next_mul2_reg_408[8]_i_2_n_4 ),
        .I1(phi_mul1_reg_109[6]),
        .O(next_mul2_fu_178_p2__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \next_mul2_reg_408[7]_i_1 
       (.I0(\next_mul2_reg_408[8]_i_2_n_4 ),
        .I1(phi_mul1_reg_109[6]),
        .I2(phi_mul1_reg_109[7]),
        .O(next_mul2_fu_178_p2__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \next_mul2_reg_408[8]_i_1 
       (.I0(phi_mul1_reg_109[6]),
        .I1(\next_mul2_reg_408[8]_i_2_n_4 ),
        .I2(phi_mul1_reg_109[7]),
        .I3(phi_mul1_reg_109[8]),
        .O(next_mul2_fu_178_p2__0[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \next_mul2_reg_408[8]_i_2 
       (.I0(phi_mul1_reg_109[4]),
        .I1(phi_mul1_reg_109[3]),
        .I2(phi_mul1_reg_109[1]),
        .I3(phi_mul1_reg_109[0]),
        .I4(phi_mul1_reg_109[2]),
        .I5(phi_mul1_reg_109[5]),
        .O(\next_mul2_reg_408[8]_i_2_n_4 ));
  FDRE \next_mul2_reg_408_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_178_p2__0[0]),
        .Q(next_mul2_reg_408[0]),
        .R(1'b0));
  FDRE \next_mul2_reg_408_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_178_p2__0[1]),
        .Q(next_mul2_reg_408[1]),
        .R(1'b0));
  FDRE \next_mul2_reg_408_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_178_p2__0[2]),
        .Q(next_mul2_reg_408[2]),
        .R(1'b0));
  FDRE \next_mul2_reg_408_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_178_p2__0[3]),
        .Q(next_mul2_reg_408[3]),
        .R(1'b0));
  FDRE \next_mul2_reg_408_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\next_mul2_reg_408[4]_i_1_n_4 ),
        .Q(next_mul2_reg_408[4]),
        .R(1'b0));
  FDRE \next_mul2_reg_408_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\next_mul2_reg_408[5]_i_1_n_4 ),
        .Q(next_mul2_reg_408[5]),
        .R(1'b0));
  FDRE \next_mul2_reg_408_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_178_p2__0[6]),
        .Q(next_mul2_reg_408[6]),
        .R(1'b0));
  FDRE \next_mul2_reg_408_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_178_p2__0[7]),
        .Q(next_mul2_reg_408[7]),
        .R(1'b0));
  FDRE \next_mul2_reg_408_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_178_p2__0[8]),
        .Q(next_mul2_reg_408[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_485[0]_i_1 
       (.I0(phi_mul_reg_163[0]),
        .O(next_mul_fu_290_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_485[1]_i_1 
       (.I0(phi_mul_reg_163[0]),
        .I1(phi_mul_reg_163[1]),
        .O(next_mul_fu_290_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \next_mul_reg_485[2]_i_1 
       (.I0(phi_mul_reg_163[0]),
        .I1(phi_mul_reg_163[1]),
        .I2(phi_mul_reg_163[2]),
        .O(next_mul_fu_290_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \next_mul_reg_485[3]_i_1 
       (.I0(phi_mul_reg_163[1]),
        .I1(phi_mul_reg_163[0]),
        .I2(phi_mul_reg_163[2]),
        .I3(phi_mul_reg_163[3]),
        .O(next_mul_fu_290_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    \next_mul_reg_485[4]_i_1 
       (.I0(phi_mul_reg_163[2]),
        .I1(phi_mul_reg_163[0]),
        .I2(phi_mul_reg_163[1]),
        .I3(phi_mul_reg_163[3]),
        .I4(phi_mul_reg_163[4]),
        .O(\next_mul_reg_485[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA15555555)) 
    \next_mul_reg_485[5]_i_1 
       (.I0(phi_mul_reg_163[4]),
        .I1(phi_mul_reg_163[3]),
        .I2(phi_mul_reg_163[1]),
        .I3(phi_mul_reg_163[0]),
        .I4(phi_mul_reg_163[2]),
        .I5(phi_mul_reg_163[5]),
        .O(\next_mul_reg_485[5]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_485[6]_i_1 
       (.I0(\next_mul_reg_485[8]_i_2_n_4 ),
        .I1(phi_mul_reg_163[6]),
        .O(next_mul_fu_290_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \next_mul_reg_485[7]_i_1 
       (.I0(\next_mul_reg_485[8]_i_2_n_4 ),
        .I1(phi_mul_reg_163[6]),
        .I2(phi_mul_reg_163[7]),
        .O(next_mul_fu_290_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \next_mul_reg_485[8]_i_1 
       (.I0(phi_mul_reg_163[6]),
        .I1(\next_mul_reg_485[8]_i_2_n_4 ),
        .I2(phi_mul_reg_163[7]),
        .I3(phi_mul_reg_163[8]),
        .O(next_mul_fu_290_p2[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \next_mul_reg_485[8]_i_2 
       (.I0(phi_mul_reg_163[4]),
        .I1(phi_mul_reg_163[3]),
        .I2(phi_mul_reg_163[1]),
        .I3(phi_mul_reg_163[0]),
        .I4(phi_mul_reg_163[2]),
        .I5(phi_mul_reg_163[5]),
        .O(\next_mul_reg_485[8]_i_2_n_4 ));
  FDRE \next_mul_reg_485_reg[0] 
       (.C(ap_clk),
        .CE(next_mul_reg_4850),
        .D(next_mul_fu_290_p2[0]),
        .Q(next_mul_reg_485[0]),
        .R(1'b0));
  FDRE \next_mul_reg_485_reg[1] 
       (.C(ap_clk),
        .CE(next_mul_reg_4850),
        .D(next_mul_fu_290_p2[1]),
        .Q(next_mul_reg_485[1]),
        .R(1'b0));
  FDRE \next_mul_reg_485_reg[2] 
       (.C(ap_clk),
        .CE(next_mul_reg_4850),
        .D(next_mul_fu_290_p2[2]),
        .Q(next_mul_reg_485[2]),
        .R(1'b0));
  FDRE \next_mul_reg_485_reg[3] 
       (.C(ap_clk),
        .CE(next_mul_reg_4850),
        .D(next_mul_fu_290_p2[3]),
        .Q(next_mul_reg_485[3]),
        .R(1'b0));
  FDRE \next_mul_reg_485_reg[4] 
       (.C(ap_clk),
        .CE(next_mul_reg_4850),
        .D(\next_mul_reg_485[4]_i_1_n_4 ),
        .Q(next_mul_reg_485[4]),
        .R(1'b0));
  FDRE \next_mul_reg_485_reg[5] 
       (.C(ap_clk),
        .CE(next_mul_reg_4850),
        .D(\next_mul_reg_485[5]_i_1_n_4 ),
        .Q(next_mul_reg_485[5]),
        .R(1'b0));
  FDRE \next_mul_reg_485_reg[6] 
       (.C(ap_clk),
        .CE(next_mul_reg_4850),
        .D(next_mul_fu_290_p2[6]),
        .Q(next_mul_reg_485[6]),
        .R(1'b0));
  FDRE \next_mul_reg_485_reg[7] 
       (.C(ap_clk),
        .CE(next_mul_reg_4850),
        .D(next_mul_fu_290_p2[7]),
        .Q(next_mul_reg_485[7]),
        .R(1'b0));
  FDRE \next_mul_reg_485_reg[8] 
       (.C(ap_clk),
        .CE(next_mul_reg_4850),
        .D(next_mul_fu_290_p2[8]),
        .Q(next_mul_reg_485[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_2_reg_416[0]_i_1 
       (.I0(\out_d_reg_98_reg_n_4_[0] ),
        .O(out_d_2_fu_190_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_2_reg_416[1]_i_1 
       (.I0(\out_d_reg_98_reg_n_4_[0] ),
        .I1(\out_d_reg_98_reg_n_4_[1] ),
        .O(out_d_2_fu_190_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_2_reg_416[2]_i_1 
       (.I0(\out_d_reg_98_reg_n_4_[1] ),
        .I1(\out_d_reg_98_reg_n_4_[0] ),
        .I2(\out_d_reg_98_reg_n_4_[2] ),
        .O(out_d_2_fu_190_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_d_2_reg_416[3]_i_1 
       (.I0(\out_d_reg_98_reg_n_4_[3] ),
        .I1(\out_d_reg_98_reg_n_4_[2] ),
        .I2(\out_d_reg_98_reg_n_4_[1] ),
        .I3(\out_d_reg_98_reg_n_4_[0] ),
        .O(out_d_2_fu_190_p2[3]));
  FDRE \out_d_2_reg_416_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_190_p2[0]),
        .Q(out_d_2_reg_416[0]),
        .R(1'b0));
  FDRE \out_d_2_reg_416_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_190_p2[1]),
        .Q(out_d_2_reg_416[1]),
        .R(1'b0));
  FDRE \out_d_2_reg_416_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_190_p2[2]),
        .Q(out_d_2_reg_416[2]),
        .R(1'b0));
  FDRE \out_d_2_reg_416_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_190_p2[3]),
        .Q(out_d_2_reg_416[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2AAAAAAA00000000)) 
    \out_d_reg_98[3]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(p_shl_cast_fu_240_p1[5]),
        .I2(p_shl_cast_fu_240_p1[3]),
        .I3(p_shl_cast_fu_240_p1[4]),
        .I4(ap_CS_fsm_state4),
        .I5(grp_pointwise_conv2d_fix_2_fu_404_ap_start_reg),
        .O(out_d_reg_98));
  LUT4 #(
    .INIT(16'h8000)) 
    \out_d_reg_98[3]_i_2 
       (.I0(p_shl_cast_fu_240_p1[5]),
        .I1(p_shl_cast_fu_240_p1[4]),
        .I2(p_shl_cast_fu_240_p1[3]),
        .I3(ap_CS_fsm_state4),
        .O(ap_NS_fsm10_out));
  FDRE \out_d_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_2_reg_416[0]),
        .Q(\out_d_reg_98_reg_n_4_[0] ),
        .R(out_d_reg_98));
  FDRE \out_d_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_2_reg_416[1]),
        .Q(\out_d_reg_98_reg_n_4_[1] ),
        .R(out_d_reg_98));
  FDRE \out_d_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_2_reg_416[2]),
        .Q(\out_d_reg_98_reg_n_4_[2] ),
        .R(out_d_reg_98));
  FDRE \out_d_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_2_reg_416[3]),
        .Q(\out_d_reg_98_reg_n_4_[3] ),
        .R(out_d_reg_98));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \out_h_2_reg_444[0]_i_1 
       (.I0(p_shl_cast_fu_240_p1[3]),
        .I1(ap_CS_fsm_state4),
        .I2(out_h_2_reg_444[0]),
        .O(\out_h_2_reg_444[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \out_h_2_reg_444[1]_i_1 
       (.I0(p_shl_cast_fu_240_p1[3]),
        .I1(p_shl_cast_fu_240_p1[4]),
        .I2(ap_CS_fsm_state4),
        .I3(out_h_2_reg_444[1]),
        .O(\out_h_2_reg_444[1]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \out_h_2_reg_444[2]_i_1 
       (.I0(p_shl_cast_fu_240_p1[5]),
        .I1(p_shl_cast_fu_240_p1[3]),
        .I2(p_shl_cast_fu_240_p1[4]),
        .I3(ap_CS_fsm_state4),
        .I4(out_h_2_reg_444[2]),
        .O(\out_h_2_reg_444[2]_i_1_n_4 ));
  FDRE \out_h_2_reg_444_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_2_reg_444[0]_i_1_n_4 ),
        .Q(out_h_2_reg_444[0]),
        .R(1'b0));
  FDRE \out_h_2_reg_444_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_2_reg_444[1]_i_1_n_4 ),
        .Q(out_h_2_reg_444[1]),
        .R(1'b0));
  FDRE \out_h_2_reg_444_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_2_reg_444[2]_i_1_n_4 ),
        .Q(out_h_2_reg_444[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0A0ACC0A0A0A0A0A)) 
    \out_h_reg_120[0]_i_1 
       (.I0(p_shl_cast_fu_240_p1[3]),
        .I1(out_h_2_reg_444[0]),
        .I2(ap_CS_fsm_state3),
        .I3(out_w_reg_131[2]),
        .I4(\out_h_reg_120[2]_i_2_n_4 ),
        .I5(ap_CS_fsm_state5),
        .O(\out_h_reg_120[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0A0ACC0A0A0A0A0A)) 
    \out_h_reg_120[1]_i_1 
       (.I0(p_shl_cast_fu_240_p1[4]),
        .I1(out_h_2_reg_444[1]),
        .I2(ap_CS_fsm_state3),
        .I3(out_w_reg_131[2]),
        .I4(\out_h_reg_120[2]_i_2_n_4 ),
        .I5(ap_CS_fsm_state5),
        .O(\out_h_reg_120[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0A0ACC0A0A0A0A0A)) 
    \out_h_reg_120[2]_i_1 
       (.I0(p_shl_cast_fu_240_p1[5]),
        .I1(out_h_2_reg_444[2]),
        .I2(ap_CS_fsm_state3),
        .I3(out_w_reg_131[2]),
        .I4(\out_h_reg_120[2]_i_2_n_4 ),
        .I5(ap_CS_fsm_state5),
        .O(\out_h_reg_120[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \out_h_reg_120[2]_i_2 
       (.I0(out_w_reg_131[1]),
        .I1(out_w_reg_131[0]),
        .O(\out_h_reg_120[2]_i_2_n_4 ));
  FDRE \out_h_reg_120_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_reg_120[0]_i_1_n_4 ),
        .Q(p_shl_cast_fu_240_p1[3]),
        .R(1'b0));
  FDRE \out_h_reg_120_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_reg_120[1]_i_1_n_4 ),
        .Q(p_shl_cast_fu_240_p1[4]),
        .R(1'b0));
  FDRE \out_h_reg_120_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_reg_120[2]_i_1_n_4 ),
        .Q(p_shl_cast_fu_240_p1[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \out_w_2_reg_462[0]_i_1 
       (.I0(out_w_reg_131[0]),
        .I1(ap_CS_fsm_state5),
        .I2(out_w_2_reg_462[0]),
        .O(\out_w_2_reg_462[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \out_w_2_reg_462[1]_i_1 
       (.I0(out_w_reg_131[0]),
        .I1(out_w_reg_131[1]),
        .I2(ap_CS_fsm_state5),
        .I3(out_w_2_reg_462[1]),
        .O(\out_w_2_reg_462[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \out_w_2_reg_462[2]_i_1 
       (.I0(out_w_reg_131[2]),
        .I1(out_w_reg_131[1]),
        .I2(out_w_reg_131[0]),
        .I3(ap_CS_fsm_state5),
        .I4(out_w_2_reg_462[2]),
        .O(\out_w_2_reg_462[2]_i_1_n_4 ));
  FDRE \out_w_2_reg_462_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_w_2_reg_462[0]_i_1_n_4 ),
        .Q(out_w_2_reg_462[0]),
        .R(1'b0));
  FDRE \out_w_2_reg_462_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_w_2_reg_462[1]_i_1_n_4 ),
        .Q(out_w_2_reg_462[1]),
        .R(1'b0));
  FDRE \out_w_2_reg_462_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_w_2_reg_462[2]_i_1_n_4 ),
        .Q(out_w_2_reg_462[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \out_w_reg_131[0]_i_1 
       (.I0(out_w_reg_131[0]),
        .I1(grp_pointwise_conv2d_fix_2_fu_404_output_r_we0),
        .I2(out_w_2_reg_462[0]),
        .I3(out_w_reg_1310),
        .O(\out_w_reg_131[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \out_w_reg_131[1]_i_1 
       (.I0(out_w_reg_131[1]),
        .I1(grp_pointwise_conv2d_fix_2_fu_404_output_r_we0),
        .I2(out_w_2_reg_462[1]),
        .I3(out_w_reg_1310),
        .O(\out_w_reg_131[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \out_w_reg_131[2]_i_1 
       (.I0(out_w_reg_131[2]),
        .I1(grp_pointwise_conv2d_fix_2_fu_404_output_r_we0),
        .I2(out_w_2_reg_462[2]),
        .I3(out_w_reg_1310),
        .O(\out_w_reg_131[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \out_w_reg_131[2]_i_2 
       (.I0(\in_d_reg_152_reg_n_4_[3] ),
        .I1(\in_d_reg_152_reg_n_4_[0] ),
        .I2(\in_d_reg_152_reg_n_4_[1] ),
        .I3(\in_d_reg_152_reg_n_4_[2] ),
        .I4(grp_pointwise_conv2d_fix_2_fu_404_output_r_ce0),
        .O(grp_pointwise_conv2d_fix_2_fu_404_output_r_we0));
  FDRE \out_w_reg_131_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_w_reg_131[0]_i_1_n_4 ),
        .Q(out_w_reg_131[0]),
        .R(1'b0));
  FDRE \out_w_reg_131_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_w_reg_131[1]_i_1_n_4 ),
        .Q(out_w_reg_131[1]),
        .R(1'b0));
  FDRE \out_w_reg_131_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_w_reg_131[2]_i_1_n_4 ),
        .Q(out_w_reg_131[2]),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_109[0]),
        .Q(phi_mul1_cast_reg_403[0]),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_403_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_109[1]),
        .Q(phi_mul1_cast_reg_403[1]),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_403_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_109[2]),
        .Q(phi_mul1_cast_reg_403[2]),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_403_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_109[3]),
        .Q(phi_mul1_cast_reg_403[3]),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_403_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_109[4]),
        .Q(phi_mul1_cast_reg_403[4]),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_403_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_109[5]),
        .Q(phi_mul1_cast_reg_403[5]),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_403_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_109[6]),
        .Q(phi_mul1_cast_reg_403[6]),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_403_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_109[7]),
        .Q(phi_mul1_cast_reg_403[7]),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_403_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_109[8]),
        .Q(phi_mul1_cast_reg_403[8]),
        .R(1'b0));
  FDRE \phi_mul1_reg_109_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_408[0]),
        .Q(phi_mul1_reg_109[0]),
        .R(out_d_reg_98));
  FDRE \phi_mul1_reg_109_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_408[1]),
        .Q(phi_mul1_reg_109[1]),
        .R(out_d_reg_98));
  FDRE \phi_mul1_reg_109_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_408[2]),
        .Q(phi_mul1_reg_109[2]),
        .R(out_d_reg_98));
  FDRE \phi_mul1_reg_109_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_408[3]),
        .Q(phi_mul1_reg_109[3]),
        .R(out_d_reg_98));
  FDRE \phi_mul1_reg_109_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_408[4]),
        .Q(phi_mul1_reg_109[4]),
        .R(out_d_reg_98));
  FDRE \phi_mul1_reg_109_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_408[5]),
        .Q(phi_mul1_reg_109[5]),
        .R(out_d_reg_98));
  FDRE \phi_mul1_reg_109_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_408[6]),
        .Q(phi_mul1_reg_109[6]),
        .R(out_d_reg_98));
  FDRE \phi_mul1_reg_109_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_408[7]),
        .Q(phi_mul1_reg_109[7]),
        .R(out_d_reg_98));
  FDRE \phi_mul1_reg_109_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_408[8]),
        .Q(phi_mul1_reg_109[8]),
        .R(out_d_reg_98));
  FDRE \phi_mul_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_485[0]),
        .Q(phi_mul_reg_163[0]),
        .R(in_d_reg_152));
  FDRE \phi_mul_reg_163_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_485[1]),
        .Q(phi_mul_reg_163[1]),
        .R(in_d_reg_152));
  FDRE \phi_mul_reg_163_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_485[2]),
        .Q(phi_mul_reg_163[2]),
        .R(in_d_reg_152));
  FDRE \phi_mul_reg_163_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_485[3]),
        .Q(phi_mul_reg_163[3]),
        .R(in_d_reg_152));
  FDRE \phi_mul_reg_163_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_485[4]),
        .Q(phi_mul_reg_163[4]),
        .R(in_d_reg_152));
  FDRE \phi_mul_reg_163_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_485[5]),
        .Q(phi_mul_reg_163[5]),
        .R(in_d_reg_152));
  FDRE \phi_mul_reg_163_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_485[6]),
        .Q(phi_mul_reg_163[6]),
        .R(in_d_reg_152));
  FDRE \phi_mul_reg_163_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_485[7]),
        .Q(phi_mul_reg_163[7]),
        .R(in_d_reg_152));
  FDRE \phi_mul_reg_163_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_485[8]),
        .Q(phi_mul_reg_163[8]),
        .R(in_d_reg_152));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    ram_reg_0_i_1
       (.I0(ram_reg_0),
        .I1(grp_pointwise_conv2d_fix_2_fu_404_output_r_ce0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[5]_0 ));
  CARRY4 ram_reg_0_i_104__0
       (.CI(ram_reg_0_i_112__0_n_4),
        .CO({NLW_ram_reg_0_i_104__0_CO_UNCONNECTED[3:1],ram_reg_0_i_104__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,O}),
        .O({NLW_ram_reg_0_i_104__0_O_UNCONNECTED[3:2],input_r_address0[9:8]}),
        .S({1'b0,1'b0,S}));
  CARRY4 ram_reg_0_i_106
       (.CI(ram_reg_0_i_119_n_4),
        .CO({NLW_ram_reg_0_i_106_CO_UNCONNECTED[3:1],ram_reg_0_i_106_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul1_cast_reg_403[7]}),
        .O({NLW_ram_reg_0_i_106_O_UNCONNECTED[3:2],grp_pointwise_conv2d_fix_2_fu_404_output_r_address0[9:8]}),
        .S({1'b0,1'b0,ram_reg_0_i_162__0_n_4,ram_reg_0_i_163__0_n_4}));
  CARRY4 ram_reg_0_i_112__0
       (.CI(ram_reg_0_i_118__0_n_4),
        .CO({ram_reg_0_i_112__0_n_4,ram_reg_0_i_112__0_n_5,ram_reg_0_i_112__0_n_6,ram_reg_0_i_112__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,ram_reg_0_i_132__0_n_10,ram_reg_0_i_132__0_n_11}),
        .O(input_r_address0[7:4]),
        .S({O,ram_reg_0_i_132__0_n_9,ram_reg_0_i_148_n_4,ram_reg_0_i_149_n_4}));
  CARRY4 ram_reg_0_i_118__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_118__0_n_4,ram_reg_0_i_118__0_n_5,ram_reg_0_i_118__0_n_6,ram_reg_0_i_118__0_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_169_n_8,ram_reg_0_i_169_n_9,ram_reg_0_i_169_n_10,ram_reg_0_i_169_n_11}),
        .O(input_r_address0[3:0]),
        .S({ram_reg_0_i_170_n_4,ram_reg_0_i_171__0_n_4,ram_reg_0_i_172__0_n_4,ram_reg_0_i_173__0_n_4}));
  CARRY4 ram_reg_0_i_119
       (.CI(ram_reg_0_i_130__0_n_4),
        .CO({ram_reg_0_i_119_n_4,ram_reg_0_i_119_n_5,ram_reg_0_i_119_n_6,ram_reg_0_i_119_n_7}),
        .CYINIT(1'b0),
        .DI({phi_mul1_cast_reg_403[6],ram_reg_0_i_174_n_4,tmp1_cast_fu_358_p1[5:4]}),
        .O(grp_pointwise_conv2d_fix_2_fu_404_output_r_address0[7:4]),
        .S({ram_reg_0_i_176_n_4,ram_reg_0_i_177_n_4,ram_reg_0_i_178_n_4,ram_reg_0_i_179_n_4}));
  CARRY4 ram_reg_0_i_130__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_130__0_n_4,ram_reg_0_i_130__0_n_5,ram_reg_0_i_130__0_n_6,ram_reg_0_i_130__0_n_7}),
        .CYINIT(1'b0),
        .DI(tmp1_cast_fu_358_p1[3:0]),
        .O(grp_pointwise_conv2d_fix_2_fu_404_output_r_address0[3:0]),
        .S({ram_reg_0_i_207_n_4,ram_reg_0_i_208_n_4,ram_reg_0_i_209_n_4,ram_reg_0_i_210_n_4}));
  CARRY4 ram_reg_0_i_132__0
       (.CI(ram_reg_0_i_169_n_4),
        .CO({ram_reg_0_i_132__0_n_4,ram_reg_0_i_132__0_n_5,ram_reg_0_i_132__0_n_6,ram_reg_0_i_132__0_n_7}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_163[7:4]),
        .O({O,ram_reg_0_i_132__0_n_9,ram_reg_0_i_132__0_n_10,ram_reg_0_i_132__0_n_11}),
        .S(phi_mul_reg_163[7:4]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_148
       (.I0(ram_reg_0_i_132__0_n_10),
        .I1(tmp_22_cast_reg_454[5]),
        .O(ram_reg_0_i_148_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_149
       (.I0(ram_reg_0_i_132__0_n_11),
        .I1(tmp_22_cast_reg_454[4]),
        .O(ram_reg_0_i_149_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_162__0
       (.I0(phi_mul1_cast_reg_403[8]),
        .O(ram_reg_0_i_162__0_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_163__0
       (.I0(phi_mul1_cast_reg_403[7]),
        .I1(phi_mul1_cast_reg_403[8]),
        .O(ram_reg_0_i_163__0_n_4));
  CARRY4 ram_reg_0_i_169
       (.CI(1'b0),
        .CO({ram_reg_0_i_169_n_4,ram_reg_0_i_169_n_5,ram_reg_0_i_169_n_6,ram_reg_0_i_169_n_7}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_163[3:0]),
        .O({ram_reg_0_i_169_n_8,ram_reg_0_i_169_n_9,ram_reg_0_i_169_n_10,ram_reg_0_i_169_n_11}),
        .S({phi_mul_reg_163[3],ram_reg_0_i_192__0_n_4,ram_reg_0_i_193__0_n_4,ram_reg_0_i_194__0_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_170
       (.I0(ram_reg_0_i_169_n_8),
        .I1(tmp_22_cast_reg_454[3]),
        .O(ram_reg_0_i_170_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_171__0
       (.I0(ram_reg_0_i_169_n_9),
        .I1(tmp_22_cast_reg_454[2]),
        .O(ram_reg_0_i_171__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_172__0
       (.I0(ram_reg_0_i_169_n_10),
        .I1(tmp_22_cast_reg_454[1]),
        .O(ram_reg_0_i_172__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_173__0
       (.I0(ram_reg_0_i_169_n_11),
        .I1(tmp_22_cast_reg_454[0]),
        .O(ram_reg_0_i_173__0_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_174
       (.I0(phi_mul1_cast_reg_403[6]),
        .O(ram_reg_0_i_174_n_4));
  CARRY4 ram_reg_0_i_175
       (.CI(ram_reg_0_i_206_n_4),
        .CO({NLW_ram_reg_0_i_175_CO_UNCONNECTED[3],ram_reg_0_i_175_n_5,NLW_ram_reg_0_i_175_CO_UNCONNECTED[1],ram_reg_0_i_175_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_22_cast_reg_454[5:4]}),
        .O({NLW_ram_reg_0_i_175_O_UNCONNECTED[3:2],tmp1_cast_fu_358_p1[5:4]}),
        .S({1'b0,1'b1,tmp_22_cast_reg_454[5:4]}));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_176
       (.I0(phi_mul1_cast_reg_403[6]),
        .I1(phi_mul1_cast_reg_403[7]),
        .O(ram_reg_0_i_176_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_177
       (.I0(phi_mul1_cast_reg_403[6]),
        .I1(ram_reg_0_i_175_n_5),
        .O(ram_reg_0_i_177_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_178
       (.I0(tmp1_cast_fu_358_p1[5]),
        .I1(phi_mul1_cast_reg_403[5]),
        .O(ram_reg_0_i_178_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_179
       (.I0(tmp1_cast_fu_358_p1[4]),
        .I1(phi_mul1_cast_reg_403[4]),
        .O(ram_reg_0_i_179_n_4));
  CARRY4 ram_reg_0_i_191__0
       (.CI(ram_reg_0_i_132__0_n_4),
        .CO(NLW_ram_reg_0_i_191__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_191__0_O_UNCONNECTED[3:1],\phi_mul_reg_163_reg[8]_0 }),
        .S({1'b0,1'b0,1'b0,phi_mul_reg_163[8]}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_192__0
       (.I0(phi_mul_reg_163[2]),
        .I1(tmp_23_cast_reg_472[2]),
        .O(ram_reg_0_i_192__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_193__0
       (.I0(phi_mul_reg_163[1]),
        .I1(tmp_23_cast_reg_472[1]),
        .O(ram_reg_0_i_193__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_194__0
       (.I0(phi_mul_reg_163[0]),
        .I1(tmp_23_cast_reg_472[0]),
        .O(ram_reg_0_i_194__0_n_4));
  CARRY4 ram_reg_0_i_206
       (.CI(1'b0),
        .CO({ram_reg_0_i_206_n_4,ram_reg_0_i_206_n_5,ram_reg_0_i_206_n_6,ram_reg_0_i_206_n_7}),
        .CYINIT(1'b0),
        .DI(tmp_22_cast_reg_454[3:0]),
        .O(tmp1_cast_fu_358_p1[3:0]),
        .S({tmp_22_cast_reg_454[3],ram_reg_0_i_241_n_4,ram_reg_0_i_242_n_4,ram_reg_0_i_243_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_207
       (.I0(tmp1_cast_fu_358_p1[3]),
        .I1(phi_mul1_cast_reg_403[3]),
        .O(ram_reg_0_i_207_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_208
       (.I0(tmp1_cast_fu_358_p1[2]),
        .I1(phi_mul1_cast_reg_403[2]),
        .O(ram_reg_0_i_208_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_209
       (.I0(tmp1_cast_fu_358_p1[1]),
        .I1(phi_mul1_cast_reg_403[1]),
        .O(ram_reg_0_i_209_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_210
       (.I0(tmp1_cast_fu_358_p1[0]),
        .I1(phi_mul1_cast_reg_403[0]),
        .O(ram_reg_0_i_210_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_241
       (.I0(tmp_22_cast_reg_454[2]),
        .I1(tmp_23_cast_reg_472[2]),
        .O(ram_reg_0_i_241_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_242
       (.I0(tmp_22_cast_reg_454[1]),
        .I1(tmp_23_cast_reg_472[1]),
        .O(ram_reg_0_i_242_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_243
       (.I0(tmp_22_cast_reg_454[0]),
        .I1(tmp_23_cast_reg_472[0]),
        .O(ram_reg_0_i_243_n_4));
  LUT6 #(
    .INIT(64'hFF8A008AFF8AFF8A)) 
    ram_reg_0_i_92__0
       (.I0(Q[2]),
        .I1(\buffer1_reg_142_reg[15]_0 [13]),
        .I2(buffer1_reg_142_reg[1]),
        .I3(Q[3]),
        .I4(buffer1_reg_109_reg[2]),
        .I5(buffer1_reg_109_reg[0]),
        .O(\ap_CS_fsm_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFFFF88F0000088F0)) 
    ram_reg_0_i_96__0
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_2_fu_404_output_r_ce0),
        .I2(ram_reg_0_i_19),
        .I3(ram_reg_0_i_19_0),
        .I4(Q[0]),
        .I5(output_r_ce0),
        .O(\ap_CS_fsm_reg[22]_1 ));
  LUT6 #(
    .INIT(64'hFF8A008AFF8AFF8A)) 
    ram_reg_1_i_8
       (.I0(Q[2]),
        .I1(\buffer1_reg_142_reg[15]_0 [13]),
        .I2(buffer1_reg_142_reg[3]),
        .I3(Q[3]),
        .I4(buffer1_reg_109_reg[2]),
        .I5(buffer1_reg_109_reg[1]),
        .O(\ap_CS_fsm_reg[22] ));
  FDRE \tmp_12_reg_431_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_14_reg_426[0]),
        .Q(tmp_12_reg_431[3]),
        .R(1'b0));
  FDRE \tmp_12_reg_431_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_14_reg_426[1]),
        .Q(tmp_12_reg_431[4]),
        .R(1'b0));
  FDRE \tmp_12_reg_431_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_14_reg_426[2]),
        .Q(tmp_12_reg_431[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_449[1]_i_1 
       (.I0(p_shl_cast_fu_240_p1[3]),
        .I1(p_shl_cast_fu_240_p1[4]),
        .O(out_h_2_fu_222_p2));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \tmp_13_reg_449[2]_i_1 
       (.I0(p_shl_cast_fu_240_p1[5]),
        .I1(p_shl_cast_fu_240_p1[3]),
        .I2(p_shl_cast_fu_240_p1[4]),
        .O(tmp_22_cast_fu_250_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \tmp_13_reg_449[3]_i_1 
       (.I0(p_shl_cast_fu_240_p1[5]),
        .I1(p_shl_cast_fu_240_p1[4]),
        .I2(p_shl_cast_fu_240_p1[3]),
        .O(tmp_22_cast_fu_250_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hC2)) 
    \tmp_13_reg_449[4]_i_1 
       (.I0(p_shl_cast_fu_240_p1[5]),
        .I1(p_shl_cast_fu_240_p1[4]),
        .I2(p_shl_cast_fu_240_p1[3]),
        .O(tmp_22_cast_fu_250_p1[4]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \tmp_13_reg_449[5]_i_1 
       (.I0(p_shl_cast_fu_240_p1[5]),
        .I1(p_shl_cast_fu_240_p1[3]),
        .I2(p_shl_cast_fu_240_p1[4]),
        .I3(ap_CS_fsm_state4),
        .O(out_w_reg_1310));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \tmp_13_reg_449[5]_i_2 
       (.I0(p_shl_cast_fu_240_p1[3]),
        .I1(p_shl_cast_fu_240_p1[4]),
        .I2(p_shl_cast_fu_240_p1[5]),
        .O(tmp_22_cast_fu_250_p1[5]));
  FDRE \tmp_13_reg_449_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_1310),
        .D(p_shl_cast_fu_240_p1[3]),
        .Q(tmp_22_cast_reg_454[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_449_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_1310),
        .D(out_h_2_fu_222_p2),
        .Q(tmp_22_cast_reg_454[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_449_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_1310),
        .D(tmp_22_cast_fu_250_p1[2]),
        .Q(tmp_22_cast_reg_454[2]),
        .R(1'b0));
  FDRE \tmp_13_reg_449_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_1310),
        .D(tmp_22_cast_fu_250_p1[3]),
        .Q(tmp_22_cast_reg_454[3]),
        .R(1'b0));
  FDRE \tmp_13_reg_449_reg[4] 
       (.C(ap_clk),
        .CE(out_w_reg_1310),
        .D(tmp_22_cast_fu_250_p1[4]),
        .Q(tmp_22_cast_reg_454[4]),
        .R(1'b0));
  FDRE \tmp_13_reg_449_reg[5] 
       (.C(ap_clk),
        .CE(out_w_reg_1310),
        .D(tmp_22_cast_fu_250_p1[5]),
        .Q(tmp_22_cast_reg_454[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF02FFFFFF000000)) 
    \tmp_14_reg_426[0]_i_1 
       (.I0(\out_d_reg_98_reg_n_4_[3] ),
        .I1(\out_d_reg_98_reg_n_4_[1] ),
        .I2(\out_d_reg_98_reg_n_4_[2] ),
        .I3(\out_d_reg_98_reg_n_4_[0] ),
        .I4(ap_CS_fsm_state2),
        .I5(tmp_14_reg_426[0]),
        .O(\tmp_14_reg_426[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hCCCEFFFFCCCC0000)) 
    \tmp_14_reg_426[1]_i_1 
       (.I0(\out_d_reg_98_reg_n_4_[3] ),
        .I1(\out_d_reg_98_reg_n_4_[1] ),
        .I2(\out_d_reg_98_reg_n_4_[2] ),
        .I3(\out_d_reg_98_reg_n_4_[0] ),
        .I4(ap_CS_fsm_state2),
        .I5(tmp_14_reg_426[1]),
        .O(\tmp_14_reg_426[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF0F2FFFFF0F00000)) 
    \tmp_14_reg_426[2]_i_1 
       (.I0(\out_d_reg_98_reg_n_4_[3] ),
        .I1(\out_d_reg_98_reg_n_4_[1] ),
        .I2(\out_d_reg_98_reg_n_4_[2] ),
        .I3(\out_d_reg_98_reg_n_4_[0] ),
        .I4(ap_CS_fsm_state2),
        .I5(tmp_14_reg_426[2]),
        .O(\tmp_14_reg_426[2]_i_1_n_4 ));
  FDRE \tmp_14_reg_426_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_14_reg_426[0]_i_1_n_4 ),
        .Q(tmp_14_reg_426[0]),
        .R(1'b0));
  FDRE \tmp_14_reg_426_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_14_reg_426[1]_i_1_n_4 ),
        .Q(tmp_14_reg_426[1]),
        .R(1'b0));
  FDRE \tmp_14_reg_426_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_14_reg_426[2]_i_1_n_4 ),
        .Q(tmp_14_reg_426[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0FF7000)) 
    \tmp_23_cast4_reg_467[0]_i_1 
       (.I0(out_w_reg_131[2]),
        .I1(out_w_reg_131[1]),
        .I2(out_w_reg_131[0]),
        .I3(ap_CS_fsm_state5),
        .I4(tmp_23_cast_reg_472[0]),
        .O(\tmp_23_cast4_reg_467[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hCCFF4C00)) 
    \tmp_23_cast4_reg_467[1]_i_1 
       (.I0(out_w_reg_131[2]),
        .I1(out_w_reg_131[1]),
        .I2(out_w_reg_131[0]),
        .I3(ap_CS_fsm_state5),
        .I4(tmp_23_cast_reg_472[1]),
        .O(\tmp_23_cast4_reg_467[1]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hAAFF2A00)) 
    \tmp_23_cast4_reg_467[2]_i_1 
       (.I0(out_w_reg_131[2]),
        .I1(out_w_reg_131[1]),
        .I2(out_w_reg_131[0]),
        .I3(ap_CS_fsm_state5),
        .I4(tmp_23_cast_reg_472[2]),
        .O(\tmp_23_cast4_reg_467[2]_i_1_n_4 ));
  FDRE \tmp_23_cast4_reg_467_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_23_cast4_reg_467[0]_i_1_n_4 ),
        .Q(tmp_23_cast_reg_472[0]),
        .R(1'b0));
  FDRE \tmp_23_cast4_reg_467_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_23_cast4_reg_467[1]_i_1_n_4 ),
        .Q(tmp_23_cast_reg_472[1]),
        .R(1'b0));
  FDRE \tmp_23_cast4_reg_467_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_23_cast4_reg_467[2]_i_1_n_4 ),
        .Q(tmp_23_cast_reg_472[2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s
   (\q0_reg[12] ,
    Q,
    \q0_reg[0] ,
    ap_clk);
  output [10:0]\q0_reg[12] ;
  input [2:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;
  wire [10:0]\q0_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[12]_0 (\q0_reg[12] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom
   (\q0_reg[12]_0 ,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output [10:0]\q0_reg[12]_0 ;
  input [2:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire \q0[0]_i_1__1_n_4 ;
  wire \q0[11]_i_1__1_n_4 ;
  wire \q0[12]_i_1__1_n_4 ;
  wire \q0[1]_i_1__1_n_4 ;
  wire \q0[2]_i_1__1_n_4 ;
  wire \q0[3]_i_1__1_n_4 ;
  wire \q0[4]_i_1__0_n_4 ;
  wire \q0[6]_i_1__1_n_4 ;
  wire \q0[7]_i_1__2_n_4 ;
  wire \q0[8]_i_1__1_n_4 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire [10:0]\q0_reg[12]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \q0[0]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q0[11]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\q0[11]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q0[12]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q0[12]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h9D)) 
    \q0[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0[1]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \q0[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0[2]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hBD)) 
    \q0[3]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0[3]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hA1)) 
    \q0[4]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q0[4]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \q0[6]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\q0[6]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[7]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\q0[7]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h09)) 
    \q0[8]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q0[8]_i_1__1_n_4 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[0]_i_1__1_n_4 ),
        .Q(\q0_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[11]_i_1__1_n_4 ),
        .Q(\q0_reg[12]_0 [9]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[12]_i_1__1_n_4 ),
        .Q(\q0_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[1]_i_1__1_n_4 ),
        .Q(\q0_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[2]_i_1__1_n_4 ),
        .Q(\q0_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[3]_i_1__1_n_4 ),
        .Q(\q0_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[4]_i_1__0_n_4 ),
        .Q(\q0_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(Q[1]),
        .Q(\q0_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[6]_i_1__1_n_4 ),
        .Q(\q0_reg[12]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[7]_i_1__2_n_4 ),
        .Q(\q0_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[8]_i_1__1_n_4 ),
        .Q(\q0_reg[12]_0 [8]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_3
   (\ap_CS_fsm_reg[30] ,
    \ap_CS_fsm_reg[30]_0 ,
    \ap_CS_fsm_reg[30]_1 ,
    \ap_CS_fsm_reg[30]_2 ,
    \ap_CS_fsm_reg[30]_3 ,
    \ap_CS_fsm_reg[30]_4 ,
    \ap_CS_fsm_reg[30]_5 ,
    \ap_CS_fsm_reg[30]_6 ,
    \ap_CS_fsm_reg[30]_7 ,
    \ap_CS_fsm_reg[30]_8 ,
    d0,
    \ap_CS_fsm_reg[30]_9 ,
    \ap_CS_fsm_reg[30]_10 ,
    D,
    \buffer1_reg_158_reg[15]_0 ,
    \tmp_2_reg_473_reg[1]_0 ,
    \ap_CS_fsm_reg[16] ,
    output_r_ce0,
    \ap_CS_fsm_reg[29] ,
    input_r_address0,
    output_r_address0,
    Q,
    ram_reg_7,
    q0,
    grp_pointwise_conv2d_fix_1_fu_394_output_r_d0,
    tmp_26_fu_283_p1,
    ram_reg_1,
    ram_reg_0,
    ram_reg_0_0,
    E,
    ram_reg_2,
    grp_pointwise_conv2d_fix_3_fu_384_ap_start_reg,
    ram_reg_1_i_3_0,
    ram_reg_0_1,
    P,
    ram_reg_0_i_19,
    ap_rst_n_inv,
    ap_clk);
  output \ap_CS_fsm_reg[30] ;
  output \ap_CS_fsm_reg[30]_0 ;
  output \ap_CS_fsm_reg[30]_1 ;
  output \ap_CS_fsm_reg[30]_2 ;
  output \ap_CS_fsm_reg[30]_3 ;
  output \ap_CS_fsm_reg[30]_4 ;
  output \ap_CS_fsm_reg[30]_5 ;
  output \ap_CS_fsm_reg[30]_6 ;
  output \ap_CS_fsm_reg[30]_7 ;
  output \ap_CS_fsm_reg[30]_8 ;
  output [1:0]d0;
  output \ap_CS_fsm_reg[30]_9 ;
  output \ap_CS_fsm_reg[30]_10 ;
  output [1:0]D;
  output [2:0]\buffer1_reg_158_reg[15]_0 ;
  output \tmp_2_reg_473_reg[1]_0 ;
  output \ap_CS_fsm_reg[16] ;
  output output_r_ce0;
  output \ap_CS_fsm_reg[29] ;
  output [10:0]input_r_address0;
  output [12:0]output_r_address0;
  input [6:0]Q;
  input [0:0]ram_reg_7;
  input [15:0]q0;
  input [10:0]grp_pointwise_conv2d_fix_1_fu_394_output_r_d0;
  input [2:0]tmp_26_fu_283_p1;
  input ram_reg_1;
  input ram_reg_0;
  input ram_reg_0_0;
  input [0:0]E;
  input ram_reg_2;
  input grp_pointwise_conv2d_fix_3_fu_384_ap_start_reg;
  input ram_reg_1_i_3_0;
  input ram_reg_0_1;
  input [0:0]P;
  input ram_reg_0_i_19;
  input ap_rst_n_inv;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]P;
  wire [6:0]Q;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[29] ;
  wire \ap_CS_fsm_reg[30] ;
  wire \ap_CS_fsm_reg[30]_0 ;
  wire \ap_CS_fsm_reg[30]_1 ;
  wire \ap_CS_fsm_reg[30]_10 ;
  wire \ap_CS_fsm_reg[30]_2 ;
  wire \ap_CS_fsm_reg[30]_3 ;
  wire \ap_CS_fsm_reg[30]_4 ;
  wire \ap_CS_fsm_reg[30]_5 ;
  wire \ap_CS_fsm_reg[30]_6 ;
  wire \ap_CS_fsm_reg[30]_7 ;
  wire \ap_CS_fsm_reg[30]_8 ;
  wire \ap_CS_fsm_reg[30]_9 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [5:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [14:1]buffer1_reg_158_reg;
  wire [2:0]\buffer1_reg_158_reg[15]_0 ;
  wire [13:0]buffer_cast_reg_460;
  wire [1:0]d0;
  wire [10:0]grp_pointwise_conv2d_fix_1_fu_394_output_r_d0;
  wire grp_pointwise_conv2d_fix_3_fu_384_ap_done;
  wire grp_pointwise_conv2d_fix_3_fu_384_ap_ready;
  wire grp_pointwise_conv2d_fix_3_fu_384_ap_start_reg;
  wire [1:1]grp_pointwise_conv2d_fix_3_fu_384_input_r_address0;
  wire grp_pointwise_conv2d_fix_3_fu_384_output_r_we0;
  wire [3:0]in_d_1_fu_304_p2;
  wire [3:0]in_d_1_reg_504;
  wire in_d_reg_168;
  wire \in_d_reg_168_reg_n_4_[0] ;
  wire \in_d_reg_168_reg_n_4_[1] ;
  wire \in_d_reg_168_reg_n_4_[2] ;
  wire \in_d_reg_168_reg_n_4_[3] ;
  wire [10:0]input_r_address0;
  wire network_mul_mul_16s_15s_30_1_1_U60_n_10;
  wire network_mul_mul_16s_15s_30_1_1_U60_n_11;
  wire network_mul_mul_16s_15s_30_1_1_U60_n_12;
  wire network_mul_mul_16s_15s_30_1_1_U60_n_13;
  wire network_mul_mul_16s_15s_30_1_1_U60_n_14;
  wire network_mul_mul_16s_15s_30_1_1_U60_n_15;
  wire network_mul_mul_16s_15s_30_1_1_U60_n_16;
  wire network_mul_mul_16s_15s_30_1_1_U60_n_17;
  wire network_mul_mul_16s_15s_30_1_1_U60_n_18;
  wire network_mul_mul_16s_15s_30_1_1_U60_n_19;
  wire network_mul_mul_16s_15s_30_1_1_U60_n_4;
  wire network_mul_mul_16s_15s_30_1_1_U60_n_5;
  wire network_mul_mul_16s_15s_30_1_1_U60_n_6;
  wire network_mul_mul_16s_15s_30_1_1_U60_n_7;
  wire network_mul_mul_16s_15s_30_1_1_U60_n_8;
  wire network_mul_mul_16s_15s_30_1_1_U60_n_9;
  wire [11:1]next_mul2_fu_194_p2;
  wire [11:1]next_mul2_reg_432;
  wire \next_mul2_reg_432[4]_i_2_n_4 ;
  wire \next_mul2_reg_432[8]_i_2_n_4 ;
  wire \next_mul2_reg_432[8]_i_3_n_4 ;
  wire \next_mul2_reg_432_reg[11]_i_1_n_6 ;
  wire \next_mul2_reg_432_reg[11]_i_1_n_7 ;
  wire \next_mul2_reg_432_reg[4]_i_1_n_4 ;
  wire \next_mul2_reg_432_reg[4]_i_1_n_5 ;
  wire \next_mul2_reg_432_reg[4]_i_1_n_6 ;
  wire \next_mul2_reg_432_reg[4]_i_1_n_7 ;
  wire \next_mul2_reg_432_reg[8]_i_1_n_4 ;
  wire \next_mul2_reg_432_reg[8]_i_1_n_5 ;
  wire \next_mul2_reg_432_reg[8]_i_1_n_6 ;
  wire \next_mul2_reg_432_reg[8]_i_1_n_7 ;
  wire [10:2]next_mul_fu_314_p2;
  wire [10:2]next_mul_reg_509;
  wire next_mul_reg_5090;
  wire \next_mul_reg_509[10]_i_2_n_4 ;
  wire \next_mul_reg_509[6]_i_1_n_4 ;
  wire \next_mul_reg_509[7]_i_1_n_4 ;
  wire [4:0]out_d_2_fu_206_p2;
  wire [4:0]out_d_2_reg_440;
  wire out_d_reg_114;
  wire \out_d_reg_114_reg_n_4_[0] ;
  wire \out_d_reg_114_reg_n_4_[1] ;
  wire \out_d_reg_114_reg_n_4_[2] ;
  wire \out_d_reg_114_reg_n_4_[3] ;
  wire \out_d_reg_114_reg_n_4_[4] ;
  wire [3:2]out_h_2_fu_238_p2;
  wire [3:0]out_h_2_reg_468;
  wire \out_h_2_reg_468[0]_i_1_n_4 ;
  wire out_h_reg_136;
  wire [3:0]out_w_2_fu_284_p2;
  wire [3:0]out_w_2_reg_486;
  wire [3:0]out_w_reg_147;
  wire out_w_reg_1470;
  wire [12:0]output_r_address0;
  wire output_r_ce0;
  wire [6:1]p_0_in;
  wire [7:4]p_shl_cast_fu_252_p1;
  wire \phi_mul1_cast_reg_427_reg_n_4_[10] ;
  wire \phi_mul1_cast_reg_427_reg_n_4_[11] ;
  wire \phi_mul1_cast_reg_427_reg_n_4_[1] ;
  wire \phi_mul1_cast_reg_427_reg_n_4_[2] ;
  wire \phi_mul1_cast_reg_427_reg_n_4_[3] ;
  wire \phi_mul1_cast_reg_427_reg_n_4_[4] ;
  wire \phi_mul1_cast_reg_427_reg_n_4_[5] ;
  wire \phi_mul1_cast_reg_427_reg_n_4_[6] ;
  wire \phi_mul1_cast_reg_427_reg_n_4_[7] ;
  wire \phi_mul1_cast_reg_427_reg_n_4_[8] ;
  wire \phi_mul1_cast_reg_427_reg_n_4_[9] ;
  wire [11:1]phi_mul1_reg_125;
  wire [10:2]phi_mul_reg_179;
  wire [14:0]\pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg__0 ;
  wire [15:0]q0;
  wire [13:0]q0_0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_i_111__0_n_4;
  wire ram_reg_0_i_111__0_n_5;
  wire ram_reg_0_i_111__0_n_6;
  wire ram_reg_0_i_111__0_n_7;
  wire ram_reg_0_i_112_n_4;
  wire ram_reg_0_i_112_n_5;
  wire ram_reg_0_i_112_n_6;
  wire ram_reg_0_i_112_n_7;
  wire ram_reg_0_i_117_n_4;
  wire ram_reg_0_i_117_n_5;
  wire ram_reg_0_i_117_n_6;
  wire ram_reg_0_i_117_n_7;
  wire ram_reg_0_i_123_n_4;
  wire ram_reg_0_i_123_n_5;
  wire ram_reg_0_i_123_n_6;
  wire ram_reg_0_i_123_n_7;
  wire ram_reg_0_i_124__0_n_10;
  wire ram_reg_0_i_124__0_n_4;
  wire ram_reg_0_i_124__0_n_5;
  wire ram_reg_0_i_124__0_n_6;
  wire ram_reg_0_i_124__0_n_7;
  wire ram_reg_0_i_124__0_n_8;
  wire ram_reg_0_i_124__0_n_9;
  wire ram_reg_0_i_131__0_n_10;
  wire ram_reg_0_i_131__0_n_11;
  wire ram_reg_0_i_131__0_n_6;
  wire ram_reg_0_i_131__0_n_7;
  wire ram_reg_0_i_131__0_n_9;
  wire ram_reg_0_i_134_n_4;
  wire ram_reg_0_i_134_n_5;
  wire ram_reg_0_i_134_n_6;
  wire ram_reg_0_i_134_n_7;
  wire ram_reg_0_i_144_n_10;
  wire ram_reg_0_i_144_n_11;
  wire ram_reg_0_i_144_n_4;
  wire ram_reg_0_i_144_n_5;
  wire ram_reg_0_i_144_n_6;
  wire ram_reg_0_i_144_n_7;
  wire ram_reg_0_i_144_n_8;
  wire ram_reg_0_i_144_n_9;
  wire ram_reg_0_i_145_n_4;
  wire ram_reg_0_i_146_n_4;
  wire ram_reg_0_i_147_n_4;
  wire ram_reg_0_i_151__0_n_4;
  wire ram_reg_0_i_155_n_4;
  wire ram_reg_0_i_165__0_n_4;
  wire ram_reg_0_i_166__0_n_4;
  wire ram_reg_0_i_166_n_4;
  wire ram_reg_0_i_167__0_n_4;
  wire ram_reg_0_i_167_n_4;
  wire ram_reg_0_i_168__0_n_4;
  wire ram_reg_0_i_169__0_n_4;
  wire ram_reg_0_i_170__0_n_4;
  wire ram_reg_0_i_187__0_n_4;
  wire ram_reg_0_i_187__0_n_6;
  wire ram_reg_0_i_187__0_n_7;
  wire ram_reg_0_i_187_n_4;
  wire ram_reg_0_i_188__0_n_4;
  wire ram_reg_0_i_188__0_n_5;
  wire ram_reg_0_i_188__0_n_6;
  wire ram_reg_0_i_188__0_n_7;
  wire ram_reg_0_i_188_n_4;
  wire ram_reg_0_i_189__0_n_4;
  wire ram_reg_0_i_189_n_4;
  wire ram_reg_0_i_19;
  wire ram_reg_0_i_190__0_n_4;
  wire ram_reg_0_i_190_n_4;
  wire ram_reg_0_i_191_n_4;
  wire ram_reg_0_i_192_n_4;
  wire ram_reg_0_i_220_n_4;
  wire ram_reg_0_i_221_n_4;
  wire ram_reg_0_i_222_n_4;
  wire ram_reg_0_i_223_n_4;
  wire ram_reg_0_i_237_n_4;
  wire ram_reg_0_i_238_n_4;
  wire ram_reg_0_i_91_n_4;
  wire ram_reg_0_i_99__0_n_7;
  wire ram_reg_1;
  wire ram_reg_1_i_3_0;
  wire ram_reg_1_i_3_n_4;
  wire ram_reg_1_i_7_n_4;
  wire ram_reg_1_i_9_n_4;
  wire ram_reg_2;
  wire ram_reg_2_i_13_n_4;
  wire ram_reg_2_i_15_n_4;
  wire ram_reg_3_i_7_n_4;
  wire ram_reg_3_i_9_n_4;
  wire ram_reg_4_i_13_n_4;
  wire ram_reg_5_i_10_n_4;
  wire ram_reg_5_i_8_n_4;
  wire ram_reg_6_i_7_n_4;
  wire ram_reg_6_i_9_n_4;
  wire [0:0]ram_reg_7;
  wire ram_reg_7_i_7_n_4;
  wire [7:1]tmp1_cast_fu_382_p1;
  wire [3:0]tmp_11_reg_450;
  wire [6:3]tmp_1_reg_455;
  wire \tmp_23_cast4_reg_491[3]_i_1_n_4 ;
  wire [3:0]tmp_23_cast_reg_496;
  wire [2:0]tmp_26_fu_283_p1;
  wire \tmp_2_reg_473[3]_i_1_n_4 ;
  wire \tmp_2_reg_473_reg[1]_0 ;
  wire [6:0]tmp_2_reg_473_reg__0;
  wire [3:2]\NLW_next_mul2_reg_432_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul2_reg_432_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_ram_reg_0_i_102_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_102_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_117_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_131__0_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_131__0_O_UNCONNECTED;
  wire [2:2]NLW_ram_reg_0_i_187__0_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_187__0_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_188__0_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_99__0_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_99__0_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s SeparableConv2D_3_b_s_U
       (.Q({\out_d_reg_114_reg_n_4_[3] ,\out_d_reg_114_reg_n_4_[2] ,\out_d_reg_114_reg_n_4_[1] ,\out_d_reg_114_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[13] (q0_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s SeparableConv2D_3_w_s_U
       (.DOADO(\pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg__0 ),
        .Q({\in_d_reg_168_reg_n_4_[3] ,\in_d_reg_168_reg_n_4_[2] ,\in_d_reg_168_reg_n_4_[1] ,\in_d_reg_168_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .output_r_ce0(output_r_ce0),
        .q0_reg(tmp_1_reg_455));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(grp_pointwise_conv2d_fix_3_fu_384_ap_ready),
        .I1(grp_pointwise_conv2d_fix_3_fu_384_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .O(grp_pointwise_conv2d_fix_3_fu_384_ap_done));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[0]_i_2__2 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_reg_114_reg_n_4_[2] ),
        .I2(\out_d_reg_114_reg_n_4_[0] ),
        .I3(\out_d_reg_114_reg_n_4_[1] ),
        .I4(\out_d_reg_114_reg_n_4_[3] ),
        .I5(\out_d_reg_114_reg_n_4_[4] ),
        .O(grp_pointwise_conv2d_fix_3_fu_384_ap_ready));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_NS_fsm10_out),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_pointwise_conv2d_fix_3_fu_384_ap_start_reg),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_reg_114_reg_n_4_[2] ),
        .I2(\out_d_reg_114_reg_n_4_[0] ),
        .I3(\out_d_reg_114_reg_n_4_[1] ),
        .I4(\out_d_reg_114_reg_n_4_[3] ),
        .I5(\out_d_reg_114_reg_n_4_[4] ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(Q[5]),
        .I1(grp_pointwise_conv2d_fix_3_fu_384_ap_ready),
        .I2(grp_pointwise_conv2d_fix_3_fu_384_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(Q[6]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(grp_pointwise_conv2d_fix_3_fu_384_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_3_fu_384_ap_ready),
        .I3(Q[6]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_state3),
        .I1(out_w_reg_147[3]),
        .I2(out_w_reg_147[2]),
        .I3(out_w_reg_147[0]),
        .I4(out_w_reg_147[1]),
        .I5(ap_CS_fsm_state5),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(out_w_reg_1470),
        .I1(\in_d_reg_168_reg_n_4_[1] ),
        .I2(\in_d_reg_168_reg_n_4_[0] ),
        .I3(\in_d_reg_168_reg_n_4_[3] ),
        .I4(\in_d_reg_168_reg_n_4_[2] ),
        .I5(output_r_ce0),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hFFBFFFFFAAAAAAAA)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(ap_CS_fsm_state9),
        .I1(out_w_reg_147[3]),
        .I2(out_w_reg_147[2]),
        .I3(out_w_reg_147[0]),
        .I4(out_w_reg_147[1]),
        .I5(ap_CS_fsm_state5),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \ap_CS_fsm[6]_i_1__2 
       (.I0(output_r_ce0),
        .I1(\in_d_reg_168_reg_n_4_[2] ),
        .I2(\in_d_reg_168_reg_n_4_[3] ),
        .I3(\in_d_reg_168_reg_n_4_[0] ),
        .I4(\in_d_reg_168_reg_n_4_[1] ),
        .O(next_mul_reg_5090));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_3_fu_384_ap_done),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(output_r_ce0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_mul_reg_5090),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  FDRE \buffer1_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U60_n_7),
        .Q(\buffer1_reg_158_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \buffer1_reg_158_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U60_n_13),
        .Q(buffer1_reg_158_reg[10]),
        .R(1'b0));
  FDRE \buffer1_reg_158_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U60_n_12),
        .Q(buffer1_reg_158_reg[11]),
        .R(1'b0));
  FDRE \buffer1_reg_158_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U60_n_19),
        .Q(buffer1_reg_158_reg[12]),
        .R(1'b0));
  FDRE \buffer1_reg_158_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U60_n_18),
        .Q(buffer1_reg_158_reg[13]),
        .R(1'b0));
  FDRE \buffer1_reg_158_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U60_n_17),
        .Q(buffer1_reg_158_reg[14]),
        .R(1'b0));
  FDRE \buffer1_reg_158_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U60_n_16),
        .Q(\buffer1_reg_158_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \buffer1_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U60_n_6),
        .Q(buffer1_reg_158_reg[1]),
        .R(1'b0));
  FDRE \buffer1_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U60_n_5),
        .Q(buffer1_reg_158_reg[2]),
        .R(1'b0));
  FDRE \buffer1_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U60_n_4),
        .Q(buffer1_reg_158_reg[3]),
        .R(1'b0));
  FDRE \buffer1_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U60_n_11),
        .Q(buffer1_reg_158_reg[4]),
        .R(1'b0));
  FDRE \buffer1_reg_158_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U60_n_10),
        .Q(buffer1_reg_158_reg[5]),
        .R(1'b0));
  FDRE \buffer1_reg_158_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U60_n_9),
        .Q(buffer1_reg_158_reg[6]),
        .R(1'b0));
  FDRE \buffer1_reg_158_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U60_n_8),
        .Q(buffer1_reg_158_reg[7]),
        .R(1'b0));
  FDRE \buffer1_reg_158_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U60_n_15),
        .Q(buffer1_reg_158_reg[8]),
        .R(1'b0));
  FDRE \buffer1_reg_158_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_15s_30_1_1_U60_n_14),
        .Q(\buffer1_reg_158_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \buffer_cast_reg_460_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[0]),
        .Q(buffer_cast_reg_460[0]),
        .R(1'b0));
  FDRE \buffer_cast_reg_460_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[10]),
        .Q(buffer_cast_reg_460[10]),
        .R(1'b0));
  FDRE \buffer_cast_reg_460_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[11]),
        .Q(buffer_cast_reg_460[11]),
        .R(1'b0));
  FDRE \buffer_cast_reg_460_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[12]),
        .Q(buffer_cast_reg_460[12]),
        .R(1'b0));
  FDRE \buffer_cast_reg_460_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[13]),
        .Q(buffer_cast_reg_460[13]),
        .R(1'b0));
  FDRE \buffer_cast_reg_460_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[1]),
        .Q(buffer_cast_reg_460[1]),
        .R(1'b0));
  FDRE \buffer_cast_reg_460_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[2]),
        .Q(buffer_cast_reg_460[2]),
        .R(1'b0));
  FDRE \buffer_cast_reg_460_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[3]),
        .Q(buffer_cast_reg_460[3]),
        .R(1'b0));
  FDRE \buffer_cast_reg_460_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[4]),
        .Q(buffer_cast_reg_460[4]),
        .R(1'b0));
  FDRE \buffer_cast_reg_460_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[5]),
        .Q(buffer_cast_reg_460[5]),
        .R(1'b0));
  FDRE \buffer_cast_reg_460_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[6]),
        .Q(buffer_cast_reg_460[6]),
        .R(1'b0));
  FDRE \buffer_cast_reg_460_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[7]),
        .Q(buffer_cast_reg_460[7]),
        .R(1'b0));
  FDRE \buffer_cast_reg_460_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[8]),
        .Q(buffer_cast_reg_460[8]),
        .R(1'b0));
  FDRE \buffer_cast_reg_460_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[9]),
        .Q(buffer_cast_reg_460[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_pointwise_conv2d_fix_3_fu_384_ap_start_reg_i_1
       (.I0(grp_pointwise_conv2d_fix_3_fu_384_ap_ready),
        .I1(Q[5]),
        .I2(grp_pointwise_conv2d_fix_3_fu_384_ap_start_reg),
        .O(\ap_CS_fsm_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_1_reg_504[0]_i_1 
       (.I0(\in_d_reg_168_reg_n_4_[0] ),
        .O(in_d_1_fu_304_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \in_d_1_reg_504[1]_i_1 
       (.I0(\in_d_reg_168_reg_n_4_[0] ),
        .I1(\in_d_reg_168_reg_n_4_[1] ),
        .O(in_d_1_fu_304_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \in_d_1_reg_504[2]_i_1 
       (.I0(\in_d_reg_168_reg_n_4_[2] ),
        .I1(\in_d_reg_168_reg_n_4_[1] ),
        .I2(\in_d_reg_168_reg_n_4_[0] ),
        .O(in_d_1_fu_304_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \in_d_1_reg_504[3]_i_1 
       (.I0(\in_d_reg_168_reg_n_4_[3] ),
        .I1(\in_d_reg_168_reg_n_4_[0] ),
        .I2(\in_d_reg_168_reg_n_4_[1] ),
        .I3(\in_d_reg_168_reg_n_4_[2] ),
        .O(in_d_1_fu_304_p2[3]));
  FDRE \in_d_1_reg_504_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_1_fu_304_p2[0]),
        .Q(in_d_1_reg_504[0]),
        .R(1'b0));
  FDRE \in_d_1_reg_504_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_1_fu_304_p2[1]),
        .Q(in_d_1_reg_504[1]),
        .R(1'b0));
  FDRE \in_d_1_reg_504_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_1_fu_304_p2[2]),
        .Q(in_d_1_reg_504[2]),
        .R(1'b0));
  FDRE \in_d_1_reg_504_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_1_fu_304_p2[3]),
        .Q(in_d_1_reg_504[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F7FF0000)) 
    \in_d_reg_168[3]_i_1 
       (.I0(out_w_reg_147[3]),
        .I1(out_w_reg_147[2]),
        .I2(out_w_reg_147[0]),
        .I3(out_w_reg_147[1]),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state9),
        .O(in_d_reg_168));
  FDRE \in_d_reg_168_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_d_1_reg_504[0]),
        .Q(\in_d_reg_168_reg_n_4_[0] ),
        .R(in_d_reg_168));
  FDRE \in_d_reg_168_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_d_1_reg_504[1]),
        .Q(\in_d_reg_168_reg_n_4_[1] ),
        .R(in_d_reg_168));
  FDRE \in_d_reg_168_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_d_1_reg_504[2]),
        .Q(\in_d_reg_168_reg_n_4_[2] ),
        .R(in_d_reg_168));
  FDRE \in_d_reg_168_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_d_1_reg_504[3]),
        .Q(\in_d_reg_168_reg_n_4_[3] ),
        .R(in_d_reg_168));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_15s_30_1_1 network_mul_mul_16s_15s_30_1_1_U60
       (.DOADO(\pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg__0 ),
        .O({network_mul_mul_16s_15s_30_1_1_U60_n_4,network_mul_mul_16s_15s_30_1_1_U60_n_5,network_mul_mul_16s_15s_30_1_1_U60_n_6,network_mul_mul_16s_15s_30_1_1_U60_n_7}),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7}),
        .\ap_CS_fsm_reg[8] ({network_mul_mul_16s_15s_30_1_1_U60_n_8,network_mul_mul_16s_15s_30_1_1_U60_n_9,network_mul_mul_16s_15s_30_1_1_U60_n_10,network_mul_mul_16s_15s_30_1_1_U60_n_11}),
        .\ap_CS_fsm_reg[8]_0 ({network_mul_mul_16s_15s_30_1_1_U60_n_12,network_mul_mul_16s_15s_30_1_1_U60_n_13,network_mul_mul_16s_15s_30_1_1_U60_n_14,network_mul_mul_16s_15s_30_1_1_U60_n_15}),
        .\ap_CS_fsm_reg[8]_1 ({network_mul_mul_16s_15s_30_1_1_U60_n_16,network_mul_mul_16s_15s_30_1_1_U60_n_17,network_mul_mul_16s_15s_30_1_1_U60_n_18,network_mul_mul_16s_15s_30_1_1_U60_n_19}),
        .ap_clk(ap_clk),
        .buffer1_reg_158_reg({buffer1_reg_158_reg[14:10],buffer1_reg_158_reg[8:1]}),
        .\buffer1_reg_158_reg[11] (\buffer1_reg_158_reg[15]_0 [1:0]),
        .\buffer1_reg_158_reg[15] (\buffer1_reg_158_reg[15]_0 [2]),
        .\buffer1_reg_158_reg[15]_0 (buffer_cast_reg_460),
        .q0(q0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_432[4]_i_2 
       (.I0(phi_mul1_reg_125[2]),
        .O(\next_mul2_reg_432[4]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_432[8]_i_2 
       (.I0(phi_mul1_reg_125[7]),
        .O(\next_mul2_reg_432[8]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul2_reg_432[8]_i_3 
       (.I0(phi_mul1_reg_125[6]),
        .O(\next_mul2_reg_432[8]_i_3_n_4 ));
  FDRE \next_mul2_reg_432_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_194_p2[10]),
        .Q(next_mul2_reg_432[10]),
        .R(1'b0));
  FDRE \next_mul2_reg_432_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_194_p2[11]),
        .Q(next_mul2_reg_432[11]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_432_reg[11]_i_1 
       (.CI(\next_mul2_reg_432_reg[8]_i_1_n_4 ),
        .CO({\NLW_next_mul2_reg_432_reg[11]_i_1_CO_UNCONNECTED [3:2],\next_mul2_reg_432_reg[11]_i_1_n_6 ,\next_mul2_reg_432_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_next_mul2_reg_432_reg[11]_i_1_O_UNCONNECTED [3],next_mul2_fu_194_p2[11:9]}),
        .S({1'b0,phi_mul1_reg_125[11:9]}));
  FDRE \next_mul2_reg_432_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_194_p2[1]),
        .Q(next_mul2_reg_432[1]),
        .R(1'b0));
  FDRE \next_mul2_reg_432_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_194_p2[2]),
        .Q(next_mul2_reg_432[2]),
        .R(1'b0));
  FDRE \next_mul2_reg_432_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_194_p2[3]),
        .Q(next_mul2_reg_432[3]),
        .R(1'b0));
  FDRE \next_mul2_reg_432_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_194_p2[4]),
        .Q(next_mul2_reg_432[4]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_432_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul2_reg_432_reg[4]_i_1_n_4 ,\next_mul2_reg_432_reg[4]_i_1_n_5 ,\next_mul2_reg_432_reg[4]_i_1_n_6 ,\next_mul2_reg_432_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul1_reg_125[2],1'b0}),
        .O(next_mul2_fu_194_p2[4:1]),
        .S({phi_mul1_reg_125[4:3],\next_mul2_reg_432[4]_i_2_n_4 ,phi_mul1_reg_125[1]}));
  FDRE \next_mul2_reg_432_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_194_p2[5]),
        .Q(next_mul2_reg_432[5]),
        .R(1'b0));
  FDRE \next_mul2_reg_432_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_194_p2[6]),
        .Q(next_mul2_reg_432[6]),
        .R(1'b0));
  FDRE \next_mul2_reg_432_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_194_p2[7]),
        .Q(next_mul2_reg_432[7]),
        .R(1'b0));
  FDRE \next_mul2_reg_432_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_194_p2[8]),
        .Q(next_mul2_reg_432[8]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_432_reg[8]_i_1 
       (.CI(\next_mul2_reg_432_reg[4]_i_1_n_4 ),
        .CO({\next_mul2_reg_432_reg[8]_i_1_n_4 ,\next_mul2_reg_432_reg[8]_i_1_n_5 ,\next_mul2_reg_432_reg[8]_i_1_n_6 ,\next_mul2_reg_432_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul1_reg_125[7:6],1'b0}),
        .O(next_mul2_fu_194_p2[8:5]),
        .S({phi_mul1_reg_125[8],\next_mul2_reg_432[8]_i_2_n_4 ,\next_mul2_reg_432[8]_i_3_n_4 ,phi_mul1_reg_125[5]}));
  FDRE \next_mul2_reg_432_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul2_fu_194_p2[9]),
        .Q(next_mul2_reg_432[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \next_mul_reg_509[10]_i_1 
       (.I0(phi_mul_reg_179[8]),
        .I1(\next_mul_reg_509[10]_i_2_n_4 ),
        .I2(phi_mul_reg_179[9]),
        .I3(phi_mul_reg_179[10]),
        .O(next_mul_fu_314_p2[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \next_mul_reg_509[10]_i_2 
       (.I0(phi_mul_reg_179[6]),
        .I1(phi_mul_reg_179[5]),
        .I2(phi_mul_reg_179[3]),
        .I3(phi_mul_reg_179[2]),
        .I4(phi_mul_reg_179[4]),
        .I5(phi_mul_reg_179[7]),
        .O(\next_mul_reg_509[10]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_509[2]_i_1 
       (.I0(phi_mul_reg_179[2]),
        .O(next_mul_fu_314_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_509[3]_i_1 
       (.I0(phi_mul_reg_179[2]),
        .I1(phi_mul_reg_179[3]),
        .O(next_mul_fu_314_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \next_mul_reg_509[4]_i_1 
       (.I0(phi_mul_reg_179[2]),
        .I1(phi_mul_reg_179[3]),
        .I2(phi_mul_reg_179[4]),
        .O(next_mul_fu_314_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \next_mul_reg_509[5]_i_1 
       (.I0(phi_mul_reg_179[3]),
        .I1(phi_mul_reg_179[2]),
        .I2(phi_mul_reg_179[4]),
        .I3(phi_mul_reg_179[5]),
        .O(next_mul_fu_314_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    \next_mul_reg_509[6]_i_1 
       (.I0(phi_mul_reg_179[4]),
        .I1(phi_mul_reg_179[2]),
        .I2(phi_mul_reg_179[3]),
        .I3(phi_mul_reg_179[5]),
        .I4(phi_mul_reg_179[6]),
        .O(\next_mul_reg_509[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA15555555)) 
    \next_mul_reg_509[7]_i_1 
       (.I0(phi_mul_reg_179[6]),
        .I1(phi_mul_reg_179[5]),
        .I2(phi_mul_reg_179[3]),
        .I3(phi_mul_reg_179[2]),
        .I4(phi_mul_reg_179[4]),
        .I5(phi_mul_reg_179[7]),
        .O(\next_mul_reg_509[7]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_509[8]_i_1 
       (.I0(\next_mul_reg_509[10]_i_2_n_4 ),
        .I1(phi_mul_reg_179[8]),
        .O(next_mul_fu_314_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \next_mul_reg_509[9]_i_1 
       (.I0(\next_mul_reg_509[10]_i_2_n_4 ),
        .I1(phi_mul_reg_179[8]),
        .I2(phi_mul_reg_179[9]),
        .O(next_mul_fu_314_p2[9]));
  FDRE \next_mul_reg_509_reg[10] 
       (.C(ap_clk),
        .CE(next_mul_reg_5090),
        .D(next_mul_fu_314_p2[10]),
        .Q(next_mul_reg_509[10]),
        .R(1'b0));
  FDRE \next_mul_reg_509_reg[2] 
       (.C(ap_clk),
        .CE(next_mul_reg_5090),
        .D(next_mul_fu_314_p2[2]),
        .Q(next_mul_reg_509[2]),
        .R(1'b0));
  FDRE \next_mul_reg_509_reg[3] 
       (.C(ap_clk),
        .CE(next_mul_reg_5090),
        .D(next_mul_fu_314_p2[3]),
        .Q(next_mul_reg_509[3]),
        .R(1'b0));
  FDRE \next_mul_reg_509_reg[4] 
       (.C(ap_clk),
        .CE(next_mul_reg_5090),
        .D(next_mul_fu_314_p2[4]),
        .Q(next_mul_reg_509[4]),
        .R(1'b0));
  FDRE \next_mul_reg_509_reg[5] 
       (.C(ap_clk),
        .CE(next_mul_reg_5090),
        .D(next_mul_fu_314_p2[5]),
        .Q(next_mul_reg_509[5]),
        .R(1'b0));
  FDRE \next_mul_reg_509_reg[6] 
       (.C(ap_clk),
        .CE(next_mul_reg_5090),
        .D(\next_mul_reg_509[6]_i_1_n_4 ),
        .Q(next_mul_reg_509[6]),
        .R(1'b0));
  FDRE \next_mul_reg_509_reg[7] 
       (.C(ap_clk),
        .CE(next_mul_reg_5090),
        .D(\next_mul_reg_509[7]_i_1_n_4 ),
        .Q(next_mul_reg_509[7]),
        .R(1'b0));
  FDRE \next_mul_reg_509_reg[8] 
       (.C(ap_clk),
        .CE(next_mul_reg_5090),
        .D(next_mul_fu_314_p2[8]),
        .Q(next_mul_reg_509[8]),
        .R(1'b0));
  FDRE \next_mul_reg_509_reg[9] 
       (.C(ap_clk),
        .CE(next_mul_reg_5090),
        .D(next_mul_fu_314_p2[9]),
        .Q(next_mul_reg_509[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_2_reg_440[0]_i_1 
       (.I0(\out_d_reg_114_reg_n_4_[0] ),
        .O(out_d_2_fu_206_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_2_reg_440[1]_i_1 
       (.I0(\out_d_reg_114_reg_n_4_[0] ),
        .I1(\out_d_reg_114_reg_n_4_[1] ),
        .O(out_d_2_fu_206_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_d_2_reg_440[2]_i_1 
       (.I0(\out_d_reg_114_reg_n_4_[2] ),
        .I1(\out_d_reg_114_reg_n_4_[1] ),
        .I2(\out_d_reg_114_reg_n_4_[0] ),
        .O(out_d_2_fu_206_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_d_2_reg_440[3]_i_1 
       (.I0(\out_d_reg_114_reg_n_4_[3] ),
        .I1(\out_d_reg_114_reg_n_4_[1] ),
        .I2(\out_d_reg_114_reg_n_4_[0] ),
        .I3(\out_d_reg_114_reg_n_4_[2] ),
        .O(out_d_2_fu_206_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \out_d_2_reg_440[4]_i_1 
       (.I0(\out_d_reg_114_reg_n_4_[4] ),
        .I1(\out_d_reg_114_reg_n_4_[3] ),
        .I2(\out_d_reg_114_reg_n_4_[2] ),
        .I3(\out_d_reg_114_reg_n_4_[0] ),
        .I4(\out_d_reg_114_reg_n_4_[1] ),
        .O(out_d_2_fu_206_p2[4]));
  FDRE \out_d_2_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_206_p2[0]),
        .Q(out_d_2_reg_440[0]),
        .R(1'b0));
  FDRE \out_d_2_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_206_p2[1]),
        .Q(out_d_2_reg_440[1]),
        .R(1'b0));
  FDRE \out_d_2_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_206_p2[2]),
        .Q(out_d_2_reg_440[2]),
        .R(1'b0));
  FDRE \out_d_2_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_206_p2[3]),
        .Q(out_d_2_reg_440[3]),
        .R(1'b0));
  FDRE \out_d_2_reg_440_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_206_p2[4]),
        .Q(out_d_2_reg_440[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \out_d_reg_114[4]_i_1 
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(grp_pointwise_conv2d_fix_3_fu_384_ap_start_reg),
        .I2(ap_NS_fsm10_out),
        .O(out_d_reg_114));
  LUT5 #(
    .INIT(32'h20000000)) 
    \out_d_reg_114[4]_i_2 
       (.I0(ap_CS_fsm_state4),
        .I1(p_shl_cast_fu_252_p1[4]),
        .I2(p_shl_cast_fu_252_p1[7]),
        .I3(p_shl_cast_fu_252_p1[5]),
        .I4(p_shl_cast_fu_252_p1[6]),
        .O(ap_NS_fsm10_out));
  FDRE \out_d_reg_114_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_2_reg_440[0]),
        .Q(\out_d_reg_114_reg_n_4_[0] ),
        .R(out_d_reg_114));
  FDRE \out_d_reg_114_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_2_reg_440[1]),
        .Q(\out_d_reg_114_reg_n_4_[1] ),
        .R(out_d_reg_114));
  FDRE \out_d_reg_114_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_2_reg_440[2]),
        .Q(\out_d_reg_114_reg_n_4_[2] ),
        .R(out_d_reg_114));
  FDRE \out_d_reg_114_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_2_reg_440[3]),
        .Q(\out_d_reg_114_reg_n_4_[3] ),
        .R(out_d_reg_114));
  FDRE \out_d_reg_114_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_2_reg_440[4]),
        .Q(\out_d_reg_114_reg_n_4_[4] ),
        .R(out_d_reg_114));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_2_reg_468[0]_i_1 
       (.I0(p_shl_cast_fu_252_p1[4]),
        .O(\out_h_2_reg_468[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_2_reg_468[1]_i_1 
       (.I0(p_shl_cast_fu_252_p1[5]),
        .I1(p_shl_cast_fu_252_p1[4]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_h_2_reg_468[2]_i_1 
       (.I0(p_shl_cast_fu_252_p1[6]),
        .I1(p_shl_cast_fu_252_p1[4]),
        .I2(p_shl_cast_fu_252_p1[5]),
        .O(out_h_2_fu_238_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_h_2_reg_468[3]_i_1 
       (.I0(p_shl_cast_fu_252_p1[7]),
        .I1(p_shl_cast_fu_252_p1[6]),
        .I2(p_shl_cast_fu_252_p1[5]),
        .I3(p_shl_cast_fu_252_p1[4]),
        .O(out_h_2_fu_238_p2[3]));
  FDRE \out_h_2_reg_468_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\out_h_2_reg_468[0]_i_1_n_4 ),
        .Q(out_h_2_reg_468[0]),
        .R(1'b0));
  FDRE \out_h_2_reg_468_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_0_in[1]),
        .Q(out_h_2_reg_468[1]),
        .R(1'b0));
  FDRE \out_h_2_reg_468_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_2_fu_238_p2[2]),
        .Q(out_h_2_reg_468[2]),
        .R(1'b0));
  FDRE \out_h_2_reg_468_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_2_fu_238_p2[3]),
        .Q(out_h_2_reg_468[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \out_h_reg_136[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(out_w_reg_147[3]),
        .I2(out_w_reg_147[2]),
        .I3(out_w_reg_147[0]),
        .I4(out_w_reg_147[1]),
        .I5(ap_CS_fsm_state5),
        .O(out_h_reg_136));
  LUT5 #(
    .INIT(32'h08000000)) 
    \out_h_reg_136[3]_i_2 
       (.I0(ap_CS_fsm_state5),
        .I1(out_w_reg_147[1]),
        .I2(out_w_reg_147[0]),
        .I3(out_w_reg_147[2]),
        .I4(out_w_reg_147[3]),
        .O(ap_NS_fsm1));
  FDRE \out_h_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_2_reg_468[0]),
        .Q(p_shl_cast_fu_252_p1[4]),
        .R(out_h_reg_136));
  FDRE \out_h_reg_136_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_2_reg_468[1]),
        .Q(p_shl_cast_fu_252_p1[5]),
        .R(out_h_reg_136));
  FDRE \out_h_reg_136_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_2_reg_468[2]),
        .Q(p_shl_cast_fu_252_p1[6]),
        .R(out_h_reg_136));
  FDRE \out_h_reg_136_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_2_reg_468[3]),
        .Q(p_shl_cast_fu_252_p1[7]),
        .R(out_h_reg_136));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_2_reg_486[0]_i_1 
       (.I0(out_w_reg_147[0]),
        .O(out_w_2_fu_284_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_2_reg_486[1]_i_1 
       (.I0(out_w_reg_147[0]),
        .I1(out_w_reg_147[1]),
        .O(out_w_2_fu_284_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_w_2_reg_486[2]_i_1 
       (.I0(out_w_reg_147[2]),
        .I1(out_w_reg_147[1]),
        .I2(out_w_reg_147[0]),
        .O(out_w_2_fu_284_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_w_2_reg_486[3]_i_1 
       (.I0(out_w_reg_147[3]),
        .I1(out_w_reg_147[0]),
        .I2(out_w_reg_147[1]),
        .I3(out_w_reg_147[2]),
        .O(out_w_2_fu_284_p2[3]));
  FDRE \out_w_2_reg_486_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_284_p2[0]),
        .Q(out_w_2_reg_486[0]),
        .R(1'b0));
  FDRE \out_w_2_reg_486_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_284_p2[1]),
        .Q(out_w_2_reg_486[1]),
        .R(1'b0));
  FDRE \out_w_2_reg_486_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_284_p2[2]),
        .Q(out_w_2_reg_486[2]),
        .R(1'b0));
  FDRE \out_w_2_reg_486_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_284_p2[3]),
        .Q(out_w_2_reg_486[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \out_w_reg_147[3]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(p_shl_cast_fu_252_p1[4]),
        .I2(p_shl_cast_fu_252_p1[7]),
        .I3(p_shl_cast_fu_252_p1[5]),
        .I4(p_shl_cast_fu_252_p1[6]),
        .O(out_w_reg_1470));
  LUT5 #(
    .INIT(32'h00000020)) 
    \out_w_reg_147[3]_i_2 
       (.I0(output_r_ce0),
        .I1(\in_d_reg_168_reg_n_4_[2] ),
        .I2(\in_d_reg_168_reg_n_4_[3] ),
        .I3(\in_d_reg_168_reg_n_4_[0] ),
        .I4(\in_d_reg_168_reg_n_4_[1] ),
        .O(grp_pointwise_conv2d_fix_3_fu_384_output_r_we0));
  FDRE \out_w_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_3_fu_384_output_r_we0),
        .D(out_w_2_reg_486[0]),
        .Q(out_w_reg_147[0]),
        .R(out_w_reg_1470));
  FDRE \out_w_reg_147_reg[1] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_3_fu_384_output_r_we0),
        .D(out_w_2_reg_486[1]),
        .Q(out_w_reg_147[1]),
        .R(out_w_reg_1470));
  FDRE \out_w_reg_147_reg[2] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_3_fu_384_output_r_we0),
        .D(out_w_2_reg_486[2]),
        .Q(out_w_reg_147[2]),
        .R(out_w_reg_1470));
  FDRE \out_w_reg_147_reg[3] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_3_fu_384_output_r_we0),
        .D(out_w_2_reg_486[3]),
        .Q(out_w_reg_147[3]),
        .R(out_w_reg_1470));
  FDRE \phi_mul1_cast_reg_427_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_125[10]),
        .Q(\phi_mul1_cast_reg_427_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_427_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_125[11]),
        .Q(\phi_mul1_cast_reg_427_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_427_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_125[1]),
        .Q(\phi_mul1_cast_reg_427_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_427_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_125[2]),
        .Q(\phi_mul1_cast_reg_427_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_427_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_125[3]),
        .Q(\phi_mul1_cast_reg_427_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_427_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_125[4]),
        .Q(\phi_mul1_cast_reg_427_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_427_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_125[5]),
        .Q(\phi_mul1_cast_reg_427_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_427_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_125[6]),
        .Q(\phi_mul1_cast_reg_427_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_427_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_125[7]),
        .Q(\phi_mul1_cast_reg_427_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_427_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_125[8]),
        .Q(\phi_mul1_cast_reg_427_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \phi_mul1_cast_reg_427_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_125[9]),
        .Q(\phi_mul1_cast_reg_427_reg_n_4_[9] ),
        .R(1'b0));
  FDRE \phi_mul1_reg_125_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_432[10]),
        .Q(phi_mul1_reg_125[10]),
        .R(out_d_reg_114));
  FDRE \phi_mul1_reg_125_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_432[11]),
        .Q(phi_mul1_reg_125[11]),
        .R(out_d_reg_114));
  FDRE \phi_mul1_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_432[1]),
        .Q(phi_mul1_reg_125[1]),
        .R(out_d_reg_114));
  FDRE \phi_mul1_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_432[2]),
        .Q(phi_mul1_reg_125[2]),
        .R(out_d_reg_114));
  FDRE \phi_mul1_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_432[3]),
        .Q(phi_mul1_reg_125[3]),
        .R(out_d_reg_114));
  FDRE \phi_mul1_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_432[4]),
        .Q(phi_mul1_reg_125[4]),
        .R(out_d_reg_114));
  FDRE \phi_mul1_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_432[5]),
        .Q(phi_mul1_reg_125[5]),
        .R(out_d_reg_114));
  FDRE \phi_mul1_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_432[6]),
        .Q(phi_mul1_reg_125[6]),
        .R(out_d_reg_114));
  FDRE \phi_mul1_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_432[7]),
        .Q(phi_mul1_reg_125[7]),
        .R(out_d_reg_114));
  FDRE \phi_mul1_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_432[8]),
        .Q(phi_mul1_reg_125[8]),
        .R(out_d_reg_114));
  FDRE \phi_mul1_reg_125_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul2_reg_432[9]),
        .Q(phi_mul1_reg_125[9]),
        .R(out_d_reg_114));
  FDRE \phi_mul_reg_179_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_509[10]),
        .Q(phi_mul_reg_179[10]),
        .R(in_d_reg_168));
  FDRE \phi_mul_reg_179_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_509[2]),
        .Q(phi_mul_reg_179[2]),
        .R(in_d_reg_168));
  FDRE \phi_mul_reg_179_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_509[3]),
        .Q(phi_mul_reg_179[3]),
        .R(in_d_reg_168));
  FDRE \phi_mul_reg_179_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_509[4]),
        .Q(phi_mul_reg_179[4]),
        .R(in_d_reg_168));
  FDRE \phi_mul_reg_179_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_509[5]),
        .Q(phi_mul_reg_179[5]),
        .R(in_d_reg_168));
  FDRE \phi_mul_reg_179_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_509[6]),
        .Q(phi_mul_reg_179[6]),
        .R(in_d_reg_168));
  FDRE \phi_mul_reg_179_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_509[7]),
        .Q(phi_mul_reg_179[7]),
        .R(in_d_reg_168));
  FDRE \phi_mul_reg_179_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_509[8]),
        .Q(phi_mul_reg_179[8]),
        .R(in_d_reg_168));
  FDRE \phi_mul_reg_179_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(next_mul_reg_509[9]),
        .Q(phi_mul_reg_179[9]),
        .R(in_d_reg_168));
  CARRY4 ram_reg_0_i_102
       (.CI(ram_reg_0_i_112_n_4),
        .CO(NLW_ram_reg_0_i_102_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_102_O_UNCONNECTED[3:1],output_r_address0[12]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_i_155_n_4}));
  CARRY4 ram_reg_0_i_111__0
       (.CI(ram_reg_0_i_117_n_4),
        .CO({ram_reg_0_i_111__0_n_4,ram_reg_0_i_111__0_n_5,ram_reg_0_i_111__0_n_6,ram_reg_0_i_111__0_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_131__0_n_11,ram_reg_0_i_144_n_8,ram_reg_0_i_144_n_9,ram_reg_0_i_144_n_10}),
        .O(input_r_address0[7:4]),
        .S({ram_reg_0_i_131__0_n_11,ram_reg_0_i_145_n_4,ram_reg_0_i_146_n_4,ram_reg_0_i_147_n_4}));
  CARRY4 ram_reg_0_i_112
       (.CI(ram_reg_0_i_123_n_4),
        .CO({ram_reg_0_i_112_n_4,ram_reg_0_i_112_n_5,ram_reg_0_i_112_n_6,ram_reg_0_i_112_n_7}),
        .CYINIT(1'b0),
        .DI({\phi_mul1_cast_reg_427_reg_n_4_[10] ,\phi_mul1_cast_reg_427_reg_n_4_[9] ,\phi_mul1_cast_reg_427_reg_n_4_[8] ,ram_reg_0_i_166__0_n_4}),
        .O(output_r_address0[11:8]),
        .S({ram_reg_0_i_167__0_n_4,ram_reg_0_i_168__0_n_4,ram_reg_0_i_169__0_n_4,ram_reg_0_i_170__0_n_4}));
  CARRY4 ram_reg_0_i_117
       (.CI(1'b0),
        .CO({ram_reg_0_i_117_n_4,ram_reg_0_i_117_n_5,ram_reg_0_i_117_n_6,ram_reg_0_i_117_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_144_n_11,ram_reg_0_i_124__0_n_8,ram_reg_0_i_124__0_n_9,ram_reg_0_i_124__0_n_10}),
        .O({input_r_address0[3:1],NLW_ram_reg_0_i_117_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_165__0_n_4,ram_reg_0_i_166_n_4,ram_reg_0_i_167_n_4,grp_pointwise_conv2d_fix_3_fu_384_input_r_address0}));
  CARRY4 ram_reg_0_i_123
       (.CI(ram_reg_0_i_134_n_4),
        .CO({ram_reg_0_i_123_n_4,ram_reg_0_i_123_n_5,ram_reg_0_i_123_n_6,ram_reg_0_i_123_n_7}),
        .CYINIT(1'b0),
        .DI(tmp1_cast_fu_382_p1[7:4]),
        .O(output_r_address0[7:4]),
        .S({ram_reg_0_i_189__0_n_4,ram_reg_0_i_190_n_4,ram_reg_0_i_191_n_4,ram_reg_0_i_192_n_4}));
  CARRY4 ram_reg_0_i_124__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_124__0_n_4,ram_reg_0_i_124__0_n_5,ram_reg_0_i_124__0_n_6,ram_reg_0_i_124__0_n_7}),
        .CYINIT(1'b0),
        .DI({phi_mul_reg_179[3:2],1'b0,1'b0}),
        .O({ram_reg_0_i_124__0_n_8,ram_reg_0_i_124__0_n_9,ram_reg_0_i_124__0_n_10,input_r_address0[0]}),
        .S({ram_reg_0_i_187_n_4,ram_reg_0_i_188_n_4,ram_reg_0_i_189_n_4,ram_reg_0_i_190__0_n_4}));
  CARRY4 ram_reg_0_i_131__0
       (.CI(ram_reg_0_i_144_n_4),
        .CO({NLW_ram_reg_0_i_131__0_CO_UNCONNECTED[3:2],ram_reg_0_i_131__0_n_6,ram_reg_0_i_131__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_179[9:8]}),
        .O({NLW_ram_reg_0_i_131__0_O_UNCONNECTED[3],ram_reg_0_i_131__0_n_9,ram_reg_0_i_131__0_n_10,ram_reg_0_i_131__0_n_11}),
        .S({1'b0,phi_mul_reg_179[10:8]}));
  CARRY4 ram_reg_0_i_134
       (.CI(1'b0),
        .CO({ram_reg_0_i_134_n_4,ram_reg_0_i_134_n_5,ram_reg_0_i_134_n_6,ram_reg_0_i_134_n_7}),
        .CYINIT(1'b0),
        .DI({tmp1_cast_fu_382_p1[3:2],\phi_mul1_cast_reg_427_reg_n_4_[1] ,tmp_23_cast_reg_496[0]}),
        .O(output_r_address0[3:0]),
        .S({ram_reg_0_i_220_n_4,ram_reg_0_i_221_n_4,ram_reg_0_i_222_n_4,ram_reg_0_i_223_n_4}));
  CARRY4 ram_reg_0_i_144
       (.CI(ram_reg_0_i_124__0_n_4),
        .CO({ram_reg_0_i_144_n_4,ram_reg_0_i_144_n_5,ram_reg_0_i_144_n_6,ram_reg_0_i_144_n_7}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_179[7:4]),
        .O({ram_reg_0_i_144_n_8,ram_reg_0_i_144_n_9,ram_reg_0_i_144_n_10,ram_reg_0_i_144_n_11}),
        .S(phi_mul_reg_179[7:4]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_145
       (.I0(ram_reg_0_i_144_n_8),
        .I1(tmp_2_reg_473_reg__0[6]),
        .O(ram_reg_0_i_145_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_146
       (.I0(ram_reg_0_i_144_n_9),
        .I1(tmp_2_reg_473_reg__0[5]),
        .O(ram_reg_0_i_146_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_147
       (.I0(ram_reg_0_i_144_n_10),
        .I1(tmp_2_reg_473_reg__0[4]),
        .O(ram_reg_0_i_147_n_4));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_0_i_151__0
       (.I0(\buffer1_reg_158_reg[15]_0 [2]),
        .I1(buffer1_reg_158_reg[1]),
        .I2(Q[6]),
        .I3(Q[2]),
        .O(ram_reg_0_i_151__0_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_155
       (.I0(\phi_mul1_cast_reg_427_reg_n_4_[11] ),
        .O(ram_reg_0_i_155_n_4));
  LUT5 #(
    .INIT(32'h20202F20)) 
    ram_reg_0_i_16
       (.I0(tmp_26_fu_283_p1[0]),
        .I1(tmp_26_fu_283_p1[2]),
        .I2(Q[0]),
        .I3(ram_reg_0_i_91_n_4),
        .I4(ram_reg_0),
        .O(d0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_165__0
       (.I0(ram_reg_0_i_144_n_11),
        .I1(tmp_2_reg_473_reg__0[3]),
        .O(ram_reg_0_i_165__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_166
       (.I0(ram_reg_0_i_124__0_n_8),
        .I1(tmp_2_reg_473_reg__0[2]),
        .O(ram_reg_0_i_166_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_166__0
       (.I0(\phi_mul1_cast_reg_427_reg_n_4_[8] ),
        .O(ram_reg_0_i_166__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_167
       (.I0(ram_reg_0_i_124__0_n_9),
        .I1(tmp_2_reg_473_reg__0[1]),
        .O(ram_reg_0_i_167_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_167__0
       (.I0(\phi_mul1_cast_reg_427_reg_n_4_[10] ),
        .I1(\phi_mul1_cast_reg_427_reg_n_4_[11] ),
        .O(ram_reg_0_i_167__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_168
       (.I0(ram_reg_0_i_124__0_n_10),
        .I1(tmp_2_reg_473_reg__0[0]),
        .O(grp_pointwise_conv2d_fix_3_fu_384_input_r_address0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_168__0
       (.I0(\phi_mul1_cast_reg_427_reg_n_4_[9] ),
        .I1(\phi_mul1_cast_reg_427_reg_n_4_[10] ),
        .O(ram_reg_0_i_168__0_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_169__0
       (.I0(\phi_mul1_cast_reg_427_reg_n_4_[8] ),
        .I1(\phi_mul1_cast_reg_427_reg_n_4_[9] ),
        .O(ram_reg_0_i_169__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_170__0
       (.I0(\phi_mul1_cast_reg_427_reg_n_4_[8] ),
        .I1(ram_reg_0_i_187__0_n_4),
        .O(ram_reg_0_i_170__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_187
       (.I0(phi_mul_reg_179[3]),
        .I1(tmp_23_cast_reg_496[3]),
        .O(ram_reg_0_i_187_n_4));
  CARRY4 ram_reg_0_i_187__0
       (.CI(ram_reg_0_i_188__0_n_4),
        .CO({ram_reg_0_i_187__0_n_4,NLW_ram_reg_0_i_187__0_CO_UNCONNECTED[2],ram_reg_0_i_187__0_n_6,ram_reg_0_i_187__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_2_reg_473_reg__0[6:4]}),
        .O({NLW_ram_reg_0_i_187__0_O_UNCONNECTED[3],tmp1_cast_fu_382_p1[7:5]}),
        .S({1'b1,tmp_2_reg_473_reg__0[6:4]}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_188
       (.I0(phi_mul_reg_179[2]),
        .I1(tmp_23_cast_reg_496[2]),
        .O(ram_reg_0_i_188_n_4));
  CARRY4 ram_reg_0_i_188__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_188__0_n_4,ram_reg_0_i_188__0_n_5,ram_reg_0_i_188__0_n_6,ram_reg_0_i_188__0_n_7}),
        .CYINIT(1'b0),
        .DI(tmp_2_reg_473_reg__0[3:0]),
        .O({tmp1_cast_fu_382_p1[4:2],NLW_ram_reg_0_i_188__0_O_UNCONNECTED[0]}),
        .S({tmp_2_reg_473_reg__0[3],ram_reg_0_i_237_n_4,ram_reg_0_i_238_n_4,tmp1_cast_fu_382_p1[1]}));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_189
       (.I0(tmp_23_cast_reg_496[1]),
        .O(ram_reg_0_i_189_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_189__0
       (.I0(tmp1_cast_fu_382_p1[7]),
        .I1(\phi_mul1_cast_reg_427_reg_n_4_[7] ),
        .O(ram_reg_0_i_189__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_190
       (.I0(tmp1_cast_fu_382_p1[6]),
        .I1(\phi_mul1_cast_reg_427_reg_n_4_[6] ),
        .O(ram_reg_0_i_190_n_4));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_190__0
       (.I0(tmp_23_cast_reg_496[0]),
        .O(ram_reg_0_i_190__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_191
       (.I0(tmp1_cast_fu_382_p1[5]),
        .I1(\phi_mul1_cast_reg_427_reg_n_4_[5] ),
        .O(ram_reg_0_i_191_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_192
       (.I0(tmp1_cast_fu_382_p1[4]),
        .I1(\phi_mul1_cast_reg_427_reg_n_4_[4] ),
        .O(ram_reg_0_i_192_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_220
       (.I0(tmp1_cast_fu_382_p1[3]),
        .I1(\phi_mul1_cast_reg_427_reg_n_4_[3] ),
        .O(ram_reg_0_i_220_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_221
       (.I0(tmp1_cast_fu_382_p1[2]),
        .I1(\phi_mul1_cast_reg_427_reg_n_4_[2] ),
        .O(ram_reg_0_i_221_n_4));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_0_i_222
       (.I0(tmp_23_cast_reg_496[1]),
        .I1(tmp_2_reg_473_reg__0[0]),
        .I2(\phi_mul1_cast_reg_427_reg_n_4_[1] ),
        .O(ram_reg_0_i_222_n_4));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_223
       (.I0(tmp_23_cast_reg_496[0]),
        .O(ram_reg_0_i_223_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_237
       (.I0(tmp_2_reg_473_reg__0[2]),
        .I1(tmp_23_cast_reg_496[3]),
        .O(ram_reg_0_i_237_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_238
       (.I0(tmp_2_reg_473_reg__0[1]),
        .I1(tmp_23_cast_reg_496[2]),
        .O(ram_reg_0_i_238_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_239
       (.I0(tmp_2_reg_473_reg__0[0]),
        .I1(tmp_23_cast_reg_496[1]),
        .O(tmp1_cast_fu_382_p1[1]));
  LUT6 #(
    .INIT(64'h00003C5500003C00)) 
    ram_reg_0_i_82
       (.I0(ram_reg_0_1),
        .I1(tmp_2_reg_473_reg__0[0]),
        .I2(ram_reg_0_i_124__0_n_10),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(P),
        .O(\tmp_2_reg_473_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFEEE)) 
    ram_reg_0_i_91
       (.I0(ram_reg_0_i_151__0_n_4),
        .I1(ram_reg_0_0),
        .I2(q0[1]),
        .I3(ram_reg_7),
        .I4(Q[2]),
        .I5(Q[6]),
        .O(ram_reg_0_i_91_n_4));
  LUT6 #(
    .INIT(64'h00000FEEFFFF0FEE)) 
    ram_reg_0_i_94__0
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(output_r_ce0),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(ram_reg_0_i_19),
        .O(\ap_CS_fsm_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFFF808FFFFFFFF)) 
    ram_reg_0_i_96
       (.I0(grp_pointwise_conv2d_fix_3_fu_384_output_r_we0),
        .I1(Q[6]),
        .I2(Q[2]),
        .I3(E),
        .I4(Q[4]),
        .I5(ram_reg_2),
        .O(\ap_CS_fsm_reg[30]_10 ));
  CARRY4 ram_reg_0_i_99__0
       (.CI(ram_reg_0_i_111__0_n_4),
        .CO({NLW_ram_reg_0_i_99__0_CO_UNCONNECTED[3],input_r_address0[10],NLW_ram_reg_0_i_99__0_CO_UNCONNECTED[1],ram_reg_0_i_99__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ram_reg_0_i_131__0_n_9,ram_reg_0_i_131__0_n_10}),
        .O({NLW_ram_reg_0_i_99__0_O_UNCONNECTED[3:2],input_r_address0[9:8]}),
        .S({1'b0,1'b1,ram_reg_0_i_131__0_n_9,ram_reg_0_i_131__0_n_10}));
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_1_i_1
       (.I0(tmp_26_fu_283_p1[1]),
        .I1(tmp_26_fu_283_p1[2]),
        .I2(Q[0]),
        .I3(ram_reg_1_i_3_n_4),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAEA)) 
    ram_reg_1_i_3
       (.I0(ram_reg_1_i_7_n_4),
        .I1(q0[3]),
        .I2(ram_reg_7),
        .I3(Q[2]),
        .I4(Q[6]),
        .I5(ram_reg_1),
        .O(ram_reg_1_i_3_n_4));
  LUT6 #(
    .INIT(64'h00008AAAAAAA8AAA)) 
    ram_reg_1_i_4
       (.I0(ram_reg_1_i_9_n_4),
        .I1(Q[6]),
        .I2(ram_reg_7),
        .I3(q0[2]),
        .I4(Q[2]),
        .I5(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[0]),
        .O(\ap_CS_fsm_reg[30]_9 ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    ram_reg_1_i_7
       (.I0(ram_reg_1_i_3_0),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(buffer1_reg_158_reg[3]),
        .I4(\buffer1_reg_158_reg[15]_0 [2]),
        .O(ram_reg_1_i_7_n_4));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    ram_reg_1_i_9
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(\buffer1_reg_158_reg[15]_0 [2]),
        .I3(buffer1_reg_158_reg[2]),
        .O(ram_reg_1_i_9_n_4));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    ram_reg_2_i_13
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(\buffer1_reg_158_reg[15]_0 [2]),
        .I3(buffer1_reg_158_reg[5]),
        .O(ram_reg_2_i_13_n_4));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    ram_reg_2_i_15
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(\buffer1_reg_158_reg[15]_0 [2]),
        .I3(buffer1_reg_158_reg[4]),
        .O(ram_reg_2_i_15_n_4));
  LUT6 #(
    .INIT(64'h00008AAAAAAA8AAA)) 
    ram_reg_2_i_5
       (.I0(ram_reg_2_i_13_n_4),
        .I1(Q[6]),
        .I2(ram_reg_7),
        .I3(q0[5]),
        .I4(Q[2]),
        .I5(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[2]),
        .O(\ap_CS_fsm_reg[30]_7 ));
  LUT6 #(
    .INIT(64'h00008AAAAAAA8AAA)) 
    ram_reg_2_i_7
       (.I0(ram_reg_2_i_15_n_4),
        .I1(Q[6]),
        .I2(ram_reg_7),
        .I3(q0[4]),
        .I4(Q[2]),
        .I5(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[1]),
        .O(\ap_CS_fsm_reg[30]_8 ));
  LUT6 #(
    .INIT(64'h00008AAAAAAA8AAA)) 
    ram_reg_3_i_3
       (.I0(ram_reg_3_i_7_n_4),
        .I1(Q[6]),
        .I2(ram_reg_7),
        .I3(q0[7]),
        .I4(Q[2]),
        .I5(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[4]),
        .O(\ap_CS_fsm_reg[30]_5 ));
  LUT6 #(
    .INIT(64'h00008AAAAAAA8AAA)) 
    ram_reg_3_i_5
       (.I0(ram_reg_3_i_9_n_4),
        .I1(Q[6]),
        .I2(ram_reg_7),
        .I3(q0[6]),
        .I4(Q[2]),
        .I5(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[3]),
        .O(\ap_CS_fsm_reg[30]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    ram_reg_3_i_7
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(\buffer1_reg_158_reg[15]_0 [2]),
        .I3(buffer1_reg_158_reg[7]),
        .O(ram_reg_3_i_7_n_4));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    ram_reg_3_i_9
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(\buffer1_reg_158_reg[15]_0 [2]),
        .I3(buffer1_reg_158_reg[6]),
        .O(ram_reg_3_i_9_n_4));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    ram_reg_4_i_13
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(\buffer1_reg_158_reg[15]_0 [2]),
        .I3(buffer1_reg_158_reg[8]),
        .O(ram_reg_4_i_13_n_4));
  LUT6 #(
    .INIT(64'h00008AAAAAAA8AAA)) 
    ram_reg_4_i_6
       (.I0(ram_reg_4_i_13_n_4),
        .I1(Q[6]),
        .I2(ram_reg_7),
        .I3(q0[8]),
        .I4(Q[2]),
        .I5(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[5]),
        .O(\ap_CS_fsm_reg[30]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    ram_reg_5_i_10
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(\buffer1_reg_158_reg[15]_0 [2]),
        .I3(buffer1_reg_158_reg[10]),
        .O(ram_reg_5_i_10_n_4));
  LUT6 #(
    .INIT(64'h00008AAAAAAA8AAA)) 
    ram_reg_5_i_4
       (.I0(ram_reg_5_i_8_n_4),
        .I1(Q[6]),
        .I2(ram_reg_7),
        .I3(q0[11]),
        .I4(Q[2]),
        .I5(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[7]),
        .O(\ap_CS_fsm_reg[30]_2 ));
  LUT6 #(
    .INIT(64'h00008AAAAAAA8AAA)) 
    ram_reg_5_i_6
       (.I0(ram_reg_5_i_10_n_4),
        .I1(Q[6]),
        .I2(ram_reg_7),
        .I3(q0[10]),
        .I4(Q[2]),
        .I5(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[6]),
        .O(\ap_CS_fsm_reg[30]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    ram_reg_5_i_8
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(\buffer1_reg_158_reg[15]_0 [2]),
        .I3(buffer1_reg_158_reg[11]),
        .O(ram_reg_5_i_8_n_4));
  LUT6 #(
    .INIT(64'h00008AAAAAAA8AAA)) 
    ram_reg_6_i_3
       (.I0(ram_reg_6_i_7_n_4),
        .I1(Q[6]),
        .I2(ram_reg_7),
        .I3(q0[13]),
        .I4(Q[2]),
        .I5(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[9]),
        .O(\ap_CS_fsm_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h00008AAAAAAA8AAA)) 
    ram_reg_6_i_5
       (.I0(ram_reg_6_i_9_n_4),
        .I1(Q[6]),
        .I2(ram_reg_7),
        .I3(q0[12]),
        .I4(Q[2]),
        .I5(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[8]),
        .O(\ap_CS_fsm_reg[30]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    ram_reg_6_i_7
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(\buffer1_reg_158_reg[15]_0 [2]),
        .I3(buffer1_reg_158_reg[13]),
        .O(ram_reg_6_i_7_n_4));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    ram_reg_6_i_9
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(\buffer1_reg_158_reg[15]_0 [2]),
        .I3(buffer1_reg_158_reg[12]),
        .O(ram_reg_6_i_9_n_4));
  LUT6 #(
    .INIT(64'h00008AAAAAAA8AAA)) 
    ram_reg_7_i_5
       (.I0(ram_reg_7_i_7_n_4),
        .I1(Q[6]),
        .I2(ram_reg_7),
        .I3(q0[14]),
        .I4(Q[2]),
        .I5(grp_pointwise_conv2d_fix_1_fu_394_output_r_d0[10]),
        .O(\ap_CS_fsm_reg[30] ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    ram_reg_7_i_7
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(\buffer1_reg_158_reg[15]_0 [2]),
        .I3(buffer1_reg_158_reg[14]),
        .O(ram_reg_7_i_7_n_4));
  FDRE \tmp_11_reg_450_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\out_d_reg_114_reg_n_4_[0] ),
        .Q(tmp_11_reg_450[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_450_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\out_d_reg_114_reg_n_4_[1] ),
        .Q(tmp_11_reg_450[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_450_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\out_d_reg_114_reg_n_4_[2] ),
        .Q(tmp_11_reg_450[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_450_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\out_d_reg_114_reg_n_4_[3] ),
        .Q(tmp_11_reg_450[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_455_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_11_reg_450[0]),
        .Q(tmp_1_reg_455[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_455_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_11_reg_450[1]),
        .Q(tmp_1_reg_455[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_455_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_11_reg_450[2]),
        .Q(tmp_1_reg_455[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_455_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp_11_reg_450[3]),
        .Q(tmp_1_reg_455[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA2AAAAAA)) 
    \tmp_23_cast4_reg_491[3]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(out_w_reg_147[1]),
        .I2(out_w_reg_147[0]),
        .I3(out_w_reg_147[2]),
        .I4(out_w_reg_147[3]),
        .O(\tmp_23_cast4_reg_491[3]_i_1_n_4 ));
  FDRE \tmp_23_cast4_reg_491_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_23_cast4_reg_491[3]_i_1_n_4 ),
        .D(out_w_reg_147[0]),
        .Q(tmp_23_cast_reg_496[0]),
        .R(1'b0));
  FDRE \tmp_23_cast4_reg_491_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_23_cast4_reg_491[3]_i_1_n_4 ),
        .D(out_w_reg_147[1]),
        .Q(tmp_23_cast_reg_496[1]),
        .R(1'b0));
  FDRE \tmp_23_cast4_reg_491_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_23_cast4_reg_491[3]_i_1_n_4 ),
        .D(out_w_reg_147[2]),
        .Q(tmp_23_cast_reg_496[2]),
        .R(1'b0));
  FDRE \tmp_23_cast4_reg_491_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_23_cast4_reg_491[3]_i_1_n_4 ),
        .D(out_w_reg_147[3]),
        .Q(tmp_23_cast_reg_496[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \tmp_2_reg_473[3]_i_1 
       (.I0(p_shl_cast_fu_252_p1[6]),
        .I1(p_shl_cast_fu_252_p1[4]),
        .I2(p_shl_cast_fu_252_p1[5]),
        .O(\tmp_2_reg_473[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hAA56)) 
    \tmp_2_reg_473[4]_i_1 
       (.I0(p_shl_cast_fu_252_p1[7]),
        .I1(p_shl_cast_fu_252_p1[5]),
        .I2(p_shl_cast_fu_252_p1[6]),
        .I3(p_shl_cast_fu_252_p1[4]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0FA4)) 
    \tmp_2_reg_473[5]_i_1 
       (.I0(p_shl_cast_fu_252_p1[4]),
        .I1(p_shl_cast_fu_252_p1[6]),
        .I2(p_shl_cast_fu_252_p1[5]),
        .I3(p_shl_cast_fu_252_p1[7]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hB4A4)) 
    \tmp_2_reg_473[6]_i_1 
       (.I0(p_shl_cast_fu_252_p1[5]),
        .I1(p_shl_cast_fu_252_p1[7]),
        .I2(p_shl_cast_fu_252_p1[6]),
        .I3(p_shl_cast_fu_252_p1[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \tmp_2_reg_473[7]_i_1 
       (.I0(p_shl_cast_fu_252_p1[7]),
        .I1(p_shl_cast_fu_252_p1[6]),
        .I2(p_shl_cast_fu_252_p1[5]),
        .O(p_0_in[6]));
  FDRE \tmp_2_reg_473_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_1470),
        .D(p_shl_cast_fu_252_p1[4]),
        .Q(tmp_2_reg_473_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_473_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_1470),
        .D(p_0_in[1]),
        .Q(tmp_2_reg_473_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_2_reg_473_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_1470),
        .D(\tmp_2_reg_473[3]_i_1_n_4 ),
        .Q(tmp_2_reg_473_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_2_reg_473_reg[4] 
       (.C(ap_clk),
        .CE(out_w_reg_1470),
        .D(p_0_in[3]),
        .Q(tmp_2_reg_473_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_2_reg_473_reg[5] 
       (.C(ap_clk),
        .CE(out_w_reg_1470),
        .D(p_0_in[4]),
        .Q(tmp_2_reg_473_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_2_reg_473_reg[6] 
       (.C(ap_clk),
        .CE(out_w_reg_1470),
        .D(p_0_in[5]),
        .Q(tmp_2_reg_473_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_2_reg_473_reg[7] 
       (.C(ap_clk),
        .CE(out_w_reg_1470),
        .D(p_0_in[6]),
        .Q(tmp_2_reg_473_reg__0[6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s
   (\q0_reg[13] ,
    Q,
    \q0_reg[0] ,
    ap_clk);
  output [13:0]\q0_reg[13] ;
  input [3:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;
  wire [13:0]\q0_reg[13] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[13]_0 (\q0_reg[13] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom
   (\q0_reg[13]_0 ,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output [13:0]\q0_reg[13]_0 ;
  input [3:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [13:0]p_0_out;
  wire [0:0]\q0_reg[0]_0 ;
  wire [13:0]\q0_reg[13]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h06D4)) 
    \q0[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h003A)) 
    \q0[10]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(p_0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h9504)) 
    \q0[11]_i_1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h951A)) 
    \q0[12]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(p_0_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h843E)) 
    \q0[13]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hD90B)) 
    \q0[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0C47)) 
    \q0[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h0C87)) 
    \q0[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4788)) 
    \q0[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(p_0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hC320)) 
    \q0[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h84F8)) 
    \q0[6]_i_1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(p_0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h426E)) 
    \q0[7]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h5314)) 
    \q0[8]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h0436)) 
    \q0[9]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[0]),
        .Q(\q0_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[10]),
        .Q(\q0_reg[13]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[11]),
        .Q(\q0_reg[13]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[12]),
        .Q(\q0_reg[13]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[13]),
        .Q(\q0_reg[13]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(\q0_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(\q0_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[3]),
        .Q(\q0_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[4]),
        .Q(\q0_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[5]),
        .Q(\q0_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[6]),
        .Q(\q0_reg[13]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[7]),
        .Q(\q0_reg[13]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[8]),
        .Q(\q0_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[9]),
        .Q(\q0_reg[13]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s
   (DOADO,
    ap_clk,
    output_r_ce0,
    Q,
    q0_reg);
  output [14:0]DOADO;
  input ap_clk;
  input output_r_ce0;
  input [3:0]Q;
  input [3:0]q0_reg;

  wire [14:0]DOADO;
  wire [3:0]Q;
  wire ap_clk;
  wire output_r_ce0;
  wire [3:0]q0_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U
       (.DOADO(DOADO),
        .Q(Q),
        .ap_clk(ap_clk),
        .output_r_ce0(output_r_ce0),
        .q0_reg_0(q0_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom
   (DOADO,
    ap_clk,
    output_r_ce0,
    Q,
    q0_reg_0);
  output [14:0]DOADO;
  input ap_clk;
  input output_r_ce0;
  input [3:0]Q;
  input [3:0]q0_reg_0;

  wire [14:0]DOADO;
  wire [3:0]Q;
  wire ap_clk;
  wire output_r_ce0;
  wire [3:0]q0_reg_0;
  wire [6:3]sel;
  wire [15:15]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h19612752229F0F99628C052A172058D618F36C5C6024025C0D150484081975A5),
    .INIT_01(256'h6902062E637B1B2363397C4E7C3908D218D960A9779C7A301CB36A8B102D6931),
    .INIT_02(256'h61CC6F3B6363186B64EA656F1F0A6FA0636A176703B9792E648111996B8A0EB2),
    .INIT_03(256'h74D50A6D7AE00AD26D826D9218DA6EC97F9D1D3D021765566F0505DD75E51B4F),
    .INIT_04(256'h1A046932213C65A81C1E12B90858673275F4668B029D63A46F401A146A946EA7),
    .INIT_05(256'h7D011CC462E30B7309BE1282610A02E2777D11E908850EA07B257B711ECB224B),
    .INIT_06(256'h1EA87BF360056C4C755E13CC031464B905187FBD25FF2421796C6EEA68146DE0),
    .INIT_07(256'h06CC141910886CDD6A32756B5FEA74D974E87F1C62327EFC6C320BAB638377EF),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,sel,Q[2:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15],DOADO}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(output_r_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    q0_reg_i_1
       (.I0(q0_reg_0[3]),
        .I1(q0_reg_0[1]),
        .I2(q0_reg_0[0]),
        .I3(Q[3]),
        .I4(q0_reg_0[2]),
        .O(sel[6]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    q0_reg_i_2__1
       (.I0(q0_reg_0[2]),
        .I1(Q[3]),
        .I2(q0_reg_0[0]),
        .I3(q0_reg_0[1]),
        .O(sel[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    q0_reg_i_3__1
       (.I0(q0_reg_0[1]),
        .I1(q0_reg_0[0]),
        .I2(Q[3]),
        .O(sel[4]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_4__1
       (.I0(Q[3]),
        .I1(q0_reg_0[0]),
        .O(sel[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_4
   (\buffer1_reg_109_reg[14]_0 ,
    \buffer1_reg_109_reg[15]_0 ,
    \buffer1_reg_109_reg[13]_0 ,
    \buffer1_reg_109_reg[12]_0 ,
    \buffer1_reg_109_reg[11]_0 ,
    \buffer1_reg_109_reg[10]_0 ,
    \buffer1_reg_109_reg[9]_0 ,
    \buffer1_reg_109_reg[8]_0 ,
    \buffer1_reg_109_reg[7]_0 ,
    \buffer1_reg_109_reg[4]_0 ,
    \buffer1_reg_109_reg[2]_0 ,
    \buffer1_reg_109_reg[0]_0 ,
    D,
    SR,
    \buffer1_reg_109_reg[6]_0 ,
    \buffer1_reg_109_reg[5]_0 ,
    WEA,
    \ap_CS_fsm_reg[30] ,
    \out_h_reg_87_reg[4]_0 ,
    grp_pointwise_conv2d_fix_4_fu_443_output_r_address0,
    output_r_ce0,
    input_r_address0,
    Q,
    grp_pointwise_conv2d_fix_2_fu_404_output_r_we0,
    ram_reg_7,
    ram_reg_7_0,
    ram_reg_2,
    ram_reg_2_0,
    grp_padding2d_fix16_fu_297_output_r_we0,
    grp_pointwise_conv2d_fix_4_fu_443_ap_start_reg,
    ap_rst_n_inv,
    ap_clk,
    q0);
  output \buffer1_reg_109_reg[14]_0 ;
  output [2:0]\buffer1_reg_109_reg[15]_0 ;
  output \buffer1_reg_109_reg[13]_0 ;
  output \buffer1_reg_109_reg[12]_0 ;
  output \buffer1_reg_109_reg[11]_0 ;
  output \buffer1_reg_109_reg[10]_0 ;
  output \buffer1_reg_109_reg[9]_0 ;
  output \buffer1_reg_109_reg[8]_0 ;
  output \buffer1_reg_109_reg[7]_0 ;
  output \buffer1_reg_109_reg[4]_0 ;
  output \buffer1_reg_109_reg[2]_0 ;
  output \buffer1_reg_109_reg[0]_0 ;
  output [1:0]D;
  output [0:0]SR;
  output \buffer1_reg_109_reg[6]_0 ;
  output \buffer1_reg_109_reg[5]_0 ;
  output [1:0]WEA;
  output [1:0]\ap_CS_fsm_reg[30] ;
  output \out_h_reg_87_reg[4]_0 ;
  output [10:0]grp_pointwise_conv2d_fix_4_fu_443_output_r_address0;
  output output_r_ce0;
  output [13:0]input_r_address0;
  input [6:0]Q;
  input grp_pointwise_conv2d_fix_2_fu_404_output_r_we0;
  input [0:0]ram_reg_7;
  input [13:0]ram_reg_7_0;
  input ram_reg_2;
  input ram_reg_2_0;
  input grp_padding2d_fix16_fu_297_output_r_we0;
  input grp_pointwise_conv2d_fix_4_fu_443_ap_start_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]q0;

  wire [1:0]D;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [1:0]WEA;
  wire \ap_CS_fsm[0]_i_2__5_n_4 ;
  wire \ap_CS_fsm[1]_i_2__2_n_4 ;
  wire [1:0]\ap_CS_fsm_reg[30] ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [3:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire buffer1_reg_109;
  wire [14:0]buffer1_reg_109_reg;
  wire \buffer1_reg_109_reg[0]_0 ;
  wire \buffer1_reg_109_reg[10]_0 ;
  wire \buffer1_reg_109_reg[11]_0 ;
  wire \buffer1_reg_109_reg[12]_0 ;
  wire \buffer1_reg_109_reg[13]_0 ;
  wire \buffer1_reg_109_reg[14]_0 ;
  wire [2:0]\buffer1_reg_109_reg[15]_0 ;
  wire \buffer1_reg_109_reg[2]_0 ;
  wire \buffer1_reg_109_reg[4]_0 ;
  wire \buffer1_reg_109_reg[5]_0 ;
  wire \buffer1_reg_109_reg[6]_0 ;
  wire \buffer1_reg_109_reg[7]_0 ;
  wire \buffer1_reg_109_reg[8]_0 ;
  wire \buffer1_reg_109_reg[9]_0 ;
  wire grp_padding2d_fix16_fu_297_output_r_we0;
  wire grp_pointwise_conv2d_fix_2_fu_404_output_r_we0;
  wire grp_pointwise_conv2d_fix_4_fu_443_ap_done;
  wire grp_pointwise_conv2d_fix_4_fu_443_ap_start_reg;
  wire [10:0]grp_pointwise_conv2d_fix_4_fu_443_output_r_address0;
  wire grp_pointwise_conv2d_fix_4_fu_443_output_r_we0;
  wire [4:0]in_d_1_fu_215_p2;
  wire [4:0]in_d_1_reg_363;
  wire [4:0]in_d_reg_121;
  wire \in_d_reg_121[4]_i_2_n_4 ;
  wire [13:0]input_r_address0;
  wire network_mul_mul_15s_16s_30_1_1_U65_n_10;
  wire network_mul_mul_15s_16s_30_1_1_U65_n_11;
  wire network_mul_mul_15s_16s_30_1_1_U65_n_12;
  wire network_mul_mul_15s_16s_30_1_1_U65_n_13;
  wire network_mul_mul_15s_16s_30_1_1_U65_n_14;
  wire network_mul_mul_15s_16s_30_1_1_U65_n_15;
  wire network_mul_mul_15s_16s_30_1_1_U65_n_16;
  wire network_mul_mul_15s_16s_30_1_1_U65_n_17;
  wire network_mul_mul_15s_16s_30_1_1_U65_n_18;
  wire network_mul_mul_15s_16s_30_1_1_U65_n_19;
  wire network_mul_mul_15s_16s_30_1_1_U65_n_4;
  wire network_mul_mul_15s_16s_30_1_1_U65_n_5;
  wire network_mul_mul_15s_16s_30_1_1_U65_n_6;
  wire network_mul_mul_15s_16s_30_1_1_U65_n_7;
  wire network_mul_mul_15s_16s_30_1_1_U65_n_8;
  wire network_mul_mul_15s_16s_30_1_1_U65_n_9;
  wire [13:3]next_mul_fu_225_p2;
  wire [13:3]next_mul_reg_368;
  wire next_mul_reg_3680;
  wire \next_mul_reg_368[10]_i_2_n_4 ;
  wire \next_mul_reg_368[10]_i_3_n_4 ;
  wire \next_mul_reg_368[6]_i_2_n_4 ;
  wire \next_mul_reg_368_reg[10]_i_1_n_4 ;
  wire \next_mul_reg_368_reg[10]_i_1_n_5 ;
  wire \next_mul_reg_368_reg[10]_i_1_n_6 ;
  wire \next_mul_reg_368_reg[10]_i_1_n_7 ;
  wire \next_mul_reg_368_reg[13]_i_1_n_6 ;
  wire \next_mul_reg_368_reg[13]_i_1_n_7 ;
  wire \next_mul_reg_368_reg[6]_i_1_n_4 ;
  wire \next_mul_reg_368_reg[6]_i_1_n_5 ;
  wire \next_mul_reg_368_reg[6]_i_1_n_6 ;
  wire \next_mul_reg_368_reg[6]_i_1_n_7 ;
  wire [4:2]out_h_2_fu_149_p2;
  wire [4:0]out_h_2_reg_327;
  wire \out_h_2_reg_327[0]_i_1_n_4 ;
  wire \out_h_2_reg_327[1]_i_1_n_4 ;
  wire out_h_reg_87;
  wire \out_h_reg_87_reg[4]_0 ;
  wire [4:0]out_w_2_fu_195_p2;
  wire [4:0]out_w_2_reg_345;
  wire [4:0]out_w_reg_98;
  wire out_w_reg_980;
  wire output_r_ce0;
  wire p_0_in;
  wire [9:5]p_shl_cast_fu_163_p1;
  wire [13:3]phi_mul_reg_132;
  wire [15:0]q0;
  wire ram_reg_0_i_107__0_n_4;
  wire ram_reg_0_i_107__0_n_5;
  wire ram_reg_0_i_107__0_n_6;
  wire ram_reg_0_i_107__0_n_7;
  wire ram_reg_0_i_114__0_n_4;
  wire ram_reg_0_i_114__0_n_5;
  wire ram_reg_0_i_114__0_n_6;
  wire ram_reg_0_i_114__0_n_7;
  wire ram_reg_0_i_115_n_4;
  wire ram_reg_0_i_115_n_5;
  wire ram_reg_0_i_115_n_6;
  wire ram_reg_0_i_115_n_7;
  wire ram_reg_0_i_120__0_n_4;
  wire ram_reg_0_i_120__0_n_5;
  wire ram_reg_0_i_120__0_n_6;
  wire ram_reg_0_i_120__0_n_7;
  wire ram_reg_0_i_126_n_4;
  wire ram_reg_0_i_126_n_5;
  wire ram_reg_0_i_126_n_6;
  wire ram_reg_0_i_126_n_7;
  wire ram_reg_0_i_135__0_n_4;
  wire ram_reg_0_i_136__0_n_4;
  wire ram_reg_0_i_137__0_n_4;
  wire ram_reg_0_i_138__0_n_4;
  wire ram_reg_0_i_139__0_n_4;
  wire ram_reg_0_i_150_n_4;
  wire ram_reg_0_i_151_n_4;
  wire ram_reg_0_i_152_n_4;
  wire ram_reg_0_i_153_n_4;
  wire ram_reg_0_i_154__0_n_4;
  wire ram_reg_0_i_155__0_n_4;
  wire ram_reg_0_i_156__0_n_4;
  wire ram_reg_0_i_157__0_n_4;
  wire ram_reg_0_i_178__0_n_4;
  wire ram_reg_0_i_179__0_n_4;
  wire ram_reg_0_i_180__0_n_4;
  wire ram_reg_0_i_181__0_n_4;
  wire ram_reg_0_i_182__0_n_4;
  wire ram_reg_0_i_197_n_4;
  wire ram_reg_0_i_198_n_4;
  wire ram_reg_0_i_199_n_4;
  wire ram_reg_0_i_95_n_4;
  wire ram_reg_0_i_97_n_7;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire [0:0]ram_reg_7;
  wire [13:0]ram_reg_7_0;
  wire \tmp_1_reg_332[4]_i_1_n_4 ;
  wire \tmp_1_reg_332[5]_i_1_n_4 ;
  wire \tmp_1_reg_332[6]_i_1_n_4 ;
  wire \tmp_1_reg_332[7]_i_1_n_4 ;
  wire \tmp_1_reg_332[8]_i_1_n_4 ;
  wire \tmp_1_reg_332[9]_i_1_n_4 ;
  wire \tmp_1_reg_332_reg_n_4_[2] ;
  wire \tmp_1_reg_332_reg_n_4_[3] ;
  wire \tmp_1_reg_332_reg_n_4_[4] ;
  wire \tmp_1_reg_332_reg_n_4_[5] ;
  wire \tmp_1_reg_332_reg_n_4_[6] ;
  wire \tmp_1_reg_332_reg_n_4_[7] ;
  wire \tmp_1_reg_332_reg_n_4_[8] ;
  wire \tmp_1_reg_332_reg_n_4_[9] ;
  wire [4:2]tmp_23_cast_reg_355;
  wire [3:2]\NLW_next_mul_reg_368_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_368_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_ram_reg_0_i_108_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_108_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_126_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_97_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_97_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(\ap_CS_fsm[0]_i_2__5_n_4 ),
        .I1(p_shl_cast_fu_163_p1[9]),
        .I2(p_shl_cast_fu_163_p1[8]),
        .I3(ap_CS_fsm_state2),
        .I4(grp_pointwise_conv2d_fix_4_fu_443_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_4_[0] ),
        .O(grp_pointwise_conv2d_fix_4_fu_443_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \ap_CS_fsm[0]_i_2__5 
       (.I0(p_shl_cast_fu_163_p1[7]),
        .I1(p_shl_cast_fu_163_p1[5]),
        .I2(p_shl_cast_fu_163_p1[6]),
        .O(\ap_CS_fsm[0]_i_2__5_n_4 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(grp_pointwise_conv2d_fix_4_fu_443_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(\ap_CS_fsm[1]_i_2__2_n_4 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(out_w_reg_98[1]),
        .I1(out_w_reg_98[4]),
        .I2(out_w_reg_98[3]),
        .I3(out_w_reg_98[2]),
        .I4(out_w_reg_98[0]),
        .I5(ap_CS_fsm_state3),
        .O(\ap_CS_fsm[1]_i_2__2_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(out_w_reg_980),
        .I1(grp_pointwise_conv2d_fix_4_fu_443_output_r_we0),
        .O(ap_NS_fsm[2]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(Q[4]),
        .I1(grp_pointwise_conv2d_fix_4_fu_443_ap_done),
        .I2(Q[5]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(grp_pointwise_conv2d_fix_4_fu_443_ap_done),
        .O(D[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__6 
       (.I0(p_0_in),
        .I1(ap_CS_fsm_state7),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \ap_CS_fsm[4]_i_1__8 
       (.I0(in_d_reg_121[4]),
        .I1(in_d_reg_121[3]),
        .I2(in_d_reg_121[0]),
        .I3(in_d_reg_121[2]),
        .I4(in_d_reg_121[1]),
        .I5(output_r_ce0),
        .O(next_mul_reg_3680));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_4_fu_443_ap_done),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(output_r_ce0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_mul_reg_3680),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  FDSE \buffer1_reg_109_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(network_mul_mul_15s_16s_30_1_1_U65_n_7),
        .Q(buffer1_reg_109_reg[0]),
        .S(buffer1_reg_109));
  FDSE \buffer1_reg_109_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(network_mul_mul_15s_16s_30_1_1_U65_n_13),
        .Q(buffer1_reg_109_reg[10]),
        .S(buffer1_reg_109));
  FDRE \buffer1_reg_109_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(network_mul_mul_15s_16s_30_1_1_U65_n_12),
        .Q(buffer1_reg_109_reg[11]),
        .R(buffer1_reg_109));
  FDSE \buffer1_reg_109_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(network_mul_mul_15s_16s_30_1_1_U65_n_19),
        .Q(buffer1_reg_109_reg[12]),
        .S(buffer1_reg_109));
  FDRE \buffer1_reg_109_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(network_mul_mul_15s_16s_30_1_1_U65_n_18),
        .Q(buffer1_reg_109_reg[13]),
        .R(buffer1_reg_109));
  FDSE \buffer1_reg_109_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(network_mul_mul_15s_16s_30_1_1_U65_n_17),
        .Q(buffer1_reg_109_reg[14]),
        .S(buffer1_reg_109));
  FDSE \buffer1_reg_109_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(network_mul_mul_15s_16s_30_1_1_U65_n_16),
        .Q(\buffer1_reg_109_reg[15]_0 [2]),
        .S(buffer1_reg_109));
  FDRE \buffer1_reg_109_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(network_mul_mul_15s_16s_30_1_1_U65_n_6),
        .Q(\buffer1_reg_109_reg[15]_0 [0]),
        .R(buffer1_reg_109));
  FDSE \buffer1_reg_109_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(network_mul_mul_15s_16s_30_1_1_U65_n_5),
        .Q(buffer1_reg_109_reg[2]),
        .S(buffer1_reg_109));
  FDSE \buffer1_reg_109_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(network_mul_mul_15s_16s_30_1_1_U65_n_4),
        .Q(\buffer1_reg_109_reg[15]_0 [1]),
        .S(buffer1_reg_109));
  FDRE \buffer1_reg_109_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(network_mul_mul_15s_16s_30_1_1_U65_n_11),
        .Q(buffer1_reg_109_reg[4]),
        .R(buffer1_reg_109));
  FDRE \buffer1_reg_109_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(network_mul_mul_15s_16s_30_1_1_U65_n_10),
        .Q(buffer1_reg_109_reg[5]),
        .R(buffer1_reg_109));
  FDRE \buffer1_reg_109_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(network_mul_mul_15s_16s_30_1_1_U65_n_9),
        .Q(buffer1_reg_109_reg[6]),
        .R(buffer1_reg_109));
  FDRE \buffer1_reg_109_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(network_mul_mul_15s_16s_30_1_1_U65_n_8),
        .Q(buffer1_reg_109_reg[7]),
        .R(buffer1_reg_109));
  FDRE \buffer1_reg_109_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(network_mul_mul_15s_16s_30_1_1_U65_n_15),
        .Q(buffer1_reg_109_reg[8]),
        .R(buffer1_reg_109));
  FDSE \buffer1_reg_109_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(network_mul_mul_15s_16s_30_1_1_U65_n_14),
        .Q(buffer1_reg_109_reg[9]),
        .S(buffer1_reg_109));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFF0000)) 
    grp_pointwise_conv2d_fix_4_fu_443_ap_start_reg_i_1
       (.I0(\ap_CS_fsm[0]_i_2__5_n_4 ),
        .I1(p_shl_cast_fu_163_p1[9]),
        .I2(p_shl_cast_fu_163_p1[8]),
        .I3(ap_CS_fsm_state2),
        .I4(Q[4]),
        .I5(grp_pointwise_conv2d_fix_4_fu_443_ap_start_reg),
        .O(\out_h_reg_87_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \i1_reg_275[9]_i_1 
       (.I0(Q[5]),
        .I1(grp_pointwise_conv2d_fix_4_fu_443_ap_done),
        .I2(Q[6]),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_1_reg_363[0]_i_1 
       (.I0(in_d_reg_121[0]),
        .O(in_d_1_fu_215_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \in_d_1_reg_363[1]_i_1 
       (.I0(in_d_reg_121[0]),
        .I1(in_d_reg_121[1]),
        .O(in_d_1_fu_215_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \in_d_1_reg_363[2]_i_1 
       (.I0(in_d_reg_121[2]),
        .I1(in_d_reg_121[1]),
        .I2(in_d_reg_121[0]),
        .O(in_d_1_fu_215_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \in_d_1_reg_363[3]_i_1 
       (.I0(in_d_reg_121[0]),
        .I1(in_d_reg_121[3]),
        .I2(in_d_reg_121[1]),
        .I3(in_d_reg_121[2]),
        .O(in_d_1_fu_215_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \in_d_1_reg_363[4]_i_1 
       (.I0(in_d_reg_121[1]),
        .I1(in_d_reg_121[2]),
        .I2(in_d_reg_121[0]),
        .I3(in_d_reg_121[3]),
        .I4(in_d_reg_121[4]),
        .O(in_d_1_fu_215_p2[4]));
  FDRE \in_d_1_reg_363_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_1_fu_215_p2[0]),
        .Q(in_d_1_reg_363[0]),
        .R(1'b0));
  FDRE \in_d_1_reg_363_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_1_fu_215_p2[1]),
        .Q(in_d_1_reg_363[1]),
        .R(1'b0));
  FDRE \in_d_1_reg_363_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_1_fu_215_p2[2]),
        .Q(in_d_1_reg_363[2]),
        .R(1'b0));
  FDRE \in_d_1_reg_363_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_1_fu_215_p2[3]),
        .Q(in_d_1_reg_363[3]),
        .R(1'b0));
  FDRE \in_d_1_reg_363_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_1_fu_215_p2[4]),
        .Q(in_d_1_reg_363[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \in_d_reg_121[4]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state3),
        .I2(\in_d_reg_121[4]_i_2_n_4 ),
        .O(buffer1_reg_109));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \in_d_reg_121[4]_i_2 
       (.I0(out_w_reg_98[0]),
        .I1(out_w_reg_98[2]),
        .I2(out_w_reg_98[3]),
        .I3(out_w_reg_98[4]),
        .I4(out_w_reg_98[1]),
        .O(\in_d_reg_121[4]_i_2_n_4 ));
  FDRE \in_d_reg_121_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_reg_363[0]),
        .Q(in_d_reg_121[0]),
        .R(buffer1_reg_109));
  FDRE \in_d_reg_121_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_reg_363[1]),
        .Q(in_d_reg_121[1]),
        .R(buffer1_reg_109));
  FDRE \in_d_reg_121_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_reg_363[2]),
        .Q(in_d_reg_121[2]),
        .R(buffer1_reg_109));
  FDRE \in_d_reg_121_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_reg_363[3]),
        .Q(in_d_reg_121[3]),
        .R(buffer1_reg_109));
  FDRE \in_d_reg_121_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_reg_363[4]),
        .Q(in_d_reg_121[4]),
        .R(buffer1_reg_109));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_15s_16s_30_1_1_1 network_mul_mul_15s_16s_30_1_1_U65
       (.O({network_mul_mul_15s_16s_30_1_1_U65_n_4,network_mul_mul_15s_16s_30_1_1_U65_n_5,network_mul_mul_15s_16s_30_1_1_U65_n_6,network_mul_mul_15s_16s_30_1_1_U65_n_7}),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5,output_r_ce0}),
        .ap_clk(ap_clk),
        .buffer1_reg_109_reg({buffer1_reg_109_reg[14:4],buffer1_reg_109_reg[2],buffer1_reg_109_reg[0]}),
        .\buffer1_reg_109_reg[15] (\buffer1_reg_109_reg[15]_0 [2]),
        .\buffer1_reg_109_reg[3] (\buffer1_reg_109_reg[15]_0 [1:0]),
        .p({network_mul_mul_15s_16s_30_1_1_U65_n_8,network_mul_mul_15s_16s_30_1_1_U65_n_9,network_mul_mul_15s_16s_30_1_1_U65_n_10,network_mul_mul_15s_16s_30_1_1_U65_n_11}),
        .p_0({network_mul_mul_15s_16s_30_1_1_U65_n_12,network_mul_mul_15s_16s_30_1_1_U65_n_13,network_mul_mul_15s_16s_30_1_1_U65_n_14,network_mul_mul_15s_16s_30_1_1_U65_n_15}),
        .p_1({network_mul_mul_15s_16s_30_1_1_U65_n_16,network_mul_mul_15s_16s_30_1_1_U65_n_17,network_mul_mul_15s_16s_30_1_1_U65_n_18,network_mul_mul_15s_16s_30_1_1_U65_n_19}),
        .p_2(in_d_reg_121[3:0]),
        .q0(q0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_368[10]_i_2 
       (.I0(phi_mul_reg_132[9]),
        .O(\next_mul_reg_368[10]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_368[10]_i_3 
       (.I0(phi_mul_reg_132[8]),
        .O(\next_mul_reg_368[10]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_368[6]_i_2 
       (.I0(phi_mul_reg_132[4]),
        .O(\next_mul_reg_368[6]_i_2_n_4 ));
  FDRE \next_mul_reg_368_reg[10] 
       (.C(ap_clk),
        .CE(next_mul_reg_3680),
        .D(next_mul_fu_225_p2[10]),
        .Q(next_mul_reg_368[10]),
        .R(1'b0));
  CARRY4 \next_mul_reg_368_reg[10]_i_1 
       (.CI(\next_mul_reg_368_reg[6]_i_1_n_4 ),
        .CO({\next_mul_reg_368_reg[10]_i_1_n_4 ,\next_mul_reg_368_reg[10]_i_1_n_5 ,\next_mul_reg_368_reg[10]_i_1_n_6 ,\next_mul_reg_368_reg[10]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_132[9:8],1'b0}),
        .O(next_mul_fu_225_p2[10:7]),
        .S({phi_mul_reg_132[10],\next_mul_reg_368[10]_i_2_n_4 ,\next_mul_reg_368[10]_i_3_n_4 ,phi_mul_reg_132[7]}));
  FDRE \next_mul_reg_368_reg[11] 
       (.C(ap_clk),
        .CE(next_mul_reg_3680),
        .D(next_mul_fu_225_p2[11]),
        .Q(next_mul_reg_368[11]),
        .R(1'b0));
  FDRE \next_mul_reg_368_reg[12] 
       (.C(ap_clk),
        .CE(next_mul_reg_3680),
        .D(next_mul_fu_225_p2[12]),
        .Q(next_mul_reg_368[12]),
        .R(1'b0));
  FDRE \next_mul_reg_368_reg[13] 
       (.C(ap_clk),
        .CE(next_mul_reg_3680),
        .D(next_mul_fu_225_p2[13]),
        .Q(next_mul_reg_368[13]),
        .R(1'b0));
  CARRY4 \next_mul_reg_368_reg[13]_i_1 
       (.CI(\next_mul_reg_368_reg[10]_i_1_n_4 ),
        .CO({\NLW_next_mul_reg_368_reg[13]_i_1_CO_UNCONNECTED [3:2],\next_mul_reg_368_reg[13]_i_1_n_6 ,\next_mul_reg_368_reg[13]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_next_mul_reg_368_reg[13]_i_1_O_UNCONNECTED [3],next_mul_fu_225_p2[13:11]}),
        .S({1'b0,phi_mul_reg_132[13:11]}));
  FDRE \next_mul_reg_368_reg[3] 
       (.C(ap_clk),
        .CE(next_mul_reg_3680),
        .D(next_mul_fu_225_p2[3]),
        .Q(next_mul_reg_368[3]),
        .R(1'b0));
  FDRE \next_mul_reg_368_reg[4] 
       (.C(ap_clk),
        .CE(next_mul_reg_3680),
        .D(next_mul_fu_225_p2[4]),
        .Q(next_mul_reg_368[4]),
        .R(1'b0));
  FDRE \next_mul_reg_368_reg[5] 
       (.C(ap_clk),
        .CE(next_mul_reg_3680),
        .D(next_mul_fu_225_p2[5]),
        .Q(next_mul_reg_368[5]),
        .R(1'b0));
  FDRE \next_mul_reg_368_reg[6] 
       (.C(ap_clk),
        .CE(next_mul_reg_3680),
        .D(next_mul_fu_225_p2[6]),
        .Q(next_mul_reg_368[6]),
        .R(1'b0));
  CARRY4 \next_mul_reg_368_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_368_reg[6]_i_1_n_4 ,\next_mul_reg_368_reg[6]_i_1_n_5 ,\next_mul_reg_368_reg[6]_i_1_n_6 ,\next_mul_reg_368_reg[6]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_132[4],1'b0}),
        .O(next_mul_fu_225_p2[6:3]),
        .S({phi_mul_reg_132[6:5],\next_mul_reg_368[6]_i_2_n_4 ,phi_mul_reg_132[3]}));
  FDRE \next_mul_reg_368_reg[7] 
       (.C(ap_clk),
        .CE(next_mul_reg_3680),
        .D(next_mul_fu_225_p2[7]),
        .Q(next_mul_reg_368[7]),
        .R(1'b0));
  FDRE \next_mul_reg_368_reg[8] 
       (.C(ap_clk),
        .CE(next_mul_reg_3680),
        .D(next_mul_fu_225_p2[8]),
        .Q(next_mul_reg_368[8]),
        .R(1'b0));
  FDRE \next_mul_reg_368_reg[9] 
       (.C(ap_clk),
        .CE(next_mul_reg_3680),
        .D(next_mul_fu_225_p2[9]),
        .Q(next_mul_reg_368[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_2_reg_327[0]_i_1 
       (.I0(p_shl_cast_fu_163_p1[5]),
        .O(\out_h_2_reg_327[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_2_reg_327[1]_i_1 
       (.I0(p_shl_cast_fu_163_p1[5]),
        .I1(p_shl_cast_fu_163_p1[6]),
        .O(\out_h_2_reg_327[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_2_reg_327[2]_i_1 
       (.I0(p_shl_cast_fu_163_p1[6]),
        .I1(p_shl_cast_fu_163_p1[5]),
        .I2(p_shl_cast_fu_163_p1[7]),
        .O(out_h_2_fu_149_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_2_reg_327[3]_i_1 
       (.I0(p_shl_cast_fu_163_p1[7]),
        .I1(p_shl_cast_fu_163_p1[5]),
        .I2(p_shl_cast_fu_163_p1[6]),
        .I3(p_shl_cast_fu_163_p1[8]),
        .O(out_h_2_fu_149_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_h_2_reg_327[4]_i_1 
       (.I0(p_shl_cast_fu_163_p1[8]),
        .I1(p_shl_cast_fu_163_p1[6]),
        .I2(p_shl_cast_fu_163_p1[5]),
        .I3(p_shl_cast_fu_163_p1[7]),
        .I4(p_shl_cast_fu_163_p1[9]),
        .O(out_h_2_fu_149_p2[4]));
  FDRE \out_h_2_reg_327_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_h_2_reg_327[0]_i_1_n_4 ),
        .Q(out_h_2_reg_327[0]),
        .R(1'b0));
  FDRE \out_h_2_reg_327_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_h_2_reg_327[1]_i_1_n_4 ),
        .Q(out_h_2_reg_327[1]),
        .R(1'b0));
  FDRE \out_h_2_reg_327_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_h_2_fu_149_p2[2]),
        .Q(out_h_2_reg_327[2]),
        .R(1'b0));
  FDRE \out_h_2_reg_327_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_h_2_fu_149_p2[3]),
        .Q(out_h_2_reg_327[3]),
        .R(1'b0));
  FDRE \out_h_2_reg_327_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_h_2_fu_149_p2[4]),
        .Q(out_h_2_reg_327[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \out_h_reg_87[4]_i_1 
       (.I0(grp_pointwise_conv2d_fix_4_fu_443_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(\ap_CS_fsm[1]_i_2__2_n_4 ),
        .O(out_h_reg_87));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \out_h_reg_87[4]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(out_w_reg_98[0]),
        .I2(out_w_reg_98[2]),
        .I3(out_w_reg_98[3]),
        .I4(out_w_reg_98[4]),
        .I5(out_w_reg_98[1]),
        .O(ap_NS_fsm1));
  FDRE \out_h_reg_87_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_2_reg_327[0]),
        .Q(p_shl_cast_fu_163_p1[5]),
        .R(out_h_reg_87));
  FDRE \out_h_reg_87_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_2_reg_327[1]),
        .Q(p_shl_cast_fu_163_p1[6]),
        .R(out_h_reg_87));
  FDRE \out_h_reg_87_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_2_reg_327[2]),
        .Q(p_shl_cast_fu_163_p1[7]),
        .R(out_h_reg_87));
  FDRE \out_h_reg_87_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_2_reg_327[3]),
        .Q(p_shl_cast_fu_163_p1[8]),
        .R(out_h_reg_87));
  FDRE \out_h_reg_87_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_2_reg_327[4]),
        .Q(p_shl_cast_fu_163_p1[9]),
        .R(out_h_reg_87));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_2_reg_345[0]_i_1 
       (.I0(out_w_reg_98[0]),
        .O(out_w_2_fu_195_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_2_reg_345[1]_i_1 
       (.I0(out_w_reg_98[0]),
        .I1(out_w_reg_98[1]),
        .O(out_w_2_fu_195_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_2_reg_345[2]_i_1 
       (.I0(out_w_reg_98[1]),
        .I1(out_w_reg_98[0]),
        .I2(out_w_reg_98[2]),
        .O(out_w_2_fu_195_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_2_reg_345[3]_i_1 
       (.I0(out_w_reg_98[2]),
        .I1(out_w_reg_98[0]),
        .I2(out_w_reg_98[1]),
        .I3(out_w_reg_98[3]),
        .O(out_w_2_fu_195_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h7F80FF00)) 
    \out_w_2_reg_345[4]_i_1 
       (.I0(out_w_reg_98[3]),
        .I1(out_w_reg_98[2]),
        .I2(out_w_reg_98[1]),
        .I3(out_w_reg_98[4]),
        .I4(out_w_reg_98[0]),
        .O(out_w_2_fu_195_p2[4]));
  FDRE \out_w_2_reg_345_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_w_2_fu_195_p2[0]),
        .Q(out_w_2_reg_345[0]),
        .R(1'b0));
  FDRE \out_w_2_reg_345_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_w_2_fu_195_p2[1]),
        .Q(out_w_2_reg_345[1]),
        .R(1'b0));
  FDRE \out_w_2_reg_345_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_w_2_fu_195_p2[2]),
        .Q(out_w_2_reg_345[2]),
        .R(1'b0));
  FDRE \out_w_2_reg_345_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_w_2_fu_195_p2[3]),
        .Q(out_w_2_reg_345[3]),
        .R(1'b0));
  FDRE \out_w_2_reg_345_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_w_2_fu_195_p2[4]),
        .Q(out_w_2_reg_345[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000000)) 
    \out_w_reg_98[4]_i_1 
       (.I0(p_shl_cast_fu_163_p1[8]),
        .I1(p_shl_cast_fu_163_p1[9]),
        .I2(p_shl_cast_fu_163_p1[7]),
        .I3(p_shl_cast_fu_163_p1[5]),
        .I4(p_shl_cast_fu_163_p1[6]),
        .I5(ap_CS_fsm_state2),
        .O(out_w_reg_980));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \out_w_reg_98[4]_i_2 
       (.I0(output_r_ce0),
        .I1(in_d_reg_121[4]),
        .I2(in_d_reg_121[3]),
        .I3(in_d_reg_121[0]),
        .I4(in_d_reg_121[2]),
        .I5(in_d_reg_121[1]),
        .O(grp_pointwise_conv2d_fix_4_fu_443_output_r_we0));
  FDRE \out_w_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_4_fu_443_output_r_we0),
        .D(out_w_2_reg_345[0]),
        .Q(out_w_reg_98[0]),
        .R(out_w_reg_980));
  FDRE \out_w_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_4_fu_443_output_r_we0),
        .D(out_w_2_reg_345[1]),
        .Q(out_w_reg_98[1]),
        .R(out_w_reg_980));
  FDRE \out_w_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_4_fu_443_output_r_we0),
        .D(out_w_2_reg_345[2]),
        .Q(out_w_reg_98[2]),
        .R(out_w_reg_980));
  FDRE \out_w_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_4_fu_443_output_r_we0),
        .D(out_w_2_reg_345[3]),
        .Q(out_w_reg_98[3]),
        .R(out_w_reg_980));
  FDRE \out_w_reg_98_reg[4] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_4_fu_443_output_r_we0),
        .D(out_w_2_reg_345[4]),
        .Q(out_w_reg_98[4]),
        .R(out_w_reg_980));
  FDRE \phi_mul_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_reg_368[10]),
        .Q(phi_mul_reg_132[10]),
        .R(buffer1_reg_109));
  FDRE \phi_mul_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_reg_368[11]),
        .Q(phi_mul_reg_132[11]),
        .R(buffer1_reg_109));
  FDRE \phi_mul_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_reg_368[12]),
        .Q(phi_mul_reg_132[12]),
        .R(buffer1_reg_109));
  FDRE \phi_mul_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_reg_368[13]),
        .Q(phi_mul_reg_132[13]),
        .R(buffer1_reg_109));
  FDRE \phi_mul_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_reg_368[3]),
        .Q(phi_mul_reg_132[3]),
        .R(buffer1_reg_109));
  FDRE \phi_mul_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_reg_368[4]),
        .Q(phi_mul_reg_132[4]),
        .R(buffer1_reg_109));
  FDRE \phi_mul_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_reg_368[5]),
        .Q(phi_mul_reg_132[5]),
        .R(buffer1_reg_109));
  FDRE \phi_mul_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_reg_368[6]),
        .Q(phi_mul_reg_132[6]),
        .R(buffer1_reg_109));
  FDRE \phi_mul_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_reg_368[7]),
        .Q(phi_mul_reg_132[7]),
        .R(buffer1_reg_109));
  FDRE \phi_mul_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_reg_368[8]),
        .Q(phi_mul_reg_132[8]),
        .R(buffer1_reg_109));
  FDRE \phi_mul_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_reg_368[9]),
        .Q(phi_mul_reg_132[9]),
        .R(buffer1_reg_109));
  CARRY4 ram_reg_0_i_107__0
       (.CI(ram_reg_0_i_114__0_n_4),
        .CO({ram_reg_0_i_107__0_n_4,ram_reg_0_i_107__0_n_5,ram_reg_0_i_107__0_n_6,ram_reg_0_i_107__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_132[10],ram_reg_0_i_135__0_n_4,ram_reg_0_i_136__0_n_4}),
        .O(input_r_address0[11:8]),
        .S({phi_mul_reg_132[11],ram_reg_0_i_137__0_n_4,ram_reg_0_i_138__0_n_4,ram_reg_0_i_139__0_n_4}));
  CARRY4 ram_reg_0_i_108
       (.CI(ram_reg_0_i_115_n_4),
        .CO({NLW_ram_reg_0_i_108_CO_UNCONNECTED[3:1],grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[10]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_i_108_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 ram_reg_0_i_114__0
       (.CI(ram_reg_0_i_120__0_n_4),
        .CO({ram_reg_0_i_114__0_n_4,ram_reg_0_i_114__0_n_5,ram_reg_0_i_114__0_n_6,ram_reg_0_i_114__0_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_150_n_4,ram_reg_0_i_151_n_4,ram_reg_0_i_152_n_4,ram_reg_0_i_153_n_4}),
        .O(input_r_address0[7:4]),
        .S({ram_reg_0_i_154__0_n_4,ram_reg_0_i_155__0_n_4,ram_reg_0_i_156__0_n_4,ram_reg_0_i_157__0_n_4}));
  CARRY4 ram_reg_0_i_115
       (.CI(ram_reg_0_i_126_n_4),
        .CO({ram_reg_0_i_115_n_4,ram_reg_0_i_115_n_5,ram_reg_0_i_115_n_6,ram_reg_0_i_115_n_7}),
        .CYINIT(1'b0),
        .DI({\tmp_1_reg_332_reg_n_4_[9] ,\tmp_1_reg_332_reg_n_4_[8] ,\tmp_1_reg_332_reg_n_4_[7] ,\tmp_1_reg_332_reg_n_4_[6] }),
        .O(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[9:6]),
        .S({\tmp_1_reg_332_reg_n_4_[9] ,\tmp_1_reg_332_reg_n_4_[8] ,\tmp_1_reg_332_reg_n_4_[7] ,\tmp_1_reg_332_reg_n_4_[6] }));
  CARRY4 ram_reg_0_i_120__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_120__0_n_4,ram_reg_0_i_120__0_n_5,ram_reg_0_i_120__0_n_6,ram_reg_0_i_120__0_n_7}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_178__0_n_4,1'b0,1'b0,1'b0}),
        .O(input_r_address0[3:0]),
        .S({ram_reg_0_i_179__0_n_4,ram_reg_0_i_180__0_n_4,ram_reg_0_i_181__0_n_4,ram_reg_0_i_182__0_n_4}));
  CARRY4 ram_reg_0_i_126
       (.CI(1'b0),
        .CO({ram_reg_0_i_126_n_4,ram_reg_0_i_126_n_5,ram_reg_0_i_126_n_6,ram_reg_0_i_126_n_7}),
        .CYINIT(1'b0),
        .DI({\tmp_1_reg_332_reg_n_4_[5] ,\tmp_1_reg_332_reg_n_4_[4] ,\tmp_1_reg_332_reg_n_4_[3] ,\tmp_1_reg_332_reg_n_4_[2] }),
        .O({grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[5:3],NLW_ram_reg_0_i_126_O_UNCONNECTED[0]}),
        .S({\tmp_1_reg_332_reg_n_4_[5] ,ram_reg_0_i_197_n_4,ram_reg_0_i_198_n_4,ram_reg_0_i_199_n_4}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_135__0
       (.I0(\tmp_1_reg_332_reg_n_4_[8] ),
        .I1(phi_mul_reg_132[8]),
        .O(ram_reg_0_i_135__0_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_136__0
       (.I0(\tmp_1_reg_332_reg_n_4_[7] ),
        .I1(phi_mul_reg_132[7]),
        .O(ram_reg_0_i_136__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_137
       (.I0(\tmp_1_reg_332_reg_n_4_[2] ),
        .I1(tmp_23_cast_reg_355[2]),
        .O(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[2]));
  LUT3 #(
    .INIT(8'h78)) 
    ram_reg_0_i_137__0
       (.I0(\tmp_1_reg_332_reg_n_4_[9] ),
        .I1(phi_mul_reg_132[9]),
        .I2(phi_mul_reg_132[10]),
        .O(ram_reg_0_i_137__0_n_4));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_138__0
       (.I0(\tmp_1_reg_332_reg_n_4_[8] ),
        .I1(phi_mul_reg_132[8]),
        .I2(phi_mul_reg_132[9]),
        .I3(\tmp_1_reg_332_reg_n_4_[9] ),
        .O(ram_reg_0_i_138__0_n_4));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_139__0
       (.I0(\tmp_1_reg_332_reg_n_4_[7] ),
        .I1(phi_mul_reg_132[7]),
        .I2(phi_mul_reg_132[8]),
        .I3(\tmp_1_reg_332_reg_n_4_[8] ),
        .O(ram_reg_0_i_139__0_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_150
       (.I0(\tmp_1_reg_332_reg_n_4_[6] ),
        .I1(phi_mul_reg_132[6]),
        .O(ram_reg_0_i_150_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_151
       (.I0(\tmp_1_reg_332_reg_n_4_[5] ),
        .I1(phi_mul_reg_132[5]),
        .O(ram_reg_0_i_151_n_4));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_152
       (.I0(phi_mul_reg_132[4]),
        .I1(tmp_23_cast_reg_355[4]),
        .I2(\tmp_1_reg_332_reg_n_4_[4] ),
        .O(ram_reg_0_i_152_n_4));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_153
       (.I0(phi_mul_reg_132[3]),
        .I1(tmp_23_cast_reg_355[3]),
        .I2(\tmp_1_reg_332_reg_n_4_[3] ),
        .O(ram_reg_0_i_153_n_4));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_154__0
       (.I0(\tmp_1_reg_332_reg_n_4_[6] ),
        .I1(phi_mul_reg_132[6]),
        .I2(phi_mul_reg_132[7]),
        .I3(\tmp_1_reg_332_reg_n_4_[7] ),
        .O(ram_reg_0_i_154__0_n_4));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_155__0
       (.I0(\tmp_1_reg_332_reg_n_4_[5] ),
        .I1(phi_mul_reg_132[5]),
        .I2(phi_mul_reg_132[6]),
        .I3(\tmp_1_reg_332_reg_n_4_[6] ),
        .O(ram_reg_0_i_155__0_n_4));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    ram_reg_0_i_156__0
       (.I0(\tmp_1_reg_332_reg_n_4_[4] ),
        .I1(tmp_23_cast_reg_355[4]),
        .I2(phi_mul_reg_132[4]),
        .I3(phi_mul_reg_132[5]),
        .I4(\tmp_1_reg_332_reg_n_4_[5] ),
        .O(ram_reg_0_i_156__0_n_4));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_157__0
       (.I0(ram_reg_0_i_153_n_4),
        .I1(tmp_23_cast_reg_355[4]),
        .I2(phi_mul_reg_132[4]),
        .I3(\tmp_1_reg_332_reg_n_4_[4] ),
        .O(ram_reg_0_i_157__0_n_4));
  (* HLUTNM = "lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_178__0
       (.I0(tmp_23_cast_reg_355[2]),
        .I1(\tmp_1_reg_332_reg_n_4_[2] ),
        .O(ram_reg_0_i_178__0_n_4));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_179__0
       (.I0(phi_mul_reg_132[3]),
        .I1(tmp_23_cast_reg_355[3]),
        .I2(\tmp_1_reg_332_reg_n_4_[3] ),
        .I3(ram_reg_0_i_178__0_n_4),
        .O(ram_reg_0_i_179__0_n_4));
  LUT6 #(
    .INIT(64'h8888888888888A88)) 
    ram_reg_0_i_18
       (.I0(ram_reg_0_i_95_n_4),
        .I1(ram_reg_2),
        .I2(ram_reg_2_0),
        .I3(grp_padding2d_fix16_fu_297_output_r_we0),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(WEA[0]));
  (* HLUTNM = "lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_180__0
       (.I0(tmp_23_cast_reg_355[2]),
        .I1(\tmp_1_reg_332_reg_n_4_[2] ),
        .O(ram_reg_0_i_180__0_n_4));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_181__0
       (.I0(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[1]),
        .O(ram_reg_0_i_181__0_n_4));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_182__0
       (.I0(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[0]),
        .O(ram_reg_0_i_182__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_197
       (.I0(\tmp_1_reg_332_reg_n_4_[4] ),
        .I1(tmp_23_cast_reg_355[4]),
        .O(ram_reg_0_i_197_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_198
       (.I0(\tmp_1_reg_332_reg_n_4_[3] ),
        .I1(tmp_23_cast_reg_355[3]),
        .O(ram_reg_0_i_198_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_199
       (.I0(\tmp_1_reg_332_reg_n_4_[2] ),
        .I1(tmp_23_cast_reg_355[2]),
        .O(ram_reg_0_i_199_n_4));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_0_i_94
       (.I0(buffer1_reg_109_reg[0]),
        .I1(\buffer1_reg_109_reg[15]_0 [2]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(ram_reg_7_0[13]),
        .I5(ram_reg_7_0[0]),
        .O(\buffer1_reg_109_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEFECEFEF23202323)) 
    ram_reg_0_i_95
       (.I0(grp_pointwise_conv2d_fix_4_fu_443_output_r_we0),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(grp_pointwise_conv2d_fix_2_fu_404_output_r_we0),
        .I4(Q[2]),
        .I5(ram_reg_7),
        .O(ram_reg_0_i_95_n_4));
  CARRY4 ram_reg_0_i_97
       (.CI(ram_reg_0_i_107__0_n_4),
        .CO({NLW_ram_reg_0_i_97_CO_UNCONNECTED[3:1],ram_reg_0_i_97_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_97_O_UNCONNECTED[3:2],input_r_address0[13:12]}),
        .S({1'b0,1'b0,phi_mul_reg_132[13:12]}));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_1_i_6
       (.I0(buffer1_reg_109_reg[2]),
        .I1(\buffer1_reg_109_reg[15]_0 [2]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(ram_reg_7_0[13]),
        .I5(ram_reg_7_0[1]),
        .O(\buffer1_reg_109_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h8888888888888A88)) 
    ram_reg_2_i_3
       (.I0(ram_reg_0_i_95_n_4),
        .I1(ram_reg_2),
        .I2(ram_reg_2_0),
        .I3(grp_padding2d_fix16_fu_297_output_r_we0),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(WEA[1]));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_2_i_6
       (.I0(buffer1_reg_109_reg[5]),
        .I1(\buffer1_reg_109_reg[15]_0 [2]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(ram_reg_7_0[13]),
        .I5(ram_reg_7_0[3]),
        .O(\buffer1_reg_109_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_2_i_8
       (.I0(buffer1_reg_109_reg[4]),
        .I1(\buffer1_reg_109_reg[15]_0 [2]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(ram_reg_7_0[13]),
        .I5(ram_reg_7_0[2]),
        .O(\buffer1_reg_109_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_3_i_4
       (.I0(buffer1_reg_109_reg[7]),
        .I1(\buffer1_reg_109_reg[15]_0 [2]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(ram_reg_7_0[13]),
        .I5(ram_reg_7_0[5]),
        .O(\buffer1_reg_109_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_3_i_6
       (.I0(buffer1_reg_109_reg[6]),
        .I1(\buffer1_reg_109_reg[15]_0 [2]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(ram_reg_7_0[13]),
        .I5(ram_reg_7_0[4]),
        .O(\buffer1_reg_109_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_4_i_5
       (.I0(buffer1_reg_109_reg[9]),
        .I1(\buffer1_reg_109_reg[15]_0 [2]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(ram_reg_7_0[13]),
        .I5(ram_reg_7_0[7]),
        .O(\buffer1_reg_109_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_4_i_7
       (.I0(buffer1_reg_109_reg[8]),
        .I1(\buffer1_reg_109_reg[15]_0 [2]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(ram_reg_7_0[13]),
        .I5(ram_reg_7_0[6]),
        .O(\buffer1_reg_109_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h8888888888888A88)) 
    ram_reg_5_i_3
       (.I0(ram_reg_0_i_95_n_4),
        .I1(ram_reg_2),
        .I2(ram_reg_2_0),
        .I3(grp_padding2d_fix16_fu_297_output_r_we0),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[30] [0]));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_5_i_5
       (.I0(buffer1_reg_109_reg[11]),
        .I1(\buffer1_reg_109_reg[15]_0 [2]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(ram_reg_7_0[13]),
        .I5(ram_reg_7_0[9]),
        .O(\buffer1_reg_109_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_5_i_7
       (.I0(buffer1_reg_109_reg[10]),
        .I1(\buffer1_reg_109_reg[15]_0 [2]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(ram_reg_7_0[13]),
        .I5(ram_reg_7_0[8]),
        .O(\buffer1_reg_109_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_6_i_4
       (.I0(buffer1_reg_109_reg[13]),
        .I1(\buffer1_reg_109_reg[15]_0 [2]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(ram_reg_7_0[13]),
        .I5(ram_reg_7_0[11]),
        .O(\buffer1_reg_109_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_6_i_6
       (.I0(buffer1_reg_109_reg[12]),
        .I1(\buffer1_reg_109_reg[15]_0 [2]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(ram_reg_7_0[13]),
        .I5(ram_reg_7_0[10]),
        .O(\buffer1_reg_109_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h8888888888888A88)) 
    ram_reg_7_i_3
       (.I0(ram_reg_0_i_95_n_4),
        .I1(ram_reg_2),
        .I2(ram_reg_2_0),
        .I3(grp_padding2d_fix16_fu_297_output_r_we0),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[30] [1]));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_7_i_6
       (.I0(buffer1_reg_109_reg[14]),
        .I1(\buffer1_reg_109_reg[15]_0 [2]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(ram_reg_7_0[13]),
        .I5(ram_reg_7_0[12]),
        .O(\buffer1_reg_109_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h36)) 
    \tmp_1_reg_332[4]_i_1 
       (.I0(p_shl_cast_fu_163_p1[6]),
        .I1(p_shl_cast_fu_163_p1[7]),
        .I2(p_shl_cast_fu_163_p1[5]),
        .O(\tmp_1_reg_332[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hC3D2)) 
    \tmp_1_reg_332[5]_i_1 
       (.I0(p_shl_cast_fu_163_p1[7]),
        .I1(p_shl_cast_fu_163_p1[5]),
        .I2(p_shl_cast_fu_163_p1[8]),
        .I3(p_shl_cast_fu_163_p1[6]),
        .O(\tmp_1_reg_332[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hF30C0DF2)) 
    \tmp_1_reg_332[6]_i_1 
       (.I0(p_shl_cast_fu_163_p1[7]),
        .I1(p_shl_cast_fu_163_p1[5]),
        .I2(p_shl_cast_fu_163_p1[8]),
        .I3(p_shl_cast_fu_163_p1[9]),
        .I4(p_shl_cast_fu_163_p1[6]),
        .O(\tmp_1_reg_332[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h71508EAE)) 
    \tmp_1_reg_332[7]_i_1 
       (.I0(p_shl_cast_fu_163_p1[9]),
        .I1(p_shl_cast_fu_163_p1[8]),
        .I2(p_shl_cast_fu_163_p1[6]),
        .I3(p_shl_cast_fu_163_p1[5]),
        .I4(p_shl_cast_fu_163_p1[7]),
        .O(\tmp_1_reg_332[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hAAEE1500)) 
    \tmp_1_reg_332[8]_i_1 
       (.I0(p_shl_cast_fu_163_p1[7]),
        .I1(p_shl_cast_fu_163_p1[6]),
        .I2(p_shl_cast_fu_163_p1[5]),
        .I3(p_shl_cast_fu_163_p1[9]),
        .I4(p_shl_cast_fu_163_p1[8]),
        .O(\tmp_1_reg_332[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hFF00EA00)) 
    \tmp_1_reg_332[9]_i_1 
       (.I0(p_shl_cast_fu_163_p1[7]),
        .I1(p_shl_cast_fu_163_p1[6]),
        .I2(p_shl_cast_fu_163_p1[5]),
        .I3(p_shl_cast_fu_163_p1[9]),
        .I4(p_shl_cast_fu_163_p1[8]),
        .O(\tmp_1_reg_332[9]_i_1_n_4 ));
  FDRE \tmp_1_reg_332_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_980),
        .D(p_shl_cast_fu_163_p1[5]),
        .Q(\tmp_1_reg_332_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \tmp_1_reg_332_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_980),
        .D(\out_h_2_reg_327[1]_i_1_n_4 ),
        .Q(\tmp_1_reg_332_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \tmp_1_reg_332_reg[4] 
       (.C(ap_clk),
        .CE(out_w_reg_980),
        .D(\tmp_1_reg_332[4]_i_1_n_4 ),
        .Q(\tmp_1_reg_332_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \tmp_1_reg_332_reg[5] 
       (.C(ap_clk),
        .CE(out_w_reg_980),
        .D(\tmp_1_reg_332[5]_i_1_n_4 ),
        .Q(\tmp_1_reg_332_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \tmp_1_reg_332_reg[6] 
       (.C(ap_clk),
        .CE(out_w_reg_980),
        .D(\tmp_1_reg_332[6]_i_1_n_4 ),
        .Q(\tmp_1_reg_332_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \tmp_1_reg_332_reg[7] 
       (.C(ap_clk),
        .CE(out_w_reg_980),
        .D(\tmp_1_reg_332[7]_i_1_n_4 ),
        .Q(\tmp_1_reg_332_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \tmp_1_reg_332_reg[8] 
       (.C(ap_clk),
        .CE(out_w_reg_980),
        .D(\tmp_1_reg_332[8]_i_1_n_4 ),
        .Q(\tmp_1_reg_332_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \tmp_1_reg_332_reg[9] 
       (.C(ap_clk),
        .CE(out_w_reg_980),
        .D(\tmp_1_reg_332[9]_i_1_n_4 ),
        .Q(\tmp_1_reg_332_reg_n_4_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00000000)) 
    \tmp_23_cast4_reg_350[4]_i_1 
       (.I0(out_w_reg_98[1]),
        .I1(out_w_reg_98[4]),
        .I2(out_w_reg_98[3]),
        .I3(out_w_reg_98[2]),
        .I4(out_w_reg_98[0]),
        .I5(ap_CS_fsm_state3),
        .O(p_0_in));
  FDRE \tmp_23_cast4_reg_350_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(out_w_reg_98[0]),
        .Q(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[0]),
        .R(1'b0));
  FDRE \tmp_23_cast4_reg_350_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(out_w_reg_98[1]),
        .Q(grp_pointwise_conv2d_fix_4_fu_443_output_r_address0[1]),
        .R(1'b0));
  FDRE \tmp_23_cast4_reg_350_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(out_w_reg_98[2]),
        .Q(tmp_23_cast_reg_355[2]),
        .R(1'b0));
  FDRE \tmp_23_cast4_reg_350_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(out_w_reg_98[3]),
        .Q(tmp_23_cast_reg_355[3]),
        .R(1'b0));
  FDRE \tmp_23_cast4_reg_350_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(out_w_reg_98[4]),
        .Q(tmp_23_cast_reg_355[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_SeparableConv2D_0_b_s
   (\q0_reg[12] ,
    Q,
    \q0_reg[0] ,
    ap_clk);
  output [12:0]\q0_reg[12] ;
  input [3:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;
  wire [12:0]\q0_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[12]_0 (\q0_reg[12] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom
   (\q0_reg[12]_0 ,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output [12:0]\q0_reg[12]_0 ;
  input [3:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [12:0]p_0_out;
  wire \q0[9]_i_1__1_n_4 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire [12:0]\q0_reg[12]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h4C74)) 
    \q0[0]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hD0B7)) 
    \q0[10]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(p_0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hC97C)) 
    \q0[11]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hC95C)) 
    \q0[12]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h58D3)) 
    \q0[1]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h9CCD)) 
    \q0[2]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hD53A)) 
    \q0[3]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(p_0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h067A)) 
    \q0[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hC79E)) 
    \q0[5]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0CF4)) 
    \q0[6]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hC774)) 
    \q0[7]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0878)) 
    \q0[8]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(p_0_out[8]));
  LUT3 #(
    .INIT(8'h0D)) 
    \q0[9]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(\q0[9]_i_1__1_n_4 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[0]),
        .Q(\q0_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[10]),
        .Q(\q0_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[11]),
        .Q(\q0_reg[12]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[12]),
        .Q(\q0_reg[12]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(\q0_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(\q0_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[3]),
        .Q(\q0_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[4]),
        .Q(\q0_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[5]),
        .Q(\q0_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[6]),
        .Q(\q0_reg[12]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[7]),
        .Q(\q0_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[8]),
        .Q(\q0_reg[12]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[9]_i_1__1_n_4 ),
        .Q(\q0_reg[12]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_sampling2d_fix16
   (ADDRARDADDR,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[4]_0 ,
    input_r_address0,
    \ap_CS_fsm_reg[4]_1 ,
    output_r_address0,
    \ap_CS_fsm_reg[24] ,
    tmp_s_fu_291_p2_0,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[22]_0 ,
    \ap_CS_fsm_reg[22]_1 ,
    tmp_4_reg_398_reg_0,
    tmp_4_reg_398_reg_1,
    \ap_CS_fsm_reg[1]_0 ,
    D,
    output_r_ce0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    Q,
    grp_pointwise_conv2d_fix_2_fu_404_output_r_address0,
    ram_reg_0_25,
    ram_reg_0_26,
    tmp_98_cast_fu_288_p1,
    ram_reg_0_27,
    input_r_ce0,
    grp_up_sampling2d_fix16_fu_414_ap_start_reg,
    ap_rst_n_inv,
    ap_clk);
  output [3:0]ADDRARDADDR;
  output [1:0]\ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output [1:0]input_r_address0;
  output \ap_CS_fsm_reg[4]_1 ;
  output [9:0]output_r_address0;
  output \ap_CS_fsm_reg[24] ;
  output tmp_s_fu_291_p2_0;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[22]_0 ;
  output \ap_CS_fsm_reg[22]_1 ;
  output tmp_4_reg_398_reg_0;
  output tmp_4_reg_398_reg_1;
  output \ap_CS_fsm_reg[1]_0 ;
  output [3:0]D;
  output output_r_ce0;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_21;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input [5:0]Q;
  input [7:0]grp_pointwise_conv2d_fix_2_fu_404_output_r_address0;
  input [7:0]ram_reg_0_25;
  input ram_reg_0_26;
  input [1:0]tmp_98_cast_fu_288_p1;
  input [0:0]ram_reg_0_27;
  input input_r_ce0;
  input grp_up_sampling2d_fix16_fu_414_ap_start_reg;
  input ap_rst_n_inv;
  input ap_clk;

  wire [7:0]A;
  wire [3:0]ADDRARDADDR;
  wire [3:0]C;
  wire [3:0]D;
  wire [5:0]Q;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire \ap_CS_fsm_reg[22]_1 ;
  wire \ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire [1:0]\ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [4:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire exitcond2_fu_203_p2;
  wire exitcond3_fu_188_p2;
  wire exitcond_fu_266_p2;
  wire [7:0]grp_pointwise_conv2d_fix_2_fu_404_output_r_address0;
  wire grp_up_sampling2d_fix16_fu_414_ap_done;
  wire grp_up_sampling2d_fix16_fu_414_ap_start_reg;
  wire [11:2]grp_up_sampling2d_fix16_fu_414_input_r_address0;
  wire grp_up_sampling2d_fix16_fu_414_input_r_ce0;
  wire [3:3]grp_up_sampling2d_fix16_fu_414_output_depth;
  wire [13:9]grp_up_sampling2d_fix16_fu_414_output_r_address0;
  wire [1:0]input_r_address0;
  wire input_r_ce0;
  wire [8:1]next_mul3_fu_174_p2;
  wire [8:1]next_mul3_reg_349;
  wire \next_mul3_reg_349[4]_i_2_n_4 ;
  wire \next_mul3_reg_349[4]_i_3_n_4 ;
  wire \next_mul3_reg_349[4]_i_4_n_4 ;
  wire \next_mul3_reg_349[4]_i_5_n_4 ;
  wire \next_mul3_reg_349_reg[4]_i_1_n_4 ;
  wire \next_mul3_reg_349_reg[4]_i_1_n_5 ;
  wire \next_mul3_reg_349_reg[4]_i_1_n_6 ;
  wire \next_mul3_reg_349_reg[4]_i_1_n_7 ;
  wire \next_mul3_reg_349_reg[8]_i_1_n_5 ;
  wire \next_mul3_reg_349_reg[8]_i_1_n_6 ;
  wire \next_mul3_reg_349_reg[8]_i_1_n_7 ;
  wire [7:0]next_mul_fu_179_p2;
  wire [7:0]next_mul_reg_354;
  wire \next_mul_reg_354[3]_i_2_n_4 ;
  wire \next_mul_reg_354[3]_i_3_n_4 ;
  wire \next_mul_reg_354[3]_i_4_n_4 ;
  wire \next_mul_reg_354[3]_i_5_n_4 ;
  wire \next_mul_reg_354_reg[3]_i_1_n_4 ;
  wire \next_mul_reg_354_reg[3]_i_1_n_5 ;
  wire \next_mul_reg_354_reg[3]_i_1_n_6 ;
  wire \next_mul_reg_354_reg[3]_i_1_n_7 ;
  wire \next_mul_reg_354_reg[7]_i_1_n_5 ;
  wire \next_mul_reg_354_reg[7]_i_1_n_6 ;
  wire \next_mul_reg_354_reg[7]_i_1_n_7 ;
  wire [4:0]out_d_1_fu_193_p2;
  wire [4:0]out_d_1_reg_362;
  wire out_d_reg_101;
  wire \out_d_reg_101_reg_n_4_[0] ;
  wire \out_d_reg_101_reg_n_4_[1] ;
  wire \out_d_reg_101_reg_n_4_[2] ;
  wire \out_d_reg_101_reg_n_4_[3] ;
  wire \out_d_reg_101_reg_n_4_[4] ;
  wire [4:0]out_h_1_fu_208_p2;
  wire [4:0]out_h_1_reg_370;
  wire out_h_reg_1360;
  wire \out_h_reg_136_reg_n_4_[0] ;
  wire [4:0]out_w_1_fu_271_p2;
  wire \out_w_1_reg_388_reg_n_4_[0] ;
  wire [4:0]out_w_reg_147;
  wire out_w_reg_1470;
  wire [9:0]output_r_address0;
  wire output_r_ce0;
  wire [8:1]phi_mul2_reg_124;
  wire [7:0]phi_mul_reg_112;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire [7:0]ram_reg_0_25;
  wire ram_reg_0_26;
  wire [0:0]ram_reg_0_27;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_30_n_4;
  wire ram_reg_0_i_34__0_n_4;
  wire ram_reg_0_i_34_n_4;
  wire ram_reg_0_i_39_n_4;
  wire ram_reg_0_i_69__0_n_4;
  wire ram_reg_0_i_74__0_n_4;
  wire [3:0]tmp_1_cast_reg_329;
  wire \tmp_1_cast_reg_329[0]_i_1_n_4 ;
  wire \tmp_1_cast_reg_329[3]_i_1_n_4 ;
  wire tmp_4_reg_398_reg_0;
  wire tmp_4_reg_398_reg_1;
  wire tmp_4_reg_398_reg_i_1_n_11;
  wire tmp_4_reg_398_reg_i_2_n_10;
  wire tmp_4_reg_398_reg_i_2_n_11;
  wire tmp_4_reg_398_reg_i_2_n_4;
  wire tmp_4_reg_398_reg_i_2_n_5;
  wire tmp_4_reg_398_reg_i_2_n_6;
  wire tmp_4_reg_398_reg_i_2_n_7;
  wire tmp_4_reg_398_reg_i_2_n_8;
  wire tmp_4_reg_398_reg_i_2_n_9;
  wire tmp_4_reg_398_reg_i_3_n_10;
  wire tmp_4_reg_398_reg_i_3_n_11;
  wire tmp_4_reg_398_reg_i_3_n_4;
  wire tmp_4_reg_398_reg_i_3_n_5;
  wire tmp_4_reg_398_reg_i_3_n_6;
  wire tmp_4_reg_398_reg_i_3_n_7;
  wire tmp_4_reg_398_reg_i_3_n_8;
  wire tmp_4_reg_398_reg_i_3_n_9;
  wire tmp_4_reg_398_reg_i_4_n_4;
  wire tmp_4_reg_398_reg_i_5_n_4;
  wire tmp_4_reg_398_reg_i_6_n_4;
  wire tmp_4_reg_398_reg_i_7_n_4;
  wire tmp_4_reg_398_reg_i_8_n_4;
  wire [1:0]tmp_98_cast_fu_288_p1;
  wire [3:0]tmp_9_cast_fu_224_p1;
  wire tmp_s_fu_291_p2_0;
  wire tmp_s_fu_291_p2_i_3_n_5;
  wire tmp_s_fu_291_p2_i_3_n_6;
  wire tmp_s_fu_291_p2_i_3_n_7;
  wire tmp_s_fu_291_p2_i_4_n_4;
  wire tmp_s_fu_291_p2_i_4_n_5;
  wire tmp_s_fu_291_p2_i_4_n_6;
  wire tmp_s_fu_291_p2_i_4_n_7;
  wire tmp_s_fu_291_p2_i_5_n_4;
  wire tmp_s_fu_291_p2_i_6_n_4;
  wire tmp_s_fu_291_p2_i_7_n_4;
  wire tmp_s_fu_291_p2_i_8_n_4;
  wire [0:0]\NLW_next_mul3_reg_349_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul3_reg_349_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_354_reg[7]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_4_reg_398_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_4_reg_398_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_4_reg_398_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_4_reg_398_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_4_reg_398_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_4_reg_398_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_4_reg_398_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_4_reg_398_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_398_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp_4_reg_398_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_4_reg_398_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_4_reg_398_reg_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_4_reg_398_reg_i_1_O_UNCONNECTED;
  wire NLW_tmp_s_fu_291_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_s_fu_291_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_s_fu_291_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_s_fu_291_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_s_fu_291_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_s_fu_291_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_s_fu_291_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_s_fu_291_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_s_fu_291_p2_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp_s_fu_291_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_s_fu_291_p2_PCOUT_UNCONNECTED;
  wire [3:3]NLW_tmp_s_fu_291_p2_i_3_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond3_fu_188_p2),
        .I2(grp_up_sampling2d_fix16_fu_414_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .O(grp_up_sampling2d_fix16_fu_414_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(grp_up_sampling2d_fix16_fu_414_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(ap_CS_fsm_state3),
        .I3(exitcond2_fu_203_p2),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond3_fu_188_p2),
        .I2(grp_up_sampling2d_fix16_fu_414_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond3_fu_188_p2),
        .I2(grp_up_sampling2d_fix16_fu_414_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(Q[3]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[2]_i_1__10 
       (.I0(exitcond_fu_266_p2),
        .I1(grp_up_sampling2d_fix16_fu_414_input_r_ce0),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond3_fu_188_p2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0000000000000024)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(Q[5]),
        .I1(\out_d_reg_101_reg_n_4_[3] ),
        .I2(\out_d_reg_101_reg_n_4_[4] ),
        .I3(\out_d_reg_101_reg_n_4_[0] ),
        .I4(\out_d_reg_101_reg_n_4_[1] ),
        .I5(\out_d_reg_101_reg_n_4_[2] ),
        .O(exitcond3_fu_188_p2));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond3_fu_188_p2),
        .I2(grp_up_sampling2d_fix16_fu_414_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond3_fu_188_p2),
        .I2(grp_up_sampling2d_fix16_fu_414_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(Q[5]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[3]_i_1__10 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond2_fu_203_p2),
        .I2(output_r_ce0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0000000008200000)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(tmp_9_cast_fu_224_p1[2]),
        .I1(tmp_9_cast_fu_224_p1[3]),
        .I2(tmp_9_cast_fu_224_p1[0]),
        .I3(Q[5]),
        .I4(tmp_9_cast_fu_224_p1[1]),
        .I5(\out_h_reg_136_reg_n_4_[0] ),
        .O(exitcond2_fu_203_p2));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1__6 
       (.I0(grp_up_sampling2d_fix16_fu_414_input_r_ce0),
        .I1(exitcond_fu_266_p2),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h0000000008200000)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(out_w_reg_147[3]),
        .I1(out_w_reg_147[4]),
        .I2(out_w_reg_147[1]),
        .I3(Q[5]),
        .I4(out_w_reg_147[2]),
        .I5(out_w_reg_147[0]),
        .O(exitcond_fu_266_p2));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_up_sampling2d_fix16_fu_414_ap_done),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(grp_up_sampling2d_fix16_fu_414_input_r_ce0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(output_r_ce0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFF7FFF0)) 
    grp_up_sampling2d_fix16_fu_414_ap_start_reg_i_1
       (.I0(exitcond3_fu_188_p2),
        .I1(ap_CS_fsm_state2),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(grp_up_sampling2d_fix16_fu_414_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_349[1]_i_1 
       (.I0(phi_mul2_reg_124[1]),
        .I1(tmp_1_cast_reg_329[0]),
        .O(next_mul3_fu_174_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_349[4]_i_2 
       (.I0(phi_mul2_reg_124[4]),
        .I1(tmp_1_cast_reg_329[3]),
        .O(\next_mul3_reg_349[4]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_349[4]_i_3 
       (.I0(phi_mul2_reg_124[3]),
        .O(\next_mul3_reg_349[4]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_349[4]_i_4 
       (.I0(phi_mul2_reg_124[2]),
        .O(\next_mul3_reg_349[4]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_349[4]_i_5 
       (.I0(phi_mul2_reg_124[1]),
        .I1(tmp_1_cast_reg_329[0]),
        .O(\next_mul3_reg_349[4]_i_5_n_4 ));
  FDRE \next_mul3_reg_349_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_174_p2[1]),
        .Q(next_mul3_reg_349[1]),
        .R(1'b0));
  FDRE \next_mul3_reg_349_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_174_p2[2]),
        .Q(next_mul3_reg_349[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_349_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_174_p2[3]),
        .Q(next_mul3_reg_349[3]),
        .R(1'b0));
  FDRE \next_mul3_reg_349_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_174_p2[4]),
        .Q(next_mul3_reg_349[4]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_349_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_349_reg[4]_i_1_n_4 ,\next_mul3_reg_349_reg[4]_i_1_n_5 ,\next_mul3_reg_349_reg[4]_i_1_n_6 ,\next_mul3_reg_349_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_124[4:1]),
        .O({next_mul3_fu_174_p2[4:2],\NLW_next_mul3_reg_349_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\next_mul3_reg_349[4]_i_2_n_4 ,\next_mul3_reg_349[4]_i_3_n_4 ,\next_mul3_reg_349[4]_i_4_n_4 ,\next_mul3_reg_349[4]_i_5_n_4 }));
  FDRE \next_mul3_reg_349_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_174_p2[5]),
        .Q(next_mul3_reg_349[5]),
        .R(1'b0));
  FDRE \next_mul3_reg_349_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_174_p2[6]),
        .Q(next_mul3_reg_349[6]),
        .R(1'b0));
  FDRE \next_mul3_reg_349_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_174_p2[7]),
        .Q(next_mul3_reg_349[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_349_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_174_p2[8]),
        .Q(next_mul3_reg_349[8]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_349_reg[8]_i_1 
       (.CI(\next_mul3_reg_349_reg[4]_i_1_n_4 ),
        .CO({\NLW_next_mul3_reg_349_reg[8]_i_1_CO_UNCONNECTED [3],\next_mul3_reg_349_reg[8]_i_1_n_5 ,\next_mul3_reg_349_reg[8]_i_1_n_6 ,\next_mul3_reg_349_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul2_reg_124[7:5]}),
        .O(next_mul3_fu_174_p2[8:5]),
        .S(phi_mul2_reg_124[8:5]));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_354[3]_i_2 
       (.I0(phi_mul_reg_112[3]),
        .I1(tmp_1_cast_reg_329[3]),
        .O(\next_mul_reg_354[3]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_354[3]_i_3 
       (.I0(phi_mul_reg_112[2]),
        .O(\next_mul_reg_354[3]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_354[3]_i_4 
       (.I0(phi_mul_reg_112[1]),
        .O(\next_mul_reg_354[3]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_354[3]_i_5 
       (.I0(phi_mul_reg_112[0]),
        .I1(tmp_1_cast_reg_329[0]),
        .O(\next_mul_reg_354[3]_i_5_n_4 ));
  FDRE \next_mul_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_179_p2[0]),
        .Q(next_mul_reg_354[0]),
        .R(1'b0));
  FDRE \next_mul_reg_354_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_179_p2[1]),
        .Q(next_mul_reg_354[1]),
        .R(1'b0));
  FDRE \next_mul_reg_354_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_179_p2[2]),
        .Q(next_mul_reg_354[2]),
        .R(1'b0));
  FDRE \next_mul_reg_354_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_179_p2[3]),
        .Q(next_mul_reg_354[3]),
        .R(1'b0));
  CARRY4 \next_mul_reg_354_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_354_reg[3]_i_1_n_4 ,\next_mul_reg_354_reg[3]_i_1_n_5 ,\next_mul_reg_354_reg[3]_i_1_n_6 ,\next_mul_reg_354_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_112[3:0]),
        .O(next_mul_fu_179_p2[3:0]),
        .S({\next_mul_reg_354[3]_i_2_n_4 ,\next_mul_reg_354[3]_i_3_n_4 ,\next_mul_reg_354[3]_i_4_n_4 ,\next_mul_reg_354[3]_i_5_n_4 }));
  FDRE \next_mul_reg_354_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_179_p2[4]),
        .Q(next_mul_reg_354[4]),
        .R(1'b0));
  FDRE \next_mul_reg_354_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_179_p2[5]),
        .Q(next_mul_reg_354[5]),
        .R(1'b0));
  FDRE \next_mul_reg_354_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_179_p2[6]),
        .Q(next_mul_reg_354[6]),
        .R(1'b0));
  FDRE \next_mul_reg_354_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_179_p2[7]),
        .Q(next_mul_reg_354[7]),
        .R(1'b0));
  CARRY4 \next_mul_reg_354_reg[7]_i_1 
       (.CI(\next_mul_reg_354_reg[3]_i_1_n_4 ),
        .CO({\NLW_next_mul_reg_354_reg[7]_i_1_CO_UNCONNECTED [3],\next_mul_reg_354_reg[7]_i_1_n_5 ,\next_mul_reg_354_reg[7]_i_1_n_6 ,\next_mul_reg_354_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_112[6:4]}),
        .O(next_mul_fu_179_p2[7:4]),
        .S(phi_mul_reg_112[7:4]));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_1_reg_362[0]_i_1 
       (.I0(\out_d_reg_101_reg_n_4_[0] ),
        .O(out_d_1_fu_193_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_1_reg_362[1]_i_1 
       (.I0(\out_d_reg_101_reg_n_4_[0] ),
        .I1(\out_d_reg_101_reg_n_4_[1] ),
        .O(out_d_1_fu_193_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_1_reg_362[2]_i_1 
       (.I0(\out_d_reg_101_reg_n_4_[0] ),
        .I1(\out_d_reg_101_reg_n_4_[1] ),
        .I2(\out_d_reg_101_reg_n_4_[2] ),
        .O(out_d_1_fu_193_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_1_reg_362[3]_i_1 
       (.I0(\out_d_reg_101_reg_n_4_[1] ),
        .I1(\out_d_reg_101_reg_n_4_[0] ),
        .I2(\out_d_reg_101_reg_n_4_[2] ),
        .I3(\out_d_reg_101_reg_n_4_[3] ),
        .O(out_d_1_fu_193_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_d_1_reg_362[4]_i_1 
       (.I0(\out_d_reg_101_reg_n_4_[3] ),
        .I1(\out_d_reg_101_reg_n_4_[2] ),
        .I2(\out_d_reg_101_reg_n_4_[0] ),
        .I3(\out_d_reg_101_reg_n_4_[1] ),
        .I4(\out_d_reg_101_reg_n_4_[4] ),
        .O(out_d_1_fu_193_p2[4]));
  FDRE \out_d_1_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_193_p2[0]),
        .Q(out_d_1_reg_362[0]),
        .R(1'b0));
  FDRE \out_d_1_reg_362_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_193_p2[1]),
        .Q(out_d_1_reg_362[1]),
        .R(1'b0));
  FDRE \out_d_1_reg_362_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_193_p2[2]),
        .Q(out_d_1_reg_362[2]),
        .R(1'b0));
  FDRE \out_d_1_reg_362_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_193_p2[3]),
        .Q(out_d_1_reg_362[3]),
        .R(1'b0));
  FDRE \out_d_1_reg_362_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_193_p2[4]),
        .Q(out_d_1_reg_362[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_101[4]_i_1 
       (.I0(grp_up_sampling2d_fix16_fu_414_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(ap_CS_fsm_state3),
        .I3(exitcond2_fu_203_p2),
        .O(out_d_reg_101));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_101[4]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond2_fu_203_p2),
        .O(ap_NS_fsm10_out));
  FDRE \out_d_reg_101_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_362[0]),
        .Q(\out_d_reg_101_reg_n_4_[0] ),
        .R(out_d_reg_101));
  FDRE \out_d_reg_101_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_362[1]),
        .Q(\out_d_reg_101_reg_n_4_[1] ),
        .R(out_d_reg_101));
  FDRE \out_d_reg_101_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_362[2]),
        .Q(\out_d_reg_101_reg_n_4_[2] ),
        .R(out_d_reg_101));
  FDRE \out_d_reg_101_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_362[3]),
        .Q(\out_d_reg_101_reg_n_4_[3] ),
        .R(out_d_reg_101));
  FDRE \out_d_reg_101_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_362[4]),
        .Q(\out_d_reg_101_reg_n_4_[4] ),
        .R(out_d_reg_101));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_1_reg_370[0]_i_1 
       (.I0(\out_h_reg_136_reg_n_4_[0] ),
        .O(out_h_1_fu_208_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_1_reg_370[1]_i_1 
       (.I0(\out_h_reg_136_reg_n_4_[0] ),
        .I1(tmp_9_cast_fu_224_p1[0]),
        .O(out_h_1_fu_208_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_1_reg_370[2]_i_1 
       (.I0(\out_h_reg_136_reg_n_4_[0] ),
        .I1(tmp_9_cast_fu_224_p1[0]),
        .I2(tmp_9_cast_fu_224_p1[1]),
        .O(out_h_1_fu_208_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_1_reg_370[3]_i_1 
       (.I0(tmp_9_cast_fu_224_p1[0]),
        .I1(\out_h_reg_136_reg_n_4_[0] ),
        .I2(tmp_9_cast_fu_224_p1[1]),
        .I3(tmp_9_cast_fu_224_p1[2]),
        .O(out_h_1_fu_208_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_h_1_reg_370[4]_i_1 
       (.I0(tmp_9_cast_fu_224_p1[2]),
        .I1(tmp_9_cast_fu_224_p1[1]),
        .I2(\out_h_reg_136_reg_n_4_[0] ),
        .I3(tmp_9_cast_fu_224_p1[0]),
        .I4(tmp_9_cast_fu_224_p1[3]),
        .O(out_h_1_fu_208_p2[4]));
  FDRE \out_h_1_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_208_p2[0]),
        .Q(out_h_1_reg_370[0]),
        .R(1'b0));
  FDRE \out_h_1_reg_370_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_208_p2[1]),
        .Q(out_h_1_reg_370[1]),
        .R(1'b0));
  FDRE \out_h_1_reg_370_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_208_p2[2]),
        .Q(out_h_1_reg_370[2]),
        .R(1'b0));
  FDRE \out_h_1_reg_370_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_208_p2[3]),
        .Q(out_h_1_reg_370[3]),
        .R(1'b0));
  FDRE \out_h_1_reg_370_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_208_p2[4]),
        .Q(out_h_1_reg_370[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_h_reg_136[4]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond3_fu_188_p2),
        .O(out_h_reg_1360));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_136[4]_i_2 
       (.I0(exitcond_fu_266_p2),
        .I1(grp_up_sampling2d_fix16_fu_414_input_r_ce0),
        .O(ap_NS_fsm1));
  FDRE \out_h_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_370[0]),
        .Q(\out_h_reg_136_reg_n_4_[0] ),
        .R(out_h_reg_1360));
  FDRE \out_h_reg_136_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_370[1]),
        .Q(tmp_9_cast_fu_224_p1[0]),
        .R(out_h_reg_1360));
  FDRE \out_h_reg_136_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_370[2]),
        .Q(tmp_9_cast_fu_224_p1[1]),
        .R(out_h_reg_1360));
  FDRE \out_h_reg_136_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_370[3]),
        .Q(tmp_9_cast_fu_224_p1[2]),
        .R(out_h_reg_1360));
  FDRE \out_h_reg_136_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_370[4]),
        .Q(tmp_9_cast_fu_224_p1[3]),
        .R(out_h_reg_1360));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_1_reg_388[0]_i_1 
       (.I0(out_w_reg_147[0]),
        .O(out_w_1_fu_271_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_1_reg_388[1]_i_1 
       (.I0(out_w_reg_147[0]),
        .I1(out_w_reg_147[1]),
        .O(out_w_1_fu_271_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_1_reg_388[2]_i_1 
       (.I0(out_w_reg_147[0]),
        .I1(out_w_reg_147[1]),
        .I2(out_w_reg_147[2]),
        .O(out_w_1_fu_271_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_1_reg_388[3]_i_1 
       (.I0(out_w_reg_147[1]),
        .I1(out_w_reg_147[0]),
        .I2(out_w_reg_147[2]),
        .I3(out_w_reg_147[3]),
        .O(out_w_1_fu_271_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_w_1_reg_388[4]_i_1 
       (.I0(out_w_reg_147[3]),
        .I1(out_w_reg_147[2]),
        .I2(out_w_reg_147[0]),
        .I3(out_w_reg_147[1]),
        .I4(out_w_reg_147[4]),
        .O(out_w_1_fu_271_p2[4]));
  FDRE \out_w_1_reg_388_reg[0] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_414_input_r_ce0),
        .D(out_w_1_fu_271_p2[0]),
        .Q(\out_w_1_reg_388_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \out_w_1_reg_388_reg[1] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_414_input_r_ce0),
        .D(out_w_1_fu_271_p2[1]),
        .Q(C[0]),
        .R(1'b0));
  FDRE \out_w_1_reg_388_reg[2] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_414_input_r_ce0),
        .D(out_w_1_fu_271_p2[2]),
        .Q(C[1]),
        .R(1'b0));
  FDRE \out_w_1_reg_388_reg[3] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_414_input_r_ce0),
        .D(out_w_1_fu_271_p2[3]),
        .Q(C[2]),
        .R(1'b0));
  FDRE \out_w_1_reg_388_reg[4] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_414_input_r_ce0),
        .D(out_w_1_fu_271_p2[4]),
        .Q(C[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_w_reg_147[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond2_fu_203_p2),
        .O(out_w_reg_1470));
  FDRE \out_w_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(\out_w_1_reg_388_reg_n_4_[0] ),
        .Q(out_w_reg_147[0]),
        .R(out_w_reg_1470));
  FDRE \out_w_reg_147_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(C[0]),
        .Q(out_w_reg_147[1]),
        .R(out_w_reg_1470));
  FDRE \out_w_reg_147_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(C[1]),
        .Q(out_w_reg_147[2]),
        .R(out_w_reg_1470));
  FDRE \out_w_reg_147_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(C[2]),
        .Q(out_w_reg_147[3]),
        .R(out_w_reg_1470));
  FDRE \out_w_reg_147_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(C[3]),
        .Q(out_w_reg_147[4]),
        .R(out_w_reg_1470));
  FDRE \phi_mul2_reg_124_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_349[1]),
        .Q(phi_mul2_reg_124[1]),
        .R(out_d_reg_101));
  FDRE \phi_mul2_reg_124_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_349[2]),
        .Q(phi_mul2_reg_124[2]),
        .R(out_d_reg_101));
  FDRE \phi_mul2_reg_124_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_349[3]),
        .Q(phi_mul2_reg_124[3]),
        .R(out_d_reg_101));
  FDRE \phi_mul2_reg_124_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_349[4]),
        .Q(phi_mul2_reg_124[4]),
        .R(out_d_reg_101));
  FDRE \phi_mul2_reg_124_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_349[5]),
        .Q(phi_mul2_reg_124[5]),
        .R(out_d_reg_101));
  FDRE \phi_mul2_reg_124_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_349[6]),
        .Q(phi_mul2_reg_124[6]),
        .R(out_d_reg_101));
  FDRE \phi_mul2_reg_124_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_349[7]),
        .Q(phi_mul2_reg_124[7]),
        .R(out_d_reg_101));
  FDRE \phi_mul2_reg_124_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_349[8]),
        .Q(phi_mul2_reg_124[8]),
        .R(out_d_reg_101));
  FDRE \phi_mul_reg_112_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_354[0]),
        .Q(phi_mul_reg_112[0]),
        .R(out_d_reg_101));
  FDRE \phi_mul_reg_112_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_354[1]),
        .Q(phi_mul_reg_112[1]),
        .R(out_d_reg_101));
  FDRE \phi_mul_reg_112_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_354[2]),
        .Q(phi_mul_reg_112[2]),
        .R(out_d_reg_101));
  FDRE \phi_mul_reg_112_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_354[3]),
        .Q(phi_mul_reg_112[3]),
        .R(out_d_reg_101));
  FDRE \phi_mul_reg_112_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_354[4]),
        .Q(phi_mul_reg_112[4]),
        .R(out_d_reg_101));
  FDRE \phi_mul_reg_112_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_354[5]),
        .Q(phi_mul_reg_112[5]),
        .R(out_d_reg_101));
  FDRE \phi_mul_reg_112_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_354[6]),
        .Q(phi_mul_reg_112[6]),
        .R(out_d_reg_101));
  FDRE \phi_mul_reg_112_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_354[7]),
        .Q(phi_mul_reg_112[7]),
        .R(out_d_reg_101));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111110)) 
    ram_reg_0_i_12
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_69__0_n_4),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_5),
        .I4(ram_reg_0_6),
        .I5(ram_reg_0_7),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111110)) 
    ram_reg_0_i_13
       (.I0(ram_reg_0),
        .I1(ram_reg_0_i_74__0_n_4),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE000E0)) 
    ram_reg_0_i_20__0
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(grp_up_sampling2d_fix16_fu_414_input_r_ce0),
        .I3(Q[0]),
        .I4(input_r_ce0),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    ram_reg_0_i_21__0
       (.I0(grp_up_sampling2d_fix16_fu_414_output_r_address0[13]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(tmp_4_reg_398_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    ram_reg_0_i_27
       (.I0(grp_up_sampling2d_fix16_fu_414_output_r_address0[12]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(tmp_4_reg_398_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    ram_reg_0_i_30
       (.I0(grp_up_sampling2d_fix16_fu_414_input_r_address0[11]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(ram_reg_0_i_30_n_4));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    ram_reg_0_i_34
       (.I0(grp_up_sampling2d_fix16_fu_414_input_r_address0[10]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(ram_reg_0_i_34_n_4));
  LUT6 #(
    .INIT(64'hCCCCF0FFCCCCAAAA)) 
    ram_reg_0_i_34__0
       (.I0(grp_up_sampling2d_fix16_fu_414_output_r_address0[10]),
        .I1(tmp_98_cast_fu_288_p1[1]),
        .I2(ram_reg_0_27),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ram_reg_0_26),
        .O(ram_reg_0_i_34__0_n_4));
  LUT6 #(
    .INIT(64'hCCCCF0FFCCCCAAAA)) 
    ram_reg_0_i_39
       (.I0(grp_up_sampling2d_fix16_fu_414_output_r_address0[9]),
        .I1(tmp_98_cast_fu_288_p1[0]),
        .I2(ram_reg_0_27),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ram_reg_0_26),
        .O(ram_reg_0_i_39_n_4));
  LUT6 #(
    .INIT(64'h00000000EEEEFEEE)) 
    ram_reg_0_i_4
       (.I0(ram_reg_0_8),
        .I1(ram_reg_0_i_30_n_4),
        .I2(ram_reg_0_13),
        .I3(ram_reg_0_9),
        .I4(ram_reg_0_14),
        .I5(ram_reg_0_15),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h00FF404000FF7373)) 
    ram_reg_0_i_40__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_404_output_r_address0[7]),
        .I1(ram_reg_0_26),
        .I2(Q[1]),
        .I3(ram_reg_0_25[7]),
        .I4(Q[0]),
        .I5(grp_up_sampling2d_fix16_fu_414_input_r_address0[9]),
        .O(\ap_CS_fsm_reg[22]_1 ));
  LUT6 #(
    .INIT(64'h00FF404000FF7373)) 
    ram_reg_0_i_45__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_404_output_r_address0[6]),
        .I1(ram_reg_0_26),
        .I2(Q[1]),
        .I3(ram_reg_0_25[6]),
        .I4(Q[0]),
        .I5(grp_up_sampling2d_fix16_fu_414_input_r_address0[8]),
        .O(\ap_CS_fsm_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    ram_reg_0_i_5
       (.I0(ram_reg_0_8),
        .I1(ram_reg_0_i_34_n_4),
        .I2(ram_reg_0_9),
        .I3(ram_reg_0_10),
        .I4(ram_reg_0_11),
        .I5(ram_reg_0_12),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h00FF404000FF7373)) 
    ram_reg_0_i_50__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_404_output_r_address0[5]),
        .I1(ram_reg_0_26),
        .I2(Q[1]),
        .I3(ram_reg_0_25[5]),
        .I4(Q[0]),
        .I5(grp_up_sampling2d_fix16_fu_414_input_r_address0[7]),
        .O(\ap_CS_fsm_reg[22] ));
  LUT6 #(
    .INIT(64'h3535303F3030303F)) 
    ram_reg_0_i_55__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_404_output_r_address0[4]),
        .I1(ram_reg_0_25[4]),
        .I2(Q[0]),
        .I3(grp_up_sampling2d_fix16_fu_414_input_r_address0[6]),
        .I4(ram_reg_0_26),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888880)) 
    ram_reg_0_i_5__0
       (.I0(ram_reg_0_16),
        .I1(ram_reg_0_i_34__0_n_4),
        .I2(ram_reg_0_21),
        .I3(ram_reg_0_22),
        .I4(ram_reg_0_23),
        .I5(ram_reg_0_24),
        .O(\ap_CS_fsm_reg[6] [1]));
  LUT6 #(
    .INIT(64'h00FF474700FF0303)) 
    ram_reg_0_i_60__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_404_output_r_address0[3]),
        .I1(ram_reg_0_26),
        .I2(grp_up_sampling2d_fix16_fu_414_input_r_address0[5]),
        .I3(ram_reg_0_25[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(tmp_s_fu_291_p2_0));
  LUT6 #(
    .INIT(64'h3535303F3030303F)) 
    ram_reg_0_i_65__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_404_output_r_address0[2]),
        .I1(ram_reg_0_25[2]),
        .I2(Q[0]),
        .I3(grp_up_sampling2d_fix16_fu_414_input_r_address0[4]),
        .I4(ram_reg_0_26),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h3333550F3333000F)) 
    ram_reg_0_i_69__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_404_output_r_address0[1]),
        .I1(ram_reg_0_25[1]),
        .I2(grp_up_sampling2d_fix16_fu_414_input_r_address0[3]),
        .I3(ram_reg_0_26),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_0_i_69__0_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888880)) 
    ram_reg_0_i_6__0
       (.I0(ram_reg_0_16),
        .I1(ram_reg_0_i_39_n_4),
        .I2(ram_reg_0_17),
        .I3(ram_reg_0_18),
        .I4(ram_reg_0_19),
        .I5(ram_reg_0_20),
        .O(\ap_CS_fsm_reg[6] [0]));
  LUT6 #(
    .INIT(64'h3333550F3333000F)) 
    ram_reg_0_i_74__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_404_output_r_address0[0]),
        .I1(ram_reg_0_25[0]),
        .I2(grp_up_sampling2d_fix16_fu_414_input_r_address0[2]),
        .I3(ram_reg_0_26),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_0_i_74__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \tmp_1_cast_reg_329[0]_i_1 
       (.I0(Q[5]),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_up_sampling2d_fix16_fu_414_ap_start_reg),
        .I3(tmp_1_cast_reg_329[0]),
        .O(\tmp_1_cast_reg_329[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_1_cast_reg_329[3]_i_1 
       (.I0(Q[5]),
        .I1(\ap_CS_fsm_reg_n_4_[0] ),
        .I2(grp_up_sampling2d_fix16_fu_414_ap_start_reg),
        .I3(tmp_1_cast_reg_329[3]),
        .O(\tmp_1_cast_reg_329[3]_i_1_n_4 ));
  FDRE \tmp_1_cast_reg_329_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_cast_reg_329[0]_i_1_n_4 ),
        .Q(tmp_1_cast_reg_329[0]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_329_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_cast_reg_329[3]_i_1_n_4 ),
        .Q(tmp_1_cast_reg_329[3]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_4_reg_398_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_4_reg_398_reg_i_1_n_11,tmp_4_reg_398_reg_i_2_n_8,tmp_4_reg_398_reg_i_2_n_9,tmp_4_reg_398_reg_i_2_n_10,tmp_4_reg_398_reg_i_2_n_11,tmp_4_reg_398_reg_i_3_n_8,tmp_4_reg_398_reg_i_3_n_9,tmp_4_reg_398_reg_i_3_n_10,tmp_4_reg_398_reg_i_3_n_11}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_4_reg_398_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[5],1'b1,1'b1,grp_up_sampling2d_fix16_fu_414_output_depth,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_4_reg_398_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C,\out_w_1_reg_388_reg_n_4_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_4_reg_398_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_4_reg_398_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm11_out),
        .CEC(output_r_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(out_w_reg_1470),
        .CEP(ap_NS_fsm[4]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_4_reg_398_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_4_reg_398_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_4_reg_398_reg_P_UNCONNECTED[47:14],grp_up_sampling2d_fix16_fu_414_output_r_address0[13:12],output_r_address0[9],grp_up_sampling2d_fix16_fu_414_output_r_address0[10:9],output_r_address0[8:0]}),
        .PATTERNBDETECT(NLW_tmp_4_reg_398_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_4_reg_398_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_4_reg_398_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(out_w_reg_1470),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_4_reg_398_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_4_reg_398_reg_i_1
       (.CI(tmp_4_reg_398_reg_i_2_n_4),
        .CO(NLW_tmp_4_reg_398_reg_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_4_reg_398_reg_i_1_O_UNCONNECTED[3:1],tmp_4_reg_398_reg_i_1_n_11}),
        .S({1'b0,1'b0,1'b0,phi_mul2_reg_124[8]}));
  CARRY4 tmp_4_reg_398_reg_i_2
       (.CI(tmp_4_reg_398_reg_i_3_n_4),
        .CO({tmp_4_reg_398_reg_i_2_n_4,tmp_4_reg_398_reg_i_2_n_5,tmp_4_reg_398_reg_i_2_n_6,tmp_4_reg_398_reg_i_2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul2_reg_124[4]}),
        .O({tmp_4_reg_398_reg_i_2_n_8,tmp_4_reg_398_reg_i_2_n_9,tmp_4_reg_398_reg_i_2_n_10,tmp_4_reg_398_reg_i_2_n_11}),
        .S({phi_mul2_reg_124[7:5],tmp_4_reg_398_reg_i_4_n_4}));
  CARRY4 tmp_4_reg_398_reg_i_3
       (.CI(1'b0),
        .CO({tmp_4_reg_398_reg_i_3_n_4,tmp_4_reg_398_reg_i_3_n_5,tmp_4_reg_398_reg_i_3_n_6,tmp_4_reg_398_reg_i_3_n_7}),
        .CYINIT(1'b0),
        .DI({phi_mul2_reg_124[3:1],1'b0}),
        .O({tmp_4_reg_398_reg_i_3_n_8,tmp_4_reg_398_reg_i_3_n_9,tmp_4_reg_398_reg_i_3_n_10,tmp_4_reg_398_reg_i_3_n_11}),
        .S({tmp_4_reg_398_reg_i_5_n_4,tmp_4_reg_398_reg_i_6_n_4,tmp_4_reg_398_reg_i_7_n_4,tmp_4_reg_398_reg_i_8_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_4_reg_398_reg_i_4
       (.I0(phi_mul2_reg_124[4]),
        .I1(tmp_9_cast_fu_224_p1[3]),
        .O(tmp_4_reg_398_reg_i_4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_4_reg_398_reg_i_5
       (.I0(phi_mul2_reg_124[3]),
        .I1(tmp_9_cast_fu_224_p1[2]),
        .O(tmp_4_reg_398_reg_i_5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_4_reg_398_reg_i_6
       (.I0(phi_mul2_reg_124[2]),
        .I1(tmp_9_cast_fu_224_p1[1]),
        .O(tmp_4_reg_398_reg_i_6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_4_reg_398_reg_i_7
       (.I0(phi_mul2_reg_124[1]),
        .I1(tmp_9_cast_fu_224_p1[0]),
        .O(tmp_4_reg_398_reg_i_7_n_4));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_4_reg_398_reg_i_8
       (.I0(\out_h_reg_136_reg_n_4_[0] ),
        .O(tmp_4_reg_398_reg_i_8_n_4));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_s_fu_291_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_s_fu_291_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[5],1'b1,1'b1,grp_up_sampling2d_fix16_fu_414_output_depth}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_s_fu_291_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_s_fu_291_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_s_fu_291_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm11_out),
        .CEC(output_r_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(out_w_reg_1470),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_s_fu_291_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_s_fu_291_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_s_fu_291_p2_P_UNCONNECTED[47:12],grp_up_sampling2d_fix16_fu_414_input_r_address0,input_r_address0}),
        .PATTERNBDETECT(NLW_tmp_s_fu_291_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_s_fu_291_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_s_fu_291_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(out_w_reg_1470),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_s_fu_291_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_s_fu_291_p2_i_1
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(grp_up_sampling2d_fix16_fu_414_ap_start_reg),
        .O(ap_NS_fsm11_out));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_s_fu_291_p2_i_2
       (.I0(Q[5]),
        .O(grp_up_sampling2d_fix16_fu_414_output_depth));
  CARRY4 tmp_s_fu_291_p2_i_3
       (.CI(tmp_s_fu_291_p2_i_4_n_4),
        .CO({NLW_tmp_s_fu_291_p2_i_3_CO_UNCONNECTED[3],tmp_s_fu_291_p2_i_3_n_5,tmp_s_fu_291_p2_i_3_n_6,tmp_s_fu_291_p2_i_3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[7:4]),
        .S(phi_mul_reg_112[7:4]));
  CARRY4 tmp_s_fu_291_p2_i_4
       (.CI(1'b0),
        .CO({tmp_s_fu_291_p2_i_4_n_4,tmp_s_fu_291_p2_i_4_n_5,tmp_s_fu_291_p2_i_4_n_6,tmp_s_fu_291_p2_i_4_n_7}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_112[3:0]),
        .O(A[3:0]),
        .S({tmp_s_fu_291_p2_i_5_n_4,tmp_s_fu_291_p2_i_6_n_4,tmp_s_fu_291_p2_i_7_n_4,tmp_s_fu_291_p2_i_8_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_s_fu_291_p2_i_5
       (.I0(phi_mul_reg_112[3]),
        .I1(tmp_9_cast_fu_224_p1[3]),
        .O(tmp_s_fu_291_p2_i_5_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_s_fu_291_p2_i_6
       (.I0(phi_mul_reg_112[2]),
        .I1(tmp_9_cast_fu_224_p1[2]),
        .O(tmp_s_fu_291_p2_i_6_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_s_fu_291_p2_i_7
       (.I0(phi_mul_reg_112[1]),
        .I1(tmp_9_cast_fu_224_p1[1]),
        .O(tmp_s_fu_291_p2_i_7_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_s_fu_291_p2_i_8
       (.I0(phi_mul_reg_112[0]),
        .I1(tmp_9_cast_fu_224_p1[0]),
        .O(tmp_s_fu_291_p2_i_8_n_4));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
