;redcode
;assert 1
	SPL -9, @12
	MOV -1, <-26
	SLT 121, 0
	JMZ 0, <-24
	SPL 0, #-742
	ADD 3, @240
	MOV -7, <-25
	SPL 0, #-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-29
	SPL 0, <-24
	SUB 1, <-1
	MOV -9, <-20
	MOV -9, <-20
	SUB #12, @0
	ADD 121, -1
	SUB 13, 0
	MOV -11, <-25
	SLT -123, 500
	MOV -11, <-25
	JMP <127, 100
	ADD 121, -1
	JMP <127, 100
	CMP #12, @10
	MOV -4, <-26
	SLT 101, 0
	SUB 12, @20
	JMZ 0, <-24
	CMP 210, 0
	SUB #12, @10
	SUB 210, 0
	JMP <127, 100
	SPL 121
	SUB 1, -1
	SUB #12, @10
	SLT 290, 60
	ADD 121, -1
	CMP 210, 0
	SLT 290, 60
	ADD 121, -1
	SLT 101, <-2
	SLT 101, <-2
	SPL -9, @12
	JMP <127, 100
	SPL 300, 95
	MOV -1, <-26
	JMP <127, 100
	ADD 121, -1
	ADD 121, -1
	SPL 0, #-742
