Information: Updating design information... (UID-85)
Warning: Design 'PIM_ALU_SYN_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Fri Jul 10 06:47:56 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_1p08v_125c   Library: scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
Wire Load Model Mode: top

  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_230_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U10600/Y (AND3X4MTR)                                   0.115      0.995 r
  U10572/Y (INVX1MTR)                                    0.049      1.043 f
  U16965/Y (NOR2X4MTR)                                   0.070      1.113 r
  U8093/Y (AOI22X1MTR)                                   0.098      1.211 f
  U11644/Y (OAI211X2MTR)                                 0.070      1.280 r
  U2040/Y (AOI211X4MTR)                                  0.052      1.332 f
  U5342/Y (NOR2X1MTR)                                    0.061      1.393 r
  PIM_result_reg_230_/D (DFFRHQX2MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_230_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_358_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U10600/Y (AND3X4MTR)                                   0.115      0.995 r
  U10572/Y (INVX1MTR)                                    0.049      1.043 f
  U16965/Y (NOR2X4MTR)                                   0.070      1.113 r
  U8093/Y (AOI22X1MTR)                                   0.098      1.211 f
  U11644/Y (OAI211X2MTR)                                 0.070      1.280 r
  U2040/Y (AOI211X4MTR)                                  0.052      1.332 f
  U15283/Y (NOR2X1MTR)                                   0.061      1.393 r
  PIM_result_reg_358_/D (DFFRHQX2MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_358_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_486_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U10600/Y (AND3X4MTR)                                   0.115      0.995 r
  U10572/Y (INVX1MTR)                                    0.049      1.043 f
  U16965/Y (NOR2X4MTR)                                   0.070      1.113 r
  U8093/Y (AOI22X1MTR)                                   0.098      1.211 f
  U11644/Y (OAI211X2MTR)                                 0.070      1.280 r
  U2040/Y (AOI211X4MTR)                                  0.052      1.332 f
  U15282/Y (NOR2X1MTR)                                   0.061      1.393 r
  PIM_result_reg_486_/D (DFFRHQX2MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_486_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_102_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U10600/Y (AND3X4MTR)                                   0.115      0.995 r
  U10572/Y (INVX1MTR)                                    0.049      1.043 f
  U16965/Y (NOR2X4MTR)                                   0.070      1.113 r
  U8093/Y (AOI22X1MTR)                                   0.098      1.211 f
  U11644/Y (OAI211X2MTR)                                 0.070      1.280 r
  U2040/Y (AOI211X4MTR)                                  0.052      1.332 f
  U5343/Y (NOR2X1MTR)                                    0.061      1.393 r
  PIM_result_reg_102_/D (DFFRHQX2MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_102_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U1178/Y (BUFX8MTR)                                     0.090      0.340 r
  U4616/Y (NAND2X6MTR)                                   0.067      0.407 f
  U872/Y (NOR2X4MTR)                                     0.081      0.488 r
  U9789/Y (XOR2X4MTR)                                    0.100      0.588 r
  U2364/Y (XNOR2X2MTR)                                   0.105      0.693 r
  U502/Y (OAI21X3MTR)                                    0.071      0.765 f
  U11740/Y (OAI2BB1X4MTR)                                0.059      0.824 r
  U7343/Y (XOR2X8MTR)                                    0.076      0.899 r
  U7339/Y (XOR2X8MTR)                                    0.085      0.984 f
  U287/Y (NOR2X8MTR)                                     0.062      1.046 r
  U2060/Y (OAI21X6MTR)                                   0.067      1.113 f
  U16888/Y (AOI21X8MTR)                                  0.099      1.212 r
  U12376/Y (OAI21X3MTR)                                  0.061      1.273 f
  U13211/Y (XNOR2X2MTR)                                  0.068      1.341 f
  U13210/Y (NOR2X2MTR)                                   0.055      1.397 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U4029/Y (OAI21X8MTR)                                   0.069      0.924 f
  U4025/Y (AOI21X2MTR)                                   0.086      1.011 r
  U1442/Y (XNOR2X2MTR)                                   0.093      1.104 r
  U16194/Y (OAI22X4MTR)                                  0.096      1.199 f
  U5603/Y (OAI21X6MTR)                                   0.078      1.277 r
  U11978/Y (OAI2BB1X4MTR)                                0.062      1.339 f
  U10205/Y (CLKNAND2X2MTR)                               0.040      1.379 r
  U9128/Y (OAI2BB1X2MTR)                                 0.041      1.420 f
  U0_BANK_TOP/vACC_3_reg_4__3_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U5224/Y (NOR2BX4MTR)                                   0.050      0.453 r
  U1018/Y (INVX2MTR)                                     0.035      0.488 f
  U5362/Y (NAND3X2MTR)                                   0.039      0.527 r
  U8736/Y (AND2X4MTR)                                    0.112      0.639 r
  U490/Y (NOR2X2MTR)                                     0.051      0.690 f
  U3927/Y (NOR2X3MTR)                                    0.099      0.789 r
  U8758/Y (NAND2X4MTR)                                   0.084      0.873 f
  U16368/Y (NOR2X4MTR)                                   0.094      0.967 r
  U10172/Y (AOI21X8MTR)                                  0.060      1.027 f
  U2407/Y (NAND2BX12MTR)                                 0.090      1.117 f
  U3129/Y (NAND3X8MTR)                                   0.049      1.166 r
  U196/Y (CLKNAND2X2MTR)                                 0.047      1.213 f
  U10317/Y (CLKNAND2X2MTR)                               0.037      1.250 r
  U127/Y (NAND2X2MTR)                                    0.066      1.315 f
  U2462/Y (OAI22X2MTR)                                   0.066      1.381 r
  U0_BANK_TOP/vACC_0_reg_5__19_/D (DFFRHQX2MTR)          0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U15989/Y (CLKNAND2X16MTR)                              0.058      0.301 f
  U13267/Y (INVX24MTR)                                   0.050      0.351 r
  U7271/Y (NAND2X8MTR)                                   0.054      0.405 f
  U11752/Y (NOR2X3MTR)                                   0.093      0.498 r
  U9098/Y (XNOR2X4MTR)                                   0.119      0.618 r
  U16684/Y (XNOR2X8MTR)                                  0.111      0.729 r
  U16676/Y (OAI21X4MTR)                                  0.060      0.789 f
  U16202/Y (OAI2BB1X4MTR)                                0.054      0.844 r
  U9299/Y (XOR2X8MTR)                                    0.069      0.913 r
  U1867/Y (XNOR2X4MTR)                                   0.112      1.025 r
  U12758/Y (NOR2X3MTR)                                   0.058      1.084 f
  U9842/Y (BUFX2MTR)                                     0.103      1.186 f
  U8723/Y (INVX2MTR)                                     0.035      1.222 r
  U16620/Y (NAND2X2MTR)                                  0.040      1.261 f
  U73/Y (XNOR2X1MTR)                                     0.069      1.331 f
  U13287/Y (NOR2X1MTR)                                   0.062      1.392 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U9190/Y (CLKNAND2X16MTR)                               0.061      0.304 f
  U5566/Y (INVX14MTR)                                    0.060      0.364 r
  U10444/Y (NAND2X8MTR)                                  0.056      0.420 f
  U1063/Y (NOR2X3MTR)                                    0.076      0.496 r
  U16234/Y (XNOR2X2MTR)                                  0.088      0.584 r
  U12683/Y (XNOR2X2MTR)                                  0.102      0.686 r
  U12680/Y (OAI2BB1X4MTR)                                0.124      0.810 r
  U8651/Y (XOR2X4MTR)                                    0.087      0.897 r
  U10939/Y (XOR2X8MTR)                                   0.111      1.008 r
  U273/Y (NOR2X8MTR)                                     0.042      1.050 f
  U1505/Y (OAI21X6MTR)                                   0.093      1.143 r
  U1810/Y (AOI21X8MTR)                                   0.065      1.208 f
  U12374/Y (OAI2B1X2MTR)                                 0.083      1.291 r
  U2358/Y (XNOR2X2MTR)                                   0.050      1.341 f
  U1078/Y (NOR2X2MTR)                                    0.055      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U12231/Y (INVX3MTR)                                    0.064      0.395 r
  U9206/Y (CLKNAND2X2MTR)                                0.064      0.460 f
  U10038/Y (NAND4X4MTR)                                  0.060      0.520 r
  U5643/Y (CLKNAND2X2MTR)                                0.057      0.576 f
  U3386/Y (INVX2MTR)                                     0.056      0.632 r
  U665/Y (NAND2BX2MTR)                                   0.081      0.713 f
  U3243/Y (INVX2MTR)                                     0.064      0.777 r
  U9803/Y (AOI21X2MTR)                                   0.064      0.841 f
  U8906/Y (INVX2MTR)                                     0.048      0.889 r
  U7473/Y (AOI21X1MTR)                                   0.069      0.959 f
  U5120/Y (OA21X4MTR)                                    0.090      1.048 f
  U250/Y (CLKNAND2X2MTR)                                 0.042      1.091 r
  U3064/Y (XOR2X1MTR)                                    0.065      1.156 r
  U8883/Y (OAI2BB1X4MTR)                                 0.125      1.281 r
  U8868/Y (OAI2B1X8MTR)                                  0.051      1.332 f
  U12961/Y (OAI22X2MTR)                                  0.054      1.386 r
  U0_BANK_TOP/vACC_2_reg_6__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U2031/Y (INVX14MTR)                                    0.043      0.293 f
  U10660/Y (NOR2X4MTR)                                   0.092      0.385 r
  U7544/Y (INVX3MTR)                                     0.047      0.432 f
  U1563/Y (NOR2X6MTR)                                    0.076      0.508 r
  U16905/Y (XNOR2X8MTR)                                  0.089      0.597 r
  U16399/Y (XNOR2X8MTR)                                  0.093      0.690 r
  U8624/Y (XNOR2X2MTR)                                   0.092      0.783 r
  U2383/Y (XNOR2X2MTR)                                   0.108      0.891 r
  U15543/Y (AND2X4MTR)                                   0.137      1.028 r
  U15517/Y (AOI21X8MTR)                                  0.031      1.059 f
  U2060/Y (OAI21X6MTR)                                   0.084      1.143 r
  U16888/Y (AOI21X8MTR)                                  0.071      1.214 f
  U11132/Y (OAI21X3MTR)                                  0.076      1.290 r
  U12169/Y (XNOR2X2MTR)                                  0.078      1.367 r
  U12996/Y (NOR2X1MTR)                                   0.050      1.418 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.097      1.418
  data required time                                                1.418
  --------------------------------------------------------------------------
  data required time                                                1.418
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U2031/Y (INVX14MTR)                                    0.043      0.293 f
  U1121/Y (INVX6MTR)                                     0.065      0.358 r
  U9931/Y (CLKNAND2X2MTR)                                0.062      0.420 f
  U7072/Y (NOR2X2MTR)                                    0.093      0.513 r
  U6651/Y (OAI21X2MTR)                                   0.077      0.590 f
  U953/Y (AOI21X4MTR)                                    0.085      0.675 r
  U16543/Y (XNOR2X2MTR)                                  0.121      0.796 r
  U3561/Y (NAND2X4MTR)                                   0.065      0.860 f
  U8201/Y (INVX2MTR)                                     0.053      0.914 r
  U17071/Y (NAND2X2MTR)                                  0.050      0.964 f
  U9620/Y (OAI2BB1X2MTR)                                 0.054      1.018 r
  U10546/Y (NAND2X2MTR)                                  0.045      1.064 f
  U407/Y (NAND2X2MTR)                                    0.055      1.119 r
  U8570/Y (XNOR2X2MTR)                                   0.097      1.216 r
  U8020/Y (INVX2MTR)                                     0.048      1.264 f
  U2682/Y (CLKNAND2X2MTR)                                0.047      1.311 r
  U103/Y (NOR2X2MTR)                                     0.037      1.348 f
  U9143/Y (NOR2X2MTR)                                    0.049      1.397 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U10100/Y (CLKNAND2X2MTR)                               0.056      0.459 f
  U10148/Y (NAND4X4MTR)                                  0.054      0.512 r
  U4305/Y (NAND2X3MTR)                                   0.049      0.561 f
  U4766/Y (INVX2MTR)                                     0.051      0.612 r
  U3932/Y (NAND2X2MTR)                                   0.061      0.672 f
  U3096/Y (INVX2MTR)                                     0.051      0.724 r
  U3047/Y (OAI21X2MTR)                                   0.076      0.800 f
  U1908/Y (NAND2X2MTR)                                   0.049      0.849 r
  U4287/Y (AND2X1MTR)                                    0.087      0.935 r
  U10542/Y (OAI21X2MTR)                                  0.046      0.981 f
  U369/Y (AOI21X2MTR)                                    0.073      1.054 r
  U2472/Y (XNOR2X2MTR)                                   0.090      1.144 r
  U12152/Y (AOI22X4MTR)                                  0.077      1.221 f
  U8909/Y (OAI2BB1X4MTR)                                 0.106      1.327 f
  U2062/Y (OAI22X2MTR)                                   0.058      1.385 r
  U0_BANK_TOP/vACC_2_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.123      0.123 r
  U3893/Y (INVX14MTR)                                    0.033      0.156 f
  U4134/Y (CLKNAND2X4MTR)                                0.039      0.195 r
  U15387/Y (CLKNAND2X8MTR)                               0.059      0.255 f
  U4117/Y (NAND2X4MTR)                                   0.071      0.325 r
  U12853/Y (INVX4MTR)                                    0.044      0.369 f
  U2029/Y (NOR2X4MTR)                                    0.070      0.439 r
  U11273/Y (NOR2X4MTR)                                   0.050      0.489 f
  U7696/Y (OAI21X6MTR)                                   0.083      0.571 r
  U685/Y (OAI2BB1X2MTR)                                  0.108      0.679 r
  U7355/Y (XOR2X1MTR)                                    0.069      0.748 r
  U11818/Y (NAND2BX2MTR)                                 0.090      0.838 f
  U11807/Y (CLKNAND2X4MTR)                               0.061      0.899 r
  U11830/Y (OAI21X3MTR)                                  0.059      0.958 f
  U1776/Y (OAI2BB1X4MTR)                                 0.057      1.015 r
  U6409/Y (OAI2BB1X4MTR)                                 0.099      1.113 r
  U10147/Y (XOR2X8MTR)                                   0.068      1.181 r
  U4387/Y (CLKNAND2X2MTR)                                0.055      1.237 f
  U1761/Y (INVX2MTR)                                     0.046      1.282 r
  U7943/Y (NAND3X4MTR)                                   0.051      1.333 f
  U6832/Y (AND2X4MTR)                                    0.083      1.416 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.416 f
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U9431/Y (NAND2X4MTR)                                   0.054      0.956 f
  U11997/Y (AOI21X2MTR)                                  0.095      1.050 r
  U249/Y (XNOR2X1MTR)                                    0.084      1.134 r
  U218/Y (NAND2X2MTR)                                    0.072      1.206 f
  U16280/Y (NAND3X4MTR)                                  0.066      1.273 r
  U16275/Y (OAI21X6MTR)                                  0.055      1.327 f
  U12928/Y (OAI22X2MTR)                                  0.057      1.385 r
  U0_BANK_TOP/vACC_2_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U7840/Y (NAND2X4MTR)                                   0.051      0.593 f
  U5040/Y (CLKNAND2X4MTR)                                0.067      0.661 r
  U2143/Y (NOR2X8MTR)                                    0.037      0.698 f
  U2578/Y (NOR2X6MTR)                                    0.075      0.773 r
  U9241/Y (NOR2BX4MTR)                                   0.111      0.884 r
  U8986/Y (NAND2X4MTR)                                   0.063      0.947 f
  U8800/Y (CLKNAND2X8MTR)                                0.046      0.993 r
  U350/Y (AOI21X2MTR)                                    0.055      1.048 f
  U8690/Y (XNOR2X2MTR)                                   0.082      1.131 f
  U11178/Y (NAND2X4MTR)                                  0.047      1.178 r
  U1642/Y (NAND3X6MTR)                                   0.079      1.257 f
  U1641/Y (MXI2X8MTR)                                    0.083      1.340 r
  U6423/Y (OAI22X2MTR)                                   0.057      1.397 f
  U0_BANK_TOP/vACC_2_reg_2__2_/D (DFFRHQX2MTR)           0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__2_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U4029/Y (OAI21X8MTR)                                   0.069      0.924 f
  U4025/Y (AOI21X2MTR)                                   0.086      1.011 r
  U1442/Y (XNOR2X2MTR)                                   0.093      1.104 r
  U16194/Y (OAI22X4MTR)                                  0.096      1.199 f
  U5603/Y (OAI21X6MTR)                                   0.078      1.277 r
  U11978/Y (OAI2BB1X4MTR)                                0.062      1.339 f
  U4269/Y (CLKNAND2X2MTR)                                0.040      1.379 r
  U1858/Y (OAI2BB1X2MTR)                                 0.041      1.420 f
  U0_BANK_TOP/vACC_2_reg_4__3_/D (DFFRHQX4MTR)           0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U15989/Y (CLKNAND2X16MTR)                              0.058      0.301 f
  U13267/Y (INVX24MTR)                                   0.050      0.351 r
  U11920/Y (NAND2X6MTR)                                  0.060      0.411 f
  U1531/Y (NOR2X3MTR)                                    0.086      0.497 r
  U741/Y (XOR2X2MTR)                                     0.111      0.608 r
  U10088/Y (XOR2X2MTR)                                   0.103      0.711 r
  U13355/Y (OAI2BB1X4MTR)                                0.132      0.843 r
  U16001/Y (XNOR2X8MTR)                                  0.079      0.922 r
  U7885/Y (XNOR2X8MTR)                                   0.101      1.023 r
  U12159/Y (NOR2X6MTR)                                   0.047      1.070 f
  U12923/Y (OAI21X8MTR)                                  0.078      1.149 r
  U13303/Y (CLKNAND2X2MTR)                               0.054      1.203 f
  U1534/Y (CLKNAND2X2MTR)                                0.043      1.245 r
  U8664/Y (XNOR2X2MTR)                                   0.064      1.310 r
  U8663/Y (NAND2BX2MTR)                                  0.059      1.369 f
  U8661/Y (INVX1MTR)                                     0.034      1.402 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX4MTR)
                                                         0.000      1.402 r
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U9190/Y (CLKNAND2X16MTR)                               0.061      0.304 f
  U9189/Y (INVX20MTR)                                    0.050      0.354 r
  U5572/Y (NAND2X5MTR)                                   0.060      0.414 f
  U1106/Y (INVX8MTR)                                     0.050      0.464 r
  U1418/Y (NAND2X5MTR)                                   0.042      0.506 f
  U12905/Y (INVX4MTR)                                    0.045      0.550 r
  U12904/Y (XOR2X8MTR)                                   0.080      0.630 r
  U16716/Y (XNOR2X8MTR)                                  0.096      0.726 r
  U11218/Y (XOR2X8MTR)                                   0.094      0.820 r
  U10405/Y (XOR2X8MTR)                                   0.091      0.911 r
  U509/Y (OR2X4MTR)                                      0.100      1.011 r
  U10628/Y (AOI21X6MTR)                                  0.052      1.062 f
  U13224/Y (OAI21X8MTR)                                  0.080      1.142 r
  U12070/Y (INVX2MTR)                                    0.043      1.185 f
  U4768/Y (NOR2X1MTR)                                    0.057      1.243 r
  U1972/Y (NOR2X2MTR)                                    0.038      1.281 f
  U1991/Y (XNOR2X2MTR)                                   0.062      1.342 f
  U6951/Y (NOR2X1MTR)                                    0.054      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U450/Y (NAND2X4MTR)                                    0.061      0.963 f
  U1609/Y (AOI21X4MTR)                                   0.083      1.046 r
  U6692/Y (XNOR2X2MTR)                                   0.088      1.134 r
  U8662/Y (OAI22X4MTR)                                   0.091      1.226 f
  U9748/Y (AOI22X4MTR)                                   0.087      1.312 r
  U5028/Y (OAI22X1MTR)                                   0.079      1.392 f
  U0_BANK_TOP/vACC_1_reg_7__3_/D (DFFRHQX2MTR)           0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__3_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U9208/Y (INVX4MTR)                                     0.048      0.401 r
  U5240/Y (CLKNAND2X2MTR)                                0.057      0.458 f
  U2152/Y (AOI21X2MTR)                                   0.080      0.537 r
  U10742/Y (NOR2X2MTR)                                   0.053      0.590 f
  U16477/Y (NAND3X4MTR)                                  0.056      0.646 r
  U2515/Y (INVX4MTR)                                     0.030      0.676 f
  U10337/Y (CLKNAND2X4MTR)                               0.036      0.712 r
  U5105/Y (INVX4MTR)                                     0.029      0.741 f
  U16153/Y (NOR2X4MTR)                                   0.045      0.787 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U2089/Y (NAND2X4MTR)                                   0.052      0.893 r
  U2087/Y (NAND2X6MTR)                                   0.047      0.940 f
  U7624/Y (INVX2MTR)                                     0.045      0.985 r
  U2140/Y (NAND2X1MTR)                                   0.059      1.044 f
  U10137/Y (OAI2B1X4MTR)                                 0.114      1.157 f
  U1874/Y (NAND2X4MTR)                                   0.037      1.194 r
  U16402/Y (NOR2X4MTR)                                   0.034      1.228 f
  U1863/Y (MXI2X6MTR)                                    0.066      1.295 r
  U4235/Y (CLKNAND2X2MTR)                                0.061      1.355 f
  U13072/Y (OAI2BB1X2MTR)                                0.044      1.400 r
  U0_BANK_TOP/vACC_3_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U9208/Y (INVX4MTR)                                     0.048      0.401 r
  U5240/Y (CLKNAND2X2MTR)                                0.057      0.458 f
  U2152/Y (AOI21X2MTR)                                   0.080      0.537 r
  U10742/Y (NOR2X2MTR)                                   0.053      0.590 f
  U16477/Y (NAND3X4MTR)                                  0.056      0.646 r
  U2515/Y (INVX4MTR)                                     0.030      0.676 f
  U10337/Y (CLKNAND2X4MTR)                               0.036      0.712 r
  U5105/Y (INVX4MTR)                                     0.029      0.741 f
  U16153/Y (NOR2X4MTR)                                   0.045      0.787 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U2089/Y (NAND2X4MTR)                                   0.052      0.893 r
  U2087/Y (NAND2X6MTR)                                   0.047      0.940 f
  U7624/Y (INVX2MTR)                                     0.045      0.985 r
  U2140/Y (NAND2X1MTR)                                   0.059      1.044 f
  U10137/Y (OAI2B1X4MTR)                                 0.114      1.157 f
  U1874/Y (NAND2X4MTR)                                   0.037      1.194 r
  U16402/Y (NOR2X4MTR)                                   0.034      1.228 f
  U1863/Y (MXI2X6MTR)                                    0.066      1.295 r
  U4925/Y (CLKNAND2X2MTR)                                0.061      1.355 f
  U9223/Y (OAI2BB1X2MTR)                                 0.044      1.400 r
  U0_BANK_TOP/vACC_2_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.127      0.127 r
  U9281/Y (INVX6MTR)                                     0.040      0.167 f
  U12789/Y (CLKNAND2X4MTR)                               0.050      0.216 r
  U12966/Y (OAI22X1MTR)                                  0.091      0.307 f
  U2558/Y (NOR3X1MTR)                                    0.128      0.435 r
  U13082/Y (AND4X4MTR)                                   0.119      0.554 r
  U5187/Y (NAND2X6MTR)                                   0.055      0.609 f
  U11350/Y (INVX2MTR)                                    0.051      0.660 r
  U4951/Y (CLKNAND2X4MTR)                                0.062      0.722 f
  U5570/Y (INVX4MTR)                                     0.038      0.760 r
  U15831/Y (OAI2B1X4MTR)                                 0.036      0.796 f
  U666/Y (NAND2X2MTR)                                    0.064      0.860 r
  U2168/Y (AOI21X8MTR)                                   0.070      0.930 f
  U1714/Y (NAND2X6MTR)                                   0.053      0.983 r
  U8701/Y (NAND2X2MTR)                                   0.051      1.035 f
  U2430/Y (NAND3BX4MTR)                                  0.044      1.079 r
  U1430/Y (XNOR2X2MTR)                                   0.080      1.159 r
  U11377/Y (CLKNAND2X4MTR)                               0.062      1.221 f
  U2431/Y (NAND2X4MTR)                                   0.047      1.268 r
  U8622/Y (OAI21X6MTR)                                   0.058      1.327 f
  U16582/Y (OAI22X2MTR)                                  0.059      1.385 r
  U0_BANK_TOP/vACC_0_reg_3__5_/D (DFFRHQX2MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_442_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U5207/Y (INVX4MTR)                                     0.056      0.400 f
  U711/Y (INVX8MTR)                                      0.047      0.447 r
  U5197/Y (INVX2MTR)                                     0.062      0.509 f
  U16526/Y (CLKNAND2X2MTR)                               0.054      0.563 r
  U810/Y (NAND4X4MTR)                                    0.115      0.678 f
  U10684/Y (NOR2X3MTR)                                   0.083      0.761 r
  U16092/Y (NAND3BX4MTR)                                 0.070      0.831 f
  U3068/Y (NAND2BX8MTR)                                  0.099      0.929 f
  U446/Y (NOR2X4MTR)                                     0.080      1.009 r
  U4859/Y (NAND2X2MTR)                                   0.064      1.073 f
  U4850/Y (NAND3BX4MTR)                                  0.054      1.128 r
  U2750/Y (NOR2X4MTR)                                    0.039      1.166 f
  U10905/Y (CLKNAND2X2MTR)                               0.043      1.209 r
  U173/Y (MXI2X2MTR)                                     0.073      1.282 f
  U15365/Y (NOR2X1MTR)                                   0.060      1.343 r
  PIM_result_reg_442_/D (DFFRQX1MTR)                     0.000      1.343 r
  data arrival time                                                 1.343

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_442_/CK (DFFRQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.172      1.343
  data required time                                                1.343
  --------------------------------------------------------------------------
  data required time                                                1.343
  data arrival time                                                -1.343
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.127      0.127 r
  U9281/Y (INVX6MTR)                                     0.040      0.167 f
  U12789/Y (CLKNAND2X4MTR)                               0.050      0.216 r
  U12966/Y (OAI22X1MTR)                                  0.091      0.307 f
  U2558/Y (NOR3X1MTR)                                    0.128      0.435 r
  U13082/Y (AND4X4MTR)                                   0.119      0.554 r
  U5187/Y (NAND2X6MTR)                                   0.055      0.609 f
  U11350/Y (INVX2MTR)                                    0.051      0.660 r
  U4951/Y (CLKNAND2X4MTR)                                0.062      0.722 f
  U5570/Y (INVX4MTR)                                     0.038      0.760 r
  U15831/Y (OAI2B1X4MTR)                                 0.036      0.796 f
  U666/Y (NAND2X2MTR)                                    0.064      0.860 r
  U2168/Y (AOI21X8MTR)                                   0.070      0.930 f
  U1714/Y (NAND2X6MTR)                                   0.053      0.983 r
  U8701/Y (NAND2X2MTR)                                   0.051      1.035 f
  U2430/Y (NAND3BX4MTR)                                  0.044      1.079 r
  U1430/Y (XNOR2X2MTR)                                   0.080      1.159 r
  U11377/Y (CLKNAND2X4MTR)                               0.062      1.221 f
  U2431/Y (NAND2X4MTR)                                   0.047      1.268 r
  U8622/Y (OAI21X6MTR)                                   0.058      1.327 f
  U12934/Y (OAI22X2MTR)                                  0.059      1.385 r
  U0_BANK_TOP/vACC_1_reg_3__5_/D (DFFRHQX2MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U9190/Y (CLKNAND2X16MTR)                               0.061      0.304 f
  U5566/Y (INVX14MTR)                                    0.060      0.364 r
  U10444/Y (NAND2X8MTR)                                  0.056      0.420 f
  U1063/Y (NOR2X3MTR)                                    0.076      0.496 r
  U16234/Y (XNOR2X2MTR)                                  0.088      0.584 r
  U12683/Y (XNOR2X2MTR)                                  0.102      0.686 r
  U12680/Y (OAI2BB1X4MTR)                                0.124      0.810 r
  U8651/Y (XOR2X4MTR)                                    0.087      0.897 r
  U10939/Y (XOR2X8MTR)                                   0.111      1.008 r
  U273/Y (NOR2X8MTR)                                     0.042      1.050 f
  U1505/Y (OAI21X6MTR)                                   0.093      1.143 r
  U1810/Y (AOI21X8MTR)                                   0.065      1.208 f
  U1809/Y (OAI21X2MTR)                                   0.083      1.291 r
  U9214/Y (XNOR2X2MTR)                                   0.050      1.341 f
  U9211/Y (NOR2X2MTR)                                    0.055      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U9431/Y (NAND2X4MTR)                                   0.054      0.956 f
  U11997/Y (AOI21X2MTR)                                  0.095      1.050 r
  U249/Y (XNOR2X1MTR)                                    0.084      1.134 r
  U218/Y (NAND2X2MTR)                                    0.072      1.206 f
  U16280/Y (NAND3X4MTR)                                  0.066      1.273 r
  U16275/Y (OAI21X6MTR)                                  0.055      1.327 f
  U12925/Y (OAI22X2MTR)                                  0.057      1.385 r
  U0_BANK_TOP/vACC_1_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U9190/Y (CLKNAND2X16MTR)                               0.061      0.304 f
  U5566/Y (INVX14MTR)                                    0.060      0.364 r
  U10444/Y (NAND2X8MTR)                                  0.056      0.420 f
  U1063/Y (NOR2X3MTR)                                    0.076      0.496 r
  U16234/Y (XNOR2X2MTR)                                  0.088      0.584 r
  U12683/Y (XNOR2X2MTR)                                  0.102      0.686 r
  U12680/Y (OAI2BB1X4MTR)                                0.124      0.810 r
  U8651/Y (XOR2X4MTR)                                    0.087      0.897 r
  U10939/Y (XOR2X8MTR)                                   0.111      1.008 r
  U273/Y (NOR2X8MTR)                                     0.042      1.050 f
  U1505/Y (OAI21X6MTR)                                   0.093      1.143 r
  U1810/Y (AOI21X8MTR)                                   0.065      1.208 f
  U1889/Y (OAI21X2MTR)                                   0.083      1.291 r
  U9413/Y (XNOR2X2MTR)                                   0.050      1.341 f
  U9411/Y (NOR2X2MTR)                                    0.055      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U7840/Y (NAND2X4MTR)                                   0.051      0.593 f
  U5040/Y (CLKNAND2X4MTR)                                0.067      0.661 r
  U2143/Y (NOR2X8MTR)                                    0.037      0.698 f
  U2578/Y (NOR2X6MTR)                                    0.075      0.773 r
  U9241/Y (NOR2BX4MTR)                                   0.111      0.884 r
  U8986/Y (NAND2X4MTR)                                   0.063      0.947 f
  U8800/Y (CLKNAND2X8MTR)                                0.046      0.993 r
  U350/Y (AOI21X2MTR)                                    0.055      1.048 f
  U8690/Y (XNOR2X2MTR)                                   0.082      1.131 f
  U11178/Y (NAND2X4MTR)                                  0.047      1.178 r
  U1642/Y (NAND3X6MTR)                                   0.079      1.257 f
  U1641/Y (MXI2X8MTR)                                    0.083      1.340 r
  U10963/Y (OAI22X2MTR)                                  0.057      1.397 f
  U0_BANK_TOP/vACC_3_reg_2__2_/D (DFFRHQX2MTR)           0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__2_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U7451/Y (CLKNAND2X16MTR)                               0.059      0.302 f
  U1214/Y (INVX16MTR)                                    0.051      0.353 r
  U16003/Y (AND2X8MTR)                                   0.096      0.450 r
  U12264/Y (INVX6MTR)                                    0.033      0.482 f
  U883/Y (NOR2X6MTR)                                     0.055      0.537 r
  U2013/S (ADDHX4MTR)                                    0.104      0.642 r
  U2012/Y (XNOR2X2MTR)                                   0.095      0.736 r
  U10428/Y (XNOR2X2MTR)                                  0.117      0.853 r
  U13159/Y (NAND2X2MTR)                                  0.099      0.953 f
  U15999/Y (OAI21X6MTR)                                  0.059      1.012 r
  U1564/Y (AOI21X8MTR)                                   0.060      1.072 f
  U7027/Y (OAI21X8MTR)                                   0.080      1.152 r
  U9391/Y (AOI21X8MTR)                                   0.066      1.218 f
  U2621/Y (OAI21X4MTR)                                   0.076      1.294 r
  U15846/Y (XNOR2X2MTR)                                  0.046      1.340 f
  U12941/Y (NOR2X2MTR)                                   0.055      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U450/Y (NAND2X4MTR)                                    0.061      0.963 f
  U1609/Y (AOI21X4MTR)                                   0.083      1.046 r
  U6692/Y (XNOR2X2MTR)                                   0.088      1.134 r
  U8662/Y (OAI22X4MTR)                                   0.091      1.226 f
  U9748/Y (AOI22X4MTR)                                   0.087      1.312 r
  U5038/Y (OAI22X1MTR)                                   0.079      1.392 f
  U0_BANK_TOP/vACC_0_reg_7__3_/D (DFFRHQX2MTR)           0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__3_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U7840/Y (NAND2X4MTR)                                   0.051      0.593 f
  U5040/Y (CLKNAND2X4MTR)                                0.067      0.661 r
  U2143/Y (NOR2X8MTR)                                    0.037      0.698 f
  U2578/Y (NOR2X6MTR)                                    0.075      0.773 r
  U9241/Y (NOR2BX4MTR)                                   0.111      0.884 r
  U8986/Y (NAND2X4MTR)                                   0.063      0.947 f
  U8800/Y (CLKNAND2X8MTR)                                0.046      0.993 r
  U350/Y (AOI21X2MTR)                                    0.055      1.048 f
  U8690/Y (XNOR2X2MTR)                                   0.082      1.131 f
  U11178/Y (NAND2X4MTR)                                  0.047      1.178 r
  U1642/Y (NAND3X6MTR)                                   0.079      1.257 f
  U1641/Y (MXI2X8MTR)                                    0.083      1.340 r
  U5039/Y (OAI22X2MTR)                                   0.057      1.397 f
  U0_BANK_TOP/vACC_1_reg_2__2_/D (DFFRHQX2MTR)           0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__2_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U1419/Y (NAND2X6MTR)                                   0.053      0.975 f
  U1912/Y (AOI21X4MTR)                                   0.079      1.054 r
  U2375/Y (XNOR2X2MTR)                                   0.079      1.133 r
  U16479/Y (AOI2BB1X4MTR)                                0.122      1.255 r
  U4313/Y (BUFX4MTR)                                     0.087      1.342 r
  U17315/Y (OAI22X2MTR)                                  0.044      1.386 f
  U0_BANK_TOP/vACC_0_reg_6__11_/D (DFFRHQX1MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.127      0.127 r
  U9281/Y (INVX6MTR)                                     0.040      0.167 f
  U12789/Y (CLKNAND2X4MTR)                               0.050      0.216 r
  U12966/Y (OAI22X1MTR)                                  0.091      0.307 f
  U2558/Y (NOR3X1MTR)                                    0.128      0.435 r
  U13082/Y (AND4X4MTR)                                   0.119      0.554 r
  U5187/Y (NAND2X6MTR)                                   0.055      0.609 f
  U11350/Y (INVX2MTR)                                    0.051      0.660 r
  U4951/Y (CLKNAND2X4MTR)                                0.062      0.722 f
  U5570/Y (INVX4MTR)                                     0.038      0.760 r
  U15831/Y (OAI2B1X4MTR)                                 0.036      0.796 f
  U666/Y (NAND2X2MTR)                                    0.064      0.860 r
  U2168/Y (AOI21X8MTR)                                   0.070      0.930 f
  U1714/Y (NAND2X6MTR)                                   0.053      0.983 r
  U8701/Y (NAND2X2MTR)                                   0.051      1.035 f
  U2430/Y (NAND3BX4MTR)                                  0.044      1.079 r
  U1430/Y (XNOR2X2MTR)                                   0.080      1.159 r
  U11377/Y (CLKNAND2X4MTR)                               0.062      1.221 f
  U2431/Y (NAND2X4MTR)                                   0.047      1.268 r
  U8622/Y (OAI21X6MTR)                                   0.058      1.327 f
  U12935/Y (OAI22X2MTR)                                  0.059      1.385 r
  U0_BANK_TOP/vACC_3_reg_3__5_/D (DFFRHQX2MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_254_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U2954/Y (NOR2X4MTR)                                    0.071      1.006 r
  U3784/Y (CLKNAND2X2MTR)                                0.067      1.073 f
  U9567/Y (NOR2X4MTR)                                    0.073      1.146 r
  U17723/Y (NOR3X4MTR)                                   0.055      1.201 f
  U3715/Y (OAI21BX2MTR)                                  0.094      1.295 r
  U4254/Y (NOR2X4MTR)                                    0.045      1.340 f
  U11435/Y (NOR2X1MTR)                                   0.053      1.393 r
  PIM_result_reg_254_/D (DFFRHQX2MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_254_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U1587/Y (INVX6MTR)                                     0.032      0.441 r
  U14479/Y (AOI21X2MTR)                                  0.044      0.485 f
  U1970/Y (NAND3X2MTR)                                   0.043      0.528 r
  U2003/Y (NAND2BX2MTR)                                  0.065      0.593 f
  U5106/Y (AND2X4MTR)                                    0.106      0.699 f
  U8757/Y (AOI21X6MTR)                                   0.095      0.794 r
  U9709/Y (OAI21X4MTR)                                   0.070      0.865 f
  U6456/Y (OAI2B1X2MTR)                                  0.118      0.983 f
  U5172/Y (AOI21X1MTR)                                   0.072      1.055 r
  U1422/Y (XNOR2X2MTR)                                   0.082      1.137 r
  U10080/Y (NAND2X2MTR)                                  0.068      1.204 f
  U16324/Y (NAND3X4MTR)                                  0.061      1.265 r
  U16414/Y (MXI2X6MTR)                                   0.060      1.325 f
  U12939/Y (OAI22X2MTR)                                  0.061      1.386 r
  U0_BANK_TOP/vACC_1_reg_3__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U8675/Y (INVX2MTR)                                     0.052      0.420 r
  U14749/Y (AOI22X4MTR)                                  0.045      0.465 f
  U2230/Y (NAND3X4MTR)                                   0.054      0.520 r
  U4620/Y (NAND2X4MTR)                                   0.042      0.562 f
  U7851/Y (INVX2MTR)                                     0.057      0.618 r
  U9013/Y (NAND2X2MTR)                                   0.072      0.691 f
  U3168/Y (OAI21X2MTR)                                   0.096      0.787 r
  U1793/Y (NAND2X2MTR)                                   0.065      0.851 f
  U6047/Y (CLKNAND2X4MTR)                                0.055      0.906 r
  U8153/Y (INVX3MTR)                                     0.032      0.939 f
  U6560/Y (OAI21X1MTR)                                   0.063      1.002 r
  U1417/Y (OAI21BX4MTR)                                  0.083      1.085 r
  U1416/Y (XNOR2X2MTR)                                   0.081      1.166 r
  U5557/Y (NAND2X3MTR)                                   0.058      1.224 f
  U4875/Y (CLKNAND2X4MTR)                                0.047      1.271 r
  U7004/Y (NOR2X3MTR)                                    0.038      1.309 f
  U7003/Y (OAI22X2MTR)                                   0.054      1.363 r
  U0_BANK_TOP/vACC_3_reg_6__13_/D (DFFRHQX1MTR)          0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__13_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U1265/Y (BUFX6MTR)                                     0.082      0.297 f
  U1360/Y (NAND2X2MTR)                                   0.041      0.338 r
  U16106/Y (INVX1MTR)                                    0.038      0.376 f
  U2542/Y (OAI2BB1X4MTR)                                 0.076      0.452 f
  U8411/Y (NOR2X3MTR)                                    0.058      0.510 r
  U3281/Y (NAND3X4MTR)                                   0.089      0.599 f
  U3239/Y (INVX6MTR)                                     0.064      0.663 r
  U1040/Y (NAND2X8MTR)                                   0.050      0.713 f
  U11301/Y (CLKNAND2X4MTR)                               0.050      0.763 r
  U2601/Y (CLKNAND2X4MTR)                                0.040      0.803 f
  U1588/Y (NOR2X4MTR)                                    0.066      0.869 r
  U1466/Y (NOR2X6MTR)                                    0.039      0.909 f
  U2526/Y (NAND2X8MTR)                                   0.058      0.966 r
  U1597/Y (NAND2X4MTR)                                   0.046      1.013 f
  U2599/Y (CLKNAND2X4MTR)                                0.032      1.044 r
  U8037/Y (XNOR2X2MTR)                                   0.072      1.116 r
  U5632/Y (NAND2X4MTR)                                   0.062      1.178 f
  U4168/Y (INVX4MTR)                                     0.039      1.217 r
  U167/Y (MXI2X4MTR)                                     0.056      1.273 f
  U5613/Y (CLKNAND2X4MTR)                                0.046      1.320 r
  U8731/Y (NAND2X2MTR)                                   0.041      1.360 f
  U8322/Y (OAI2BB1X2MTR)                                 0.040      1.400 r
  U0_BANK_TOP/vACC_2_reg_6__2_/D (DFFRHQX4MTR)           0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U11652/Y (INVX8MTR)                                    0.051      0.415 r
  U8491/Y (AOI21X4MTR)                                   0.051      0.466 f
  U1167/Y (CLKOR2X2MTR)                                  0.121      0.587 f
  U9367/Y (NAND2X6MTR)                                   0.061      0.648 r
  U1530/Y (NAND2X6MTR)                                   0.045      0.693 f
  U8963/Y (OAI21X6MTR)                                   0.063      0.756 r
  U16944/Y (OAI2BB1X4MTR)                                0.112      0.869 r
  U1589/Y (NAND2X6MTR)                                   0.054      0.923 f
  U9431/Y (NAND2X4MTR)                                   0.050      0.972 r
  U13856/Y (OAI2BB1X2MTR)                                0.102      1.074 r
  U1407/Y (XNOR2X1MTR)                                   0.083      1.157 r
  U6724/Y (NAND2X4MTR)                                   0.065      1.222 f
  U10313/Y (NAND3X2MTR)                                  0.058      1.280 r
  U75/Y (INVX2MTR)                                       0.047      1.327 f
  U7211/Y (OAI22X2MTR)                                   0.056      1.384 r
  U0_BANK_TOP/vACC_1_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U450/Y (NAND2X4MTR)                                    0.061      0.963 f
  U1609/Y (AOI21X4MTR)                                   0.083      1.046 r
  U6692/Y (XNOR2X2MTR)                                   0.088      1.134 r
  U8662/Y (OAI22X4MTR)                                   0.091      1.226 f
  U9748/Y (AOI22X4MTR)                                   0.087      1.312 r
  U5036/Y (OAI22X1MTR)                                   0.079      1.392 f
  U0_BANK_TOP/vACC_3_reg_7__3_/D (DFFRHQX2MTR)           0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__3_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U8675/Y (INVX2MTR)                                     0.052      0.420 r
  U14749/Y (AOI22X4MTR)                                  0.045      0.465 f
  U2230/Y (NAND3X4MTR)                                   0.054      0.520 r
  U4620/Y (NAND2X4MTR)                                   0.042      0.562 f
  U7851/Y (INVX2MTR)                                     0.057      0.618 r
  U9013/Y (NAND2X2MTR)                                   0.072      0.691 f
  U3168/Y (OAI21X2MTR)                                   0.096      0.787 r
  U1793/Y (NAND2X2MTR)                                   0.065      0.851 f
  U6047/Y (CLKNAND2X4MTR)                                0.055      0.906 r
  U8153/Y (INVX3MTR)                                     0.032      0.939 f
  U6560/Y (OAI21X1MTR)                                   0.063      1.002 r
  U1417/Y (OAI21BX4MTR)                                  0.083      1.085 r
  U1416/Y (XNOR2X2MTR)                                   0.081      1.166 r
  U5557/Y (NAND2X3MTR)                                   0.058      1.224 f
  U4875/Y (CLKNAND2X4MTR)                                0.047      1.271 r
  U7004/Y (NOR2X3MTR)                                    0.038      1.309 f
  U6093/Y (OAI22X2MTR)                                   0.054      1.363 r
  U0_BANK_TOP/vACC_2_reg_6__13_/D (DFFRHQX1MTR)          0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__13_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.000


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U1247/Y (BUFX6MTR)                                     0.082      0.199 f
  U1222/Y (NOR2X6MTR)                                    0.090      0.289 r
  U4170/Y (INVX4MTR)                                     0.041      0.330 f
  U3512/Y (INVX3MTR)                                     0.038      0.369 r
  U12674/Y (AOI22X2MTR)                                  0.045      0.414 f
  U3649/Y (AND3X4MTR)                                    0.122      0.536 f
  U721/Y (NAND2X4MTR)                                    0.049      0.585 r
  U9853/Y (INVX3MTR)                                     0.053      0.639 f
  U6730/Y (CLKOR2X4MTR)                                  0.104      0.743 f
  U9124/Y (OAI2BB1X4MTR)                                 0.041      0.784 r
  U10099/Y (NAND3X4MTR)                                  0.058      0.842 f
  U1382/Y (NAND3X6MTR)                                   0.053      0.895 r
  U6256/Y (NAND2X6MTR)                                   0.060      0.955 f
  U1613/Y (NAND2X12MTR)                                  0.047      1.003 r
  U309/Y (XNOR2X2MTR)                                    0.068      1.070 r
  U252/Y (AND2X4MTR)                                     0.126      1.196 r
  U13011/Y (NOR2X8MTR)                                   0.034      1.230 f
  U9807/Y (MXI2X6MTR)                                    0.059      1.290 r
  U9370/Y (CLKNAND2X2MTR)                                0.057      1.346 f
  U10913/Y (OAI21X2MTR)                                  0.040      1.386 r
  U0_BANK_TOP/vACC_3_reg_5__0_/D (DFFRHQX2MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U15989/Y (CLKNAND2X16MTR)                              0.058      0.301 f
  U13267/Y (INVX24MTR)                                   0.050      0.351 r
  U1645/Y (NAND2X8MTR)                                   0.048      0.400 f
  U7153/Y (NOR2X4MTR)                                    0.105      0.505 r
  U13095/Y (XOR2X8MTR)                                   0.079      0.584 f
  U13092/Y (XOR2X8MTR)                                   0.084      0.668 f
  U15963/Y (OAI21X4MTR)                                  0.044      0.711 r
  U16185/Y (OAI2BB1X4MTR)                                0.063      0.775 f
  U491/Y (XOR2X4MTR)                                     0.101      0.875 f
  U13186/Y (XOR2X8MTR)                                   0.094      0.969 f
  U320/Y (NOR2X5MTR)                                     0.075      1.044 r
  U2480/Y (OAI21X6MTR)                                   0.072      1.116 f
  U8016/Y (AOI21X8MTR)                                   0.088      1.203 r
  U2343/Y (OAI21X2MTR)                                   0.064      1.267 f
  U16276/Y (XNOR2X2MTR)                                  0.074      1.340 f
  U7140/Y (NOR2X2MTR)                                    0.055      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U8687/Y (INVX16MTR)                                    0.045      0.376 r
  U1252/Y (INVX12MTR)                                    0.029      0.405 f
  U1223/Y (INVX8MTR)                                     0.032      0.437 r
  U1090/Y (CLKNAND2X2MTR)                                0.039      0.476 f
  U9092/Y (NAND4X2MTR)                                   0.044      0.520 r
  U2061/Y (OAI2BB1X4MTR)                                 0.102      0.622 r
  U881/Y (INVX3MTR)                                      0.039      0.661 f
  U3194/Y (NOR2X4MTR)                                    0.073      0.734 r
  U639/Y (OAI21X4MTR)                                    0.067      0.801 f
  U8445/Y (NAND2X3MTR)                                   0.054      0.855 r
  U388/Y (AND2X8MTR)                                     0.096      0.951 r
  U10340/Y (NAND2X8MTR)                                  0.050      1.001 f
  U8226/Y (OAI2BB1X4MTR)                                 0.094      1.095 f
  U13270/Y (XOR2X8MTR)                                   0.078      1.173 f
  U9095/Y (OAI211X8MTR)                                  0.097      1.270 r
  U9093/Y (OAI2B1X8MTR)                                  0.061      1.331 f
  U12942/Y (OAI22X2MTR)                                  0.055      1.386 r
  U0_BANK_TOP/vACC_1_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U8687/Y (INVX16MTR)                                    0.045      0.376 r
  U1252/Y (INVX12MTR)                                    0.029      0.405 f
  U1223/Y (INVX8MTR)                                     0.032      0.437 r
  U1090/Y (CLKNAND2X2MTR)                                0.039      0.476 f
  U9092/Y (NAND4X2MTR)                                   0.044      0.520 r
  U2061/Y (OAI2BB1X4MTR)                                 0.102      0.622 r
  U881/Y (INVX3MTR)                                      0.039      0.661 f
  U3194/Y (NOR2X4MTR)                                    0.073      0.734 r
  U639/Y (OAI21X4MTR)                                    0.067      0.801 f
  U8445/Y (NAND2X3MTR)                                   0.054      0.855 r
  U388/Y (AND2X8MTR)                                     0.096      0.951 r
  U10340/Y (NAND2X8MTR)                                  0.050      1.001 f
  U8226/Y (OAI2BB1X4MTR)                                 0.094      1.095 f
  U13270/Y (XOR2X8MTR)                                   0.078      1.173 f
  U9095/Y (OAI211X8MTR)                                  0.097      1.270 r
  U9093/Y (OAI2B1X8MTR)                                  0.061      1.331 f
  U11293/Y (OAI22X2MTR)                                  0.055      1.386 r
  U0_BANK_TOP/vACC_2_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U2882/Y (NAND2X12MTR)                                  0.054      1.149 f
  U171/Y (BUFX10MTR)                                     0.102      1.251 f
  U1841/Y (MXI2X6MTR)                                    0.073      1.324 f
  U15892/Y (OAI22X2MTR)                                  0.062      1.386 r
  U0_BANK_TOP/vACC_0_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_380_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U13184/Y (BUFX14MTR)                                   0.071      0.455 f
  U10948/Y (INVX6MTR)                                    0.039      0.494 r
  U16979/Y (NAND2X2MTR)                                  0.050      0.544 f
  U15961/Y (NAND4X4MTR)                                  0.052      0.597 r
  U16982/Y (INVX2MTR)                                    0.057      0.653 f
  U17209/Y (AND2X4MTR)                                   0.085      0.738 f
  U4396/Y (AND2X2MTR)                                    0.085      0.823 f
  U10500/Y (CLKNAND2X2MTR)                               0.075      0.898 r
  U10491/Y (NAND3X3MTR)                                  0.065      0.964 f
  U10983/Y (OAI21BX4MTR)                                 0.099      1.063 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.121 r
  U2721/Y (INVX2MTR)                                     0.046      1.167 f
  U8692/Y (OAI2BB1X2MTR)                                 0.086      1.253 f
  U99/Y (NOR2X2MTR)                                      0.093      1.346 r
  U6355/Y (NOR2X1MTR)                                    0.054      1.400 f
  PIM_result_reg_380_/D (DFFRHQX2MTR)                    0.000      1.400 f
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_380_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_252_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U13184/Y (BUFX14MTR)                                   0.071      0.455 f
  U10948/Y (INVX6MTR)                                    0.039      0.494 r
  U16979/Y (NAND2X2MTR)                                  0.050      0.544 f
  U15961/Y (NAND4X4MTR)                                  0.052      0.597 r
  U16982/Y (INVX2MTR)                                    0.057      0.653 f
  U17209/Y (AND2X4MTR)                                   0.085      0.738 f
  U4396/Y (AND2X2MTR)                                    0.085      0.823 f
  U10500/Y (CLKNAND2X2MTR)                               0.075      0.898 r
  U10491/Y (NAND3X3MTR)                                  0.065      0.964 f
  U10983/Y (OAI21BX4MTR)                                 0.099      1.063 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.121 r
  U2721/Y (INVX2MTR)                                     0.046      1.167 f
  U8692/Y (OAI2BB1X2MTR)                                 0.086      1.253 f
  U99/Y (NOR2X2MTR)                                      0.093      1.346 r
  U6354/Y (NOR2X1MTR)                                    0.054      1.400 f
  PIM_result_reg_252_/D (DFFRHQX2MTR)                    0.000      1.400 f
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_252_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_124_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U13184/Y (BUFX14MTR)                                   0.071      0.455 f
  U10948/Y (INVX6MTR)                                    0.039      0.494 r
  U16979/Y (NAND2X2MTR)                                  0.050      0.544 f
  U15961/Y (NAND4X4MTR)                                  0.052      0.597 r
  U16982/Y (INVX2MTR)                                    0.057      0.653 f
  U17209/Y (AND2X4MTR)                                   0.085      0.738 f
  U4396/Y (AND2X2MTR)                                    0.085      0.823 f
  U10500/Y (CLKNAND2X2MTR)                               0.075      0.898 r
  U10491/Y (NAND3X3MTR)                                  0.065      0.964 f
  U10983/Y (OAI21BX4MTR)                                 0.099      1.063 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.121 r
  U2721/Y (INVX2MTR)                                     0.046      1.167 f
  U8692/Y (OAI2BB1X2MTR)                                 0.086      1.253 f
  U99/Y (NOR2X2MTR)                                      0.093      1.346 r
  U15459/Y (NOR2X1MTR)                                   0.054      1.400 f
  PIM_result_reg_124_/D (DFFRHQX2MTR)                    0.000      1.400 f
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_124_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_508_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U13184/Y (BUFX14MTR)                                   0.071      0.455 f
  U10948/Y (INVX6MTR)                                    0.039      0.494 r
  U16979/Y (NAND2X2MTR)                                  0.050      0.544 f
  U15961/Y (NAND4X4MTR)                                  0.052      0.597 r
  U16982/Y (INVX2MTR)                                    0.057      0.653 f
  U17209/Y (AND2X4MTR)                                   0.085      0.738 f
  U4396/Y (AND2X2MTR)                                    0.085      0.823 f
  U10500/Y (CLKNAND2X2MTR)                               0.075      0.898 r
  U10491/Y (NAND3X3MTR)                                  0.065      0.964 f
  U10983/Y (OAI21BX4MTR)                                 0.099      1.063 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.121 r
  U2721/Y (INVX2MTR)                                     0.046      1.167 f
  U8692/Y (OAI2BB1X2MTR)                                 0.086      1.253 f
  U99/Y (NOR2X2MTR)                                      0.093      1.346 r
  U15458/Y (NOR2X1MTR)                                   0.054      1.400 f
  PIM_result_reg_508_/D (DFFRHQX2MTR)                    0.000      1.400 f
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_508_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U2882/Y (NAND2X12MTR)                                  0.054      1.149 f
  U171/Y (BUFX10MTR)                                     0.102      1.251 f
  U2583/Y (MXI2X6MTR)                                    0.073      1.324 f
  U11406/Y (OAI22X2MTR)                                  0.062      1.386 r
  U0_BANK_TOP/vACC_3_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U10100/Y (CLKNAND2X2MTR)                               0.056      0.459 f
  U10148/Y (NAND4X4MTR)                                  0.054      0.512 r
  U4305/Y (NAND2X3MTR)                                   0.049      0.561 f
  U4766/Y (INVX2MTR)                                     0.051      0.612 r
  U3932/Y (NAND2X2MTR)                                   0.061      0.672 f
  U3096/Y (INVX2MTR)                                     0.051      0.724 r
  U3047/Y (OAI21X2MTR)                                   0.076      0.800 f
  U1908/Y (NAND2X2MTR)                                   0.049      0.849 r
  U4287/Y (AND2X1MTR)                                    0.087      0.935 r
  U10542/Y (OAI21X2MTR)                                  0.046      0.981 f
  U369/Y (AOI21X2MTR)                                    0.073      1.054 r
  U2472/Y (XNOR2X2MTR)                                   0.090      1.144 r
  U12152/Y (AOI22X4MTR)                                  0.077      1.221 f
  U8909/Y (OAI2BB1X4MTR)                                 0.106      1.327 f
  U9374/Y (OAI22X2MTR)                                   0.058      1.385 r
  U0_BANK_TOP/vACC_1_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U12118/Y (INVX12MTR)                                   0.041      0.188 f
  U1934/Y (NAND3X12MTR)                                  0.048      0.236 r
  U1728/Y (INVX16MTR)                                    0.046      0.283 f
  U5144/Y (INVX12MTR)                                    0.043      0.326 r
  U1227/Y (INVX3MTR)                                     0.035      0.361 f
  U7096/Y (NAND2X2MTR)                                   0.032      0.393 r
  U12687/Y (NAND4X2MTR)                                  0.083      0.476 f
  U1620/Y (OAI2BB1X2MTR)                                 0.116      0.592 f
  U10295/Y (INVX3MTR)                                    0.057      0.649 r
  U10291/Y (NAND2X4MTR)                                  0.046      0.695 f
  U782/Y (NAND2X4MTR)                                    0.036      0.732 r
  U7261/Y (NAND2X4MTR)                                   0.043      0.775 f
  U11796/Y (NAND2X4MTR)                                  0.044      0.818 r
  U2237/Y (NAND2X8MTR)                                   0.046      0.864 f
  U1980/Y (NAND2X8MTR)                                   0.047      0.911 r
  U8998/Y (NAND2X12MTR)                                  0.049      0.960 f
  U8859/Y (AOI31X2MTR)                                   0.095      1.055 r
  U13404/Y (XNOR2X2MTR)                                  0.094      1.149 r
  U2522/Y (NAND2X4MTR)                                   0.054      1.204 f
  U13190/Y (NAND3X4MTR)                                  0.052      1.255 r
  U17371/Y (INVX2MTR)                                    0.050      1.306 f
  U10221/Y (OAI22X2MTR)                                  0.057      1.363 r
  U0_BANK_TOP/vACC_3_reg_0__13_/D (DFFRHQX1MTR)          0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__13_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U2882/Y (NAND2X12MTR)                                  0.054      1.149 f
  U171/Y (BUFX10MTR)                                     0.102      1.251 f
  U2583/Y (MXI2X6MTR)                                    0.073      1.324 f
  U11405/Y (OAI22X2MTR)                                  0.062      1.386 r
  U0_BANK_TOP/vACC_0_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U9190/Y (CLKNAND2X16MTR)                               0.061      0.304 f
  U5558/Y (NOR2X4MTR)                                    0.081      0.385 r
  U1054/Y (INVX4MTR)                                     0.051      0.436 f
  U1670/Y (INVX2MTR)                                     0.041      0.477 r
  U3962/Y (INVX3MTR)                                     0.037      0.514 f
  U10670/Y (INVX1MTR)                                    0.033      0.547 r
  U10664/Y (CLKNAND2X2MTR)                               0.037      0.584 f
  U10667/Y (CLKNAND2X2MTR)                               0.040      0.624 r
  U10859/Y (XNOR2X2MTR)                                  0.074      0.698 r
  U2070/Y (XNOR2X2MTR)                                   0.197      0.895 r
  U384/Y (OAI21X6MTR)                                    0.079      0.974 f
  U1981/Y (OAI2BB1X4MTR)                                 0.064      1.038 r
  U8885/Y (NOR2X6MTR)                                    0.043      1.081 f
  U9558/Y (NOR2X4MTR)                                    0.076      1.157 r
  U9533/Y (NAND2X3MTR)                                   0.055      1.212 f
  U8080/Y (OAI21X4MTR)                                   0.083      1.295 r
  U12665/Y (XNOR2X2MTR)                                  0.046      1.341 f
  U1423/Y (NOR2X2MTR)                                    0.055      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U2164/Y (NAND2X4MTR)                                   0.043      0.586 f
  U9574/Y (OAI2BB1X4MTR)                                 0.052      0.637 r
  U786/Y (NOR2X2MTR)                                     0.047      0.684 f
  U1958/Y (NOR2X4MTR)                                    0.085      0.769 r
  U2023/Y (NAND2X6MTR)                                   0.064      0.833 f
  U12957/Y (OAI21X8MTR)                                  0.107      0.940 r
  U16065/Y (XNOR2X1MTR)                                  0.089      1.029 r
  U11641/Y (OAI2BB2X2MTR)                                0.134      1.163 r
  U10346/Y (AOI2BB1X4MTR)                                0.046      1.209 f
  U9381/Y (INVX2MTR)                                     0.042      1.251 r
  U11468/Y (NOR2X4MTR)                                   0.032      1.283 f
  U8410/Y (OAI22X1MTR)                                   0.050      1.333 r
  U0_BANK_TOP/vACC_2_reg_3__8_/D (DFFRQX4MTR)            0.000      1.333 r
  data arrival time                                                 1.333

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.182      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.333
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U1712/Y (BUFX14MTR)                                    0.096      0.366 f
  U1327/Y (INVX8MTR)                                     0.047      0.413 r
  U1149/Y (CLKNAND2X2MTR)                                0.046      0.459 f
  U793/Y (OAI2B1X2MTR)                                   0.044      0.504 r
  U8855/Y (OAI21X3MTR)                                   0.088      0.591 f
  U4072/Y (CLKNAND2X2MTR)                                0.063      0.654 r
  U2019/Y (NAND2X4MTR)                                   0.047      0.701 f
  U1480/Y (OAI21X4MTR)                                   0.081      0.782 r
  U13009/Y (NAND2X4MTR)                                  0.049      0.831 f
  U1471/Y (CLKNAND2X4MTR)                                0.044      0.874 r
  U1986/Y (NAND2X6MTR)                                   0.048      0.922 f
  U1398/Y (NAND2X12MTR)                                  0.046      0.968 r
  U4824/Y (INVX3MTR)                                     0.030      0.998 f
  U12281/Y (INVX2MTR)                                    0.030      1.028 r
  U334/Y (XNOR2X1MTR)                                    0.037      1.065 f
  U11702/Y (CLKNAND2X2MTR)                               0.059      1.124 r
  U2691/Y (NAND3X4MTR)                                   0.073      1.197 f
  U16403/Y (BUFX4MTR)                                    0.086      1.283 f
  U119/Y (NOR2X2MTR)                                     0.074      1.357 r
  U13033/Y (OAI22X2MTR)                                  0.056      1.413 f
  U0_BANK_TOP/vACC_1_reg_1__8_/D (DFFRHQX4MTR)           0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U2882/Y (NAND2X12MTR)                                  0.054      1.149 f
  U171/Y (BUFX10MTR)                                     0.102      1.251 f
  U2583/Y (MXI2X6MTR)                                    0.073      1.324 f
  U11396/Y (OAI22X2MTR)                                  0.062      1.386 r
  U0_BANK_TOP/vACC_2_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_510_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U2954/Y (NOR2X4MTR)                                    0.071      1.006 r
  U3784/Y (CLKNAND2X2MTR)                                0.067      1.073 f
  U9567/Y (NOR2X4MTR)                                    0.073      1.146 r
  U17723/Y (NOR3X4MTR)                                   0.055      1.201 f
  U3715/Y (OAI21BX2MTR)                                  0.094      1.295 r
  U4254/Y (NOR2X4MTR)                                    0.045      1.340 f
  U11434/Y (NOR2X1MTR)                                   0.053      1.393 r
  PIM_result_reg_510_/D (DFFRHQX2MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_510_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_1_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_1_/Q (DFFRHQX1MTR)
                                                         0.158      0.158 f
  U3990/Y (NAND2BX2MTR)                                  0.061      0.219 r
  U2594/Y (INVX2MTR)                                     0.044      0.263 f
  U1275/Y (OAI2B1X2MTR)                                  0.118      0.381 f
  U17012/Y (NOR2BX4MTR)                                  0.060      0.440 r
  U9130/Y (CLKNAND2X2MTR)                                0.048      0.488 f
  U3752/Y (NOR2X3MTR)                                    0.059      0.547 r
  U1838/Y (CLKNAND2X4MTR)                                0.055      0.601 f
  U1440/Y (INVX2MTR)                                     0.063      0.664 r
  U5161/Y (NAND2X2MTR)                                   0.048      0.711 f
  U970/Y (INVX2MTR)                                      0.050      0.762 r
  U16375/Y (NOR2X4MTR)                                   0.030      0.792 f
  U1431/Y (NAND2X4MTR)                                   0.036      0.828 r
  U11784/Y (CLKNAND2X2MTR)                               0.064      0.891 f
  U427/Y (XNOR2X1MTR)                                    0.117      1.009 f
  U9583/Y (CLKNAND2X2MTR)                                0.046      1.054 r
  U10427/Y (OAI2BB1X2MTR)                                0.052      1.107 f
  U9731/Y (AOI21X4MTR)                                   0.083      1.189 r
  U10240/Y (NAND3BX2MTR)                                 0.090      1.279 r
  U1368/Y (NOR2BX4MTR)                                   0.078      1.357 r
  U67/Y (OAI21X2MTR)                                     0.045      1.402 f
  U0_BANK_TOP/vACC_3_reg_6__4_/D (DFFRHQX2MTR)           0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__4_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U7451/Y (CLKNAND2X16MTR)                               0.059      0.302 f
  U1214/Y (INVX16MTR)                                    0.051      0.353 r
  U16003/Y (AND2X8MTR)                                   0.096      0.450 r
  U12264/Y (INVX6MTR)                                    0.033      0.482 f
  U883/Y (NOR2X6MTR)                                     0.055      0.537 r
  U2013/S (ADDHX4MTR)                                    0.104      0.642 r
  U2012/Y (XNOR2X2MTR)                                   0.095      0.736 r
  U10428/Y (XNOR2X2MTR)                                  0.117      0.853 r
  U13159/Y (NAND2X2MTR)                                  0.099      0.953 f
  U15999/Y (OAI21X6MTR)                                  0.059      1.012 r
  U1564/Y (AOI21X8MTR)                                   0.060      1.072 f
  U7027/Y (OAI21X8MTR)                                   0.080      1.152 r
  U9391/Y (AOI21X8MTR)                                   0.066      1.218 f
  U13388/Y (OAI21X4MTR)                                  0.076      1.294 r
  U2622/Y (XNOR2X2MTR)                                   0.046      1.340 f
  U16082/Y (NOR2X2MTR)                                   0.055      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_126_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U2954/Y (NOR2X4MTR)                                    0.071      1.006 r
  U3784/Y (CLKNAND2X2MTR)                                0.067      1.073 f
  U9567/Y (NOR2X4MTR)                                    0.073      1.146 r
  U17723/Y (NOR3X4MTR)                                   0.055      1.201 f
  U3715/Y (OAI21BX2MTR)                                  0.094      1.295 r
  U4254/Y (NOR2X4MTR)                                    0.045      1.340 f
  U11433/Y (NOR2X1MTR)                                   0.053      1.393 r
  PIM_result_reg_126_/D (DFFRHQX2MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_126_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.114      0.114 f
  U3893/Y (INVX14MTR)                                    0.038      0.152 r
  U4134/Y (CLKNAND2X4MTR)                                0.051      0.203 f
  U15387/Y (CLKNAND2X8MTR)                               0.053      0.256 r
  U9895/Y (INVX8MTR)                                     0.042      0.298 f
  U15370/Y (INVX4MTR)                                    0.042      0.340 r
  U6315/Y (NAND2BX2MTR)                                  0.055      0.395 f
  U1654/Y (NOR2X2MTR)                                    0.098      0.494 r
  U7614/Y (OAI21X4MTR)                                   0.066      0.560 f
  U7062/Y (CLKNAND2X2MTR)                                0.047      0.607 r
  U764/Y (NAND2X4MTR)                                    0.053      0.659 f
  U10736/Y (CLKNAND2X2MTR)                               0.037      0.697 r
  U7063/Y (CLKNAND2X2MTR)                                0.044      0.741 f
  U2971/Y (XNOR2X2MTR)                                   0.076      0.817 f
  U533/Y (NOR2X4MTR)                                     0.082      0.899 r
  U2370/Y (INVX2MTR)                                     0.044      0.944 f
  U7026/Y (NAND2X3MTR)                                   0.043      0.987 r
  U1941/Y (AOI21X4MTR)                                   0.059      1.045 f
  U1940/Y (AOI2BB1X4MTR)                                 0.112      1.157 f
  U13343/Y (NAND2BX2MTR)                                 0.104      1.261 f
  U1649/Y (NAND3X4MTR)                                   0.051      1.312 r
  U6329/Y (NOR2X4MTR)                                    0.030      1.342 f
  U11486/Y (NOR2X2MTR)                                   0.054      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_382_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U2954/Y (NOR2X4MTR)                                    0.071      1.006 r
  U3784/Y (CLKNAND2X2MTR)                                0.067      1.073 f
  U9567/Y (NOR2X4MTR)                                    0.073      1.146 r
  U17723/Y (NOR3X4MTR)                                   0.055      1.201 f
  U3715/Y (OAI21BX2MTR)                                  0.094      1.295 r
  U4254/Y (NOR2X4MTR)                                    0.045      1.340 f
  U11466/Y (NOR2X1MTR)                                   0.053      1.393 r
  PIM_result_reg_382_/D (DFFRHQX2MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_382_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U2882/Y (NAND2X12MTR)                                  0.054      1.149 f
  U171/Y (BUFX10MTR)                                     0.102      1.251 f
  U1841/Y (MXI2X6MTR)                                    0.073      1.324 f
  U15878/Y (OAI22X2MTR)                                  0.062      1.386 r
  U0_BANK_TOP/vACC_3_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U8675/Y (INVX2MTR)                                     0.052      0.420 r
  U14749/Y (AOI22X4MTR)                                  0.045      0.465 f
  U2230/Y (NAND3X4MTR)                                   0.054      0.520 r
  U4620/Y (NAND2X4MTR)                                   0.042      0.562 f
  U7851/Y (INVX2MTR)                                     0.057      0.618 r
  U9013/Y (NAND2X2MTR)                                   0.072      0.691 f
  U3168/Y (OAI21X2MTR)                                   0.096      0.787 r
  U1793/Y (NAND2X2MTR)                                   0.065      0.851 f
  U6047/Y (CLKNAND2X4MTR)                                0.055      0.906 r
  U8153/Y (INVX3MTR)                                     0.032      0.939 f
  U6560/Y (OAI21X1MTR)                                   0.063      1.002 r
  U1417/Y (OAI21BX4MTR)                                  0.083      1.085 r
  U1416/Y (XNOR2X2MTR)                                   0.081      1.166 r
  U5557/Y (NAND2X3MTR)                                   0.058      1.224 f
  U4875/Y (CLKNAND2X4MTR)                                0.047      1.271 r
  U17060/Y (OAI22X4MTR)                                  0.053      1.324 f
  U11092/Y (OAI2BB2X1MTR)                                0.068      1.392 r
  U0_BANK_TOP/vACC_1_reg_6__5_/D (DFFRHQX4MTR)           0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U15989/Y (CLKNAND2X16MTR)                              0.058      0.301 f
  U13267/Y (INVX24MTR)                                   0.050      0.351 r
  U1645/Y (NAND2X8MTR)                                   0.048      0.400 f
  U7153/Y (NOR2X4MTR)                                    0.105      0.505 r
  U13095/Y (XOR2X8MTR)                                   0.100      0.604 r
  U13092/Y (XOR2X8MTR)                                   0.089      0.693 r
  U15963/Y (OAI21X4MTR)                                  0.056      0.750 f
  U16185/Y (OAI2BB1X4MTR)                                0.052      0.801 r
  U491/Y (XOR2X4MTR)                                     0.101      0.903 r
  U13186/Y (XOR2X8MTR)                                   0.103      1.006 r
  U320/Y (NOR2X5MTR)                                     0.047      1.053 f
  U2480/Y (OAI21X6MTR)                                   0.092      1.145 r
  U8016/Y (AOI21X8MTR)                                   0.064      1.209 f
  U2342/Y (OAI21X2MTR)                                   0.082      1.291 r
  U16570/Y (XNOR2X2MTR)                                  0.050      1.340 f
  U9950/Y (NOR2X2MTR)                                    0.055      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U1694/Y (INVX8MTR)                                     0.043      0.157 r
  U9888/Y (CLKNAND2X2MTR)                                0.092      0.249 f
  U3582/Y (INVX2MTR)                                     0.085      0.334 r
  U12548/Y (AOI22X1MTR)                                  0.065      0.398 f
  U7502/Y (AND2X1MTR)                                    0.122      0.520 f
  U896/Y (NAND3BX2MTR)                                   0.059      0.579 r
  U7427/Y (INVX2MTR)                                     0.058      0.637 f
  U7770/Y (CLKNAND2X4MTR)                                0.058      0.694 r
  U9593/Y (NAND2BX2MTR)                                  0.086      0.781 f
  U7683/Y (NOR2X4MTR)                                    0.085      0.865 r
  U10040/Y (AND2X2MTR)                                   0.112      0.977 r
  U2064/Y (OAI2BB1X4MTR)                                 0.089      1.066 r
  U1696/Y (XNOR2X2MTR)                                   0.074      1.140 r
  U8913/Y (AOI22X4MTR)                                   0.066      1.206 f
  U113/Y (OAI21X6MTR)                                    0.060      1.266 r
  U16250/Y (OAI2B2X2MTR)                                 0.119      1.385 r
  U0_BANK_TOP/vACC_0_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 f
  U9283/Y (INVX8MTR)                                     0.040      0.163 r
  U10159/Y (AND2X4MTR)                                   0.111      0.274 r
  U2423/Y (INVX8MTR)                                     0.033      0.307 f
  U16702/Y (OAI22X2MTR)                                  0.064      0.370 r
  U16703/Y (NOR2X2MTR)                                   0.042      0.412 f
  U1476/Y (CLKAND2X2MTR)                                 0.074      0.486 f
  U3425/Y (NAND2X2MTR)                                   0.065      0.551 r
  U732/Y (NAND3X2MTR)                                    0.111      0.661 f
  U1527/Y (OAI2BB1X4MTR)                                 0.116      0.777 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.863 f
  U4171/Y (NAND2X6MTR)                                   0.052      0.915 r
  U2107/Y (NAND2X6MTR)                                   0.058      0.973 f
  U2476/Y (NAND3X4MTR)                                   0.045      1.019 r
  U211/Y (OAI2BB1X4MTR)                                  0.085      1.104 r
  U1785/Y (OAI2B11X4MTR)                                 0.142      1.246 r
  U1968/Y (MXI2X6MTR)                                    0.077      1.323 f
  U11797/Y (OAI22X2MTR)                                  0.063      1.386 r
  U0_BANK_TOP/vACC_2_reg_3__6_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U9190/Y (CLKNAND2X16MTR)                               0.061      0.304 f
  U5566/Y (INVX14MTR)                                    0.060      0.364 r
  U10082/Y (NAND2X12MTR)                                 0.056      0.419 f
  U7068/Y (NOR2X8MTR)                                    0.070      0.490 r
  U5919/Y (XOR2X2MTR)                                    0.103      0.593 r
  U7929/Y (XNOR2X1MTR)                                   0.101      0.694 r
  U13279/Y (XOR2X2MTR)                                   0.111      0.805 r
  U13273/Y (XOR2X4MTR)                                   0.111      0.916 r
  U4771/Y (NAND2X3MTR)                                   0.056      0.972 f
  U3234/Y (INVX3MTR)                                     0.053      1.024 r
  U16870/Y (OAI21X6MTR)                                  0.053      1.077 f
  U5665/Y (OAI21X8MTR)                                   0.078      1.155 r
  U16710/Y (AOI21X8MTR)                                  0.066      1.221 f
  U15917/Y (OAI2B1X4MTR)                                 0.073      1.294 r
  U17092/Y (XNOR2X2MTR)                                  0.045      1.339 f
  U68/Y (NOR2X2MTR)                                      0.055      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U9190/Y (CLKNAND2X16MTR)                               0.061      0.304 f
  U5566/Y (INVX14MTR)                                    0.060      0.364 r
  U10082/Y (NAND2X12MTR)                                 0.056      0.419 f
  U7068/Y (NOR2X8MTR)                                    0.070      0.490 r
  U5919/Y (XOR2X2MTR)                                    0.103      0.593 r
  U7929/Y (XNOR2X1MTR)                                   0.101      0.694 r
  U13279/Y (XOR2X2MTR)                                   0.111      0.805 r
  U13273/Y (XOR2X4MTR)                                   0.111      0.916 r
  U4771/Y (NAND2X3MTR)                                   0.056      0.972 f
  U3234/Y (INVX3MTR)                                     0.053      1.024 r
  U16870/Y (OAI21X6MTR)                                  0.053      1.077 f
  U5665/Y (OAI21X8MTR)                                   0.078      1.155 r
  U16710/Y (AOI21X8MTR)                                  0.066      1.221 f
  U16261/Y (OAI2B1X4MTR)                                 0.073      1.294 r
  U17097/Y (XNOR2X2MTR)                                  0.045      1.339 f
  U17032/Y (NOR2X2MTR)                                   0.055      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U2882/Y (NAND2X12MTR)                                  0.054      1.149 f
  U171/Y (BUFX10MTR)                                     0.102      1.251 f
  U1841/Y (MXI2X6MTR)                                    0.073      1.324 f
  U16130/Y (OAI22X2MTR)                                  0.062      1.386 r
  U0_BANK_TOP/vACC_2_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U1561/Y (NAND2X8MTR)                                   0.045      1.119 f
  U6246/Y (NAND3X12MTR)                                  0.066      1.185 r
  U2389/Y (NAND2X4MTR)                                   0.040      1.225 f
  U4178/Y (CLKNAND2X2MTR)                                0.042      1.266 r
  U7579/Y (INVX3MTR)                                     0.042      1.308 f
  U9314/Y (OAI22X2MTR)                                   0.054      1.362 r
  U0_BANK_TOP/vACC_2_reg_1__21_/D (DFFRHQX1MTR)          0.000      1.362 r
  data arrival time                                                 1.362

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.362
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U7840/Y (NAND2X4MTR)                                   0.051      0.593 f
  U5040/Y (CLKNAND2X4MTR)                                0.067      0.661 r
  U901/Y (NAND2X6MTR)                                    0.054      0.714 f
  U6473/Y (NAND2X2MTR)                                   0.052      0.766 r
  U6885/Y (INVX4MTR)                                     0.040      0.806 f
  U3070/Y (CLKNAND2X4MTR)                                0.036      0.842 r
  U1639/Y (AND2X8MTR)                                    0.092      0.934 r
  U13216/Y (CLKNAND2X2MTR)                               0.052      0.986 f
  U11854/Y (OAI22X4MTR)                                  0.065      1.051 r
  U297/Y (NAND2X2MTR)                                    0.056      1.107 f
  U8772/Y (OAI211X2MTR)                                  0.052      1.159 r
  U12139/Y (NAND3X4MTR)                                  0.098      1.256 f
  U12563/Y (MXI2X6MTR)                                   0.097      1.353 r
  U17655/Y (OAI22X2MTR)                                  0.059      1.412 f
  U0_BANK_TOP/vACC_0_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 r
  U12892/Y (INVX2MTR)                                    0.043      0.204 f
  U13565/Y (NOR2X4MTR)                                   0.091      0.295 r
  U1184/Y (INVX1MTR)                                     0.064      0.360 f
  U4716/Y (OAI22X1MTR)                                   0.078      0.437 r
  U8449/Y (NAND2BX2MTR)                                  0.110      0.547 r
  U7843/Y (INVX2MTR)                                     0.049      0.596 f
  U5061/Y (NAND2X3MTR)                                   0.063      0.659 r
  U1336/Y (INVX4MTR)                                     0.040      0.699 f
  U5062/Y (AOI21X6MTR)                                   0.086      0.785 r
  U1554/Y (OAI21X6MTR)                                   0.072      0.856 f
  U3804/Y (INVX4MTR)                                     0.039      0.896 r
  U1335/Y (NOR2X2MTR)                                    0.027      0.923 f
  U8752/Y (NOR2X2MTR)                                    0.067      0.989 r
  U2794/Y (NOR2X2MTR)                                    0.037      1.026 f
  U10961/Y (AOI21X1MTR)                                  0.058      1.084 r
  U9079/Y (OAI2BB1X2MTR)                                 0.061      1.145 f
  U6139/Y (AOI21X4MTR)                                   0.074      1.219 r
  U8980/Y (NAND3X4MTR)                                   0.063      1.282 f
  U11454/Y (OAI2B1X4MTR)                                 0.048      1.329 r
  U13168/Y (OAI22X1MTR)                                  0.076      1.405 f
  U0_BANK_TOP/vACC_0_reg_1__6_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_75_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U1689/Y (BUFX8MTR)                                     0.064      0.409 r
  U1691/Y (INVX6MTR)                                     0.030      0.439 f
  U9114/Y (CLKNAND2X2MTR)                                0.029      0.468 r
  U6180/Y (CLKAND2X2MTR)                                 0.100      0.568 r
  U3897/Y (NAND2X2MTR)                                   0.050      0.619 f
  U3652/Y (INVX2MTR)                                     0.049      0.668 r
  U4988/Y (NOR2X1MTR)                                    0.055      0.724 f
  U6892/Y (NOR2X2MTR)                                    0.087      0.811 r
  U5398/Y (NAND3X2MTR)                                   0.091      0.902 f
  U2817/Y (NOR2X2MTR)                                    0.086      0.988 r
  U11171/Y (NAND3BX4MTR)                                 0.070      1.058 f
  U2744/Y (NOR2X4MTR)                                    0.081      1.140 r
  U9505/Y (INVX2MTR)                                     0.057      1.196 f
  U17701/Y (AOI211X4MTR)                                 0.141      1.337 r
  U6804/Y (NOR2X1MTR)                                    0.060      1.397 f
  PIM_result_reg_75_/D (DFFRHQX2MTR)                     0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_75_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_459_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U1689/Y (BUFX8MTR)                                     0.064      0.409 r
  U1691/Y (INVX6MTR)                                     0.030      0.439 f
  U9114/Y (CLKNAND2X2MTR)                                0.029      0.468 r
  U6180/Y (CLKAND2X2MTR)                                 0.100      0.568 r
  U3897/Y (NAND2X2MTR)                                   0.050      0.619 f
  U3652/Y (INVX2MTR)                                     0.049      0.668 r
  U4988/Y (NOR2X1MTR)                                    0.055      0.724 f
  U6892/Y (NOR2X2MTR)                                    0.087      0.811 r
  U5398/Y (NAND3X2MTR)                                   0.091      0.902 f
  U2817/Y (NOR2X2MTR)                                    0.086      0.988 r
  U11171/Y (NAND3BX4MTR)                                 0.070      1.058 f
  U2744/Y (NOR2X4MTR)                                    0.081      1.140 r
  U9505/Y (INVX2MTR)                                     0.057      1.196 f
  U17701/Y (AOI211X4MTR)                                 0.141      1.337 r
  U6803/Y (NOR2X1MTR)                                    0.060      1.397 f
  PIM_result_reg_459_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_459_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_331_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U1689/Y (BUFX8MTR)                                     0.064      0.409 r
  U1691/Y (INVX6MTR)                                     0.030      0.439 f
  U9114/Y (CLKNAND2X2MTR)                                0.029      0.468 r
  U6180/Y (CLKAND2X2MTR)                                 0.100      0.568 r
  U3897/Y (NAND2X2MTR)                                   0.050      0.619 f
  U3652/Y (INVX2MTR)                                     0.049      0.668 r
  U4988/Y (NOR2X1MTR)                                    0.055      0.724 f
  U6892/Y (NOR2X2MTR)                                    0.087      0.811 r
  U5398/Y (NAND3X2MTR)                                   0.091      0.902 f
  U2817/Y (NOR2X2MTR)                                    0.086      0.988 r
  U11171/Y (NAND3BX4MTR)                                 0.070      1.058 f
  U2744/Y (NOR2X4MTR)                                    0.081      1.140 r
  U9505/Y (INVX2MTR)                                     0.057      1.196 f
  U17701/Y (AOI211X4MTR)                                 0.141      1.337 r
  U6805/Y (NOR2X1MTR)                                    0.060      1.397 f
  PIM_result_reg_331_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_331_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_203_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U1689/Y (BUFX8MTR)                                     0.064      0.409 r
  U1691/Y (INVX6MTR)                                     0.030      0.439 f
  U9114/Y (CLKNAND2X2MTR)                                0.029      0.468 r
  U6180/Y (CLKAND2X2MTR)                                 0.100      0.568 r
  U3897/Y (NAND2X2MTR)                                   0.050      0.619 f
  U3652/Y (INVX2MTR)                                     0.049      0.668 r
  U4988/Y (NOR2X1MTR)                                    0.055      0.724 f
  U6892/Y (NOR2X2MTR)                                    0.087      0.811 r
  U5398/Y (NAND3X2MTR)                                   0.091      0.902 f
  U2817/Y (NOR2X2MTR)                                    0.086      0.988 r
  U11171/Y (NAND3BX4MTR)                                 0.070      1.058 f
  U2744/Y (NOR2X4MTR)                                    0.081      1.140 r
  U9505/Y (INVX2MTR)                                     0.057      1.196 f
  U17701/Y (AOI211X4MTR)                                 0.141      1.337 r
  U6806/Y (NOR2X1MTR)                                    0.060      1.397 f
  PIM_result_reg_203_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_203_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U7840/Y (NAND2X4MTR)                                   0.051      0.593 f
  U5040/Y (CLKNAND2X4MTR)                                0.067      0.661 r
  U901/Y (NAND2X6MTR)                                    0.054      0.714 f
  U6473/Y (NAND2X2MTR)                                   0.052      0.766 r
  U6885/Y (INVX4MTR)                                     0.040      0.806 f
  U3070/Y (CLKNAND2X4MTR)                                0.036      0.842 r
  U1639/Y (AND2X8MTR)                                    0.092      0.934 r
  U13216/Y (CLKNAND2X2MTR)                               0.052      0.986 f
  U11854/Y (OAI22X4MTR)                                  0.065      1.051 r
  U297/Y (NAND2X2MTR)                                    0.056      1.107 f
  U8772/Y (OAI211X2MTR)                                  0.052      1.159 r
  U12139/Y (NAND3X4MTR)                                  0.098      1.256 f
  U12563/Y (MXI2X6MTR)                                   0.097      1.353 r
  U9323/Y (OAI22X2MTR)                                   0.059      1.412 f
  U0_BANK_TOP/vACC_2_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_451_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U1081/Y (BUFX8MTR)                                     0.080      0.427 r
  U10949/Y (INVX6MTR)                                    0.039      0.466 f
  U4010/Y (NAND2X1MTR)                                   0.035      0.501 r
  U8291/Y (NAND3X2MTR)                                   0.057      0.558 f
  U626/Y (NOR2X2MTR)                                     0.105      0.663 r
  U2264/Y (NAND2BX2MTR)                                  0.075      0.738 f
  U3016/Y (NOR2X4MTR)                                    0.078      0.815 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.949 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.015 f
  U4866/Y (INVX2MTR)                                     0.058      1.072 r
  U11701/Y (NAND2BX4MTR)                                 0.066      1.138 f
  U11620/Y (OAI211X2MTR)                                 0.096      1.234 r
  U10344/Y (NOR2X2MTR)                                   0.059      1.293 f
  U15589/Y (NOR2X1MTR)                                   0.055      1.349 r
  PIM_result_reg_451_/D (DFFSRHQX1MTR)                   0.000      1.349 r
  data arrival time                                                 1.349

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_451_/CK (DFFSRHQX1MTR)                  0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.349
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U2856/Y (NAND2X8MTR)                                   0.044      0.966 f
  U10721/Y (CLKNAND2X4MTR)                               0.045      1.011 r
  U1932/Y (NAND2X8MTR)                                   0.051      1.061 f
  U4436/Y (NAND2X1MTR)                                   0.050      1.111 r
  U10304/Y (OA21X4MTR)                                   0.100      1.211 r
  U9261/Y (OAI2B1X2MTR)                                  0.063      1.274 f
  U2635/Y (OAI22X1MTR)                                   0.060      1.333 r
  U0_BANK_TOP/vACC_1_reg_6__16_/D (DFFRQX4MTR)           0.000      1.333 r
  data arrival time                                                 1.333

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__16_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.181      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.333
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U10100/Y (CLKNAND2X2MTR)                               0.056      0.459 f
  U10148/Y (NAND4X4MTR)                                  0.054      0.512 r
  U4305/Y (NAND2X3MTR)                                   0.049      0.561 f
  U4766/Y (INVX2MTR)                                     0.051      0.612 r
  U3932/Y (NAND2X2MTR)                                   0.061      0.672 f
  U3096/Y (INVX2MTR)                                     0.051      0.724 r
  U3047/Y (OAI21X2MTR)                                   0.076      0.800 f
  U1908/Y (NAND2X2MTR)                                   0.049      0.849 r
  U4287/Y (AND2X1MTR)                                    0.087      0.935 r
  U10542/Y (OAI21X2MTR)                                  0.046      0.981 f
  U369/Y (AOI21X2MTR)                                    0.073      1.054 r
  U2472/Y (XNOR2X2MTR)                                   0.090      1.144 r
  U12152/Y (AOI22X4MTR)                                  0.077      1.221 f
  U8909/Y (OAI2BB1X4MTR)                                 0.106      1.327 f
  U17573/Y (OAI22X2MTR)                                  0.058      1.385 r
  U0_BANK_TOP/vACC_0_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U10100/Y (CLKNAND2X2MTR)                               0.056      0.459 f
  U10148/Y (NAND4X4MTR)                                  0.054      0.512 r
  U4305/Y (NAND2X3MTR)                                   0.049      0.561 f
  U4766/Y (INVX2MTR)                                     0.051      0.612 r
  U3932/Y (NAND2X2MTR)                                   0.061      0.672 f
  U3096/Y (INVX2MTR)                                     0.051      0.724 r
  U3047/Y (OAI21X2MTR)                                   0.076      0.800 f
  U1908/Y (NAND2X2MTR)                                   0.049      0.849 r
  U4287/Y (AND2X1MTR)                                    0.087      0.935 r
  U10542/Y (OAI21X2MTR)                                  0.046      0.981 f
  U369/Y (AOI21X2MTR)                                    0.073      1.054 r
  U2472/Y (XNOR2X2MTR)                                   0.090      1.144 r
  U12152/Y (AOI22X4MTR)                                  0.077      1.221 f
  U8909/Y (OAI2BB1X4MTR)                                 0.106      1.327 f
  U17617/Y (OAI22X2MTR)                                  0.058      1.385 r
  U0_BANK_TOP/vACC_3_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1256/Y (INVX8MTR)                                     0.033      0.366 f
  U4531/Y (CLKNAND2X2MTR)                                0.030      0.396 r
  U1169/Y (NAND3X2MTR)                                   0.074      0.470 f
  U8546/Y (OAI21BX4MTR)                                  0.081      0.551 r
  U8517/Y (NAND2X4MTR)                                   0.061      0.612 f
  U8283/Y (INVX4MTR)                                     0.043      0.655 r
  U4232/Y (CLKNAND2X4MTR)                                0.043      0.698 f
  U2374/Y (NAND2X4MTR)                                   0.041      0.739 r
  U2069/Y (NAND2X4MTR)                                   0.041      0.780 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.826 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.870 f
  U2360/Y (NAND2X8MTR)                                   0.041      0.910 r
  U5477/Y (NAND2X8MTR)                                   0.053      0.964 f
  U8077/Y (XNOR2X2MTR)                                   0.076      1.039 f
  U9235/Y (AOI22X2MTR)                                   0.096      1.135 r
  U154/Y (OAI21X2MTR)                                    0.074      1.209 f
  U7187/Y (MXI2X2MTR)                                    0.109      1.318 r
  U11483/Y (OAI22X1MTR)                                  0.088      1.405 f
  U0_BANK_TOP/vACC_2_reg_4__0_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1443/Y (BUFX4MTR)                                     0.069      0.422 f
  U5260/Y (AOI2BB2X2MTR)                                 0.113      0.536 f
  U6320/Y (NAND2BX4MTR)                                  0.048      0.583 r
  U844/Y (NAND2X6MTR)                                    0.049      0.632 f
  U1684/Y (NOR2X4MTR)                                    0.068      0.700 r
  U737/Y (INVX4MTR)                                      0.050      0.750 f
  U583/Y (AOI21X6MTR)                                    0.079      0.829 r
  U1700/Y (OAI21X6MTR)                                   0.062      0.892 f
  U398/Y (OAI2BB1X2MTR)                                  0.095      0.987 f
  U1742/Y (AOI21X2MTR)                                   0.074      1.060 r
  U1412/Y (XNOR2X2MTR)                                   0.081      1.142 r
  U224/Y (CLKNAND2X2MTR)                                 0.068      1.209 f
  U9881/Y (NAND3X4MTR)                                   0.052      1.262 r
  U11767/Y (INVX2MTR)                                    0.045      1.307 f
  U2657/Y (OAI22X2MTR)                                   0.056      1.363 r
  U0_BANK_TOP/vACC_1_reg_4__13_/D (DFFRHQX1MTR)          0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__13_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U11153/Y (NAND2X2MTR)                                  0.038      0.444 f
  U12643/Y (OAI2BB1X2MTR)                                0.038      0.482 r
  U1482/Y (INVX2MTR)                                     0.034      0.516 f
  U1489/Y (NAND2X4MTR)                                   0.034      0.549 r
  U1928/Y (NAND2X4MTR)                                   0.040      0.589 f
  U11378/Y (CLKNAND2X4MTR)                               0.052      0.641 r
  U1525/Y (INVX4MTR)                                     0.037      0.677 f
  U9453/Y (NOR2X4MTR)                                    0.050      0.728 r
  U9156/Y (INVX2MTR)                                     0.048      0.775 f
  U7036/Y (CLKNAND2X4MTR)                                0.036      0.812 r
  U1588/Y (NOR2X4MTR)                                    0.032      0.844 f
  U1466/Y (NOR2X6MTR)                                    0.057      0.900 r
  U2526/Y (NAND2X8MTR)                                   0.068      0.968 f
  U2615/Y (INVX3MTR)                                     0.050      1.017 r
  U8681/Y (MXI2X2MTR)                                    0.084      1.101 r
  U16404/Y (NAND3X4MTR)                                  0.087      1.188 f
  U2620/Y (NOR2X6MTR)                                    0.075      1.264 r
  U9339/Y (MXI2X6MTR)                                    0.066      1.330 f
  U7044/Y (NAND2X3MTR)                                   0.040      1.370 r
  U69/Y (OAI21X2MTR)                                     0.047      1.417 f
  U0_BANK_TOP/vACC_2_reg_6__4_/D (DFFRHQX4MTR)           0.000      1.417 f
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.097      1.418
  data required time                                                1.418
  --------------------------------------------------------------------------
  data required time                                                1.418
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U12919/Y (NOR2BX4MTR)                                  0.051      0.459 r
  U1892/Y (NOR2X2MTR)                                    0.035      0.495 f
  U6991/Y (CLKNAND2X4MTR)                                0.041      0.535 r
  U7856/Y (NAND2BX2MTR)                                  0.059      0.595 f
  U12008/Y (INVX3MTR)                                    0.046      0.640 r
  U890/Y (NAND2X2MTR)                                    0.059      0.699 f
  U6533/Y (INVX2MTR)                                     0.051      0.751 r
  U9687/Y (OAI21X2MTR)                                   0.072      0.823 f
  U16175/Y (CLKNAND2X2MTR)                               0.052      0.874 r
  U5930/Y (NAND4X4MTR)                                   0.067      0.941 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.017 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.088 f
  U8602/Y (NAND2X6MTR)                                   0.058      1.146 r
  U8732/Y (NOR2X12MTR)                                   0.033      1.179 f
  U4815/Y (OAI21X3MTR)                                   0.073      1.253 r
  U4807/Y (INVX3MTR)                                     0.049      1.302 f
  U16136/Y (NOR2X1MTR)                                   0.047      1.349 r
  U0_BANK_TOP/detect_pos_edge_reg_7_/D (DFFRQX2MTR)      0.000      1.349 r
  data arrival time                                                 1.349

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_7_/CK (DFFRQX2MTR)     0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.349
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U15989/Y (CLKNAND2X16MTR)                              0.058      0.301 f
  U13267/Y (INVX24MTR)                                   0.050      0.351 r
  U1645/Y (NAND2X8MTR)                                   0.048      0.400 f
  U7153/Y (NOR2X4MTR)                                    0.105      0.505 r
  U13095/Y (XOR2X8MTR)                                   0.100      0.604 r
  U13092/Y (XOR2X8MTR)                                   0.089      0.693 r
  U15963/Y (OAI21X4MTR)                                  0.056      0.750 f
  U16185/Y (OAI2BB1X4MTR)                                0.052      0.801 r
  U491/Y (XOR2X4MTR)                                     0.101      0.903 r
  U13186/Y (XOR2X8MTR)                                   0.103      1.006 r
  U320/Y (NOR2X5MTR)                                     0.047      1.053 f
  U2480/Y (OAI21X6MTR)                                   0.092      1.145 r
  U8016/Y (AOI21X8MTR)                                   0.064      1.209 f
  U12699/Y (OAI21BX2MTR)                                 0.081      1.290 r
  U2545/Y (XNOR2X2MTR)                                   0.056      1.346 f
  U2331/Y (NOR2X3MTR)                                    0.051      1.397 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U9190/Y (CLKNAND2X16MTR)                               0.061      0.304 f
  U5566/Y (INVX14MTR)                                    0.060      0.364 r
  U1219/Y (NAND2X6MTR)                                   0.054      0.418 f
  U7337/Y (INVX4MTR)                                     0.038      0.456 r
  U4413/Y (CLKNAND2X2MTR)                                0.049      0.505 f
  U7253/Y (INVX4MTR)                                     0.051      0.557 r
  U8959/Y (XNOR2X8MTR)                                   0.071      0.628 r
  U16405/Y (OAI2BB1X4MTR)                                0.113      0.741 r
  U566/Y (BUFX4MTR)                                      0.077      0.818 r
  U4706/Y (XOR2X8MTR)                                    0.062      0.880 f
  U8755/Y (OAI21X4MTR)                                   0.055      0.936 r
  U16719/Y (OAI2B1X8MTR)                                 0.072      1.008 f
  U2080/Y (NOR2X12MTR)                                   0.072      1.080 r
  U9526/Y (OAI21X6MTR)                                   0.055      1.135 f
  U9391/Y (AOI21X8MTR)                                   0.081      1.216 r
  U13236/Y (OAI21BX4MTR)                                 0.061      1.276 f
  U7459/Y (XNOR2X2MTR)                                   0.065      1.341 f
  U4726/Y (NOR2X1MTR)                                    0.054      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U4455/Y (CLKNAND2X4MTR)                                0.052      1.210 r
  U176/Y (NAND2X4MTR)                                    0.040      1.250 f
  U1965/Y (INVX4MTR)                                     0.038      1.288 r
  U11354/Y (NAND2X2MTR)                                  0.037      1.325 f
  U15931/Y (OAI2BB2X1MTR)                                0.065      1.390 r
  U0_BANK_TOP/vACC_1_reg_0__18_/D (DFFRHQX2MTR)          0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U7840/Y (NAND2X4MTR)                                   0.051      0.593 f
  U5040/Y (CLKNAND2X4MTR)                                0.067      0.661 r
  U901/Y (NAND2X6MTR)                                    0.054      0.714 f
  U6473/Y (NAND2X2MTR)                                   0.052      0.766 r
  U6885/Y (INVX4MTR)                                     0.040      0.806 f
  U3070/Y (CLKNAND2X4MTR)                                0.036      0.842 r
  U1639/Y (AND2X8MTR)                                    0.092      0.934 r
  U13216/Y (CLKNAND2X2MTR)                               0.052      0.986 f
  U11854/Y (OAI22X4MTR)                                  0.065      1.051 r
  U297/Y (NAND2X2MTR)                                    0.056      1.107 f
  U8772/Y (OAI211X2MTR)                                  0.052      1.159 r
  U12139/Y (NAND3X4MTR)                                  0.098      1.256 f
  U12563/Y (MXI2X6MTR)                                   0.097      1.353 r
  U17653/Y (OAI22X2MTR)                                  0.059      1.412 f
  U0_BANK_TOP/vACC_3_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U1712/Y (BUFX14MTR)                                    0.096      0.366 f
  U1327/Y (INVX8MTR)                                     0.047      0.413 r
  U1149/Y (CLKNAND2X2MTR)                                0.046      0.459 f
  U793/Y (OAI2B1X2MTR)                                   0.044      0.504 r
  U8855/Y (OAI21X3MTR)                                   0.088      0.591 f
  U4072/Y (CLKNAND2X2MTR)                                0.063      0.654 r
  U2019/Y (NAND2X4MTR)                                   0.047      0.701 f
  U1480/Y (OAI21X4MTR)                                   0.081      0.782 r
  U13009/Y (NAND2X4MTR)                                  0.049      0.831 f
  U1471/Y (CLKNAND2X4MTR)                                0.044      0.874 r
  U1986/Y (NAND2X6MTR)                                   0.048      0.922 f
  U1398/Y (NAND2X12MTR)                                  0.046      0.968 r
  U4824/Y (INVX3MTR)                                     0.030      0.998 f
  U12281/Y (INVX2MTR)                                    0.030      1.028 r
  U334/Y (XNOR2X1MTR)                                    0.037      1.065 f
  U11702/Y (CLKNAND2X2MTR)                               0.059      1.124 r
  U2691/Y (NAND3X4MTR)                                   0.073      1.197 f
  U16403/Y (BUFX4MTR)                                    0.086      1.283 f
  U119/Y (NOR2X2MTR)                                     0.074      1.357 r
  U17385/Y (OAI22X2MTR)                                  0.056      1.413 f
  U0_BANK_TOP/vACC_2_reg_1__8_/D (DFFRHQX4MTR)           0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1208/Y (INVX6MTR)                                     0.035      0.368 f
  U8826/Y (OAI2BB1X4MTR)                                 0.077      0.445 f
  U1083/Y (OAI21X3MTR)                                   0.095      0.540 r
  U9031/Y (NAND2X6MTR)                                   0.077      0.617 f
  U9100/Y (NOR2X4MTR)                                    0.094      0.711 r
  U11937/Y (OAI21X4MTR)                                  0.076      0.787 f
  U1951/Y (AOI21X8MTR)                                   0.081      0.868 r
  U12957/Y (OAI21X8MTR)                                  0.071      0.939 f
  U301/Y (AOI2B1X4MTR)                                   0.079      1.018 r
  U1747/Y (XNOR2X2MTR)                                   0.084      1.101 r
  U8635/Y (OAI22X4MTR)                                   0.086      1.187 f
  U8012/Y (NOR2X4MTR)                                    0.080      1.267 r
  U8237/Y (OAI21X6MTR)                                   0.059      1.326 f
  U12599/Y (CLKNAND2X2MTR)                               0.035      1.362 r
  U12595/Y (OAI2BB1X1MTR)                                0.053      1.414 f
  U0_BANK_TOP/vACC_3_reg_3__2_/D (DFFRHQX4MTR)           0.000      1.414 f
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U1587/Y (INVX6MTR)                                     0.032      0.441 r
  U14479/Y (AOI21X2MTR)                                  0.044      0.485 f
  U1970/Y (NAND3X2MTR)                                   0.043      0.528 r
  U2003/Y (NAND2BX2MTR)                                  0.065      0.593 f
  U5106/Y (AND2X4MTR)                                    0.106      0.699 f
  U8757/Y (AOI21X6MTR)                                   0.095      0.794 r
  U9709/Y (OAI21X4MTR)                                   0.070      0.865 f
  U6456/Y (OAI2B1X2MTR)                                  0.118      0.983 f
  U5172/Y (AOI21X1MTR)                                   0.072      1.055 r
  U1422/Y (XNOR2X2MTR)                                   0.082      1.137 r
  U10080/Y (NAND2X2MTR)                                  0.068      1.204 f
  U16324/Y (NAND3X4MTR)                                  0.061      1.265 r
  U16414/Y (MXI2X6MTR)                                   0.060      1.325 f
  U12938/Y (OAI22X2MTR)                                  0.061      1.386 r
  U0_BANK_TOP/vACC_2_reg_3__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U2856/Y (NAND2X8MTR)                                   0.044      0.966 f
  U10721/Y (CLKNAND2X4MTR)                               0.045      1.011 r
  U1932/Y (NAND2X8MTR)                                   0.051      1.061 f
  U4436/Y (NAND2X1MTR)                                   0.050      1.111 r
  U10304/Y (OA21X4MTR)                                   0.100      1.211 r
  U9261/Y (OAI2B1X2MTR)                                  0.063      1.274 f
  U2638/Y (OAI22X1MTR)                                   0.060      1.333 r
  U0_BANK_TOP/vACC_0_reg_6__16_/D (DFFRQX4MTR)           0.000      1.333 r
  data arrival time                                                 1.333

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__16_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.181      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.333
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U12118/Y (INVX12MTR)                                   0.041      0.188 f
  U1934/Y (NAND3X12MTR)                                  0.048      0.236 r
  U1728/Y (INVX16MTR)                                    0.046      0.283 f
  U5129/Y (INVX12MTR)                                    0.038      0.321 r
  U2236/Y (INVX8MTR)                                     0.027      0.348 f
  U1186/Y (NAND2X4MTR)                                   0.026      0.373 r
  U2043/Y (OR2X4MTR)                                     0.073      0.447 r
  U8746/Y (NAND3X4MTR)                                   0.056      0.502 f
  U1987/Y (AOI21X4MTR)                                   0.075      0.577 r
  U9367/Y (NAND2X6MTR)                                   0.066      0.642 f
  U9366/Y (INVX8MTR)                                     0.042      0.684 r
  U754/Y (NAND2X5MTR)                                    0.046      0.731 f
  U16989/Y (AOI21X8MTR)                                  0.081      0.812 r
  U11711/Y (OAI21X8MTR)                                  0.069      0.880 f
  U1886/Y (NAND2X8MTR)                                   0.050      0.931 r
  U1853/Y (NAND2X12MTR)                                  0.048      0.979 f
  U456/Y (CLKNAND2X4MTR)                                 0.040      1.019 r
  U10311/Y (NAND2X2MTR)                                  0.048      1.067 f
  U10310/Y (AOI22X4MTR)                                  0.068      1.135 r
  U6457/Y (OAI2B1X4MTR)                                  0.065      1.200 f
  U1735/Y (NOR2X8MTR)                                    0.071      1.270 r
  U1770/Y (MXI2X6MTR)                                    0.064      1.334 f
  U11251/Y (NAND2X2MTR)                                  0.043      1.377 r
  U8507/Y (OAI2BB1X2MTR)                                 0.042      1.419 f
  U0_BANK_TOP/vACC_0_reg_7__4_/D (DFFRHQX4MTR)           0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1208/Y (INVX6MTR)                                     0.035      0.368 f
  U8826/Y (OAI2BB1X4MTR)                                 0.077      0.445 f
  U1083/Y (OAI21X3MTR)                                   0.095      0.540 r
  U9031/Y (NAND2X6MTR)                                   0.077      0.617 f
  U9100/Y (NOR2X4MTR)                                    0.094      0.711 r
  U11937/Y (OAI21X4MTR)                                  0.076      0.787 f
  U1951/Y (AOI21X8MTR)                                   0.081      0.868 r
  U12957/Y (OAI21X8MTR)                                  0.071      0.939 f
  U1699/Y (NAND2X3MTR)                                   0.053      0.992 r
  U481/Y (NAND2X6MTR)                                    0.052      1.043 f
  U2134/Y (NAND2X8MTR)                                   0.044      1.088 r
  U6735/Y (INVX8MTR)                                     0.044      1.132 f
  U2136/Y (INVX6MTR)                                     0.062      1.193 r
  U13522/Y (CLKNAND2X4MTR)                               0.070      1.263 f
  U8487/Y (OAI22X1MTR)                                   0.070      1.333 r
  U0_BANK_TOP/vACC_0_reg_3__11_/D (DFFRQX4MTR)           0.000      1.333 r
  data arrival time                                                 1.333

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__11_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.180      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.333
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U1587/Y (INVX6MTR)                                     0.032      0.441 r
  U14479/Y (AOI21X2MTR)                                  0.044      0.485 f
  U1970/Y (NAND3X2MTR)                                   0.043      0.528 r
  U2003/Y (NAND2BX2MTR)                                  0.065      0.593 f
  U5106/Y (AND2X4MTR)                                    0.106      0.699 f
  U8757/Y (AOI21X6MTR)                                   0.095      0.794 r
  U9709/Y (OAI21X4MTR)                                   0.070      0.865 f
  U6456/Y (OAI2B1X2MTR)                                  0.118      0.983 f
  U5172/Y (AOI21X1MTR)                                   0.072      1.055 r
  U1422/Y (XNOR2X2MTR)                                   0.082      1.137 r
  U10080/Y (NAND2X2MTR)                                  0.068      1.204 f
  U16324/Y (NAND3X4MTR)                                  0.061      1.265 r
  U16414/Y (MXI2X6MTR)                                   0.060      1.325 f
  U16372/Y (OAI22X2MTR)                                  0.061      1.386 r
  U0_BANK_TOP/vACC_0_reg_3__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U9508/Y (NAND2X12MTR)                                  0.047      1.121 f
  U8038/Y (INVX10MTR)                                    0.063      1.184 r
  U4827/Y (INVX6MTR)                                     0.047      1.230 f
  U6141/Y (OAI21X8MTR)                                   0.081      1.312 r
  U12861/Y (CLKNAND2X2MTR)                               0.052      1.363 f
  U11371/Y (CLKNAND2X2MTR)                               0.036      1.399 r
  U0_BANK_TOP/vACC_0_reg_1__1_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U2856/Y (NAND2X8MTR)                                   0.044      0.966 f
  U10721/Y (CLKNAND2X4MTR)                               0.045      1.011 r
  U1932/Y (NAND2X8MTR)                                   0.051      1.061 f
  U4436/Y (NAND2X1MTR)                                   0.050      1.111 r
  U10304/Y (OA21X4MTR)                                   0.100      1.211 r
  U9261/Y (OAI2B1X2MTR)                                  0.063      1.274 f
  U2645/Y (OAI22X1MTR)                                   0.060      1.333 r
  U0_BANK_TOP/vACC_3_reg_6__16_/D (DFFRQX4MTR)           0.000      1.333 r
  data arrival time                                                 1.333

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__16_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.181      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.333
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U1585/Y (INVX14MTR)                                    0.055      0.270 r
  U1268/Y (INVX16MTR)                                    0.037      0.306 f
  U1238/Y (INVX18MTR)                                    0.039      0.345 r
  U8763/Y (INVX8MTR)                                     0.032      0.377 f
  U13750/Y (AND2X1MTR)                                   0.091      0.468 f
  U8363/Y (OAI21BX2MTR)                                  0.085      0.553 r
  U8359/Y (NAND2X4MTR)                                   0.067      0.620 f
  U16699/Y (AND2X8MTR)                                   0.089      0.709 f
  U11911/Y (NOR2X4MTR)                                   0.070      0.779 r
  U544/Y (AND2X8MTR)                                     0.105      0.884 r
  U2187/Y (NAND2X8MTR)                                   0.048      0.932 f
  U2118/Y (NAND2X4MTR)                                   0.045      0.976 r
  U9293/Y (OAI2BB1X4MTR)                                 0.091      1.067 r
  U2047/Y (XNOR2X1MTR)                                   0.073      1.140 r
  U4994/Y (NAND2X3MTR)                                   0.062      1.203 f
  U2027/Y (NAND3X4MTR)                                   0.056      1.259 r
  U2612/Y (MXI2X6MTR)                                    0.063      1.321 f
  U12101/Y (OAI22X2MTR)                                  0.063      1.384 r
  U0_BANK_TOP/vACC_0_reg_0__6_/D (DFFRHQX2MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__6_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U12118/Y (INVX12MTR)                                   0.041      0.188 f
  U1934/Y (NAND3X12MTR)                                  0.048      0.236 r
  U1728/Y (INVX16MTR)                                    0.046      0.283 f
  U5129/Y (INVX12MTR)                                    0.038      0.321 r
  U2236/Y (INVX8MTR)                                     0.027      0.348 f
  U1186/Y (NAND2X4MTR)                                   0.026      0.373 r
  U2043/Y (OR2X4MTR)                                     0.073      0.447 r
  U8746/Y (NAND3X4MTR)                                   0.056      0.502 f
  U1987/Y (AOI21X4MTR)                                   0.075      0.577 r
  U9367/Y (NAND2X6MTR)                                   0.066      0.642 f
  U9366/Y (INVX8MTR)                                     0.042      0.684 r
  U754/Y (NAND2X5MTR)                                    0.046      0.731 f
  U16989/Y (AOI21X8MTR)                                  0.081      0.812 r
  U11711/Y (OAI21X8MTR)                                  0.069      0.880 f
  U1886/Y (NAND2X8MTR)                                   0.050      0.931 r
  U1853/Y (NAND2X12MTR)                                  0.048      0.979 f
  U6508/Y (CLKNAND2X2MTR)                                0.037      1.016 r
  U8693/Y (CLKNAND2X2MTR)                                0.044      1.060 f
  U4839/Y (XNOR2X2MTR)                                   0.074      1.134 f
  U8662/Y (OAI22X4MTR)                                   0.082      1.216 r
  U1871/Y (AOI2BB1X4MTR)                                 0.056      1.273 f
  U2688/Y (OAI22X1MTR)                                   0.054      1.327 r
  U0_BANK_TOP/vACC_2_reg_7__11_/D (DFFRQX4MTR)           0.000      1.327 r
  data arrival time                                                 1.327

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__11_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.187      1.328
  data required time                                                1.328
  --------------------------------------------------------------------------
  data required time                                                1.328
  data arrival time                                                -1.327
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U1585/Y (INVX14MTR)                                    0.055      0.270 r
  U1268/Y (INVX16MTR)                                    0.037      0.306 f
  U1238/Y (INVX18MTR)                                    0.039      0.345 r
  U8763/Y (INVX8MTR)                                     0.032      0.377 f
  U13750/Y (AND2X1MTR)                                   0.091      0.468 f
  U8363/Y (OAI21BX2MTR)                                  0.085      0.553 r
  U8359/Y (NAND2X4MTR)                                   0.067      0.620 f
  U16699/Y (AND2X8MTR)                                   0.089      0.709 f
  U11911/Y (NOR2X4MTR)                                   0.070      0.779 r
  U544/Y (AND2X8MTR)                                     0.105      0.884 r
  U2187/Y (NAND2X8MTR)                                   0.048      0.932 f
  U2118/Y (NAND2X4MTR)                                   0.045      0.976 r
  U9293/Y (OAI2BB1X4MTR)                                 0.091      1.067 r
  U2047/Y (XNOR2X1MTR)                                   0.073      1.140 r
  U4994/Y (NAND2X3MTR)                                   0.062      1.203 f
  U2027/Y (NAND3X4MTR)                                   0.056      1.259 r
  U2612/Y (MXI2X6MTR)                                    0.063      1.321 f
  U11697/Y (OAI22X2MTR)                                  0.063      1.384 r
  U0_BANK_TOP/vACC_3_reg_0__6_/D (DFFRHQX2MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__6_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U12118/Y (INVX12MTR)                                   0.041      0.188 f
  U1934/Y (NAND3X12MTR)                                  0.048      0.236 r
  U1728/Y (INVX16MTR)                                    0.046      0.283 f
  U5129/Y (INVX12MTR)                                    0.038      0.321 r
  U2236/Y (INVX8MTR)                                     0.027      0.348 f
  U1186/Y (NAND2X4MTR)                                   0.026      0.373 r
  U2043/Y (OR2X4MTR)                                     0.073      0.447 r
  U8746/Y (NAND3X4MTR)                                   0.056      0.502 f
  U1987/Y (AOI21X4MTR)                                   0.075      0.577 r
  U9367/Y (NAND2X6MTR)                                   0.066      0.642 f
  U9366/Y (INVX8MTR)                                     0.042      0.684 r
  U754/Y (NAND2X5MTR)                                    0.046      0.731 f
  U16989/Y (AOI21X8MTR)                                  0.081      0.812 r
  U11711/Y (OAI21X8MTR)                                  0.069      0.880 f
  U1886/Y (NAND2X8MTR)                                   0.050      0.931 r
  U1853/Y (NAND2X12MTR)                                  0.048      0.979 f
  U456/Y (CLKNAND2X4MTR)                                 0.040      1.019 r
  U10311/Y (NAND2X2MTR)                                  0.048      1.067 f
  U10310/Y (AOI22X4MTR)                                  0.068      1.135 r
  U6457/Y (OAI2B1X4MTR)                                  0.065      1.200 f
  U1735/Y (NOR2X8MTR)                                    0.071      1.270 r
  U1770/Y (MXI2X6MTR)                                    0.064      1.334 f
  U11253/Y (NAND2X2MTR)                                  0.043      1.377 r
  U16462/Y (OAI2BB1X2MTR)                                0.042      1.419 f
  U0_BANK_TOP/vACC_3_reg_7__4_/D (DFFRHQX4MTR)           0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U1587/Y (INVX6MTR)                                     0.032      0.441 r
  U14479/Y (AOI21X2MTR)                                  0.044      0.485 f
  U1970/Y (NAND3X2MTR)                                   0.043      0.528 r
  U2003/Y (NAND2BX2MTR)                                  0.065      0.593 f
  U5106/Y (AND2X4MTR)                                    0.106      0.699 f
  U8757/Y (AOI21X6MTR)                                   0.095      0.794 r
  U9709/Y (OAI21X4MTR)                                   0.070      0.865 f
  U6456/Y (OAI2B1X2MTR)                                  0.118      0.983 f
  U5172/Y (AOI21X1MTR)                                   0.072      1.055 r
  U1422/Y (XNOR2X2MTR)                                   0.082      1.137 r
  U10080/Y (NAND2X2MTR)                                  0.068      1.204 f
  U16324/Y (NAND3X4MTR)                                  0.061      1.265 r
  U16414/Y (MXI2X6MTR)                                   0.060      1.325 f
  U12937/Y (OAI22X2MTR)                                  0.061      1.386 r
  U0_BANK_TOP/vACC_3_reg_3__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U9190/Y (CLKNAND2X16MTR)                               0.061      0.304 f
  U12794/Y (NAND2BX4MTR)                                 0.104      0.408 f
  U1584/Y (INVX3MTR)                                     0.057      0.464 r
  U15852/Y (BUFX3MTR)                                    0.089      0.553 r
  U15971/Y (XNOR2X8MTR)                                  0.096      0.649 r
  U11275/Y (XOR2X8MTR)                                   0.099      0.748 r
  U11261/Y (XOR2X8MTR)                                   0.097      0.845 r
  U5433/Y (XOR2X8MTR)                                    0.097      0.941 r
  U16007/Y (XNOR2X8MTR)                                  0.114      1.055 r
  U16064/Y (NOR2X12MTR)                                  0.042      1.098 f
  U16052/Y (NOR2X6MTR)                                   0.061      1.159 r
  U8086/Y (AOI21X8MTR)                                   0.060      1.219 f
  U114/Y (OAI21X4MTR)                                    0.075      1.294 r
  U8103/Y (XNOR2X2MTR)                                   0.046      1.340 f
  U7239/Y (NOR2X2MTR)                                    0.055      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U9190/Y (CLKNAND2X16MTR)                               0.061      0.304 f
  U12794/Y (NAND2BX4MTR)                                 0.104      0.408 f
  U1584/Y (INVX3MTR)                                     0.057      0.464 r
  U15852/Y (BUFX3MTR)                                    0.089      0.553 r
  U15971/Y (XNOR2X8MTR)                                  0.096      0.649 r
  U11275/Y (XOR2X8MTR)                                   0.099      0.748 r
  U11261/Y (XOR2X8MTR)                                   0.097      0.845 r
  U5433/Y (XOR2X8MTR)                                    0.097      0.941 r
  U16007/Y (XNOR2X8MTR)                                  0.114      1.055 r
  U16064/Y (NOR2X12MTR)                                  0.042      1.098 f
  U16052/Y (NOR2X6MTR)                                   0.061      1.159 r
  U8086/Y (AOI21X8MTR)                                   0.060      1.219 f
  U115/Y (OAI21X4MTR)                                    0.075      1.294 r
  U2517/Y (XNOR2X2MTR)                                   0.046      1.340 f
  U2516/Y (NOR2X2MTR)                                    0.055      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U1561/Y (NAND2X8MTR)                                   0.045      1.119 f
  U6246/Y (NAND3X12MTR)                                  0.066      1.185 r
  U2389/Y (NAND2X4MTR)                                   0.040      1.225 f
  U4178/Y (CLKNAND2X2MTR)                                0.042      1.266 r
  U7579/Y (INVX3MTR)                                     0.042      1.308 f
  U9316/Y (OAI22X2MTR)                                   0.054      1.362 r
  U0_BANK_TOP/vACC_3_reg_1__21_/D (DFFRHQX1MTR)          0.000      1.362 r
  data arrival time                                                 1.362

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.362
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U8687/Y (INVX16MTR)                                    0.045      0.376 r
  U1252/Y (INVX12MTR)                                    0.029      0.405 f
  U1223/Y (INVX8MTR)                                     0.032      0.437 r
  U1090/Y (CLKNAND2X2MTR)                                0.039      0.476 f
  U9092/Y (NAND4X2MTR)                                   0.044      0.520 r
  U2061/Y (OAI2BB1X4MTR)                                 0.102      0.622 r
  U881/Y (INVX3MTR)                                      0.039      0.661 f
  U3194/Y (NOR2X4MTR)                                    0.073      0.734 r
  U639/Y (OAI21X4MTR)                                    0.067      0.801 f
  U8445/Y (NAND2X3MTR)                                   0.054      0.855 r
  U388/Y (AND2X8MTR)                                     0.096      0.951 r
  U10340/Y (NAND2X8MTR)                                  0.050      1.001 f
  U8226/Y (OAI2BB1X4MTR)                                 0.094      1.095 f
  U13270/Y (XOR2X8MTR)                                   0.078      1.173 f
  U9095/Y (OAI211X8MTR)                                  0.097      1.270 r
  U9093/Y (OAI2B1X8MTR)                                  0.061      1.331 f
  U12944/Y (OAI22X2MTR)                                  0.055      1.386 r
  U0_BANK_TOP/vACC_0_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX2MTR)
                                                         0.157      0.157 r
  U4066/Y (CLKNAND2X2MTR)                                0.098      0.256 f
  U12966/Y (OAI22X1MTR)                                  0.093      0.349 r
  U2558/Y (NOR3X1MTR)                                    0.073      0.422 f
  U13082/Y (AND4X4MTR)                                   0.101      0.523 f
  U5187/Y (NAND2X6MTR)                                   0.047      0.570 r
  U11350/Y (INVX2MTR)                                    0.038      0.608 f
  U4951/Y (CLKNAND2X4MTR)                                0.047      0.655 r
  U5570/Y (INVX4MTR)                                     0.029      0.684 f
  U15831/Y (OAI2B1X4MTR)                                 0.025      0.709 r
  U666/Y (NAND2X2MTR)                                    0.090      0.799 f
  U2168/Y (AOI21X8MTR)                                   0.109      0.908 r
  U1714/Y (NAND2X6MTR)                                   0.062      0.970 f
  U6650/Y (NOR2X2MTR)                                    0.053      1.023 r
  U9032/Y (OAI2BB1X2MTR)                                 0.096      1.119 r
  U1381/Y (OAI21BX4MTR)                                  0.072      1.191 r
  U8012/Y (NOR2X4MTR)                                    0.048      1.239 f
  U8237/Y (OAI21X6MTR)                                   0.071      1.311 r
  U9198/Y (NAND2X2MTR)                                   0.049      1.360 f
  U2418/Y (OAI2BB1X2MTR)                                 0.039      1.399 r
  U0_BANK_TOP/vACC_1_reg_3__2_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U2164/Y (NAND2X4MTR)                                   0.043      0.586 f
  U9574/Y (OAI2BB1X4MTR)                                 0.052      0.637 r
  U12731/Y (INVX2MTR)                                    0.049      0.686 f
  U10612/Y (NAND2X3MTR)                                  0.051      0.737 r
  U9023/Y (NAND3X4MTR)                                   0.056      0.793 f
  U17033/Y (NOR2X4MTR)                                   0.068      0.860 r
  U4171/Y (NAND2X6MTR)                                   0.070      0.931 f
  U2671/Y (NAND2X6MTR)                                   0.049      0.980 r
  U4547/Y (CLKNAND2X4MTR)                                0.040      1.020 f
  U1710/Y (NAND2X4MTR)                                   0.032      1.052 r
  U8660/Y (XNOR2X2MTR)                                   0.072      1.124 r
  U6821/Y (NOR2X3MTR)                                    0.047      1.171 f
  U1784/Y (NOR2X4MTR)                                    0.099      1.270 r
  U16397/Y (OAI21X6MTR)                                  0.068      1.338 f
  U8297/Y (NAND2X2MTR)                                   0.039      1.377 r
  U16317/Y (OAI2BB1X2MTR)                                0.042      1.419 f
  U0_BANK_TOP/vACC_2_reg_3__1_/D (DFFRHQX4MTR)           0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U12118/Y (INVX12MTR)                                   0.041      0.188 f
  U1934/Y (NAND3X12MTR)                                  0.048      0.236 r
  U1728/Y (INVX16MTR)                                    0.046      0.283 f
  U5129/Y (INVX12MTR)                                    0.038      0.321 r
  U2236/Y (INVX8MTR)                                     0.027      0.348 f
  U1186/Y (NAND2X4MTR)                                   0.026      0.373 r
  U2043/Y (OR2X4MTR)                                     0.073      0.447 r
  U8746/Y (NAND3X4MTR)                                   0.056      0.502 f
  U1987/Y (AOI21X4MTR)                                   0.075      0.577 r
  U9367/Y (NAND2X6MTR)                                   0.066      0.642 f
  U9366/Y (INVX8MTR)                                     0.042      0.684 r
  U754/Y (NAND2X5MTR)                                    0.046      0.731 f
  U16989/Y (AOI21X8MTR)                                  0.081      0.812 r
  U11711/Y (OAI21X8MTR)                                  0.069      0.880 f
  U1886/Y (NAND2X8MTR)                                   0.050      0.931 r
  U1853/Y (NAND2X12MTR)                                  0.048      0.979 f
  U456/Y (CLKNAND2X4MTR)                                 0.040      1.019 r
  U10311/Y (NAND2X2MTR)                                  0.048      1.067 f
  U10310/Y (AOI22X4MTR)                                  0.068      1.135 r
  U6457/Y (OAI2B1X4MTR)                                  0.065      1.200 f
  U1735/Y (NOR2X8MTR)                                    0.071      1.270 r
  U1770/Y (MXI2X6MTR)                                    0.064      1.334 f
  U9740/Y (NAND2X2MTR)                                   0.043      1.377 r
  U1811/Y (OAI2BB1X2MTR)                                 0.041      1.419 f
  U0_BANK_TOP/vACC_1_reg_7__4_/D (DFFRHQX4MTR)           0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U8687/Y (INVX16MTR)                                    0.045      0.376 r
  U1252/Y (INVX12MTR)                                    0.029      0.405 f
  U1223/Y (INVX8MTR)                                     0.032      0.437 r
  U1090/Y (CLKNAND2X2MTR)                                0.039      0.476 f
  U9092/Y (NAND4X2MTR)                                   0.044      0.520 r
  U2061/Y (OAI2BB1X4MTR)                                 0.102      0.622 r
  U881/Y (INVX3MTR)                                      0.039      0.661 f
  U3194/Y (NOR2X4MTR)                                    0.073      0.734 r
  U639/Y (OAI21X4MTR)                                    0.067      0.801 f
  U8445/Y (NAND2X3MTR)                                   0.054      0.855 r
  U388/Y (AND2X8MTR)                                     0.096      0.951 r
  U10340/Y (NAND2X8MTR)                                  0.050      1.001 f
  U8226/Y (OAI2BB1X4MTR)                                 0.094      1.095 f
  U13270/Y (XOR2X8MTR)                                   0.078      1.173 f
  U9095/Y (OAI211X8MTR)                                  0.097      1.270 r
  U9093/Y (OAI2B1X8MTR)                                  0.061      1.331 f
  U12945/Y (OAI22X2MTR)                                  0.055      1.386 r
  U0_BANK_TOP/vACC_3_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_397_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.098      0.313 r
  U8516/Y (INVX8MTR)                                     0.057      0.369 f
  U2158/Y (BUFX6MTR)                                     0.086      0.455 f
  U9696/Y (INVX3MTR)                                     0.046      0.501 r
  U10207/Y (AND2X2MTR)                                   0.102      0.602 r
  U10204/Y (NAND3BX4MTR)                                 0.072      0.674 r
  U5977/Y (NOR2X2MTR)                                    0.039      0.713 f
  U11232/Y (NAND3X4MTR)                                  0.059      0.772 r
  U2946/Y (INVX2MTR)                                     0.034      0.806 f
  U325/Y (NAND2X2MTR)                                    0.069      0.875 r
  U10473/Y (CLKNAND2X2MTR)                               0.064      0.939 f
  U308/Y (NOR2X2MTR)                                     0.083      1.023 r
  U9474/Y (NAND3X4MTR)                                   0.096      1.118 f
  U12510/Y (NAND2BX2MTR)                                 0.117      1.235 f
  U2696/Y (AOI22X2MTR)                                   0.103      1.339 r
  U3694/Y (NOR2X1MTR)                                    0.058      1.397 f
  PIM_result_reg_397_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_397_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_269_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.098      0.313 r
  U8516/Y (INVX8MTR)                                     0.057      0.369 f
  U2158/Y (BUFX6MTR)                                     0.086      0.455 f
  U9696/Y (INVX3MTR)                                     0.046      0.501 r
  U10207/Y (AND2X2MTR)                                   0.102      0.602 r
  U10204/Y (NAND3BX4MTR)                                 0.072      0.674 r
  U5977/Y (NOR2X2MTR)                                    0.039      0.713 f
  U11232/Y (NAND3X4MTR)                                  0.059      0.772 r
  U2946/Y (INVX2MTR)                                     0.034      0.806 f
  U325/Y (NAND2X2MTR)                                    0.069      0.875 r
  U10473/Y (CLKNAND2X2MTR)                               0.064      0.939 f
  U308/Y (NOR2X2MTR)                                     0.083      1.023 r
  U9474/Y (NAND3X4MTR)                                   0.096      1.118 f
  U12510/Y (NAND2BX2MTR)                                 0.117      1.235 f
  U2696/Y (AOI22X2MTR)                                   0.103      1.339 r
  U11528/Y (NOR2X1MTR)                                   0.058      1.397 f
  PIM_result_reg_269_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_269_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_141_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.098      0.313 r
  U8516/Y (INVX8MTR)                                     0.057      0.369 f
  U2158/Y (BUFX6MTR)                                     0.086      0.455 f
  U9696/Y (INVX3MTR)                                     0.046      0.501 r
  U10207/Y (AND2X2MTR)                                   0.102      0.602 r
  U10204/Y (NAND3BX4MTR)                                 0.072      0.674 r
  U5977/Y (NOR2X2MTR)                                    0.039      0.713 f
  U11232/Y (NAND3X4MTR)                                  0.059      0.772 r
  U2946/Y (INVX2MTR)                                     0.034      0.806 f
  U325/Y (NAND2X2MTR)                                    0.069      0.875 r
  U10473/Y (CLKNAND2X2MTR)                               0.064      0.939 f
  U308/Y (NOR2X2MTR)                                     0.083      1.023 r
  U9474/Y (NAND3X4MTR)                                   0.096      1.118 f
  U12510/Y (NAND2BX2MTR)                                 0.117      1.235 f
  U2696/Y (AOI22X2MTR)                                   0.103      1.339 r
  U15248/Y (NOR2X1MTR)                                   0.058      1.397 f
  PIM_result_reg_141_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_141_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.098      0.313 r
  U8516/Y (INVX8MTR)                                     0.057      0.369 f
  U2158/Y (BUFX6MTR)                                     0.086      0.455 f
  U9696/Y (INVX3MTR)                                     0.046      0.501 r
  U10207/Y (AND2X2MTR)                                   0.102      0.602 r
  U10204/Y (NAND3BX4MTR)                                 0.072      0.674 r
  U5977/Y (NOR2X2MTR)                                    0.039      0.713 f
  U11232/Y (NAND3X4MTR)                                  0.059      0.772 r
  U2946/Y (INVX2MTR)                                     0.034      0.806 f
  U325/Y (NAND2X2MTR)                                    0.069      0.875 r
  U10473/Y (CLKNAND2X2MTR)                               0.064      0.939 f
  U308/Y (NOR2X2MTR)                                     0.083      1.023 r
  U9474/Y (NAND3X4MTR)                                   0.096      1.118 f
  U12510/Y (NAND2BX2MTR)                                 0.117      1.235 f
  U2696/Y (AOI22X2MTR)                                   0.103      1.339 r
  U15249/Y (NOR2X1MTR)                                   0.058      1.397 f
  PIM_result_reg_13_/D (DFFRHQX2MTR)                     0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_13_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U12118/Y (INVX12MTR)                                   0.041      0.188 f
  U1934/Y (NAND3X12MTR)                                  0.048      0.236 r
  U1728/Y (INVX16MTR)                                    0.046      0.283 f
  U5144/Y (INVX12MTR)                                    0.043      0.326 r
  U1227/Y (INVX3MTR)                                     0.035      0.361 f
  U7096/Y (NAND2X2MTR)                                   0.032      0.393 r
  U12687/Y (NAND4X2MTR)                                  0.083      0.476 f
  U1620/Y (OAI2BB1X2MTR)                                 0.116      0.592 f
  U10295/Y (INVX3MTR)                                    0.057      0.649 r
  U10291/Y (NAND2X4MTR)                                  0.046      0.695 f
  U782/Y (NAND2X4MTR)                                    0.036      0.732 r
  U7261/Y (NAND2X4MTR)                                   0.043      0.775 f
  U11796/Y (NAND2X4MTR)                                  0.044      0.818 r
  U2237/Y (NAND2X8MTR)                                   0.046      0.864 f
  U1980/Y (NAND2X8MTR)                                   0.047      0.911 r
  U8998/Y (NAND2X12MTR)                                  0.049      0.960 f
  U8859/Y (AOI31X2MTR)                                   0.095      1.055 r
  U13404/Y (XNOR2X2MTR)                                  0.094      1.149 r
  U2522/Y (NAND2X4MTR)                                   0.054      1.204 f
  U13190/Y (NAND3X4MTR)                                  0.052      1.255 r
  U1828/Y (MXI2X6MTR)                                    0.061      1.316 f
  U11410/Y (OAI2BB2X2MTR)                                0.074      1.391 r
  U0_BANK_TOP/vACC_3_reg_0__5_/D (DFFRHQX4MTR)           0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1256/Y (INVX8MTR)                                     0.033      0.366 f
  U4531/Y (CLKNAND2X2MTR)                                0.030      0.396 r
  U1169/Y (NAND3X2MTR)                                   0.074      0.470 f
  U8546/Y (OAI21BX4MTR)                                  0.081      0.551 r
  U8517/Y (NAND2X4MTR)                                   0.061      0.612 f
  U8283/Y (INVX4MTR)                                     0.043      0.655 r
  U4232/Y (CLKNAND2X4MTR)                                0.043      0.698 f
  U2374/Y (NAND2X4MTR)                                   0.041      0.739 r
  U2069/Y (NAND2X4MTR)                                   0.041      0.780 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.826 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.870 f
  U2360/Y (NAND2X8MTR)                                   0.041      0.910 r
  U5477/Y (NAND2X8MTR)                                   0.053      0.964 f
  U8077/Y (XNOR2X2MTR)                                   0.076      1.039 f
  U9235/Y (AOI22X2MTR)                                   0.096      1.135 r
  U154/Y (OAI21X2MTR)                                    0.074      1.209 f
  U7187/Y (MXI2X2MTR)                                    0.109      1.318 r
  U8455/Y (OAI22X1MTR)                                   0.088      1.405 f
  U0_BANK_TOP/vACC_1_reg_4__0_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX2MTR)
                                                         0.157      0.157 r
  U4066/Y (CLKNAND2X2MTR)                                0.098      0.256 f
  U12966/Y (OAI22X1MTR)                                  0.093      0.349 r
  U2558/Y (NOR3X1MTR)                                    0.073      0.422 f
  U13082/Y (AND4X4MTR)                                   0.101      0.523 f
  U5187/Y (NAND2X6MTR)                                   0.047      0.570 r
  U11350/Y (INVX2MTR)                                    0.038      0.608 f
  U4951/Y (CLKNAND2X4MTR)                                0.047      0.655 r
  U5570/Y (INVX4MTR)                                     0.029      0.684 f
  U15831/Y (OAI2B1X4MTR)                                 0.025      0.709 r
  U666/Y (NAND2X2MTR)                                    0.090      0.799 f
  U2168/Y (AOI21X8MTR)                                   0.109      0.908 r
  U1714/Y (NAND2X6MTR)                                   0.062      0.970 f
  U6650/Y (NOR2X2MTR)                                    0.053      1.023 r
  U9032/Y (OAI2BB1X2MTR)                                 0.096      1.119 r
  U1381/Y (OAI21BX4MTR)                                  0.072      1.191 r
  U8012/Y (NOR2X4MTR)                                    0.048      1.239 f
  U8237/Y (OAI21X6MTR)                                   0.071      1.311 r
  U1384/Y (NAND2X2MTR)                                   0.049      1.360 f
  U1390/Y (OAI2BB1X2MTR)                                 0.039      1.399 r
  U0_BANK_TOP/vACC_0_reg_3__2_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U10466/Y (INVX3MTR)                                    0.051      0.907 f
  U11859/Y (AOI21X2MTR)                                  0.081      0.987 r
  U10469/Y (XOR2X1MTR)                                   0.082      1.069 r
  U12802/Y (AO2B2X4MTR)                                  0.145      1.214 r
  U1762/Y (NOR2X3MTR)                                    0.031      1.245 f
  U12132/Y (NAND2BX4MTR)                                 0.041      1.286 r
  U12131/Y (OAI2B1X8MTR)                                 0.045      1.331 f
  U17690/Y (OAI22X2MTR)                                  0.055      1.386 r
  U0_BANK_TOP/vACC_0_reg_4__6_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_28_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U8759/Y (OAI21X2MTR)                                   0.063      1.051 f
  U2651/Y (NAND3X2MTR)                                   0.061      1.112 r
  U2464/Y (AOI2BB1X4MTR)                                 0.045      1.157 f
  U9357/Y (OAI21BX2MTR)                                  0.077      1.233 r
  U9332/Y (AOI21X2MTR)                                   0.055      1.288 f
  U11365/Y (NOR2X1MTR)                                   0.058      1.346 r
  PIM_result_reg_28_/D (DFFRQX2MTR)                      0.000      1.346 r
  data arrival time                                                 1.346

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_28_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.167      1.348
  data required time                                                1.348
  --------------------------------------------------------------------------
  data required time                                                1.348
  data arrival time                                                -1.346
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_412_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U8759/Y (OAI21X2MTR)                                   0.063      1.051 f
  U2651/Y (NAND3X2MTR)                                   0.061      1.112 r
  U2464/Y (AOI2BB1X4MTR)                                 0.045      1.157 f
  U9357/Y (OAI21BX2MTR)                                  0.077      1.233 r
  U9332/Y (AOI21X2MTR)                                   0.055      1.288 f
  U11380/Y (NOR2X1MTR)                                   0.058      1.346 r
  PIM_result_reg_412_/D (DFFRQX2MTR)                     0.000      1.346 r
  data arrival time                                                 1.346

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_412_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.167      1.348
  data required time                                                1.348
  --------------------------------------------------------------------------
  data required time                                                1.348
  data arrival time                                                -1.346
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_284_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U8759/Y (OAI21X2MTR)                                   0.063      1.051 f
  U2651/Y (NAND3X2MTR)                                   0.061      1.112 r
  U2464/Y (AOI2BB1X4MTR)                                 0.045      1.157 f
  U9357/Y (OAI21BX2MTR)                                  0.077      1.233 r
  U9332/Y (AOI21X2MTR)                                   0.055      1.288 f
  U11395/Y (NOR2X1MTR)                                   0.058      1.346 r
  PIM_result_reg_284_/D (DFFRQX2MTR)                     0.000      1.346 r
  data arrival time                                                 1.346

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_284_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.167      1.348
  data required time                                                1.348
  --------------------------------------------------------------------------
  data required time                                                1.348
  data arrival time                                                -1.346
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_156_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U8759/Y (OAI21X2MTR)                                   0.063      1.051 f
  U2651/Y (NAND3X2MTR)                                   0.061      1.112 r
  U2464/Y (AOI2BB1X4MTR)                                 0.045      1.157 f
  U9357/Y (OAI21BX2MTR)                                  0.077      1.233 r
  U9332/Y (AOI21X2MTR)                                   0.055      1.288 f
  U11426/Y (NOR2X1MTR)                                   0.058      1.346 r
  PIM_result_reg_156_/D (DFFRQX2MTR)                     0.000      1.346 r
  data arrival time                                                 1.346

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_156_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.167      1.348
  data required time                                                1.348
  --------------------------------------------------------------------------
  data required time                                                1.348
  data arrival time                                                -1.346
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U1585/Y (INVX14MTR)                                    0.055      0.270 r
  U1268/Y (INVX16MTR)                                    0.037      0.306 f
  U1238/Y (INVX18MTR)                                    0.039      0.345 r
  U8763/Y (INVX8MTR)                                     0.032      0.377 f
  U13750/Y (AND2X1MTR)                                   0.091      0.468 f
  U8363/Y (OAI21BX2MTR)                                  0.085      0.553 r
  U8359/Y (NAND2X4MTR)                                   0.067      0.620 f
  U16699/Y (AND2X8MTR)                                   0.089      0.709 f
  U11911/Y (NOR2X4MTR)                                   0.070      0.779 r
  U544/Y (AND2X8MTR)                                     0.105      0.884 r
  U2187/Y (NAND2X8MTR)                                   0.048      0.932 f
  U2118/Y (NAND2X4MTR)                                   0.045      0.976 r
  U9293/Y (OAI2BB1X4MTR)                                 0.091      1.067 r
  U2047/Y (XNOR2X1MTR)                                   0.073      1.140 r
  U4994/Y (NAND2X3MTR)                                   0.062      1.203 f
  U2027/Y (NAND3X4MTR)                                   0.056      1.259 r
  U2612/Y (MXI2X6MTR)                                    0.063      1.321 f
  U11704/Y (OAI22X2MTR)                                  0.063      1.384 r
  U0_BANK_TOP/vACC_1_reg_0__6_/D (DFFRHQX2MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__6_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U2031/Y (INVX14MTR)                                    0.043      0.293 f
  U2056/Y (INVX8MTR)                                     0.043      0.335 r
  U1014/Y (NAND2X6MTR)                                   0.060      0.395 f
  U8954/Y (NOR2X3MTR)                                    0.086      0.481 r
  U7492/Y (XNOR2X2MTR)                                   0.112      0.593 r
  U1092/Y (XNOR2X2MTR)                                   0.066      0.659 f
  U11170/Y (OR2X2MTR)                                    0.112      0.770 f
  U348/Y (AOI21X2MTR)                                    0.119      0.889 r
  U10463/Y (OAI21X6MTR)                                  0.078      0.967 f
  U16698/Y (AOI21X8MTR)                                  0.090      1.057 r
  U12923/Y (OAI21X8MTR)                                  0.069      1.126 f
  U15962/Y (AOI21X8MTR)                                  0.089      1.215 r
  U12255/Y (OAI21X4MTR)                                  0.057      1.272 f
  U16482/Y (XNOR2X2MTR)                                  0.068      1.340 f
  U16093/Y (NOR2X2MTR)                                   0.055      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U1561/Y (NAND2X8MTR)                                   0.045      1.119 f
  U6246/Y (NAND3X12MTR)                                  0.066      1.185 r
  U2389/Y (NAND2X4MTR)                                   0.040      1.225 f
  U4178/Y (CLKNAND2X2MTR)                                0.042      1.266 r
  U7579/Y (INVX3MTR)                                     0.042      1.308 f
  U9318/Y (OAI22X2MTR)                                   0.054      1.362 r
  U0_BANK_TOP/vACC_1_reg_1__21_/D (DFFRHQX1MTR)          0.000      1.362 r
  data arrival time                                                 1.362

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.362
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U1712/Y (BUFX14MTR)                                    0.096      0.366 f
  U1327/Y (INVX8MTR)                                     0.047      0.413 r
  U1149/Y (CLKNAND2X2MTR)                                0.046      0.459 f
  U793/Y (OAI2B1X2MTR)                                   0.044      0.504 r
  U8855/Y (OAI21X3MTR)                                   0.088      0.591 f
  U4072/Y (CLKNAND2X2MTR)                                0.063      0.654 r
  U2019/Y (NAND2X4MTR)                                   0.047      0.701 f
  U1480/Y (OAI21X4MTR)                                   0.081      0.782 r
  U13009/Y (NAND2X4MTR)                                  0.049      0.831 f
  U1471/Y (CLKNAND2X4MTR)                                0.044      0.874 r
  U1986/Y (NAND2X6MTR)                                   0.048      0.922 f
  U1398/Y (NAND2X12MTR)                                  0.046      0.968 r
  U16395/Y (OAI2BB1X2MTR)                                0.100      1.068 r
  U8043/Y (XNOR2X1MTR)                                   0.070      1.137 r
  U230/Y (NAND2X2MTR)                                    0.072      1.209 f
  U5156/Y (NAND2X4MTR)                                   0.060      1.269 r
  U11591/Y (OAI21X4MTR)                                  0.057      1.326 f
  U11584/Y (OAI22X2MTR)                                  0.059      1.386 r
  U0_BANK_TOP/vACC_1_reg_1__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_116_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U834/Y (BUFX6MTR)                                      0.077      0.399 r
  U11042/Y (INVX2MTR)                                    0.065      0.463 f
  U4363/Y (CLKNAND2X2MTR)                                0.058      0.522 r
  U16993/Y (NAND4X4MTR)                                  0.125      0.646 f
  U5059/Y (NOR2X4MTR)                                    0.100      0.746 r
  U6203/Y (INVX1MTR)                                     0.051      0.797 f
  U3058/Y (NOR2X2MTR)                                    0.077      0.874 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.947 f
  U2950/Y (INVX2MTR)                                     0.061      1.008 r
  U14844/Y (AOI31X1MTR)                                  0.100      1.108 f
  U11717/Y (OAI211X2MTR)                                 0.112      1.220 r
  U11638/Y (AOI211X2MTR)                                 0.064      1.284 f
  U15564/Y (NOR2X1MTR)                                   0.062      1.345 r
  PIM_result_reg_116_/D (DFFRQX2MTR)                     0.000      1.345 r
  data arrival time                                                 1.345

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_116_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.345
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_244_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U834/Y (BUFX6MTR)                                      0.077      0.399 r
  U11042/Y (INVX2MTR)                                    0.065      0.463 f
  U4363/Y (CLKNAND2X2MTR)                                0.058      0.522 r
  U16993/Y (NAND4X4MTR)                                  0.125      0.646 f
  U5059/Y (NOR2X4MTR)                                    0.100      0.746 r
  U6203/Y (INVX1MTR)                                     0.051      0.797 f
  U3058/Y (NOR2X2MTR)                                    0.077      0.874 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.947 f
  U2950/Y (INVX2MTR)                                     0.061      1.008 r
  U14844/Y (AOI31X1MTR)                                  0.100      1.108 f
  U11717/Y (OAI211X2MTR)                                 0.112      1.220 r
  U11638/Y (AOI211X2MTR)                                 0.064      1.284 f
  U15560/Y (NOR2X1MTR)                                   0.062      1.345 r
  PIM_result_reg_244_/D (DFFRQX2MTR)                     0.000      1.345 r
  data arrival time                                                 1.345

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_244_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.345
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_372_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U834/Y (BUFX6MTR)                                      0.077      0.399 r
  U11042/Y (INVX2MTR)                                    0.065      0.463 f
  U4363/Y (CLKNAND2X2MTR)                                0.058      0.522 r
  U16993/Y (NAND4X4MTR)                                  0.125      0.646 f
  U5059/Y (NOR2X4MTR)                                    0.100      0.746 r
  U6203/Y (INVX1MTR)                                     0.051      0.797 f
  U3058/Y (NOR2X2MTR)                                    0.077      0.874 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.947 f
  U2950/Y (INVX2MTR)                                     0.061      1.008 r
  U14844/Y (AOI31X1MTR)                                  0.100      1.108 f
  U11717/Y (OAI211X2MTR)                                 0.112      1.220 r
  U11638/Y (AOI211X2MTR)                                 0.064      1.284 f
  U15555/Y (NOR2X1MTR)                                   0.062      1.345 r
  PIM_result_reg_372_/D (DFFRQX2MTR)                     0.000      1.345 r
  data arrival time                                                 1.345

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_372_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.345
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_500_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U834/Y (BUFX6MTR)                                      0.077      0.399 r
  U11042/Y (INVX2MTR)                                    0.065      0.463 f
  U4363/Y (CLKNAND2X2MTR)                                0.058      0.522 r
  U16993/Y (NAND4X4MTR)                                  0.125      0.646 f
  U5059/Y (NOR2X4MTR)                                    0.100      0.746 r
  U6203/Y (INVX1MTR)                                     0.051      0.797 f
  U3058/Y (NOR2X2MTR)                                    0.077      0.874 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.947 f
  U2950/Y (INVX2MTR)                                     0.061      1.008 r
  U14844/Y (AOI31X1MTR)                                  0.100      1.108 f
  U11717/Y (OAI211X2MTR)                                 0.112      1.220 r
  U11638/Y (AOI211X2MTR)                                 0.064      1.284 f
  U15550/Y (NOR2X1MTR)                                   0.062      1.345 r
  PIM_result_reg_500_/D (DFFRQX2MTR)                     0.000      1.345 r
  data arrival time                                                 1.345

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_500_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.345
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U10083/Y (INVX14MTR)                                   0.040      0.287 f
  U1974/Y (INVX16MTR)                                    0.037      0.324 r
  U1752/Y (INVX12MTR)                                    0.033      0.357 f
  U9922/Y (INVX4MTR)                                     0.031      0.388 r
  U7930/Y (OAI2B2X2MTR)                                  0.051      0.439 f
  U9652/Y (OAI21X4MTR)                                   0.108      0.547 r
  U977/Y (CLKNAND2X4MTR)                                 0.069      0.616 f
  U922/Y (NOR2X4MTR)                                     0.070      0.687 r
  U16231/Y (OAI21X2MTR)                                  0.059      0.746 f
  U9713/Y (INVX2MTR)                                     0.044      0.790 r
  U1471/Y (CLKNAND2X4MTR)                                0.053      0.843 f
  U1986/Y (NAND2X6MTR)                                   0.045      0.888 r
  U1398/Y (NAND2X12MTR)                                  0.050      0.937 f
  U1519/Y (NAND2X6MTR)                                   0.037      0.974 r
  U9488/Y (CLKNAND2X2MTR)                                0.043      1.017 f
  U5437/Y (CLKNAND2X2MTR)                                0.042      1.059 r
  U11606/Y (OAI211X4MTR)                                 0.082      1.140 f
  U197/Y (AOI21X6MTR)                                    0.113      1.253 r
  U1949/Y (BUFX6MTR)                                     0.082      1.334 r
  U13324/Y (OAI22X1MTR)                                  0.058      1.392 f
  U0_BANK_TOP/vACC_3_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U1265/Y (BUFX6MTR)                                     0.082      0.297 f
  U1360/Y (NAND2X2MTR)                                   0.041      0.338 r
  U16106/Y (INVX1MTR)                                    0.038      0.376 f
  U2542/Y (OAI2BB1X4MTR)                                 0.076      0.452 f
  U8411/Y (NOR2X3MTR)                                    0.058      0.510 r
  U3281/Y (NAND3X4MTR)                                   0.089      0.599 f
  U3239/Y (INVX6MTR)                                     0.064      0.663 r
  U1040/Y (NAND2X8MTR)                                   0.050      0.713 f
  U11301/Y (CLKNAND2X4MTR)                               0.050      0.763 r
  U2601/Y (CLKNAND2X4MTR)                                0.040      0.803 f
  U1588/Y (NOR2X4MTR)                                    0.066      0.869 r
  U1466/Y (NOR2X6MTR)                                    0.039      0.909 f
  U2526/Y (NAND2X8MTR)                                   0.058      0.966 r
  U12591/Y (XNOR2X2MTR)                                  0.098      1.064 r
  U226/Y (AOI22X2MTR)                                    0.086      1.150 f
  U9399/Y (OAI2B1X4MTR)                                  0.057      1.208 r
  U2677/Y (OAI22X4MTR)                                   0.070      1.278 f
  U18737/Y (OAI22X2MTR)                                  0.058      1.336 r
  U0_BANK_TOP/vACC_2_reg_6__0_/D (DFFRQX2MTR)            0.000      1.336 r
  data arrival time                                                 1.336

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__0_/CK (DFFRQX2MTR)           0.000      1.515 r
  library setup time                                    -0.178      1.337
  data required time                                                1.337
  --------------------------------------------------------------------------
  data required time                                                1.337
  data arrival time                                                -1.336
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U1712/Y (BUFX14MTR)                                    0.096      0.366 f
  U1327/Y (INVX8MTR)                                     0.047      0.413 r
  U1149/Y (CLKNAND2X2MTR)                                0.046      0.459 f
  U793/Y (OAI2B1X2MTR)                                   0.044      0.504 r
  U8855/Y (OAI21X3MTR)                                   0.088      0.591 f
  U4072/Y (CLKNAND2X2MTR)                                0.063      0.654 r
  U2019/Y (NAND2X4MTR)                                   0.047      0.701 f
  U1480/Y (OAI21X4MTR)                                   0.081      0.782 r
  U13009/Y (NAND2X4MTR)                                  0.049      0.831 f
  U1471/Y (CLKNAND2X4MTR)                                0.044      0.874 r
  U1986/Y (NAND2X6MTR)                                   0.048      0.922 f
  U1398/Y (NAND2X12MTR)                                  0.046      0.968 r
  U16395/Y (OAI2BB1X2MTR)                                0.100      1.068 r
  U8043/Y (XNOR2X1MTR)                                   0.070      1.137 r
  U230/Y (NAND2X2MTR)                                    0.072      1.209 f
  U5156/Y (NAND2X4MTR)                                   0.060      1.269 r
  U11591/Y (OAI21X4MTR)                                  0.057      1.326 f
  U11578/Y (OAI22X2MTR)                                  0.059      1.386 r
  U0_BANK_TOP/vACC_3_reg_1__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U1712/Y (BUFX14MTR)                                    0.096      0.366 f
  U1327/Y (INVX8MTR)                                     0.047      0.413 r
  U1149/Y (CLKNAND2X2MTR)                                0.046      0.459 f
  U793/Y (OAI2B1X2MTR)                                   0.044      0.504 r
  U8855/Y (OAI21X3MTR)                                   0.088      0.591 f
  U4072/Y (CLKNAND2X2MTR)                                0.063      0.654 r
  U2019/Y (NAND2X4MTR)                                   0.047      0.701 f
  U1480/Y (OAI21X4MTR)                                   0.081      0.782 r
  U13009/Y (NAND2X4MTR)                                  0.049      0.831 f
  U1471/Y (CLKNAND2X4MTR)                                0.044      0.874 r
  U1986/Y (NAND2X6MTR)                                   0.048      0.922 f
  U1398/Y (NAND2X12MTR)                                  0.046      0.968 r
  U16395/Y (OAI2BB1X2MTR)                                0.100      1.068 r
  U8043/Y (XNOR2X1MTR)                                   0.070      1.137 r
  U230/Y (NAND2X2MTR)                                    0.072      1.209 f
  U5156/Y (NAND2X4MTR)                                   0.060      1.269 r
  U11591/Y (OAI21X4MTR)                                  0.057      1.326 f
  U11579/Y (OAI22X2MTR)                                  0.059      1.386 r
  U0_BANK_TOP/vACC_2_reg_1__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 f
  U9283/Y (INVX8MTR)                                     0.040      0.163 r
  U10159/Y (AND2X4MTR)                                   0.111      0.274 r
  U2423/Y (INVX8MTR)                                     0.033      0.307 f
  U16702/Y (OAI22X2MTR)                                  0.064      0.370 r
  U16703/Y (NOR2X2MTR)                                   0.042      0.412 f
  U1476/Y (CLKAND2X2MTR)                                 0.074      0.486 f
  U3425/Y (NAND2X2MTR)                                   0.065      0.551 r
  U732/Y (NAND3X2MTR)                                    0.111      0.661 f
  U1527/Y (OAI2BB1X4MTR)                                 0.116      0.777 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.863 f
  U4171/Y (NAND2X6MTR)                                   0.052      0.915 r
  U2107/Y (NAND2X6MTR)                                   0.058      0.973 f
  U2476/Y (NAND3X4MTR)                                   0.045      1.019 r
  U211/Y (OAI2BB1X4MTR)                                  0.085      1.104 r
  U1785/Y (OAI2B11X4MTR)                                 0.142      1.246 r
  U1968/Y (MXI2X6MTR)                                    0.077      1.323 f
  U17640/Y (OAI22X2MTR)                                  0.063      1.386 r
  U0_BANK_TOP/vACC_3_reg_3__6_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 f
  U9283/Y (INVX8MTR)                                     0.040      0.163 r
  U10159/Y (AND2X4MTR)                                   0.111      0.274 r
  U2423/Y (INVX8MTR)                                     0.033      0.307 f
  U16702/Y (OAI22X2MTR)                                  0.064      0.370 r
  U16703/Y (NOR2X2MTR)                                   0.042      0.412 f
  U1476/Y (CLKAND2X2MTR)                                 0.074      0.486 f
  U3425/Y (NAND2X2MTR)                                   0.065      0.551 r
  U732/Y (NAND3X2MTR)                                    0.111      0.661 f
  U1527/Y (OAI2BB1X4MTR)                                 0.116      0.777 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.863 f
  U4171/Y (NAND2X6MTR)                                   0.052      0.915 r
  U2107/Y (NAND2X6MTR)                                   0.058      0.973 f
  U2476/Y (NAND3X4MTR)                                   0.045      1.019 r
  U211/Y (OAI2BB1X4MTR)                                  0.085      1.104 r
  U1785/Y (OAI2B11X4MTR)                                 0.142      1.246 r
  U1968/Y (MXI2X6MTR)                                    0.077      1.323 f
  U15438/Y (OAI22X2MTR)                                  0.063      1.386 r
  U0_BANK_TOP/vACC_1_reg_3__6_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_366_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U9071/Y (INVX2MTR)                                     0.042      0.922 f
  U8149/Y (NOR2X4MTR)                                    0.065      0.986 r
  U1420/Y (NAND3X3MTR)                                   0.092      1.079 f
  U2838/Y (NAND3X2MTR)                                   0.086      1.165 r
  U960/Y (NOR3X4MTR)                                     0.046      1.211 f
  U112/Y (AOI2BB1X2MTR)                                  0.126      1.337 f
  U2726/Y (NOR2X2MTR)                                    0.058      1.395 r
  PIM_result_reg_366_/D (DFFRHQX4MTR)                    0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_366_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U2164/Y (NAND2X4MTR)                                   0.043      0.586 f
  U9574/Y (OAI2BB1X4MTR)                                 0.052      0.637 r
  U786/Y (NOR2X2MTR)                                     0.047      0.684 f
  U1958/Y (NOR2X4MTR)                                    0.085      0.769 r
  U2023/Y (NAND2X6MTR)                                   0.064      0.833 f
  U12957/Y (OAI21X8MTR)                                  0.107      0.940 r
  U13309/Y (AOI21X4MTR)                                  0.064      1.004 f
  U234/Y (XNOR2X2MTR)                                    0.074      1.078 f
  U298/Y (OAI21X2MTR)                                    0.094      1.172 r
  U1784/Y (NOR2X4MTR)                                    0.056      1.227 f
  U16397/Y (OAI21X6MTR)                                  0.078      1.306 r
  U10606/Y (CLKNAND2X2MTR)                               0.053      1.358 f
  U16430/Y (OAI2BB1X2MTR)                                0.041      1.399 r
  U0_BANK_TOP/vACC_3_reg_3__1_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U8687/Y (INVX16MTR)                                    0.045      0.376 r
  U1252/Y (INVX12MTR)                                    0.029      0.405 f
  U1223/Y (INVX8MTR)                                     0.032      0.437 r
  U1090/Y (CLKNAND2X2MTR)                                0.039      0.476 f
  U9092/Y (NAND4X2MTR)                                   0.044      0.520 r
  U2061/Y (OAI2BB1X4MTR)                                 0.102      0.622 r
  U881/Y (INVX3MTR)                                      0.039      0.661 f
  U3194/Y (NOR2X4MTR)                                    0.073      0.734 r
  U639/Y (OAI21X4MTR)                                    0.067      0.801 f
  U8445/Y (NAND2X3MTR)                                   0.054      0.855 r
  U388/Y (AND2X8MTR)                                     0.096      0.951 r
  U10340/Y (NAND2X8MTR)                                  0.050      1.001 f
  U11419/Y (AOI21X1MTR)                                  0.086      1.087 r
  U139/Y (XOR2X1MTR)                                     0.099      1.186 r
  U9433/Y (AOI2B1X4MTR)                                  0.085      1.271 f
  U16142/Y (OAI22X2MTR)                                  0.063      1.335 r
  U0_BANK_TOP/vACC_3_reg_7__10_/D (DFFRQX2MTR)           0.000      1.335 r
  data arrival time                                                 1.335

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__10_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.179      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.335
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U5687/Y (BUFX16MTR)                                    0.082      0.329 r
  U1473/Y (INVX20MTR)                                    0.032      0.361 f
  U1221/Y (NAND2X2MTR)                                   0.038      0.398 r
  U16097/Y (OAI2BB1X4MTR)                                0.044      0.443 f
  U12116/Y (INVX3MTR)                                    0.032      0.474 r
  U2499/Y (NAND3X4MTR)                                   0.053      0.527 f
  U2005/Y (NAND2X4MTR)                                   0.051      0.579 r
  U9650/Y (NAND2X4MTR)                                   0.054      0.632 f
  U6145/Y (NAND2X4MTR)                                   0.041      0.673 r
  U2743/Y (INVX4MTR)                                     0.035      0.708 f
  U8440/Y (NOR2X4MTR)                                    0.079      0.787 r
  U1378/Y (NAND2X4MTR)                                   0.061      0.848 f
  U1640/Y (OAI21X8MTR)                                   0.103      0.952 r
  U9658/Y (OAI2BB1X4MTR)                                 0.106      1.058 r
  U981/Y (XNOR2X2MTR)                                    0.077      1.135 r
  U9401/Y (OAI22X4MTR)                                   0.081      1.216 f
  U8762/Y (AOI2BB1X8MTR)                                 0.123      1.338 f
  U1924/Y (NAND2X2MTR)                                   0.037      1.375 r
  U1635/Y (OAI2BB1X2MTR)                                 0.044      1.419 f
  U0_BANK_TOP/vACC_3_reg_4__1_/D (DFFRHQX4MTR)           0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U1712/Y (BUFX14MTR)                                    0.096      0.366 f
  U1327/Y (INVX8MTR)                                     0.047      0.413 r
  U1149/Y (CLKNAND2X2MTR)                                0.046      0.459 f
  U793/Y (OAI2B1X2MTR)                                   0.044      0.504 r
  U8855/Y (OAI21X3MTR)                                   0.088      0.591 f
  U4072/Y (CLKNAND2X2MTR)                                0.063      0.654 r
  U2019/Y (NAND2X4MTR)                                   0.047      0.701 f
  U1480/Y (OAI21X4MTR)                                   0.081      0.782 r
  U13009/Y (NAND2X4MTR)                                  0.049      0.831 f
  U1471/Y (CLKNAND2X4MTR)                                0.044      0.874 r
  U1986/Y (NAND2X6MTR)                                   0.048      0.922 f
  U1398/Y (NAND2X12MTR)                                  0.046      0.968 r
  U16395/Y (OAI2BB1X2MTR)                                0.100      1.068 r
  U8043/Y (XNOR2X1MTR)                                   0.070      1.137 r
  U230/Y (NAND2X2MTR)                                    0.072      1.209 f
  U5156/Y (NAND2X4MTR)                                   0.060      1.269 r
  U11591/Y (OAI21X4MTR)                                  0.057      1.326 f
  U11581/Y (OAI22X2MTR)                                  0.059      1.386 r
  U0_BANK_TOP/vACC_0_reg_1__5_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1443/Y (BUFX4MTR)                                     0.069      0.422 f
  U5260/Y (AOI2BB2X2MTR)                                 0.113      0.536 f
  U6320/Y (NAND2BX4MTR)                                  0.048      0.583 r
  U844/Y (NAND2X6MTR)                                    0.049      0.632 f
  U1684/Y (NOR2X4MTR)                                    0.068      0.700 r
  U737/Y (INVX4MTR)                                      0.050      0.750 f
  U583/Y (AOI21X6MTR)                                    0.079      0.829 r
  U1700/Y (OAI21X6MTR)                                   0.062      0.892 f
  U398/Y (OAI2BB1X2MTR)                                  0.095      0.987 f
  U1742/Y (AOI21X2MTR)                                   0.074      1.060 r
  U1412/Y (XNOR2X2MTR)                                   0.081      1.142 r
  U224/Y (CLKNAND2X2MTR)                                 0.068      1.209 f
  U9881/Y (NAND3X4MTR)                                   0.052      1.262 r
  U11767/Y (INVX2MTR)                                    0.045      1.307 f
  U8425/Y (OAI22X1MTR)                                   0.056      1.363 r
  U0_BANK_TOP/vACC_2_reg_4__13_/D (DFFRHQX1MTR)          0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__13_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U2164/Y (NAND2X4MTR)                                   0.043      0.586 f
  U9574/Y (OAI2BB1X4MTR)                                 0.052      0.637 r
  U786/Y (NOR2X2MTR)                                     0.047      0.684 f
  U1958/Y (NOR2X4MTR)                                    0.085      0.769 r
  U2023/Y (NAND2X6MTR)                                   0.064      0.833 f
  U12957/Y (OAI21X8MTR)                                  0.107      0.940 r
  U13309/Y (AOI21X4MTR)                                  0.064      1.004 f
  U234/Y (XNOR2X2MTR)                                    0.074      1.078 f
  U298/Y (OAI21X2MTR)                                    0.094      1.172 r
  U1784/Y (NOR2X4MTR)                                    0.056      1.227 f
  U16397/Y (OAI21X6MTR)                                  0.078      1.306 r
  U10603/Y (CLKNAND2X2MTR)                               0.053      1.358 f
  U13071/Y (OAI2BB1X2MTR)                                0.041      1.399 r
  U0_BANK_TOP/vACC_0_reg_3__1_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U2164/Y (NAND2X4MTR)                                   0.043      0.586 f
  U9574/Y (OAI2BB1X4MTR)                                 0.052      0.637 r
  U786/Y (NOR2X2MTR)                                     0.047      0.684 f
  U1958/Y (NOR2X4MTR)                                    0.085      0.769 r
  U2023/Y (NAND2X6MTR)                                   0.064      0.833 f
  U12957/Y (OAI21X8MTR)                                  0.107      0.940 r
  U13309/Y (AOI21X4MTR)                                  0.064      1.004 f
  U234/Y (XNOR2X2MTR)                                    0.074      1.078 f
  U298/Y (OAI21X2MTR)                                    0.094      1.172 r
  U1784/Y (NOR2X4MTR)                                    0.056      1.227 f
  U16397/Y (OAI21X6MTR)                                  0.078      1.306 r
  U12168/Y (CLKNAND2X2MTR)                               0.053      1.358 f
  U13070/Y (OAI2BB1X2MTR)                                0.041      1.399 r
  U0_BANK_TOP/vACC_1_reg_3__1_/D (DFFRHQX4MTR)           0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U10466/Y (INVX3MTR)                                    0.051      0.907 f
  U11859/Y (AOI21X2MTR)                                  0.081      0.987 r
  U10469/Y (XOR2X1MTR)                                   0.082      1.069 r
  U12802/Y (AO2B2X4MTR)                                  0.145      1.214 r
  U1762/Y (NOR2X3MTR)                                    0.031      1.245 f
  U12132/Y (NAND2BX4MTR)                                 0.041      1.286 r
  U12131/Y (OAI2B1X8MTR)                                 0.045      1.331 f
  U17692/Y (OAI22X2MTR)                                  0.055      1.386 r
  U0_BANK_TOP/vACC_3_reg_4__6_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U16491/Y (CLKNAND2X2MTR)                               0.058      0.461 f
  U11815/Y (OAI2B11X4MTR)                                0.051      0.512 r
  U1856/Y (OAI2B1X4MTR)                                  0.062      0.573 f
  U6133/Y (CLKNAND2X4MTR)                                0.054      0.627 r
  U5397/Y (NOR2X1MTR)                                    0.053      0.680 f
  U6711/Y (NOR2X3MTR)                                    0.092      0.772 r
  U2398/Y (AOI21X8MTR)                                   0.074      0.846 f
  U6632/Y (OAI21X6MTR)                                   0.091      0.937 r
  U8656/Y (NAND2X4MTR)                                   0.065      1.003 f
  U1579/Y (NAND2X6MTR)                                   0.062      1.065 r
  U10081/Y (NAND2X4MTR)                                  0.044      1.109 f
  U9218/Y (NAND3X4MTR)                                   0.051      1.160 r
  U9962/Y (NAND2X4MTR)                                   0.061      1.221 f
  U1284/Y (XNOR2X8MTR)                                   0.084      1.306 f
  U8479/Y (OAI2BB2X2MTR)                                 0.082      1.388 r
  U0_BANK_TOP/vACC_2_reg_4__19_/D (DFFRHQX2MTR)          0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U16491/Y (CLKNAND2X2MTR)                               0.058      0.461 f
  U11815/Y (OAI2B11X4MTR)                                0.051      0.512 r
  U1856/Y (OAI2B1X4MTR)                                  0.062      0.573 f
  U6133/Y (CLKNAND2X4MTR)                                0.054      0.627 r
  U5397/Y (NOR2X1MTR)                                    0.053      0.680 f
  U6711/Y (NOR2X3MTR)                                    0.092      0.772 r
  U2398/Y (AOI21X8MTR)                                   0.074      0.846 f
  U6632/Y (OAI21X6MTR)                                   0.091      0.937 r
  U8656/Y (NAND2X4MTR)                                   0.065      1.003 f
  U1579/Y (NAND2X6MTR)                                   0.062      1.065 r
  U10081/Y (NAND2X4MTR)                                  0.044      1.109 f
  U9218/Y (NAND3X4MTR)                                   0.051      1.160 r
  U9962/Y (NAND2X4MTR)                                   0.061      1.221 f
  U1284/Y (XNOR2X8MTR)                                   0.084      1.306 f
  U4862/Y (OAI2BB2X2MTR)                                 0.082      1.388 r
  U0_BANK_TOP/vACC_1_reg_4__19_/D (DFFRHQX2MTR)          0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U5224/Y (NOR2BX4MTR)                                   0.050      0.453 r
  U1018/Y (INVX2MTR)                                     0.035      0.488 f
  U5362/Y (NAND3X2MTR)                                   0.039      0.527 r
  U8736/Y (AND2X4MTR)                                    0.112      0.639 r
  U490/Y (NOR2X2MTR)                                     0.051      0.690 f
  U3927/Y (NOR2X3MTR)                                    0.099      0.789 r
  U8758/Y (NAND2X4MTR)                                   0.084      0.873 f
  U16368/Y (NOR2X4MTR)                                   0.094      0.967 r
  U10172/Y (AOI21X8MTR)                                  0.060      1.027 f
  U2407/Y (NAND2BX12MTR)                                 0.090      1.117 f
  U3129/Y (NAND3X8MTR)                                   0.049      1.166 r
  U196/Y (CLKNAND2X2MTR)                                 0.047      1.213 f
  U10317/Y (CLKNAND2X2MTR)                               0.037      1.250 r
  U127/Y (NAND2X2MTR)                                    0.066      1.315 f
  U13276/Y (OAI22X2MTR)                                  0.066      1.381 r
  U0_BANK_TOP/vACC_1_reg_5__19_/D (DFFRHQX2MTR)          0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U12231/Y (INVX3MTR)                                    0.064      0.395 r
  U9206/Y (CLKNAND2X2MTR)                                0.064      0.460 f
  U10038/Y (NAND4X4MTR)                                  0.060      0.520 r
  U5643/Y (CLKNAND2X2MTR)                                0.057      0.576 f
  U3386/Y (INVX2MTR)                                     0.056      0.632 r
  U665/Y (NAND2BX2MTR)                                   0.081      0.713 f
  U3243/Y (INVX2MTR)                                     0.064      0.777 r
  U9803/Y (AOI21X2MTR)                                   0.064      0.841 f
  U8906/Y (INVX2MTR)                                     0.048      0.889 r
  U7473/Y (AOI21X1MTR)                                   0.069      0.959 f
  U5120/Y (OA21X4MTR)                                    0.090      1.048 f
  U250/Y (CLKNAND2X2MTR)                                 0.042      1.091 r
  U3064/Y (XOR2X1MTR)                                    0.065      1.156 r
  U8883/Y (OAI2BB1X4MTR)                                 0.125      1.281 r
  U8868/Y (OAI2B1X8MTR)                                  0.051      1.332 f
  U12958/Y (OAI22X2MTR)                                  0.054      1.386 r
  U0_BANK_TOP/vACC_3_reg_6__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U12231/Y (INVX3MTR)                                    0.064      0.395 r
  U9206/Y (CLKNAND2X2MTR)                                0.064      0.460 f
  U10038/Y (NAND4X4MTR)                                  0.060      0.520 r
  U5643/Y (CLKNAND2X2MTR)                                0.057      0.576 f
  U3386/Y (INVX2MTR)                                     0.056      0.632 r
  U665/Y (NAND2BX2MTR)                                   0.081      0.713 f
  U3243/Y (INVX2MTR)                                     0.064      0.777 r
  U9803/Y (AOI21X2MTR)                                   0.064      0.841 f
  U8906/Y (INVX2MTR)                                     0.048      0.889 r
  U7473/Y (AOI21X1MTR)                                   0.069      0.959 f
  U5120/Y (OA21X4MTR)                                    0.090      1.048 f
  U250/Y (CLKNAND2X2MTR)                                 0.042      1.091 r
  U3064/Y (XOR2X1MTR)                                    0.065      1.156 r
  U8883/Y (OAI2BB1X4MTR)                                 0.125      1.281 r
  U8868/Y (OAI2B1X8MTR)                                  0.051      1.332 f
  U12959/Y (OAI22X2MTR)                                  0.054      1.386 r
  U0_BANK_TOP/vACC_0_reg_6__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 f
  U9283/Y (INVX8MTR)                                     0.040      0.163 r
  U10159/Y (AND2X4MTR)                                   0.111      0.274 r
  U2423/Y (INVX8MTR)                                     0.033      0.307 f
  U16702/Y (OAI22X2MTR)                                  0.064      0.370 r
  U16703/Y (NOR2X2MTR)                                   0.042      0.412 f
  U1476/Y (CLKAND2X2MTR)                                 0.074      0.486 f
  U3425/Y (NAND2X2MTR)                                   0.065      0.551 r
  U732/Y (NAND3X2MTR)                                    0.111      0.661 f
  U1527/Y (OAI2BB1X4MTR)                                 0.116      0.777 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.863 f
  U4171/Y (NAND2X6MTR)                                   0.052      0.915 r
  U2107/Y (NAND2X6MTR)                                   0.058      0.973 f
  U2476/Y (NAND3X4MTR)                                   0.045      1.019 r
  U211/Y (OAI2BB1X4MTR)                                  0.085      1.104 r
  U1785/Y (OAI2B11X4MTR)                                 0.142      1.246 r
  U1968/Y (MXI2X6MTR)                                    0.077      1.323 f
  U17642/Y (OAI22X2MTR)                                  0.063      1.386 r
  U0_BANK_TOP/vACC_0_reg_3__6_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_469_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U12536/Y (CLKNAND2X2MTR)                               0.031      0.482 r
  U12357/Y (AND2X4MTR)                                   0.093      0.575 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.667 f
  U6021/Y (INVX4MTR)                                     0.059      0.725 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.764 f
  U445/Y (INVX4MTR)                                      0.049      0.813 r
  U14521/Y (OAI21X1MTR)                                  0.067      0.880 f
  U14520/Y (NAND2X1MTR)                                  0.048      0.928 r
  U17736/Y (OAI211X2MTR)                                 0.070      0.998 f
  U16088/Y (AOI21X1MTR)                                  0.073      1.070 r
  U11765/Y (OAI211X2MTR)                                 0.088      1.158 f
  U11649/Y (NOR4X2MTR)                                   0.167      1.325 r
  U15251/Y (NOR2X1MTR)                                   0.061      1.387 f
  PIM_result_reg_469_/D (DFFRHQX1MTR)                    0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_469_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_341_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U12536/Y (CLKNAND2X2MTR)                               0.031      0.482 r
  U12357/Y (AND2X4MTR)                                   0.093      0.575 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.667 f
  U6021/Y (INVX4MTR)                                     0.059      0.725 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.764 f
  U445/Y (INVX4MTR)                                      0.049      0.813 r
  U14521/Y (OAI21X1MTR)                                  0.067      0.880 f
  U14520/Y (NAND2X1MTR)                                  0.048      0.928 r
  U17736/Y (OAI211X2MTR)                                 0.070      0.998 f
  U16088/Y (AOI21X1MTR)                                  0.073      1.070 r
  U11765/Y (OAI211X2MTR)                                 0.088      1.158 f
  U11649/Y (NOR4X2MTR)                                   0.167      1.325 r
  U15252/Y (NOR2X1MTR)                                   0.061      1.387 f
  PIM_result_reg_341_/D (DFFRHQX1MTR)                    0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_341_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_213_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U12536/Y (CLKNAND2X2MTR)                               0.031      0.482 r
  U12357/Y (AND2X4MTR)                                   0.093      0.575 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.667 f
  U6021/Y (INVX4MTR)                                     0.059      0.725 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.764 f
  U445/Y (INVX4MTR)                                      0.049      0.813 r
  U14521/Y (OAI21X1MTR)                                  0.067      0.880 f
  U14520/Y (NAND2X1MTR)                                  0.048      0.928 r
  U17736/Y (OAI211X2MTR)                                 0.070      0.998 f
  U16088/Y (AOI21X1MTR)                                  0.073      1.070 r
  U11765/Y (OAI211X2MTR)                                 0.088      1.158 f
  U11649/Y (NOR4X2MTR)                                   0.167      1.325 r
  U15253/Y (NOR2X1MTR)                                   0.061      1.387 f
  PIM_result_reg_213_/D (DFFRHQX1MTR)                    0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_213_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_85_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U12536/Y (CLKNAND2X2MTR)                               0.031      0.482 r
  U12357/Y (AND2X4MTR)                                   0.093      0.575 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.667 f
  U6021/Y (INVX4MTR)                                     0.059      0.725 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.764 f
  U445/Y (INVX4MTR)                                      0.049      0.813 r
  U14521/Y (OAI21X1MTR)                                  0.067      0.880 f
  U14520/Y (NAND2X1MTR)                                  0.048      0.928 r
  U17736/Y (OAI211X2MTR)                                 0.070      0.998 f
  U16088/Y (AOI21X1MTR)                                  0.073      1.070 r
  U11765/Y (OAI211X2MTR)                                 0.088      1.158 f
  U11649/Y (NOR4X2MTR)                                   0.167      1.325 r
  U15254/Y (NOR2X1MTR)                                   0.061      1.387 f
  PIM_result_reg_85_/D (DFFRHQX1MTR)                     0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_85_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U2856/Y (NAND2X8MTR)                                   0.044      0.966 f
  U10721/Y (CLKNAND2X4MTR)                               0.045      1.011 r
  U1932/Y (NAND2X8MTR)                                   0.051      1.061 f
  U9643/Y (CLKNAND2X4MTR)                                0.043      1.104 r
  U1313/Y (NAND3X6MTR)                                   0.066      1.170 f
  U9382/Y (CLKNAND2X4MTR)                                0.060      1.231 r
  U6909/Y (OAI2BB1X4MTR)                                 0.053      1.283 f
  U15488/Y (OAI22X1MTR)                                  0.051      1.334 r
  U0_BANK_TOP/vACC_2_reg_6__18_/D (DFFRQX2MTR)           0.000      1.334 r
  data arrival time                                                 1.334

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__18_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.179      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.334
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U12231/Y (INVX3MTR)                                    0.064      0.395 r
  U9206/Y (CLKNAND2X2MTR)                                0.064      0.460 f
  U10038/Y (NAND4X4MTR)                                  0.060      0.520 r
  U5643/Y (CLKNAND2X2MTR)                                0.057      0.576 f
  U3386/Y (INVX2MTR)                                     0.056      0.632 r
  U665/Y (NAND2BX2MTR)                                   0.081      0.713 f
  U3243/Y (INVX2MTR)                                     0.064      0.777 r
  U9803/Y (AOI21X2MTR)                                   0.064      0.841 f
  U8906/Y (INVX2MTR)                                     0.048      0.889 r
  U7473/Y (AOI21X1MTR)                                   0.069      0.959 f
  U5120/Y (OA21X4MTR)                                    0.090      1.048 f
  U250/Y (CLKNAND2X2MTR)                                 0.042      1.091 r
  U3064/Y (XOR2X1MTR)                                    0.065      1.156 r
  U8883/Y (OAI2BB1X4MTR)                                 0.125      1.281 r
  U8868/Y (OAI2B1X8MTR)                                  0.051      1.332 f
  U12960/Y (OAI22X2MTR)                                  0.054      1.386 r
  U0_BANK_TOP/vACC_1_reg_6__7_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U2856/Y (NAND2X8MTR)                                   0.044      0.966 f
  U10721/Y (CLKNAND2X4MTR)                               0.045      1.011 r
  U1932/Y (NAND2X8MTR)                                   0.051      1.061 f
  U11793/Y (NAND2X12MTR)                                 0.044      1.106 r
  U168/Y (BUFX8MTR)                                      0.089      1.195 r
  U9744/Y (NAND2X4MTR)                                   0.066      1.261 f
  U4280/Y (OAI22X2MTR)                                   0.070      1.331 r
  U0_BANK_TOP/vACC_1_reg_6__10_/D (DFFRQX4MTR)           0.000      1.331 r
  data arrival time                                                 1.331

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__10_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.183      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.331
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U2031/Y (INVX14MTR)                                    0.043      0.293 f
  U2056/Y (INVX8MTR)                                     0.043      0.335 r
  U1165/Y (NAND2X4MTR)                                   0.054      0.389 f
  U838/Y (INVX2MTR)                                      0.054      0.443 r
  U12838/Y (NOR2BX2MTR)                                  0.117      0.560 r
  U11679/S (ADDFHX4MTR)                                  0.202      0.762 f
  U562/Y (OAI21X4MTR)                                    0.050      0.812 r
  U606/Y (OAI2B1X8MTR)                                   0.065      0.877 f
  U3970/Y (OAI21X4MTR)                                   0.044      0.921 r
  U7450/Y (OAI2BB1X4MTR)                                 0.064      0.985 f
  U11677/Y (NAND2X3MTR)                                  0.047      1.031 r
  U7727/Y (INVX2MTR)                                     0.030      1.061 f
  U9978/Y (AOI21X1MTR)                                   0.067      1.128 r
  U205/Y (OAI21X2MTR)                                    0.055      1.183 f
  U1074/Y (OAI21BX4MTR)                                  0.092      1.275 f
  U16454/Y (XNOR2X2MTR)                                  0.070      1.345 f
  U5073/Y (NOR2X3MTR)                                    0.051      1.396 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.121      0.121 r
  U14424/Y (BUFX10MTR)                                   0.077      0.198 r
  U801/Y (NOR2BX8MTR)                                    0.037      0.235 f
  U14428/Y (AOI22X1MTR)                                  0.085      0.320 r
  U7935/Y (AOI2BB1X4MTR)                                 0.094      0.414 r
  U718/Y (NAND4X2MTR)                                    0.142      0.557 f
  U8282/Y (NAND2BX2MTR)                                  0.162      0.719 f
  U4197/Y (INVX3MTR)                                     0.048      0.768 r
  U3198/Y (AOI21X4MTR)                                   0.058      0.825 f
  U11711/Y (OAI21X8MTR)                                  0.051      0.877 r
  U4671/Y (XNOR2X1MTR)                                   0.122      0.999 r
  U12713/Y (AOI22X1MTR)                                  0.104      1.103 f
  U2783/Y (AOI21BX4MTR)                                  0.110      1.213 f
  U15495/Y (OAI22X2MTR)                                  0.052      1.265 r
  U6082/Y (OAI21BX1MTR)                                  0.079      1.344 r
  U0_BANK_TOP/vACC_2_reg_7__4_/D (DFFRQX2MTR)            0.000      1.344 r
  data arrival time                                                 1.344

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__4_/CK (DFFRQX2MTR)           0.000      1.515 r
  library setup time                                    -0.169      1.346
  data required time                                                1.346
  --------------------------------------------------------------------------
  data required time                                                1.346
  data arrival time                                                -1.344
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U8687/Y (INVX16MTR)                                    0.045      0.376 r
  U1252/Y (INVX12MTR)                                    0.029      0.405 f
  U1223/Y (INVX8MTR)                                     0.032      0.437 r
  U1090/Y (CLKNAND2X2MTR)                                0.039      0.476 f
  U9092/Y (NAND4X2MTR)                                   0.044      0.520 r
  U2061/Y (OAI2BB1X4MTR)                                 0.102      0.622 r
  U881/Y (INVX3MTR)                                      0.039      0.661 f
  U3194/Y (NOR2X4MTR)                                    0.073      0.734 r
  U639/Y (OAI21X4MTR)                                    0.067      0.801 f
  U8445/Y (NAND2X3MTR)                                   0.054      0.855 r
  U388/Y (AND2X8MTR)                                     0.096      0.951 r
  U10340/Y (NAND2X8MTR)                                  0.050      1.001 f
  U11419/Y (AOI21X1MTR)                                  0.086      1.087 r
  U139/Y (XOR2X1MTR)                                     0.099      1.186 r
  U9433/Y (AOI2B1X4MTR)                                  0.085      1.271 f
  U13089/Y (OAI22X2MTR)                                  0.063      1.335 r
  U0_BANK_TOP/vACC_1_reg_7__10_/D (DFFRQX2MTR)           0.000      1.335 r
  data arrival time                                                 1.335

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__10_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.179      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.335
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U10083/Y (INVX14MTR)                                   0.040      0.287 f
  U1974/Y (INVX16MTR)                                    0.037      0.324 r
  U1752/Y (INVX12MTR)                                    0.033      0.357 f
  U9922/Y (INVX4MTR)                                     0.031      0.388 r
  U7930/Y (OAI2B2X2MTR)                                  0.051      0.439 f
  U9652/Y (OAI21X4MTR)                                   0.108      0.547 r
  U977/Y (CLKNAND2X4MTR)                                 0.069      0.616 f
  U922/Y (NOR2X4MTR)                                     0.070      0.687 r
  U16231/Y (OAI21X2MTR)                                  0.059      0.746 f
  U9713/Y (INVX2MTR)                                     0.044      0.790 r
  U1471/Y (CLKNAND2X4MTR)                                0.053      0.843 f
  U1986/Y (NAND2X6MTR)                                   0.045      0.888 r
  U1398/Y (NAND2X12MTR)                                  0.050      0.937 f
  U1519/Y (NAND2X6MTR)                                   0.037      0.974 r
  U9488/Y (CLKNAND2X2MTR)                                0.043      1.017 f
  U5437/Y (CLKNAND2X2MTR)                                0.042      1.059 r
  U11606/Y (OAI211X4MTR)                                 0.082      1.140 f
  U197/Y (AOI21X6MTR)                                    0.113      1.253 r
  U1949/Y (BUFX6MTR)                                     0.082      1.334 r
  U6002/Y (OAI22X1MTR)                                   0.058      1.392 f
  U0_BANK_TOP/vACC_2_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U4029/Y (OAI21X8MTR)                                   0.069      0.924 f
  U4025/Y (AOI21X2MTR)                                   0.086      1.011 r
  U1442/Y (XNOR2X2MTR)                                   0.093      1.104 r
  U16194/Y (OAI22X4MTR)                                  0.096      1.199 f
  U5603/Y (OAI21X6MTR)                                   0.078      1.277 r
  U11978/Y (OAI2BB1X4MTR)                                0.062      1.339 f
  U9193/Y (OAI2BB1X4MTR)                                 0.081      1.421 f
  U0_BANK_TOP/vACC_1_reg_4__3_/D (DFFRHQX4MTR)           0.000      1.421 f
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.093      1.422
  data required time                                                1.422
  --------------------------------------------------------------------------
  data required time                                                1.422
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U11652/Y (INVX8MTR)                                    0.051      0.415 r
  U8491/Y (AOI21X4MTR)                                   0.051      0.466 f
  U1167/Y (CLKOR2X2MTR)                                  0.121      0.587 f
  U9367/Y (NAND2X6MTR)                                   0.061      0.648 r
  U1530/Y (NAND2X6MTR)                                   0.045      0.693 f
  U8963/Y (OAI21X6MTR)                                   0.063      0.756 r
  U16944/Y (OAI2BB1X4MTR)                                0.112      0.869 r
  U1589/Y (NAND2X6MTR)                                   0.054      0.923 f
  U9431/Y (NAND2X4MTR)                                   0.050      0.972 r
  U13856/Y (OAI2BB1X2MTR)                                0.102      1.074 r
  U1407/Y (XNOR2X1MTR)                                   0.083      1.157 r
  U6724/Y (NAND2X4MTR)                                   0.065      1.222 f
  U10313/Y (NAND3X2MTR)                                  0.058      1.280 r
  U75/Y (INVX2MTR)                                       0.047      1.327 f
  U12496/Y (OAI22X2MTR)                                  0.056      1.384 r
  U0_BANK_TOP/vACC_2_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1256/Y (INVX8MTR)                                     0.033      0.366 f
  U4531/Y (CLKNAND2X2MTR)                                0.030      0.396 r
  U1169/Y (NAND3X2MTR)                                   0.074      0.470 f
  U8546/Y (OAI21BX4MTR)                                  0.081      0.551 r
  U8517/Y (NAND2X4MTR)                                   0.061      0.612 f
  U8283/Y (INVX4MTR)                                     0.043      0.655 r
  U4232/Y (CLKNAND2X4MTR)                                0.043      0.698 f
  U2374/Y (NAND2X4MTR)                                   0.041      0.739 r
  U2069/Y (NAND2X4MTR)                                   0.041      0.780 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.826 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.870 f
  U2360/Y (NAND2X8MTR)                                   0.041      0.910 r
  U5477/Y (NAND2X8MTR)                                   0.053      0.964 f
  U4683/Y (AOI21X4MTR)                                   0.076      1.040 r
  U4370/Y (XOR2X2MTR)                                    0.086      1.126 r
  U1758/Y (NAND2X4MTR)                                   0.059      1.185 f
  U8361/Y (INVX1MTR)                                     0.049      1.234 r
  U11203/Y (NOR2X3MTR)                                   0.040      1.273 f
  U2675/Y (OAI22X2MTR)                                   0.056      1.329 r
  U0_BANK_TOP/vACC_0_reg_4__9_/D (DFFRQX4MTR)            0.000      1.329 r
  data arrival time                                                 1.329

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__9_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.184      1.331
  data required time                                                1.331
  --------------------------------------------------------------------------
  data required time                                                1.331
  data arrival time                                                -1.329
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U10466/Y (INVX3MTR)                                    0.051      0.907 f
  U11859/Y (AOI21X2MTR)                                  0.081      0.987 r
  U10469/Y (XOR2X1MTR)                                   0.082      1.069 r
  U12802/Y (AO2B2X4MTR)                                  0.145      1.214 r
  U1762/Y (NOR2X3MTR)                                    0.031      1.245 f
  U12132/Y (NAND2BX4MTR)                                 0.041      1.286 r
  U12131/Y (OAI2B1X8MTR)                                 0.045      1.331 f
  U12130/Y (OAI22X2MTR)                                  0.055      1.386 r
  U0_BANK_TOP/vACC_1_reg_4__6_/D (DFFRHQX4MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1520/Y (INVX8MTR)                                     0.035      0.410 f
  U1233/Y (INVX3MTR)                                     0.030      0.440 r
  U1612/Y (AOI21X4MTR)                                   0.045      0.485 f
  U1550/Y (NAND2X4MTR)                                   0.037      0.522 r
  U1093/Y (CLKNAND2X2MTR)                                0.051      0.573 f
  U8678/Y (OAI2BB1X4MTR)                                 0.062      0.635 r
  U10615/Y (NOR2X2MTR)                                   0.041      0.676 f
  U821/Y (INVX2MTR)                                      0.038      0.715 r
  U9196/Y (NAND2X2MTR)                                   0.071      0.785 f
  U9040/Y (OAI21X4MTR)                                   0.098      0.883 r
  U3278/Y (INVX4MTR)                                     0.050      0.932 f
  U1295/Y (NAND2X12MTR)                                  0.047      0.980 r
  U460/Y (INVX8MTR)                                      0.036      1.015 f
  U9471/Y (OAI21X8MTR)                                   0.073      1.088 r
  U6246/Y (NAND3X12MTR)                                  0.096      1.184 f
  U5045/Y (CLKNAND2X12MTR)                               0.055      1.238 r
  U9699/Y (CLKNAND2X4MTR)                                0.070      1.308 f
  U9097/Y (OAI22X2MTR)                                   0.075      1.383 r
  U0_BANK_TOP/vACC_0_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U4029/Y (OAI21X8MTR)                                   0.069      0.924 f
  U4025/Y (AOI21X2MTR)                                   0.086      1.011 r
  U1442/Y (XNOR2X2MTR)                                   0.093      1.104 r
  U16194/Y (OAI22X4MTR)                                  0.096      1.199 f
  U5603/Y (OAI21X6MTR)                                   0.078      1.277 r
  U11978/Y (OAI2BB1X4MTR)                                0.062      1.339 f
  U12895/Y (CLKNAND2X2MTR)                               0.040      1.379 r
  U9126/Y (OAI2BB1X2MTR)                                 0.040      1.419 f
  U0_BANK_TOP/vACC_0_reg_4__3_/D (DFFRHQX4MTR)           0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_261_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U6248/Y (BUFX16MTR)                                    0.075      0.396 r
  U8427/Y (INVX4MTR)                                     0.042      0.438 f
  U10580/Y (CLKAND2X2MTR)                                0.068      0.506 f
  U12603/Y (AOI21X1MTR)                                  0.071      0.577 r
  U9845/Y (NAND3X4MTR)                                   0.100      0.676 f
  U8268/Y (NOR2X1MTR)                                    0.087      0.764 r
  U8803/Y (NAND3X2MTR)                                   0.086      0.850 f
  U8779/Y (NOR2X4MTR)                                    0.092      0.942 r
  U13291/Y (AND2X1MTR)                                   0.107      1.049 r
  U2798/Y (NAND2X1MTR)                                   0.060      1.109 f
  U16090/Y (OAI211X2MTR)                                 0.058      1.167 r
  U9916/Y (NAND2BX2MTR)                                  0.089      1.255 r
  U4823/Y (NOR2X2MTR)                                    0.046      1.301 f
  U11446/Y (NOR2X1MTR)                                   0.047      1.348 r
  PIM_result_reg_261_/D (DFFRQX2MTR)                     0.000      1.348 r
  data arrival time                                                 1.348

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_261_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.348
  --------------------------------------------------------------------------
  slack (MET)                                                       0.001


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U5687/Y (BUFX16MTR)                                    0.082      0.329 r
  U1473/Y (INVX20MTR)                                    0.032      0.361 f
  U1221/Y (NAND2X2MTR)                                   0.038      0.398 r
  U16097/Y (OAI2BB1X4MTR)                                0.044      0.443 f
  U12116/Y (INVX3MTR)                                    0.032      0.474 r
  U2499/Y (NAND3X4MTR)                                   0.053      0.527 f
  U2005/Y (NAND2X4MTR)                                   0.051      0.579 r
  U9650/Y (NAND2X4MTR)                                   0.054      0.632 f
  U6145/Y (NAND2X4MTR)                                   0.041      0.673 r
  U2743/Y (INVX4MTR)                                     0.035      0.708 f
  U8440/Y (NOR2X4MTR)                                    0.079      0.787 r
  U1378/Y (NAND2X4MTR)                                   0.061      0.848 f
  U1640/Y (OAI21X8MTR)                                   0.103      0.952 r
  U9658/Y (OAI2BB1X4MTR)                                 0.106      1.058 r
  U981/Y (XNOR2X2MTR)                                    0.077      1.135 r
  U9401/Y (OAI22X4MTR)                                   0.081      1.216 f
  U8762/Y (AOI2BB1X8MTR)                                 0.123      1.338 f
  U1321/Y (NAND2X2MTR)                                   0.037      1.375 r
  U1638/Y (OAI2BB1X2MTR)                                 0.043      1.418 f
  U0_BANK_TOP/vACC_1_reg_4__1_/D (DFFRHQX4MTR)           0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U6248/Y (BUFX16MTR)                                    0.075      0.396 r
  U8427/Y (INVX4MTR)                                     0.042      0.438 f
  U10580/Y (CLKAND2X2MTR)                                0.068      0.506 f
  U12603/Y (AOI21X1MTR)                                  0.071      0.577 r
  U9845/Y (NAND3X4MTR)                                   0.100      0.676 f
  U8268/Y (NOR2X1MTR)                                    0.087      0.764 r
  U8803/Y (NAND3X2MTR)                                   0.086      0.850 f
  U8779/Y (NOR2X4MTR)                                    0.092      0.942 r
  U13291/Y (AND2X1MTR)                                   0.107      1.049 r
  U2798/Y (NAND2X1MTR)                                   0.060      1.109 f
  U16090/Y (OAI211X2MTR)                                 0.058      1.167 r
  U9916/Y (NAND2BX2MTR)                                  0.089      1.255 r
  U4823/Y (NOR2X2MTR)                                    0.046      1.301 f
  U11452/Y (NOR2X1MTR)                                   0.047      1.348 r
  PIM_result_reg_5_/D (DFFRQX2MTR)                       0.000      1.348 r
  data arrival time                                                 1.348

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_5_/CK (DFFRQX2MTR)                      0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.348
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_133_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U6248/Y (BUFX16MTR)                                    0.075      0.396 r
  U8427/Y (INVX4MTR)                                     0.042      0.438 f
  U10580/Y (CLKAND2X2MTR)                                0.068      0.506 f
  U12603/Y (AOI21X1MTR)                                  0.071      0.577 r
  U9845/Y (NAND3X4MTR)                                   0.100      0.676 f
  U8268/Y (NOR2X1MTR)                                    0.087      0.764 r
  U8803/Y (NAND3X2MTR)                                   0.086      0.850 f
  U8779/Y (NOR2X4MTR)                                    0.092      0.942 r
  U13291/Y (AND2X1MTR)                                   0.107      1.049 r
  U2798/Y (NAND2X1MTR)                                   0.060      1.109 f
  U16090/Y (OAI211X2MTR)                                 0.058      1.167 r
  U9916/Y (NAND2BX2MTR)                                  0.089      1.255 r
  U4823/Y (NOR2X2MTR)                                    0.046      1.301 f
  U11465/Y (NOR2X1MTR)                                   0.047      1.348 r
  PIM_result_reg_133_/D (DFFRQX2MTR)                     0.000      1.348 r
  data arrival time                                                 1.348

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_133_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.348
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_389_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U6248/Y (BUFX16MTR)                                    0.075      0.396 r
  U8427/Y (INVX4MTR)                                     0.042      0.438 f
  U10580/Y (CLKAND2X2MTR)                                0.068      0.506 f
  U12603/Y (AOI21X1MTR)                                  0.071      0.577 r
  U9845/Y (NAND3X4MTR)                                   0.100      0.676 f
  U8268/Y (NOR2X1MTR)                                    0.087      0.764 r
  U8803/Y (NAND3X2MTR)                                   0.086      0.850 f
  U8779/Y (NOR2X4MTR)                                    0.092      0.942 r
  U13291/Y (AND2X1MTR)                                   0.107      1.049 r
  U2798/Y (NAND2X1MTR)                                   0.060      1.109 f
  U16090/Y (OAI211X2MTR)                                 0.058      1.167 r
  U9916/Y (NAND2BX2MTR)                                  0.089      1.255 r
  U4823/Y (NOR2X2MTR)                                    0.046      1.301 f
  U11453/Y (NOR2X1MTR)                                   0.047      1.348 r
  PIM_result_reg_389_/D (DFFRQX2MTR)                     0.000      1.348 r
  data arrival time                                                 1.348

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_389_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.348
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U2856/Y (NAND2X8MTR)                                   0.044      0.966 f
  U10721/Y (CLKNAND2X4MTR)                               0.045      1.011 r
  U1932/Y (NAND2X8MTR)                                   0.051      1.061 f
  U11793/Y (NAND2X12MTR)                                 0.044      1.106 r
  U168/Y (BUFX8MTR)                                      0.089      1.195 r
  U1353/Y (NAND2X4MTR)                                   0.066      1.261 f
  U17144/Y (OAI22X2MTR)                                  0.070      1.331 r
  U0_BANK_TOP/vACC_0_reg_6__10_/D (DFFRQX4MTR)           0.000      1.331 r
  data arrival time                                                 1.331

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__10_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.182      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.331
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U450/Y (NAND2X4MTR)                                    0.061      0.963 f
  U1609/Y (AOI21X4MTR)                                   0.083      1.046 r
  U6692/Y (XNOR2X2MTR)                                   0.088      1.134 r
  U8662/Y (OAI22X4MTR)                                   0.091      1.226 f
  U9748/Y (AOI22X4MTR)                                   0.087      1.312 r
  U8461/Y (OAI22X1MTR)                                   0.079      1.392 f
  U0_BANK_TOP/vACC_2_reg_7__3_/D (DFFRHQX2MTR)           0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__3_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U9508/Y (NAND2X12MTR)                                  0.047      1.121 f
  U8038/Y (INVX10MTR)                                    0.063      1.184 r
  U4827/Y (INVX6MTR)                                     0.047      1.230 f
  U9164/Y (OAI22X8MTR)                                   0.070      1.300 r
  U98/Y (CLKNAND2X2MTR)                                  0.056      1.356 f
  U2130/Y (OAI2BB1X2MTR)                                 0.042      1.398 r
  U0_BANK_TOP/vACC_1_reg_1__3_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U2257/Y (INVX16MTR)                                    0.032      0.157 f
  U9428/Y (NAND2X12MTR)                                  0.035      0.192 r
  U11441/Y (CLKNAND2X16MTR)                              0.064      0.256 f
  U6292/Y (INVX8MTR)                                     0.075      0.331 r
  U5668/Y (NOR2X4MTR)                                    0.047      0.378 f
  U7476/Y (INVX2MTR)                                     0.056      0.434 r
  U9932/Y (NOR2X4MTR)                                    0.043      0.478 f
  U8623/Y (OAI21X4MTR)                                   0.083      0.561 r
  U13250/Y (OAI2BB1X4MTR)                                0.078      0.638 f
  U9400/Y (OAI21X4MTR)                                   0.086      0.724 r
  U1773/Y (OAI2BB1X2MTR)                                 0.068      0.792 f
  U3449/Y (INVX3MTR)                                     0.055      0.847 r
  U5115/Y (XOR2X8MTR)                                    0.072      0.918 r
  U5113/Y (XOR2X8MTR)                                    0.103      1.021 r
  U1676/Y (NAND2X8MTR)                                   0.059      1.081 f
  U16215/Y (OAI21X6MTR)                                  0.093      1.173 r
  U17128/Y (AOI21X8MTR)                                  0.044      1.218 f
  U1197/Y (OAI21X4MTR)                                   0.075      1.293 r
  U16268/Y (XNOR2X2MTR)                                  0.046      1.339 f
  U16254/Y (NOR2X2MTR)                                   0.055      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U2031/Y (INVX14MTR)                                    0.043      0.293 f
  U2056/Y (INVX8MTR)                                     0.043      0.335 r
  U1014/Y (NAND2X6MTR)                                   0.060      0.395 f
  U8954/Y (NOR2X3MTR)                                    0.086      0.481 r
  U7492/Y (XNOR2X2MTR)                                   0.112      0.593 r
  U1092/Y (XNOR2X2MTR)                                   0.066      0.659 f
  U11170/Y (OR2X2MTR)                                    0.112      0.770 f
  U348/Y (AOI21X2MTR)                                    0.119      0.889 r
  U10463/Y (OAI21X6MTR)                                  0.078      0.967 f
  U16698/Y (AOI21X8MTR)                                  0.090      1.057 r
  U12923/Y (OAI21X8MTR)                                  0.069      1.126 f
  U15962/Y (AOI21X8MTR)                                  0.089      1.215 r
  U16084/Y (OAI21X4MTR)                                  0.057      1.272 f
  U16495/Y (XNOR2X2MTR)                                  0.067      1.339 f
  U16493/Y (NOR2X2MTR)                                   0.055      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U2882/Y (NAND2X12MTR)                                  0.054      1.149 f
  U171/Y (BUFX10MTR)                                     0.102      1.251 f
  U6813/Y (MXI2X6MTR)                                    0.072      1.322 f
  U11458/Y (OAI22X2MTR)                                  0.061      1.384 r
  U0_BANK_TOP/vACC_3_reg_2__1_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.114      0.114 f
  U3893/Y (INVX14MTR)                                    0.038      0.152 r
  U4134/Y (CLKNAND2X4MTR)                                0.051      0.203 f
  U15387/Y (CLKNAND2X8MTR)                               0.053      0.256 r
  U9895/Y (INVX8MTR)                                     0.042      0.298 f
  U7933/Y (INVX4MTR)                                     0.051      0.349 r
  U13680/Y (NAND2BX2MTR)                                 0.066      0.415 f
  U4660/Y (NOR2X2MTR)                                    0.102      0.517 r
  U2513/Y (NOR2X2MTR)                                    0.054      0.571 f
  U12535/Y (AOI21X4MTR)                                  0.093      0.664 r
  U16590/Y (OAI21X2MTR)                                  0.070      0.734 f
  U1101/Y (XOR2X2MTR)                                    0.079      0.813 f
  U1102/Y (NOR2X4MTR)                                    0.081      0.894 r
  U13851/Y (NAND2BX4MTR)                                 0.095      0.989 r
  U318/Y (AND2X6MTR)                                     0.104      1.093 r
  U12283/Y (XNOR2X8MTR)                                  0.084      1.177 r
  U1730/Y (NAND3BX4MTR)                                  0.067      1.244 f
  U1729/Y (NAND3BX4MTR)                                  0.102      1.345 f
  U11513/Y (NAND2X2MTR)                                  0.042      1.387 r
  U11442/Y (INVX2MTR)                                    0.028      1.415 f
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.415 f
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U2164/Y (NAND2X4MTR)                                   0.043      0.586 f
  U9574/Y (OAI2BB1X4MTR)                                 0.052      0.637 r
  U12731/Y (INVX2MTR)                                    0.049      0.686 f
  U10612/Y (NAND2X3MTR)                                  0.051      0.737 r
  U9023/Y (NAND3X4MTR)                                   0.056      0.793 f
  U17033/Y (NOR2X4MTR)                                   0.068      0.860 r
  U4171/Y (NAND2X6MTR)                                   0.070      0.931 f
  U2107/Y (NAND2X6MTR)                                   0.056      0.986 r
  U8042/Y (XNOR2X1MTR)                                   0.073      1.060 r
  U11641/Y (OAI2BB2X2MTR)                                0.083      1.143 f
  U10346/Y (AOI2BB1X4MTR)                                0.070      1.213 r
  U9381/Y (INVX2MTR)                                     0.038      1.251 f
  U11468/Y (NOR2X4MTR)                                   0.063      1.313 r
  U8408/Y (OAI2BB2X1MTR)                                 0.070      1.383 f
  U0_BANK_TOP/vACC_1_reg_3__8_/D (DFFRQX2MTR)            0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__8_/CK (DFFRQX2MTR)           0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 r
  U12892/Y (INVX2MTR)                                    0.043      0.204 f
  U13565/Y (NOR2X4MTR)                                   0.091      0.295 r
  U1184/Y (INVX1MTR)                                     0.064      0.360 f
  U4716/Y (OAI22X1MTR)                                   0.078      0.437 r
  U8449/Y (NAND2BX2MTR)                                  0.110      0.547 r
  U7843/Y (INVX2MTR)                                     0.049      0.596 f
  U5061/Y (NAND2X3MTR)                                   0.063      0.659 r
  U1336/Y (INVX4MTR)                                     0.040      0.699 f
  U5062/Y (AOI21X6MTR)                                   0.086      0.785 r
  U1554/Y (OAI21X6MTR)                                   0.072      0.856 f
  U3804/Y (INVX4MTR)                                     0.039      0.896 r
  U1335/Y (NOR2X2MTR)                                    0.027      0.923 f
  U8752/Y (NOR2X2MTR)                                    0.067      0.989 r
  U2794/Y (NOR2X2MTR)                                    0.037      1.026 f
  U10961/Y (AOI21X1MTR)                                  0.058      1.084 r
  U9079/Y (OAI2BB1X2MTR)                                 0.061      1.145 f
  U6139/Y (AOI21X4MTR)                                   0.074      1.219 r
  U8980/Y (NAND3X4MTR)                                   0.063      1.282 f
  U11454/Y (OAI2B1X4MTR)                                 0.048      1.329 r
  U13169/Y (OAI22X1MTR)                                  0.076      1.405 f
  U0_BANK_TOP/vACC_2_reg_1__6_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.134      0.134 r
  U9283/Y (INVX8MTR)                                     0.037      0.170 f
  U10159/Y (AND2X4MTR)                                   0.085      0.255 f
  U2423/Y (INVX8MTR)                                     0.035      0.291 r
  U5783/Y (OAI22X2MTR)                                   0.039      0.329 f
  U15954/Y (NAND3BX2MTR)                                 0.125      0.455 f
  U10034/Y (NOR2X4MTR)                                   0.065      0.519 r
  U9036/Y (CLKNAND2X4MTR)                                0.065      0.585 f
  U2449/Y (INVX4MTR)                                     0.041      0.626 r
  U9597/Y (NAND2X4MTR)                                   0.041      0.667 f
  U11315/Y (INVX4MTR)                                    0.043      0.710 r
  U12049/Y (AOI2BB1X4MTR)                                0.086      0.796 r
  U3283/Y (NAND3X4MTR)                                   0.065      0.861 f
  U1571/Y (CLKNAND2X4MTR)                                0.053      0.914 r
  U9187/Y (NAND2X8MTR)                                   0.050      0.964 f
  U5373/Y (CLKNAND2X2MTR)                                0.039      1.003 r
  U3149/Y (NAND2BX2MTR)                                  0.047      1.050 f
  U11960/Y (XNOR2X2MTR)                                  0.084      1.133 f
  U12721/Y (OAI21X6MTR)                                  0.082      1.215 r
  U9048/Y (AOI2BB1X8MTR)                                 0.101      1.316 r
  U2531/Y (NAND2X4MTR)                                   0.039      1.355 f
  U10810/Y (OAI21X2MTR)                                  0.033      1.388 r
  U0_BANK_TOP/vACC_0_reg_3__4_/D (DFFRHQX2MTR)           0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__4_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5129/Y (INVX12MTR)                                    0.035      0.364 f
  U6757/Y (NOR2X2MTR)                                    0.084      0.448 r
  U1780/Y (AOI21X6MTR)                                   0.040      0.488 f
  U9390/Y (NAND3X4MTR)                                   0.044      0.532 r
  U1116/Y (NAND2X2MTR)                                   0.052      0.584 f
  U4871/Y (INVX4MTR)                                     0.045      0.628 r
  U9084/Y (NOR2X2MTR)                                    0.045      0.674 f
  U9108/Y (OAI21X2MTR)                                   0.123      0.797 r
  U5143/Y (AOI21X4MTR)                                   0.090      0.887 f
  U10464/Y (NOR2X1MTR)                                   0.077      0.964 r
  U2884/Y (NOR2X2MTR)                                    0.042      1.006 f
  U6774/Y (OAI21X4MTR)                                   0.041      1.047 r
  U8602/Y (NAND2X6MTR)                                   0.060      1.107 f
  U8732/Y (NOR2X12MTR)                                   0.067      1.173 r
  U1907/Y (INVX8MTR)                                     0.041      1.214 f
  U3980/Y (OAI211X4MTR)                                  0.093      1.307 r
  U11348/Y (OAI22X1MTR)                                  0.082      1.388 f
  U0_BANK_TOP/vACC_1_reg_7__16_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_92_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U6055/Y (CLKNAND2X2MTR)                                0.029      0.481 r
  U4013/Y (AND2X2MTR)                                    0.100      0.580 r
  U12206/Y (OAI211X4MTR)                                 0.086      0.666 f
  U12322/Y (NOR2X2MTR)                                   0.084      0.750 r
  U16155/Y (NAND2X2MTR)                                  0.065      0.815 f
  U13205/Y (NOR2X2MTR)                                   0.076      0.891 r
  U1521/Y (NAND3X4MTR)                                   0.068      0.958 f
  U12312/Y (INVX2MTR)                                    0.064      1.022 r
  U7642/Y (NAND2X2MTR)                                   0.061      1.083 f
  U1512/Y (NAND2X2MTR)                                   0.058      1.141 r
  U9541/Y (NOR3X4MTR)                                    0.039      1.180 f
  U10993/Y (OAI21X3MTR)                                  0.081      1.261 r
  U17708/Y (AOI211X4MTR)                                 0.072      1.333 f
  U5850/Y (NOR2X1MTR)                                    0.061      1.394 r
  PIM_result_reg_92_/D (DFFRHQX4MTR)                     0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_92_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_220_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U6055/Y (CLKNAND2X2MTR)                                0.029      0.481 r
  U4013/Y (AND2X2MTR)                                    0.100      0.580 r
  U12206/Y (OAI211X4MTR)                                 0.086      0.666 f
  U12322/Y (NOR2X2MTR)                                   0.084      0.750 r
  U16155/Y (NAND2X2MTR)                                  0.065      0.815 f
  U13205/Y (NOR2X2MTR)                                   0.076      0.891 r
  U1521/Y (NAND3X4MTR)                                   0.068      0.958 f
  U12312/Y (INVX2MTR)                                    0.064      1.022 r
  U7642/Y (NAND2X2MTR)                                   0.061      1.083 f
  U1512/Y (NAND2X2MTR)                                   0.058      1.141 r
  U9541/Y (NOR3X4MTR)                                    0.039      1.180 f
  U10993/Y (OAI21X3MTR)                                  0.081      1.261 r
  U17708/Y (AOI211X4MTR)                                 0.072      1.333 f
  U5849/Y (NOR2X1MTR)                                    0.061      1.394 r
  PIM_result_reg_220_/D (DFFRHQX4MTR)                    0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_220_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_348_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U6055/Y (CLKNAND2X2MTR)                                0.029      0.481 r
  U4013/Y (AND2X2MTR)                                    0.100      0.580 r
  U12206/Y (OAI211X4MTR)                                 0.086      0.666 f
  U12322/Y (NOR2X2MTR)                                   0.084      0.750 r
  U16155/Y (NAND2X2MTR)                                  0.065      0.815 f
  U13205/Y (NOR2X2MTR)                                   0.076      0.891 r
  U1521/Y (NAND3X4MTR)                                   0.068      0.958 f
  U12312/Y (INVX2MTR)                                    0.064      1.022 r
  U7642/Y (NAND2X2MTR)                                   0.061      1.083 f
  U1512/Y (NAND2X2MTR)                                   0.058      1.141 r
  U9541/Y (NOR3X4MTR)                                    0.039      1.180 f
  U10993/Y (OAI21X3MTR)                                  0.081      1.261 r
  U17708/Y (AOI211X4MTR)                                 0.072      1.333 f
  U5854/Y (NOR2X1MTR)                                    0.061      1.394 r
  PIM_result_reg_348_/D (DFFRHQX4MTR)                    0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_348_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_476_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U6055/Y (CLKNAND2X2MTR)                                0.029      0.481 r
  U4013/Y (AND2X2MTR)                                    0.100      0.580 r
  U12206/Y (OAI211X4MTR)                                 0.086      0.666 f
  U12322/Y (NOR2X2MTR)                                   0.084      0.750 r
  U16155/Y (NAND2X2MTR)                                  0.065      0.815 f
  U13205/Y (NOR2X2MTR)                                   0.076      0.891 r
  U1521/Y (NAND3X4MTR)                                   0.068      0.958 f
  U12312/Y (INVX2MTR)                                    0.064      1.022 r
  U7642/Y (NAND2X2MTR)                                   0.061      1.083 f
  U1512/Y (NAND2X2MTR)                                   0.058      1.141 r
  U9541/Y (NOR3X4MTR)                                    0.039      1.180 f
  U10993/Y (OAI21X3MTR)                                  0.081      1.261 r
  U17708/Y (AOI211X4MTR)                                 0.072      1.333 f
  U5855/Y (NOR2X1MTR)                                    0.061      1.394 r
  PIM_result_reg_476_/D (DFFRHQX4MTR)                    0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_476_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.127      0.127 r
  U9281/Y (INVX6MTR)                                     0.040      0.167 f
  U12789/Y (CLKNAND2X4MTR)                               0.050      0.216 r
  U12966/Y (OAI22X1MTR)                                  0.091      0.307 f
  U2558/Y (NOR3X1MTR)                                    0.128      0.435 r
  U13082/Y (AND4X4MTR)                                   0.119      0.554 r
  U5187/Y (NAND2X6MTR)                                   0.055      0.609 f
  U11350/Y (INVX2MTR)                                    0.051      0.660 r
  U4951/Y (CLKNAND2X4MTR)                                0.062      0.722 f
  U5570/Y (INVX4MTR)                                     0.038      0.760 r
  U15831/Y (OAI2B1X4MTR)                                 0.036      0.796 f
  U666/Y (NAND2X2MTR)                                    0.064      0.860 r
  U2168/Y (AOI21X8MTR)                                   0.070      0.930 f
  U1714/Y (NAND2X6MTR)                                   0.053      0.983 r
  U8701/Y (NAND2X2MTR)                                   0.051      1.035 f
  U2430/Y (NAND3BX4MTR)                                  0.044      1.079 r
  U1430/Y (XNOR2X2MTR)                                   0.080      1.159 r
  U11377/Y (CLKNAND2X4MTR)                               0.062      1.221 f
  U2431/Y (NAND2X4MTR)                                   0.047      1.268 r
  U8622/Y (OAI21X6MTR)                                   0.058      1.327 f
  U12933/Y (OAI22X2MTR)                                  0.058      1.384 r
  U0_BANK_TOP/vACC_2_reg_3__5_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U2031/Y (INVX14MTR)                                    0.043      0.293 f
  U2056/Y (INVX8MTR)                                     0.043      0.335 r
  U1014/Y (NAND2X6MTR)                                   0.060      0.395 f
  U8954/Y (NOR2X3MTR)                                    0.086      0.481 r
  U7492/Y (XNOR2X2MTR)                                   0.112      0.593 r
  U1092/Y (XNOR2X2MTR)                                   0.066      0.659 f
  U11170/Y (OR2X2MTR)                                    0.112      0.770 f
  U348/Y (AOI21X2MTR)                                    0.119      0.889 r
  U10463/Y (OAI21X6MTR)                                  0.078      0.967 f
  U16698/Y (AOI21X8MTR)                                  0.090      1.057 r
  U12923/Y (OAI21X8MTR)                                  0.069      1.126 f
  U15962/Y (AOI21X8MTR)                                  0.089      1.215 r
  U13192/Y (OAI21BX4MTR)                                 0.061      1.276 f
  U1779/Y (XNOR2X2MTR)                                   0.065      1.341 f
  U8467/Y (NOR2X1MTR)                                    0.054      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U2257/Y (INVX16MTR)                                    0.032      0.157 f
  U9428/Y (NAND2X12MTR)                                  0.035      0.192 r
  U11441/Y (CLKNAND2X16MTR)                              0.064      0.256 f
  U6292/Y (INVX8MTR)                                     0.075      0.331 r
  U5668/Y (NOR2X4MTR)                                    0.047      0.378 f
  U7476/Y (INVX2MTR)                                     0.056      0.434 r
  U9932/Y (NOR2X4MTR)                                    0.043      0.478 f
  U8623/Y (OAI21X4MTR)                                   0.083      0.561 r
  U13250/Y (OAI2BB1X4MTR)                                0.078      0.638 f
  U9400/Y (OAI21X4MTR)                                   0.086      0.724 r
  U1773/Y (OAI2BB1X2MTR)                                 0.068      0.792 f
  U3449/Y (INVX3MTR)                                     0.055      0.847 r
  U5115/Y (XOR2X8MTR)                                    0.072      0.918 r
  U5113/Y (XOR2X8MTR)                                    0.103      1.021 r
  U1676/Y (NAND2X8MTR)                                   0.059      1.081 f
  U16215/Y (OAI21X6MTR)                                  0.093      1.173 r
  U17128/Y (AOI21X8MTR)                                  0.044      1.218 f
  U13154/Y (OAI21X4MTR)                                  0.075      1.293 r
  U15906/Y (XNOR2X2MTR)                                  0.046      1.339 f
  U15900/Y (NOR2X2MTR)                                   0.055      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U8397/Y (CLKNAND2X2MTR)                                0.051      0.593 f
  U489/Y (INVX2MTR)                                      0.057      0.651 r
  U7611/Y (NOR2X1MTR)                                    0.063      0.714 f
  U6010/Y (OAI2B11X1MTR)                                 0.177      0.890 f
  U5980/Y (AOI21X1MTR)                                   0.079      0.970 r
  U8083/Y (OAI2B1X1MTR)                                  0.079      1.048 f
  U1483/Y (INVX2MTR)                                     0.052      1.100 r
  U220/Y (CLKNAND2X4MTR)                                 0.051      1.151 f
  U2700/Y (INVX2MTR)                                     0.045      1.196 r
  U1671/Y (AOI2B1X4MTR)                                  0.130      1.327 r
  U11385/Y (OAI22X2MTR)                                  0.059      1.386 f
  U0_BANK_TOP/vACC_3_reg_2__20_/D (DFFRHQX1MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__20_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1443/Y (BUFX4MTR)                                     0.069      0.422 f
  U5260/Y (AOI2BB2X2MTR)                                 0.113      0.536 f
  U6320/Y (NAND2BX4MTR)                                  0.048      0.583 r
  U844/Y (NAND2X6MTR)                                    0.049      0.632 f
  U1684/Y (NOR2X4MTR)                                    0.068      0.700 r
  U737/Y (INVX4MTR)                                      0.050      0.750 f
  U583/Y (AOI21X6MTR)                                    0.079      0.829 r
  U1700/Y (OAI21X6MTR)                                   0.062      0.892 f
  U398/Y (OAI2BB1X2MTR)                                  0.095      0.987 f
  U1742/Y (AOI21X2MTR)                                   0.074      1.060 r
  U1412/Y (XNOR2X2MTR)                                   0.081      1.142 r
  U224/Y (CLKNAND2X2MTR)                                 0.068      1.209 f
  U9881/Y (NAND3X4MTR)                                   0.052      1.262 r
  U11767/Y (INVX2MTR)                                    0.045      1.307 f
  U4245/Y (OAI22X1MTR)                                   0.056      1.363 r
  U0_BANK_TOP/vACC_0_reg_4__13_/D (DFFRHQX1MTR)          0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__13_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U2352/Y (INVX8MTR)                                     0.036      0.175 f
  U10160/Y (CLKNAND2X2MTR)                               0.033      0.208 r
  U1273/Y (INVX2MTR)                                     0.041      0.249 f
  U12226/Y (INVX1MTR)                                    0.048      0.297 r
  U10944/Y (OAI22X1MTR)                                  0.065      0.361 f
  U7709/Y (NOR2X1MTR)                                    0.078      0.440 r
  U16648/Y (OAI2BB1X2MTR)                                0.058      0.497 f
  U3836/Y (INVX3MTR)                                     0.048      0.545 r
  U12522/Y (NAND2BX8MTR)                                 0.063      0.608 f
  U817/Y (NOR2BX4MTR)                                    0.085      0.693 f
  U7031/Y (NOR2X2MTR)                                    0.070      0.762 r
  U11796/Y (NAND2X4MTR)                                  0.065      0.828 f
  U2237/Y (NAND2X8MTR)                                   0.045      0.873 r
  U1980/Y (NAND2X8MTR)                                   0.049      0.922 f
  U11124/Y (CLKOR2X4MTR)                                 0.086      1.008 f
  U1760/Y (NAND2X2MTR)                                   0.035      1.043 r
  U4380/Y (XOR2X2MTR)                                    0.074      1.117 r
  U16330/Y (OAI22X4MTR)                                  0.067      1.185 f
  U1763/Y (NOR2X4MTR)                                    0.077      1.261 r
  U2419/Y (MXI2X6MTR)                                    0.069      1.331 f
  U4665/Y (CLKNAND2X2MTR)                                0.043      1.374 r
  U2129/Y (OAI2BB1X2MTR)                                 0.044      1.418 f
  U0_BANK_TOP/vACC_2_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX2MTR)
                                                         0.157      0.157 r
  U4066/Y (CLKNAND2X2MTR)                                0.098      0.256 f
  U12966/Y (OAI22X1MTR)                                  0.093      0.349 r
  U2558/Y (NOR3X1MTR)                                    0.073      0.422 f
  U13082/Y (AND4X4MTR)                                   0.101      0.523 f
  U5187/Y (NAND2X6MTR)                                   0.047      0.570 r
  U11350/Y (INVX2MTR)                                    0.038      0.608 f
  U4951/Y (CLKNAND2X4MTR)                                0.047      0.655 r
  U5570/Y (INVX4MTR)                                     0.029      0.684 f
  U15831/Y (OAI2B1X4MTR)                                 0.025      0.709 r
  U666/Y (NAND2X2MTR)                                    0.090      0.799 f
  U2168/Y (AOI21X8MTR)                                   0.109      0.908 r
  U1714/Y (NAND2X6MTR)                                   0.062      0.970 f
  U9049/Y (INVX4MTR)                                     0.036      1.006 r
  U476/Y (CLKNAND2X4MTR)                                 0.045      1.051 f
  U1869/Y (OAI2B11X4MTR)                                 0.086      1.137 r
  U1866/Y (OAI21X4MTR)                                   0.061      1.198 f
  U1438/Y (OAI21BX4MTR)                                  0.075      1.273 r
  U16287/Y (OAI2BB1X4MTR)                                0.064      1.337 f
  U8882/Y (CLKNAND2X2MTR)                                0.040      1.377 r
  U2041/Y (OAI2BB1X2MTR)                                 0.041      1.418 f
  U0_BANK_TOP/vACC_2_reg_3__3_/D (DFFRHQX4MTR)           0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U9508/Y (NAND2X12MTR)                                  0.047      1.121 f
  U8038/Y (INVX10MTR)                                    0.063      1.184 r
  U4827/Y (INVX6MTR)                                     0.047      1.230 f
  U6141/Y (OAI21X8MTR)                                   0.081      1.312 r
  U2144/Y (NAND2X2MTR)                                   0.048      1.360 f
  U6882/Y (OAI2BB1X1MTR)                                 0.038      1.398 r
  U0_BANK_TOP/vACC_2_reg_1__1_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U9809/Y (AND2X6MTR)                                    0.100      0.643 r
  U6244/Y (NAND2BX4MTR)                                  0.083      0.726 r
  U5426/Y (NAND2X2MTR)                                   0.073      0.799 f
  U5942/Y (NOR2X1MTR)                                    0.083      0.882 r
  U16708/Y (INVX1MTR)                                    0.045      0.927 f
  U11794/Y (AOI2BB1X2MTR)                                0.117      1.044 f
  U9010/Y (OAI2BB1X4MTR)                                 0.049      1.093 r
  U12056/Y (NAND3X3MTR)                                  0.089      1.182 f
  U9615/Y (CLKNAND2X4MTR)                                0.060      1.241 r
  U12946/Y (AOI22X4MTR)                                  0.053      1.294 f
  U17456/Y (OAI22X2MTR)                                  0.067      1.361 r
  U0_BANK_TOP/vACC_3_reg_3__20_/D (DFFRHQX1MTR)          0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__20_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U10083/Y (INVX14MTR)                                   0.058      0.327 r
  U1974/Y (INVX16MTR)                                    0.034      0.362 f
  U9649/Y (INVX6MTR)                                     0.039      0.400 r
  U14384/Y (AOI21X1MTR)                                  0.084      0.484 f
  U7860/Y (NAND3X4MTR)                                   0.059      0.543 r
  U948/Y (CLKNAND2X4MTR)                                 0.054      0.597 f
  U947/Y (NAND2X4MTR)                                    0.057      0.655 r
  U10066/Y (INVX4MTR)                                    0.035      0.689 f
  U2011/Y (NOR2X8MTR)                                    0.058      0.748 r
  U8440/Y (NOR2X4MTR)                                    0.045      0.793 f
  U1870/Y (AOI21X6MTR)                                   0.086      0.879 r
  U1640/Y (OAI21X8MTR)                                   0.069      0.948 f
  U9664/Y (INVX8MTR)                                     0.048      0.995 r
  U1862/Y (INVX8MTR)                                     0.027      1.022 f
  U314/Y (AOI21X2MTR)                                    0.071      1.093 r
  U8025/Y (XNOR2X2MTR)                                   0.063      1.156 f
  U2037/Y (AOI2BB1X4MTR)                                 0.122      1.278 f
  U17494/Y (OAI22X2MTR)                                  0.056      1.334 r
  U0_BANK_TOP/vACC_2_reg_4__11_/D (DFFRQX2MTR)           0.000      1.334 r
  data arrival time                                                 1.334

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__11_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.179      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.334
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 r
  U12892/Y (INVX2MTR)                                    0.043      0.204 f
  U13565/Y (NOR2X4MTR)                                   0.091      0.295 r
  U1184/Y (INVX1MTR)                                     0.064      0.360 f
  U4716/Y (OAI22X1MTR)                                   0.078      0.437 r
  U8449/Y (NAND2BX2MTR)                                  0.110      0.547 r
  U7843/Y (INVX2MTR)                                     0.049      0.596 f
  U5061/Y (NAND2X3MTR)                                   0.063      0.659 r
  U1336/Y (INVX4MTR)                                     0.040      0.699 f
  U5062/Y (AOI21X6MTR)                                   0.086      0.785 r
  U1554/Y (OAI21X6MTR)                                   0.072      0.856 f
  U3804/Y (INVX4MTR)                                     0.039      0.896 r
  U1335/Y (NOR2X2MTR)                                    0.027      0.923 f
  U8752/Y (NOR2X2MTR)                                    0.067      0.989 r
  U2794/Y (NOR2X2MTR)                                    0.037      1.026 f
  U10961/Y (AOI21X1MTR)                                  0.058      1.084 r
  U9079/Y (OAI2BB1X2MTR)                                 0.061      1.145 f
  U6139/Y (AOI21X4MTR)                                   0.074      1.219 r
  U8980/Y (NAND3X4MTR)                                   0.063      1.282 f
  U11454/Y (OAI2B1X4MTR)                                 0.048      1.329 r
  U13175/Y (OAI22X1MTR)                                  0.076      1.405 f
  U0_BANK_TOP/vACC_3_reg_1__6_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_110_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U9071/Y (INVX2MTR)                                     0.042      0.922 f
  U8149/Y (NOR2X4MTR)                                    0.065      0.986 r
  U1420/Y (NAND3X3MTR)                                   0.092      1.079 f
  U2838/Y (NAND3X2MTR)                                   0.086      1.165 r
  U960/Y (NOR3X4MTR)                                     0.046      1.211 f
  U112/Y (AOI2BB1X2MTR)                                  0.126      1.337 f
  U2719/Y (NOR2X1MTR)                                    0.057      1.394 r
  PIM_result_reg_110_/D (DFFRHQX4MTR)                    0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_110_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_238_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U9071/Y (INVX2MTR)                                     0.042      0.922 f
  U8149/Y (NOR2X4MTR)                                    0.065      0.986 r
  U1420/Y (NAND3X3MTR)                                   0.092      1.079 f
  U2838/Y (NAND3X2MTR)                                   0.086      1.165 r
  U960/Y (NOR3X4MTR)                                     0.046      1.211 f
  U112/Y (AOI2BB1X2MTR)                                  0.126      1.337 f
  U7188/Y (NOR2X1MTR)                                    0.057      1.394 r
  PIM_result_reg_238_/D (DFFRHQX4MTR)                    0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_238_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_494_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U9071/Y (INVX2MTR)                                     0.042      0.922 f
  U8149/Y (NOR2X4MTR)                                    0.065      0.986 r
  U1420/Y (NAND3X3MTR)                                   0.092      1.079 f
  U2838/Y (NAND3X2MTR)                                   0.086      1.165 r
  U960/Y (NOR3X4MTR)                                     0.046      1.211 f
  U112/Y (AOI2BB1X2MTR)                                  0.126      1.337 f
  U6975/Y (NOR2X1MTR)                                    0.057      1.394 r
  PIM_result_reg_494_/D (DFFRHQX4MTR)                    0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_494_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 r
  U12892/Y (INVX2MTR)                                    0.043      0.204 f
  U13565/Y (NOR2X4MTR)                                   0.091      0.295 r
  U1184/Y (INVX1MTR)                                     0.064      0.360 f
  U4716/Y (OAI22X1MTR)                                   0.078      0.437 r
  U8449/Y (NAND2BX2MTR)                                  0.110      0.547 r
  U7843/Y (INVX2MTR)                                     0.049      0.596 f
  U5061/Y (NAND2X3MTR)                                   0.063      0.659 r
  U1336/Y (INVX4MTR)                                     0.040      0.699 f
  U5062/Y (AOI21X6MTR)                                   0.086      0.785 r
  U1554/Y (OAI21X6MTR)                                   0.072      0.856 f
  U3804/Y (INVX4MTR)                                     0.039      0.896 r
  U1335/Y (NOR2X2MTR)                                    0.027      0.923 f
  U8752/Y (NOR2X2MTR)                                    0.067      0.989 r
  U2794/Y (NOR2X2MTR)                                    0.037      1.026 f
  U10961/Y (AOI21X1MTR)                                  0.058      1.084 r
  U9079/Y (OAI2BB1X2MTR)                                 0.061      1.145 f
  U6139/Y (AOI21X4MTR)                                   0.074      1.219 r
  U8980/Y (NAND3X4MTR)                                   0.063      1.282 f
  U11454/Y (OAI2B1X4MTR)                                 0.048      1.329 r
  U13167/Y (OAI22X1MTR)                                  0.076      1.405 f
  U0_BANK_TOP/vACC_1_reg_1__6_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_484_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U9071/Y (INVX2MTR)                                     0.042      0.922 f
  U8149/Y (NOR2X4MTR)                                    0.065      0.986 r
  U2861/Y (NAND3X4MTR)                                   0.077      1.063 f
  U2810/Y (INVX2MTR)                                     0.059      1.122 r
  U11690/Y (CLKNAND2X2MTR)                               0.045      1.167 f
  U7607/Y (MXI2X1MTR)                                    0.074      1.241 r
  U94/Y (NOR3X2MTR)                                      0.067      1.309 f
  U10902/Y (NOR2X2MTR)                                   0.060      1.369 r
  PIM_result_reg_484_/D (DFFRHQX1MTR)                    0.000      1.369 r
  data arrival time                                                 1.369

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_484_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.369
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U5224/Y (NOR2BX4MTR)                                   0.050      0.453 r
  U1018/Y (INVX2MTR)                                     0.035      0.488 f
  U5362/Y (NAND3X2MTR)                                   0.039      0.527 r
  U8736/Y (AND2X4MTR)                                    0.112      0.639 r
  U490/Y (NOR2X2MTR)                                     0.051      0.690 f
  U3927/Y (NOR2X3MTR)                                    0.099      0.789 r
  U8758/Y (NAND2X4MTR)                                   0.084      0.873 f
  U16368/Y (NOR2X4MTR)                                   0.094      0.967 r
  U10172/Y (AOI21X8MTR)                                  0.060      1.027 f
  U2407/Y (NAND2BX12MTR)                                 0.090      1.117 f
  U9955/Y (INVX4MTR)                                     0.041      1.158 r
  U2409/Y (NAND2X4MTR)                                   0.042      1.199 f
  U9388/Y (CLKNAND2X2MTR)                                0.043      1.242 r
  U6820/Y (NAND2X4MTR)                                   0.045      1.287 f
  U6811/Y (OAI22X1MTR)                                   0.050      1.337 r
  U0_BANK_TOP/vACC_3_reg_5__17_/D (DFFRQX2MTR)           0.000      1.337 r
  data arrival time                                                 1.337

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__17_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.176      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.337
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U11652/Y (INVX8MTR)                                    0.051      0.415 r
  U8491/Y (AOI21X4MTR)                                   0.051      0.466 f
  U1167/Y (CLKOR2X2MTR)                                  0.121      0.587 f
  U9367/Y (NAND2X6MTR)                                   0.061      0.648 r
  U1530/Y (NAND2X6MTR)                                   0.045      0.693 f
  U8963/Y (OAI21X6MTR)                                   0.063      0.756 r
  U16944/Y (OAI2BB1X4MTR)                                0.112      0.869 r
  U1589/Y (NAND2X6MTR)                                   0.054      0.923 f
  U9431/Y (NAND2X4MTR)                                   0.050      0.972 r
  U13856/Y (OAI2BB1X2MTR)                                0.102      1.074 r
  U1407/Y (XNOR2X1MTR)                                   0.083      1.157 r
  U6724/Y (NAND2X4MTR)                                   0.065      1.222 f
  U10313/Y (NAND3X2MTR)                                  0.058      1.280 r
  U75/Y (INVX2MTR)                                       0.047      1.327 f
  U17366/Y (OAI22X2MTR)                                  0.056      1.384 r
  U0_BANK_TOP/vACC_3_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U9809/Y (AND2X6MTR)                                    0.100      0.643 r
  U6244/Y (NAND2BX4MTR)                                  0.083      0.726 r
  U5426/Y (NAND2X2MTR)                                   0.073      0.799 f
  U5942/Y (NOR2X1MTR)                                    0.083      0.882 r
  U16708/Y (INVX1MTR)                                    0.045      0.927 f
  U11794/Y (AOI2BB1X2MTR)                                0.117      1.044 f
  U9010/Y (OAI2BB1X4MTR)                                 0.049      1.093 r
  U12056/Y (NAND3X3MTR)                                  0.089      1.182 f
  U9615/Y (CLKNAND2X4MTR)                                0.060      1.241 r
  U12946/Y (AOI22X4MTR)                                  0.053      1.294 f
  U8498/Y (OAI22X2MTR)                                   0.067      1.361 r
  U0_BANK_TOP/vACC_2_reg_3__20_/D (DFFRHQX1MTR)          0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__20_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U2882/Y (NAND2X12MTR)                                  0.054      1.149 f
  U171/Y (BUFX10MTR)                                     0.102      1.251 f
  U118/Y (NAND2X4MTR)                                    0.040      1.291 r
  U15449/Y (NAND2X2MTR)                                  0.037      1.328 f
  U8480/Y (OAI21X1MTR)                                   0.038      1.366 r
  U0_BANK_TOP/vACC_2_reg_2__8_/D (DFFRHQX1MTR)           0.000      1.366 r
  data arrival time                                                 1.366

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__8_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.147      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.366
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U6309/Y (INVX14MTR)                                    0.052      0.302 f
  U1966/Y (INVX12MTR)                                    0.053      0.355 r
  U2095/Y (INVX8MTR)                                     0.029      0.385 f
  U8547/Y (INVX4MTR)                                     0.032      0.416 r
  U1254/Y (CLKNAND2X4MTR)                                0.039      0.455 f
  U8305/Y (AND2X2MTR)                                    0.095      0.550 f
  U1156/Y (NOR2X4MTR)                                    0.064      0.614 r
  U2094/Y (NAND2X4MTR)                                   0.054      0.668 f
  U797/Y (NAND2X2MTR)                                    0.056      0.724 r
  U11306/Y (NAND2X4MTR)                                  0.048      0.773 f
  U10042/Y (XOR2X8MTR)                                   0.080      0.853 f
  U11340/Y (NOR2X8MTR)                                   0.061      0.914 r
  U10554/Y (NOR2X4MTR)                                   0.036      0.950 f
  U9225/Y (NOR2X3MTR)                                    0.058      1.008 r
  U403/Y (NAND2X2MTR)                                    0.056      1.063 f
  U16282/Y (NAND3BX4MTR)                                 0.053      1.117 r
  U11912/Y (INVX2MTR)                                    0.043      1.159 f
  U7333/Y (OAI21X3MTR)                                   0.087      1.246 r
  U2082/Y (NAND3BX4MTR)                                  0.083      1.330 f
  U2075/Y (NOR2X4MTR)                                    0.060      1.390 r
  U13223/Y (NOR2X2MTR)                                   0.032      1.422 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.422 f
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.092      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U11652/Y (INVX8MTR)                                    0.051      0.415 r
  U8491/Y (AOI21X4MTR)                                   0.051      0.466 f
  U1167/Y (CLKOR2X2MTR)                                  0.121      0.587 f
  U9367/Y (NAND2X6MTR)                                   0.061      0.648 r
  U1530/Y (NAND2X6MTR)                                   0.045      0.693 f
  U8963/Y (OAI21X6MTR)                                   0.063      0.756 r
  U16944/Y (OAI2BB1X4MTR)                                0.112      0.869 r
  U1589/Y (NAND2X6MTR)                                   0.054      0.923 f
  U9431/Y (NAND2X4MTR)                                   0.050      0.972 r
  U13856/Y (OAI2BB1X2MTR)                                0.102      1.074 r
  U1407/Y (XNOR2X1MTR)                                   0.083      1.157 r
  U6724/Y (NAND2X4MTR)                                   0.065      1.222 f
  U10313/Y (NAND3X2MTR)                                  0.058      1.280 r
  U75/Y (INVX2MTR)                                       0.047      1.327 f
  U91/Y (OAI22X2MTR)                                     0.056      1.384 r
  U0_BANK_TOP/vACC_0_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U7084/Y (INVX4MTR)                                     0.027      0.432 f
  U2556/Y (OAI22X2MTR)                                   0.069      0.501 r
  U12529/Y (OAI21X4MTR)                                  0.082      0.583 f
  U3958/Y (NAND2X6MTR)                                   0.066      0.650 r
  U979/Y (NAND2X6MTR)                                    0.048      0.698 f
  U9124/Y (OAI2BB1X4MTR)                                 0.087      0.785 f
  U10099/Y (NAND3X4MTR)                                  0.042      0.826 r
  U1382/Y (NAND3X6MTR)                                   0.065      0.891 f
  U6256/Y (NAND2X6MTR)                                   0.059      0.950 r
  U1613/Y (NAND2X12MTR)                                  0.048      0.998 f
  U357/Y (AOI21X4MTR)                                    0.073      1.071 r
  U8764/Y (XNOR2X2MTR)                                   0.084      1.155 r
  U12388/Y (NAND2X4MTR)                                  0.061      1.216 f
  U11382/Y (NAND3X2MTR)                                  0.060      1.275 r
  U18876/Y (OAI2B2X2MTR)                                 0.108      1.383 r
  U0_BANK_TOP/vACC_2_reg_5__14_/D (DFFRHQX2MTR)          0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U1607/Y (NOR2BX1MTR)                                   0.039      0.365 f
  U6739/Y (NOR2X2MTR)                                    0.073      0.438 r
  U2110/Y (OAI2B11X4MTR)                                 0.091      0.528 f
  U10249/Y (NAND2X4MTR)                                  0.053      0.581 r
  U858/Y (NAND2X6MTR)                                    0.060      0.641 f
  U1800/Y (NOR2X4MTR)                                    0.089      0.730 r
  U516/Y (OAI21X4MTR)                                    0.072      0.801 f
  U9844/Y (AOI21X8MTR)                                   0.084      0.885 r
  U1788/Y (NAND2X8MTR)                                   0.063      0.948 f
  U371/Y (AOI21X2MTR)                                    0.082      1.030 r
  U8686/Y (XNOR2X2MTR)                                   0.081      1.111 r
  U2990/Y (CLKNAND2X2MTR)                                0.081      1.192 f
  U12920/Y (NAND3X4MTR)                                  0.061      1.253 r
  U165/Y (MXI2X4MTR)                                     0.065      1.318 f
  U10197/Y (OAI22X2MTR)                                  0.067      1.384 r
  U0_BANK_TOP/vACC_1_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_478_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U12536/Y (CLKNAND2X2MTR)                               0.031      0.482 r
  U12357/Y (AND2X4MTR)                                   0.093      0.575 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.667 f
  U6021/Y (INVX4MTR)                                     0.059      0.725 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.764 f
  U445/Y (INVX4MTR)                                      0.049      0.813 r
  U11277/Y (NAND2X4MTR)                                  0.047      0.860 f
  U11274/Y (NOR2X1MTR)                                   0.070      0.930 r
  U12310/Y (OAI211X2MTR)                                 0.090      1.020 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.124 r
  U10946/Y (OAI21X4MTR)                                  0.067      1.190 f
  U13090/Y (AOI211X4MTR)                                 0.145      1.335 r
  U2710/Y (NOR2X1MTR)                                    0.060      1.395 f
  PIM_result_reg_478_/D (DFFRHQX2MTR)                    0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_478_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_350_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U12536/Y (CLKNAND2X2MTR)                               0.031      0.482 r
  U12357/Y (AND2X4MTR)                                   0.093      0.575 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.667 f
  U6021/Y (INVX4MTR)                                     0.059      0.725 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.764 f
  U445/Y (INVX4MTR)                                      0.049      0.813 r
  U11277/Y (NAND2X4MTR)                                  0.047      0.860 f
  U11274/Y (NOR2X1MTR)                                   0.070      0.930 r
  U12310/Y (OAI211X2MTR)                                 0.090      1.020 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.124 r
  U10946/Y (OAI21X4MTR)                                  0.067      1.190 f
  U13090/Y (AOI211X4MTR)                                 0.145      1.335 r
  U2712/Y (NOR2X1MTR)                                    0.060      1.395 f
  PIM_result_reg_350_/D (DFFRHQX2MTR)                    0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_350_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_222_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U12536/Y (CLKNAND2X2MTR)                               0.031      0.482 r
  U12357/Y (AND2X4MTR)                                   0.093      0.575 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.667 f
  U6021/Y (INVX4MTR)                                     0.059      0.725 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.764 f
  U445/Y (INVX4MTR)                                      0.049      0.813 r
  U11277/Y (NAND2X4MTR)                                  0.047      0.860 f
  U11274/Y (NOR2X1MTR)                                   0.070      0.930 r
  U12310/Y (OAI211X2MTR)                                 0.090      1.020 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.124 r
  U10946/Y (OAI21X4MTR)                                  0.067      1.190 f
  U13090/Y (AOI211X4MTR)                                 0.145      1.335 r
  U2706/Y (NOR2X1MTR)                                    0.060      1.395 f
  PIM_result_reg_222_/D (DFFRHQX2MTR)                    0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_222_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_94_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U12536/Y (CLKNAND2X2MTR)                               0.031      0.482 r
  U12357/Y (AND2X4MTR)                                   0.093      0.575 r
  U8979/Y (NAND3X4MTR)                                   0.092      0.667 f
  U6021/Y (INVX4MTR)                                     0.059      0.725 r
  U14637/Y (NOR2X4MTR)                                   0.038      0.764 f
  U445/Y (INVX4MTR)                                      0.049      0.813 r
  U11277/Y (NAND2X4MTR)                                  0.047      0.860 f
  U11274/Y (NOR2X1MTR)                                   0.070      0.930 r
  U12310/Y (OAI211X2MTR)                                 0.090      1.020 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.124 r
  U10946/Y (OAI21X4MTR)                                  0.067      1.190 f
  U13090/Y (AOI211X4MTR)                                 0.145      1.335 r
  U2722/Y (NOR2X1MTR)                                    0.060      1.395 f
  PIM_result_reg_94_/D (DFFRHQX2MTR)                     0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_94_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1443/Y (BUFX4MTR)                                     0.069      0.422 f
  U5260/Y (AOI2BB2X2MTR)                                 0.113      0.536 f
  U6320/Y (NAND2BX4MTR)                                  0.048      0.583 r
  U844/Y (NAND2X6MTR)                                    0.049      0.632 f
  U1684/Y (NOR2X4MTR)                                    0.068      0.700 r
  U737/Y (INVX4MTR)                                      0.050      0.750 f
  U583/Y (AOI21X6MTR)                                    0.079      0.829 r
  U1700/Y (OAI21X6MTR)                                   0.062      0.892 f
  U398/Y (OAI2BB1X2MTR)                                  0.095      0.987 f
  U1742/Y (AOI21X2MTR)                                   0.074      1.060 r
  U1412/Y (XNOR2X2MTR)                                   0.081      1.142 r
  U224/Y (CLKNAND2X2MTR)                                 0.068      1.209 f
  U9881/Y (NAND3X4MTR)                                   0.052      1.262 r
  U11767/Y (INVX2MTR)                                    0.045      1.307 f
  U4246/Y (OAI22X1MTR)                                   0.056      1.363 r
  U0_BANK_TOP/vACC_3_reg_4__13_/D (DFFRHQX1MTR)          0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__13_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U5224/Y (NOR2BX4MTR)                                   0.050      0.453 r
  U1018/Y (INVX2MTR)                                     0.035      0.488 f
  U5362/Y (NAND3X2MTR)                                   0.039      0.527 r
  U8736/Y (AND2X4MTR)                                    0.112      0.639 r
  U490/Y (NOR2X2MTR)                                     0.051      0.690 f
  U3927/Y (NOR2X3MTR)                                    0.099      0.789 r
  U8758/Y (NAND2X4MTR)                                   0.084      0.873 f
  U16368/Y (NOR2X4MTR)                                   0.094      0.967 r
  U10172/Y (AOI21X8MTR)                                  0.060      1.027 f
  U2407/Y (NAND2BX12MTR)                                 0.090      1.117 f
  U9955/Y (INVX4MTR)                                     0.041      1.158 r
  U2409/Y (NAND2X4MTR)                                   0.042      1.199 f
  U9388/Y (CLKNAND2X2MTR)                                0.043      1.242 r
  U6820/Y (NAND2X4MTR)                                   0.045      1.287 f
  U6808/Y (OAI22X1MTR)                                   0.050      1.337 r
  U0_BANK_TOP/vACC_0_reg_5__17_/D (DFFRQX2MTR)           0.000      1.337 r
  data arrival time                                                 1.337

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__17_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.176      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.337
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U12118/Y (INVX12MTR)                                   0.041      0.188 f
  U1934/Y (NAND3X12MTR)                                  0.048      0.236 r
  U2220/Y (INVX12MTR)                                    0.036      0.273 f
  U12092/Y (INVX4MTR)                                    0.048      0.321 r
  U7144/Y (INVX4MTR)                                     0.042      0.362 f
  U11157/Y (CLKNAND2X2MTR)                               0.034      0.397 r
  U5736/Y (NAND4X2MTR)                                   0.096      0.492 f
  U1036/Y (CLKNAND2X2MTR)                                0.067      0.560 r
  U1031/Y (OAI2BB1X4MTR)                                 0.062      0.622 f
  U8985/Y (AND2X4MTR)                                    0.096      0.718 f
  U696/Y (CLKNAND2X2MTR)                                 0.046      0.764 r
  U10393/Y (NAND2BX4MTR)                                 0.057      0.820 f
  U1591/Y (NOR2X8MTR)                                    0.087      0.907 r
  U8697/Y (AOI31X2MTR)                                   0.089      0.996 f
  U12728/Y (XNOR2X1MTR)                                  0.086      1.082 f
  U275/Y (NOR2X2MTR)                                     0.096      1.178 r
  U2155/Y (NOR2X4MTR)                                    0.051      1.229 f
  U9312/Y (MXI2X6MTR)                                    0.070      1.299 r
  U2038/Y (NAND2X2MTR)                                   0.057      1.355 f
  U13229/Y (OAI2BB1X2MTR)                                0.043      1.398 r
  U0_BANK_TOP/vACC_2_reg_0__1_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U1585/Y (INVX14MTR)                                    0.055      0.270 r
  U1268/Y (INVX16MTR)                                    0.037      0.306 f
  U1238/Y (INVX18MTR)                                    0.039      0.345 r
  U8763/Y (INVX8MTR)                                     0.032      0.377 f
  U13750/Y (AND2X1MTR)                                   0.091      0.468 f
  U8363/Y (OAI21BX2MTR)                                  0.085      0.553 r
  U8359/Y (NAND2X4MTR)                                   0.067      0.620 f
  U5995/Y (NAND2X2MTR)                                   0.066      0.686 r
  U687/Y (OAI21X3MTR)                                    0.068      0.754 f
  U632/Y (AOI21X4MTR)                                    0.114      0.868 r
  U2514/Y (NAND2X4MTR)                                   0.066      0.934 f
  U9307/Y (AOI21X2MTR)                                   0.083      1.017 r
  U2459/Y (XNOR2X2MTR)                                   0.092      1.109 r
  U2555/Y (OAI22X4MTR)                                   0.085      1.195 f
  U2554/Y (NOR2X6MTR)                                    0.070      1.265 r
  U12929/Y (MXI2X6MTR)                                   0.066      1.330 f
  U3972/Y (CLKNAND2X2MTR)                                0.044      1.374 r
  U16076/Y (OAI2BB1X2MTR)                                0.044      1.418 f
  U0_BANK_TOP/vACC_2_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.123      0.123 r
  U3893/Y (INVX14MTR)                                    0.033      0.156 f
  U4134/Y (CLKNAND2X4MTR)                                0.039      0.195 r
  U15387/Y (CLKNAND2X8MTR)                               0.059      0.255 f
  U4117/Y (NAND2X4MTR)                                   0.071      0.325 r
  U12853/Y (INVX4MTR)                                    0.044      0.369 f
  U2029/Y (NOR2X4MTR)                                    0.070      0.439 r
  U11273/Y (NOR2X4MTR)                                   0.050      0.489 f
  U7696/Y (OAI21X6MTR)                                   0.083      0.571 r
  U685/Y (OAI2BB1X2MTR)                                  0.108      0.679 r
  U7355/Y (XOR2X1MTR)                                    0.069      0.748 r
  U11818/Y (NAND2BX2MTR)                                 0.090      0.838 f
  U11807/Y (CLKNAND2X4MTR)                               0.061      0.899 r
  U11830/Y (OAI21X3MTR)                                  0.059      0.958 f
  U1776/Y (OAI2BB1X4MTR)                                 0.057      1.015 r
  U6409/Y (OAI2BB1X4MTR)                                 0.099      1.113 r
  U10147/Y (XOR2X8MTR)                                   0.068      1.181 r
  U4387/Y (CLKNAND2X2MTR)                                0.055      1.237 f
  U1761/Y (INVX2MTR)                                     0.046      1.282 r
  U7943/Y (NAND3X4MTR)                                   0.051      1.333 f
  U6822/Y (NOR2X1MTR)                                    0.067      1.400 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U11153/Y (NAND2X2MTR)                                  0.038      0.444 f
  U12643/Y (OAI2BB1X2MTR)                                0.038      0.482 r
  U1482/Y (INVX2MTR)                                     0.034      0.516 f
  U1489/Y (NAND2X4MTR)                                   0.034      0.549 r
  U1928/Y (NAND2X4MTR)                                   0.040      0.589 f
  U11378/Y (CLKNAND2X4MTR)                               0.052      0.641 r
  U1525/Y (INVX4MTR)                                     0.037      0.677 f
  U9453/Y (NOR2X4MTR)                                    0.050      0.728 r
  U9156/Y (INVX2MTR)                                     0.048      0.775 f
  U7036/Y (CLKNAND2X4MTR)                                0.036      0.812 r
  U1588/Y (NOR2X4MTR)                                    0.032      0.844 f
  U1466/Y (NOR2X6MTR)                                    0.057      0.900 r
  U2526/Y (NAND2X8MTR)                                   0.068      0.968 f
  U12591/Y (XNOR2X2MTR)                                  0.095      1.063 f
  U226/Y (AOI22X2MTR)                                    0.109      1.172 r
  U9399/Y (OAI2B1X4MTR)                                  0.067      1.240 f
  U2677/Y (OAI22X4MTR)                                   0.082      1.321 r
  U18740/Y (OAI22X1MTR)                                  0.084      1.405 f
  U0_BANK_TOP/vACC_3_reg_6__0_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U9809/Y (AND2X6MTR)                                    0.100      0.643 r
  U6244/Y (NAND2BX4MTR)                                  0.083      0.726 r
  U5426/Y (NAND2X2MTR)                                   0.073      0.799 f
  U5942/Y (NOR2X1MTR)                                    0.083      0.882 r
  U16708/Y (INVX1MTR)                                    0.045      0.927 f
  U11794/Y (AOI2BB1X2MTR)                                0.117      1.044 f
  U9010/Y (OAI2BB1X4MTR)                                 0.049      1.093 r
  U12056/Y (NAND3X3MTR)                                  0.089      1.182 f
  U9615/Y (CLKNAND2X4MTR)                                0.060      1.241 r
  U12946/Y (AOI22X4MTR)                                  0.053      1.294 f
  U17457/Y (OAI22X2MTR)                                  0.067      1.361 r
  U0_BANK_TOP/vACC_0_reg_3__20_/D (DFFRHQX1MTR)          0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__20_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U2352/Y (INVX8MTR)                                     0.036      0.175 f
  U10160/Y (CLKNAND2X2MTR)                               0.033      0.208 r
  U1273/Y (INVX2MTR)                                     0.041      0.249 f
  U12226/Y (INVX1MTR)                                    0.048      0.297 r
  U10944/Y (OAI22X1MTR)                                  0.065      0.361 f
  U7709/Y (NOR2X1MTR)                                    0.078      0.440 r
  U16648/Y (OAI2BB1X2MTR)                                0.058      0.497 f
  U3836/Y (INVX3MTR)                                     0.048      0.545 r
  U12522/Y (NAND2BX8MTR)                                 0.063      0.608 f
  U817/Y (NOR2BX4MTR)                                    0.085      0.693 f
  U7031/Y (NOR2X2MTR)                                    0.070      0.762 r
  U11796/Y (NAND2X4MTR)                                  0.065      0.828 f
  U2237/Y (NAND2X8MTR)                                   0.045      0.873 r
  U1980/Y (NAND2X8MTR)                                   0.049      0.922 f
  U11124/Y (CLKOR2X4MTR)                                 0.086      1.008 f
  U1760/Y (NAND2X2MTR)                                   0.035      1.043 r
  U4380/Y (XOR2X2MTR)                                    0.074      1.117 r
  U16330/Y (OAI22X4MTR)                                  0.067      1.185 f
  U1763/Y (NOR2X4MTR)                                    0.077      1.261 r
  U2419/Y (MXI2X6MTR)                                    0.069      1.331 f
  U5080/Y (CLKNAND2X2MTR)                                0.043      1.374 r
  U1021/Y (OAI2BB1X2MTR)                                 0.044      1.418 f
  U0_BANK_TOP/vACC_0_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U1585/Y (INVX14MTR)                                    0.055      0.270 r
  U1268/Y (INVX16MTR)                                    0.037      0.306 f
  U1238/Y (INVX18MTR)                                    0.039      0.345 r
  U8763/Y (INVX8MTR)                                     0.032      0.377 f
  U13750/Y (AND2X1MTR)                                   0.091      0.468 f
  U8363/Y (OAI21BX2MTR)                                  0.085      0.553 r
  U8359/Y (NAND2X4MTR)                                   0.067      0.620 f
  U5995/Y (NAND2X2MTR)                                   0.066      0.686 r
  U687/Y (OAI21X3MTR)                                    0.068      0.754 f
  U632/Y (AOI21X4MTR)                                    0.114      0.868 r
  U2514/Y (NAND2X4MTR)                                   0.066      0.934 f
  U9307/Y (AOI21X2MTR)                                   0.083      1.017 r
  U2459/Y (XNOR2X2MTR)                                   0.092      1.109 r
  U2555/Y (OAI22X4MTR)                                   0.085      1.195 f
  U2554/Y (NOR2X6MTR)                                    0.070      1.265 r
  U12929/Y (MXI2X6MTR)                                   0.066      1.330 f
  U10151/Y (CLKNAND2X2MTR)                               0.044      1.374 r
  U1504/Y (OAI2BB1X2MTR)                                 0.044      1.418 f
  U0_BANK_TOP/vACC_0_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.134      0.134 r
  U9283/Y (INVX8MTR)                                     0.037      0.170 f
  U10159/Y (AND2X4MTR)                                   0.085      0.255 f
  U2423/Y (INVX8MTR)                                     0.035      0.291 r
  U5783/Y (OAI22X2MTR)                                   0.039      0.329 f
  U15954/Y (NAND3BX2MTR)                                 0.125      0.455 f
  U10034/Y (NOR2X4MTR)                                   0.065      0.519 r
  U9036/Y (CLKNAND2X4MTR)                                0.065      0.585 f
  U2449/Y (INVX4MTR)                                     0.041      0.626 r
  U9597/Y (NAND2X4MTR)                                   0.041      0.667 f
  U11315/Y (INVX4MTR)                                    0.043      0.710 r
  U12049/Y (AOI2BB1X4MTR)                                0.086      0.796 r
  U3283/Y (NAND3X4MTR)                                   0.065      0.861 f
  U1571/Y (CLKNAND2X4MTR)                                0.053      0.914 r
  U9187/Y (NAND2X8MTR)                                   0.050      0.964 f
  U5373/Y (CLKNAND2X2MTR)                                0.039      1.003 r
  U3149/Y (NAND2BX2MTR)                                  0.047      1.050 f
  U11960/Y (XNOR2X2MTR)                                  0.084      1.133 f
  U12721/Y (OAI21X6MTR)                                  0.082      1.215 r
  U9048/Y (AOI2BB1X8MTR)                                 0.101      1.316 r
  U5500/Y (CLKNAND2X2MTR)                                0.045      1.361 f
  U5749/Y (OAI2BB1X1MTR)                                 0.036      1.398 r
  U0_BANK_TOP/vACC_2_reg_3__4_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U4444/Y (INVX2MTR)                                     0.055      1.213 r
  U8806/Y (NOR2X4MTR)                                    0.034      1.247 f
  U1539/Y (INVX3MTR)                                     0.034      1.281 r
  U9140/Y (NAND2X4MTR)                                   0.041      1.322 f
  U2010/Y (OAI2BB2X2MTR)                                 0.068      1.390 r
  U0_BANK_TOP/vACC_3_reg_0__16_/D (DFFRHQX4MTR)          0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U9431/Y (NAND2X4MTR)                                   0.054      0.956 f
  U11997/Y (AOI21X2MTR)                                  0.095      1.050 r
  U249/Y (XNOR2X1MTR)                                    0.084      1.134 r
  U218/Y (NAND2X2MTR)                                    0.072      1.206 f
  U16280/Y (NAND3X4MTR)                                  0.066      1.273 r
  U16275/Y (OAI21X6MTR)                                  0.055      1.327 f
  U12926/Y (OAI22X2MTR)                                  0.057      1.385 r
  U0_BANK_TOP/vACC_3_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U9431/Y (NAND2X4MTR)                                   0.054      0.956 f
  U11997/Y (AOI21X2MTR)                                  0.095      1.050 r
  U249/Y (XNOR2X1MTR)                                    0.084      1.134 r
  U218/Y (NAND2X2MTR)                                    0.072      1.206 f
  U16280/Y (NAND3X4MTR)                                  0.066      1.273 r
  U16275/Y (OAI21X6MTR)                                  0.055      1.327 f
  U12927/Y (OAI22X2MTR)                                  0.057      1.385 r
  U0_BANK_TOP/vACC_0_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U10083/Y (INVX14MTR)                                   0.058      0.327 r
  U1974/Y (INVX16MTR)                                    0.034      0.362 f
  U9649/Y (INVX6MTR)                                     0.039      0.400 r
  U14384/Y (AOI21X1MTR)                                  0.084      0.484 f
  U7860/Y (NAND3X4MTR)                                   0.059      0.543 r
  U948/Y (CLKNAND2X4MTR)                                 0.054      0.597 f
  U947/Y (NAND2X4MTR)                                    0.057      0.655 r
  U10066/Y (INVX4MTR)                                    0.035      0.689 f
  U2011/Y (NOR2X8MTR)                                    0.058      0.748 r
  U8440/Y (NOR2X4MTR)                                    0.045      0.793 f
  U1870/Y (AOI21X6MTR)                                   0.086      0.879 r
  U1640/Y (OAI21X8MTR)                                   0.069      0.948 f
  U9664/Y (INVX8MTR)                                     0.048      0.995 r
  U1862/Y (INVX8MTR)                                     0.027      1.022 f
  U9592/Y (AOI21X4MTR)                                   0.061      1.083 r
  U9747/Y (XNOR2X2MTR)                                   0.085      1.167 r
  U5346/Y (NAND2X4MTR)                                   0.055      1.222 f
  U149/Y (CLKNAND2X2MTR)                                 0.048      1.270 r
  U2580/Y (OAI22X4MTR)                                   0.055      1.325 f
  U7057/Y (OAI22X1MTR)                                   0.060      1.385 r
  U0_BANK_TOP/vACC_3_reg_4__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U1265/Y (BUFX6MTR)                                     0.082      0.297 f
  U1360/Y (NAND2X2MTR)                                   0.041      0.338 r
  U16106/Y (INVX1MTR)                                    0.038      0.376 f
  U2542/Y (OAI2BB1X4MTR)                                 0.076      0.452 f
  U8411/Y (NOR2X3MTR)                                    0.058      0.510 r
  U3281/Y (NAND3X4MTR)                                   0.089      0.599 f
  U3239/Y (INVX6MTR)                                     0.064      0.663 r
  U1040/Y (NAND2X8MTR)                                   0.050      0.713 f
  U11301/Y (CLKNAND2X4MTR)                               0.050      0.763 r
  U2601/Y (CLKNAND2X4MTR)                                0.040      0.803 f
  U1588/Y (NOR2X4MTR)                                    0.066      0.869 r
  U1466/Y (NOR2X6MTR)                                    0.039      0.909 f
  U2526/Y (NAND2X8MTR)                                   0.058      0.966 r
  U12591/Y (XNOR2X2MTR)                                  0.098      1.064 r
  U226/Y (AOI22X2MTR)                                    0.086      1.150 f
  U9399/Y (OAI2B1X4MTR)                                  0.057      1.208 r
  U2677/Y (OAI22X4MTR)                                   0.070      1.278 f
  U15498/Y (OAI22X2MTR)                                  0.058      1.336 r
  U0_BANK_TOP/vACC_1_reg_6__0_/D (DFFRQX2MTR)            0.000      1.336 r
  data arrival time                                                 1.336

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__0_/CK (DFFRQX2MTR)           0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.336
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U8675/Y (INVX2MTR)                                     0.052      0.420 r
  U9191/Y (CLKNAND2X2MTR)                                0.058      0.479 f
  U2307/Y (NAND3X4MTR)                                   0.055      0.534 r
  U5372/Y (CLKNAND2X4MTR)                                0.053      0.586 f
  U1047/Y (INVX4MTR)                                     0.042      0.628 r
  U8688/Y (NAND2X4MTR)                                   0.045      0.673 f
  U6657/Y (OAI21X3MTR)                                   0.097      0.770 r
  U3502/Y (NAND2X2MTR)                                   0.067      0.836 f
  U5625/Y (NAND2BX2MTR)                                  0.048      0.885 r
  U5411/Y (INVX2MTR)                                     0.040      0.924 f
  U425/Y (OAI21X2MTR)                                    0.071      0.996 r
  U8992/Y (AOI21X2MTR)                                   0.042      1.038 f
  U1484/Y (XNOR2X1MTR)                                   0.068      1.106 r
  U5015/Y (CLKNAND2X2MTR)                                0.080      1.185 f
  U13425/Y (NAND3X4MTR)                                  0.065      1.251 r
  U10356/Y (MXI2X2MTR)                                   0.069      1.320 f
  U16263/Y (OAI22X2MTR)                                  0.064      1.385 r
  U0_BANK_TOP/vACC_1_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U5224/Y (NOR2BX4MTR)                                   0.050      0.453 r
  U1018/Y (INVX2MTR)                                     0.035      0.488 f
  U5362/Y (NAND3X2MTR)                                   0.039      0.527 r
  U8736/Y (AND2X4MTR)                                    0.112      0.639 r
  U490/Y (NOR2X2MTR)                                     0.051      0.690 f
  U3927/Y (NOR2X3MTR)                                    0.099      0.789 r
  U8758/Y (NAND2X4MTR)                                   0.084      0.873 f
  U16368/Y (NOR2X4MTR)                                   0.094      0.967 r
  U10172/Y (AOI21X8MTR)                                  0.060      1.027 f
  U2407/Y (NAND2BX12MTR)                                 0.090      1.117 f
  U9955/Y (INVX4MTR)                                     0.041      1.158 r
  U2409/Y (NAND2X4MTR)                                   0.042      1.199 f
  U9388/Y (CLKNAND2X2MTR)                                0.043      1.242 r
  U6820/Y (NAND2X4MTR)                                   0.045      1.287 f
  U5841/Y (OAI22X1MTR)                                   0.050      1.337 r
  U0_BANK_TOP/vACC_1_reg_5__17_/D (DFFRQX2MTR)           0.000      1.337 r
  data arrival time                                                 1.337

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__17_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.176      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.337
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U12118/Y (INVX12MTR)                                   0.041      0.188 f
  U1934/Y (NAND3X12MTR)                                  0.048      0.236 r
  U2220/Y (INVX12MTR)                                    0.036      0.273 f
  U12092/Y (INVX4MTR)                                    0.048      0.321 r
  U7144/Y (INVX4MTR)                                     0.042      0.362 f
  U11157/Y (CLKNAND2X2MTR)                               0.034      0.397 r
  U5736/Y (NAND4X2MTR)                                   0.096      0.492 f
  U1036/Y (CLKNAND2X2MTR)                                0.067      0.560 r
  U1031/Y (OAI2BB1X4MTR)                                 0.062      0.622 f
  U8985/Y (AND2X4MTR)                                    0.096      0.718 f
  U696/Y (CLKNAND2X2MTR)                                 0.046      0.764 r
  U10393/Y (NAND2BX4MTR)                                 0.057      0.820 f
  U1591/Y (NOR2X8MTR)                                    0.087      0.907 r
  U8697/Y (AOI31X2MTR)                                   0.089      0.996 f
  U12728/Y (XNOR2X1MTR)                                  0.086      1.082 f
  U275/Y (NOR2X2MTR)                                     0.096      1.178 r
  U2155/Y (NOR2X4MTR)                                    0.051      1.229 f
  U9312/Y (MXI2X6MTR)                                    0.070      1.299 r
  U12764/Y (NAND2X2MTR)                                  0.057      1.355 f
  U9255/Y (OAI2BB1X2MTR)                                 0.043      1.398 r
  U0_BANK_TOP/vACC_0_reg_0__1_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U7451/Y (CLKNAND2X16MTR)                               0.059      0.302 f
  U1214/Y (INVX16MTR)                                    0.051      0.353 r
  U1174/Y (INVX16MTR)                                    0.031      0.384 f
  U8114/Y (INVX12MTR)                                    0.032      0.416 r
  U15965/Y (NAND2X12MTR)                                 0.043      0.459 f
  U717/Y (INVX2MTR)                                      0.068      0.527 r
  U10202/Y (XNOR2X8MTR)                                  0.084      0.611 r
  U11913/Y (XNOR2X8MTR)                                  0.105      0.716 r
  U7777/Y (XNOR2X8MTR)                                   0.106      0.822 r
  U15968/Y (NAND2X4MTR)                                  0.053      0.875 f
  U11640/Y (OAI2B1X4MTR)                                 0.040      0.915 r
  U2553/Y (XNOR2X4MTR)                                   0.103      1.017 r
  U10345/Y (NAND2X4MTR)                                  0.071      1.088 f
  U12797/Y (OAI21X4MTR)                                  0.091      1.179 r
  U9180/Y (AOI21X2MTR)                                   0.061      1.240 f
  U11138/Y (OAI21X1MTR)                                  0.039      1.278 r
  U13570/Y (NOR2BX1MTR)                                  0.091      1.369 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX1MTR)
                                                         0.000      1.369 r
  data arrival time                                                 1.369

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX1MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.369
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U1265/Y (BUFX6MTR)                                     0.082      0.297 f
  U1360/Y (NAND2X2MTR)                                   0.041      0.338 r
  U16106/Y (INVX1MTR)                                    0.038      0.376 f
  U2542/Y (OAI2BB1X4MTR)                                 0.076      0.452 f
  U8411/Y (NOR2X3MTR)                                    0.058      0.510 r
  U3281/Y (NAND3X4MTR)                                   0.089      0.599 f
  U3239/Y (INVX6MTR)                                     0.064      0.663 r
  U1040/Y (NAND2X8MTR)                                   0.050      0.713 f
  U11301/Y (CLKNAND2X4MTR)                               0.050      0.763 r
  U2601/Y (CLKNAND2X4MTR)                                0.040      0.803 f
  U1588/Y (NOR2X4MTR)                                    0.066      0.869 r
  U1466/Y (NOR2X6MTR)                                    0.039      0.909 f
  U2526/Y (NAND2X8MTR)                                   0.058      0.966 r
  U1597/Y (NAND2X4MTR)                                   0.046      1.013 f
  U2599/Y (CLKNAND2X4MTR)                                0.032      1.044 r
  U8037/Y (XNOR2X2MTR)                                   0.072      1.116 r
  U5632/Y (NAND2X4MTR)                                   0.062      1.178 f
  U4168/Y (INVX4MTR)                                     0.039      1.217 r
  U167/Y (MXI2X4MTR)                                     0.056      1.273 f
  U5613/Y (CLKNAND2X4MTR)                                0.046      1.320 r
  U6523/Y (NAND2X2MTR)                                   0.041      1.360 f
  U2630/Y (OAI2BB1X2MTR)                                 0.038      1.398 r
  U0_BANK_TOP/vACC_0_reg_6__2_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U1265/Y (BUFX6MTR)                                     0.082      0.297 f
  U1360/Y (NAND2X2MTR)                                   0.041      0.338 r
  U16106/Y (INVX1MTR)                                    0.038      0.376 f
  U2542/Y (OAI2BB1X4MTR)                                 0.076      0.452 f
  U8411/Y (NOR2X3MTR)                                    0.058      0.510 r
  U3281/Y (NAND3X4MTR)                                   0.089      0.599 f
  U3239/Y (INVX6MTR)                                     0.064      0.663 r
  U1040/Y (NAND2X8MTR)                                   0.050      0.713 f
  U11301/Y (CLKNAND2X4MTR)                               0.050      0.763 r
  U2601/Y (CLKNAND2X4MTR)                                0.040      0.803 f
  U1588/Y (NOR2X4MTR)                                    0.066      0.869 r
  U1466/Y (NOR2X6MTR)                                    0.039      0.909 f
  U2526/Y (NAND2X8MTR)                                   0.058      0.966 r
  U12591/Y (XNOR2X2MTR)                                  0.098      1.064 r
  U226/Y (AOI22X2MTR)                                    0.086      1.150 f
  U9399/Y (OAI2B1X4MTR)                                  0.057      1.208 r
  U2677/Y (OAI22X4MTR)                                   0.070      1.278 f
  U18741/Y (OAI22X2MTR)                                  0.058      1.336 r
  U0_BANK_TOP/vACC_0_reg_6__0_/D (DFFRQX2MTR)            0.000      1.336 r
  data arrival time                                                 1.336

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__0_/CK (DFFRQX2MTR)           0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.336
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_356_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U9071/Y (INVX2MTR)                                     0.042      0.922 f
  U8149/Y (NOR2X4MTR)                                    0.065      0.986 r
  U2861/Y (NAND3X4MTR)                                   0.077      1.063 f
  U2810/Y (INVX2MTR)                                     0.059      1.122 r
  U11690/Y (CLKNAND2X2MTR)                               0.045      1.167 f
  U7607/Y (MXI2X1MTR)                                    0.074      1.241 r
  U94/Y (NOR3X2MTR)                                      0.067      1.309 f
  U15269/Y (NOR2X1MTR)                                   0.060      1.369 r
  PIM_result_reg_356_/D (DFFRHQX1MTR)                    0.000      1.369 r
  data arrival time                                                 1.369

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_356_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.369
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_228_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U9071/Y (INVX2MTR)                                     0.042      0.922 f
  U8149/Y (NOR2X4MTR)                                    0.065      0.986 r
  U2861/Y (NAND3X4MTR)                                   0.077      1.063 f
  U2810/Y (INVX2MTR)                                     0.059      1.122 r
  U11690/Y (CLKNAND2X2MTR)                               0.045      1.167 f
  U7607/Y (MXI2X1MTR)                                    0.074      1.241 r
  U94/Y (NOR3X2MTR)                                      0.067      1.309 f
  U15270/Y (NOR2X1MTR)                                   0.060      1.369 r
  PIM_result_reg_228_/D (DFFRHQX1MTR)                    0.000      1.369 r
  data arrival time                                                 1.369

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_228_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.369
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_100_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U9071/Y (INVX2MTR)                                     0.042      0.922 f
  U8149/Y (NOR2X4MTR)                                    0.065      0.986 r
  U2861/Y (NAND3X4MTR)                                   0.077      1.063 f
  U2810/Y (INVX2MTR)                                     0.059      1.122 r
  U11690/Y (CLKNAND2X2MTR)                               0.045      1.167 f
  U7607/Y (MXI2X1MTR)                                    0.074      1.241 r
  U94/Y (NOR3X2MTR)                                      0.067      1.309 f
  U15271/Y (NOR2X1MTR)                                   0.060      1.369 r
  PIM_result_reg_100_/D (DFFRHQX1MTR)                    0.000      1.369 r
  data arrival time                                                 1.369

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_100_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.369
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U1358/Y (INVX8MTR)                                     0.046      0.163 r
  U1185/Y (INVX2MTR)                                     0.047      0.210 f
  U15538/Y (NOR2X3MTR)                                   0.098      0.308 r
  U14492/Y (AOI21X1MTR)                                  0.089      0.397 f
  U9160/Y (AND3X2MTR)                                    0.134      0.531 f
  U9096/Y (NAND3X4MTR)                                   0.052      0.584 r
  U8969/Y (INVX3MTR)                                     0.044      0.627 f
  U10012/Y (NOR2X4MTR)                                   0.091      0.718 r
  U9112/Y (OAI21X6MTR)                                   0.074      0.792 f
  U12898/Y (AOI21X8MTR)                                  0.079      0.871 r
  U2643/Y (OAI21X6MTR)                                   0.071      0.942 f
  U5934/Y (AOI21X2MTR)                                   0.088      1.030 r
  U2429/Y (XNOR2X2MTR)                                   0.092      1.123 r
  U2428/Y (NAND2X4MTR)                                   0.067      1.189 f
  U16133/Y (OAI211X8MTR)                                 0.058      1.247 r
  U87/Y (MXI2X6MTR)                                      0.074      1.321 f
  U17750/Y (OAI22X2MTR)                                  0.061      1.383 r
  U0_BANK_TOP/vACC_3_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_165_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U10397/Y (BUFX8MTR)                                    0.073      0.419 r
  U8442/Y (INVX6MTR)                                     0.033      0.451 f
  U10910/Y (NAND2X2MTR)                                  0.030      0.481 r
  U6174/Y (INVX1MTR)                                     0.036      0.517 f
  U8331/Y (AOI21X2MTR)                                   0.060      0.578 r
  U8965/Y (NAND3X2MTR)                                   0.098      0.676 f
  U447/Y (INVX2MTR)                                      0.079      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.062      0.816 f
  U5447/Y (NOR2X6MTR)                                    0.077      0.894 r
  U2927/Y (NAND3X2MTR)                                   0.124      1.018 f
  U8791/Y (NOR2X2MTR)                                    0.084      1.102 r
  U11763/Y (AOI21X1MTR)                                  0.051      1.152 f
  U2434/Y (NAND3BX2MTR)                                  0.056      1.209 r
  U13037/Y (AOI211X2MTR)                                 0.035      1.244 f
  U2435/Y (NOR3BX4MTR)                                   0.096      1.340 f
  U11517/Y (NOR2X1MTR)                                   0.054      1.394 r
  PIM_result_reg_165_/D (DFFRHQX4MTR)                    0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_165_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_293_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U10397/Y (BUFX8MTR)                                    0.073      0.419 r
  U8442/Y (INVX6MTR)                                     0.033      0.451 f
  U10910/Y (NAND2X2MTR)                                  0.030      0.481 r
  U6174/Y (INVX1MTR)                                     0.036      0.517 f
  U8331/Y (AOI21X2MTR)                                   0.060      0.578 r
  U8965/Y (NAND3X2MTR)                                   0.098      0.676 f
  U447/Y (INVX2MTR)                                      0.079      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.062      0.816 f
  U5447/Y (NOR2X6MTR)                                    0.077      0.894 r
  U2927/Y (NAND3X2MTR)                                   0.124      1.018 f
  U8791/Y (NOR2X2MTR)                                    0.084      1.102 r
  U11763/Y (AOI21X1MTR)                                  0.051      1.152 f
  U2434/Y (NAND3BX2MTR)                                  0.056      1.209 r
  U13037/Y (AOI211X2MTR)                                 0.035      1.244 f
  U2435/Y (NOR3BX4MTR)                                   0.096      1.340 f
  U9384/Y (NOR2X1MTR)                                    0.054      1.394 r
  PIM_result_reg_293_/D (DFFRHQX4MTR)                    0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_293_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_37_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U10397/Y (BUFX8MTR)                                    0.073      0.419 r
  U8442/Y (INVX6MTR)                                     0.033      0.451 f
  U10910/Y (NAND2X2MTR)                                  0.030      0.481 r
  U6174/Y (INVX1MTR)                                     0.036      0.517 f
  U8331/Y (AOI21X2MTR)                                   0.060      0.578 r
  U8965/Y (NAND3X2MTR)                                   0.098      0.676 f
  U447/Y (INVX2MTR)                                      0.079      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.062      0.816 f
  U5447/Y (NOR2X6MTR)                                    0.077      0.894 r
  U2927/Y (NAND3X2MTR)                                   0.124      1.018 f
  U8791/Y (NOR2X2MTR)                                    0.084      1.102 r
  U11763/Y (AOI21X1MTR)                                  0.051      1.152 f
  U2434/Y (NAND3BX2MTR)                                  0.056      1.209 r
  U13037/Y (AOI211X2MTR)                                 0.035      1.244 f
  U2435/Y (NOR3BX4MTR)                                   0.096      1.340 f
  U11516/Y (NOR2X1MTR)                                   0.054      1.394 r
  PIM_result_reg_37_/D (DFFRHQX4MTR)                     0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_37_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_421_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U10397/Y (BUFX8MTR)                                    0.073      0.419 r
  U8442/Y (INVX6MTR)                                     0.033      0.451 f
  U10910/Y (NAND2X2MTR)                                  0.030      0.481 r
  U6174/Y (INVX1MTR)                                     0.036      0.517 f
  U8331/Y (AOI21X2MTR)                                   0.060      0.578 r
  U8965/Y (NAND3X2MTR)                                   0.098      0.676 f
  U447/Y (INVX2MTR)                                      0.079      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.062      0.816 f
  U5447/Y (NOR2X6MTR)                                    0.077      0.894 r
  U2927/Y (NAND3X2MTR)                                   0.124      1.018 f
  U8791/Y (NOR2X2MTR)                                    0.084      1.102 r
  U11763/Y (AOI21X1MTR)                                  0.051      1.152 f
  U2434/Y (NAND3BX2MTR)                                  0.056      1.209 r
  U13037/Y (AOI211X2MTR)                                 0.035      1.244 f
  U2435/Y (NOR3BX4MTR)                                   0.096      1.340 f
  U11515/Y (NOR2X1MTR)                                   0.054      1.394 r
  PIM_result_reg_421_/D (DFFRHQX4MTR)                    0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_421_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U1694/Y (INVX8MTR)                                     0.043      0.157 r
  U9888/Y (CLKNAND2X2MTR)                                0.092      0.249 f
  U3582/Y (INVX2MTR)                                     0.085      0.334 r
  U12548/Y (AOI22X1MTR)                                  0.065      0.398 f
  U7502/Y (AND2X1MTR)                                    0.122      0.520 f
  U896/Y (NAND3BX2MTR)                                   0.059      0.579 r
  U7427/Y (INVX2MTR)                                     0.058      0.637 f
  U7770/Y (CLKNAND2X4MTR)                                0.058      0.694 r
  U9593/Y (NAND2BX2MTR)                                  0.086      0.781 f
  U7683/Y (NOR2X4MTR)                                    0.085      0.865 r
  U10040/Y (AND2X2MTR)                                   0.112      0.977 r
  U2064/Y (OAI2BB1X4MTR)                                 0.089      1.066 r
  U1696/Y (XNOR2X2MTR)                                   0.074      1.140 r
  U8913/Y (AOI22X4MTR)                                   0.066      1.206 f
  U113/Y (OAI21X6MTR)                                    0.060      1.266 r
  U4903/Y (INVX2MTR)                                     0.058      1.324 f
  U8621/Y (OAI22X2MTR)                                   0.059      1.383 r
  U0_BANK_TOP/vACC_2_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U2257/Y (INVX16MTR)                                    0.032      0.157 f
  U9428/Y (NAND2X12MTR)                                  0.035      0.192 r
  U11441/Y (CLKNAND2X16MTR)                              0.064      0.256 f
  U6309/Y (INVX14MTR)                                    0.070      0.326 r
  U2052/Y (INVX12MTR)                                    0.048      0.374 f
  U7196/Y (NAND2X2MTR)                                   0.056      0.431 r
  U3453/Y (NOR2X4MTR)                                    0.035      0.466 f
  U4071/Y (OAI21X4MTR)                                   0.081      0.547 r
  U11826/Y (NAND3X4MTR)                                  0.067      0.614 f
  U2094/Y (NAND2X4MTR)                                   0.060      0.674 r
  U797/Y (NAND2X2MTR)                                    0.062      0.736 f
  U11306/Y (NAND2X4MTR)                                  0.049      0.785 r
  U10042/Y (XOR2X8MTR)                                   0.074      0.858 r
  U11340/Y (NOR2X8MTR)                                   0.040      0.898 f
  U10554/Y (NOR2X4MTR)                                   0.062      0.961 r
  U15890/Y (NOR2X1MTR)                                   0.048      1.009 f
  U16282/Y (NAND3BX4MTR)                                 0.105      1.114 f
  U9216/Y (XNOR2X2MTR)                                   0.080      1.195 f
  U7181/Y (NAND2X2MTR)                                   0.043      1.238 r
  U989/Y (NAND3X2MTR)                                    0.079      1.317 f
  U10455/Y (AOI2B1X1MTR)                                 0.080      1.397 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U1178/Y (BUFX8MTR)                                     0.090      0.340 r
  U4616/Y (NAND2X6MTR)                                   0.067      0.407 f
  U872/Y (NOR2X4MTR)                                     0.081      0.488 r
  U9789/Y (XOR2X4MTR)                                    0.100      0.588 r
  U2364/Y (XNOR2X2MTR)                                   0.105      0.693 r
  U502/Y (OAI21X3MTR)                                    0.071      0.765 f
  U11740/Y (OAI2BB1X4MTR)                                0.059      0.824 r
  U7343/Y (XOR2X8MTR)                                    0.076      0.899 r
  U7339/Y (XOR2X8MTR)                                    0.085      0.984 f
  U287/Y (NOR2X8MTR)                                     0.062      1.046 r
  U2060/Y (OAI21X6MTR)                                   0.067      1.113 f
  U16888/Y (AOI21X8MTR)                                  0.099      1.212 r
  U11659/Y (OAI21X4MTR)                                  0.056      1.269 f
  U16242/Y (XNOR2X2MTR)                                  0.070      1.339 f
  U9333/Y (NOR2X2MTR)                                    0.055      1.394 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1520/Y (INVX8MTR)                                     0.035      0.410 f
  U1233/Y (INVX3MTR)                                     0.030      0.440 r
  U1612/Y (AOI21X4MTR)                                   0.045      0.485 f
  U1550/Y (NAND2X4MTR)                                   0.037      0.522 r
  U1093/Y (CLKNAND2X2MTR)                                0.051      0.573 f
  U8678/Y (OAI2BB1X4MTR)                                 0.062      0.635 r
  U10615/Y (NOR2X2MTR)                                   0.041      0.676 f
  U821/Y (INVX2MTR)                                      0.038      0.715 r
  U9196/Y (NAND2X2MTR)                                   0.071      0.785 f
  U9040/Y (OAI21X4MTR)                                   0.098      0.883 r
  U3278/Y (INVX4MTR)                                     0.050      0.932 f
  U1295/Y (NAND2X12MTR)                                  0.047      0.980 r
  U460/Y (INVX8MTR)                                      0.036      1.015 f
  U9471/Y (OAI21X8MTR)                                   0.073      1.088 r
  U6246/Y (NAND3X12MTR)                                  0.096      1.184 f
  U5045/Y (CLKNAND2X12MTR)                               0.055      1.238 r
  U9699/Y (CLKNAND2X4MTR)                                0.070      1.308 f
  U10924/Y (OAI22X1MTR)                                  0.075      1.383 r
  U0_BANK_TOP/vACC_0_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9280/Y (INVX8MTR)                                     0.044      0.171 f
  U9259/Y (CLKNAND2X4MTR)                                0.043      0.214 r
  U12825/Y (INVX1MTR)                                    0.054      0.268 f
  U4175/Y (AOI22X1MTR)                                   0.096      0.364 r
  U12696/Y (NAND3BX2MTR)                                 0.076      0.440 f
  U13164/Y (NAND3BX4MTR)                                 0.117      0.558 f
  U1010/Y (BUFX3MTR)                                     0.102      0.659 f
  U1901/Y (NAND2X6MTR)                                   0.051      0.711 r
  U15978/Y (NOR2BX4MTR)                                  0.087      0.798 r
  U2369/Y (NAND2X4MTR)                                   0.052      0.849 f
  U2302/Y (NAND2X6MTR)                                   0.042      0.892 r
  U2360/Y (NAND2X8MTR)                                   0.045      0.936 f
  U8496/Y (NAND2X6MTR)                                   0.045      0.981 r
  U9245/Y (AOI2B1X4MTR)                                  0.045      1.026 f
  U2574/Y (XNOR2X2MTR)                                   0.073      1.100 f
  U9743/Y (OAI22X4MTR)                                   0.080      1.180 r
  U6011/Y (MXI2X4MTR)                                    0.080      1.260 f
  U2066/Y (NAND2X4MTR)                                   0.053      1.313 r
  U13312/Y (CLKNAND2X2MTR)                               0.044      1.357 f
  U1854/Y (OAI2BB1X2MTR)                                 0.041      1.398 r
  U0_BANK_TOP/vACC_3_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U5224/Y (NOR2BX4MTR)                                   0.050      0.453 r
  U1018/Y (INVX2MTR)                                     0.035      0.488 f
  U5362/Y (NAND3X2MTR)                                   0.039      0.527 r
  U8736/Y (AND2X4MTR)                                    0.112      0.639 r
  U490/Y (NOR2X2MTR)                                     0.051      0.690 f
  U3927/Y (NOR2X3MTR)                                    0.099      0.789 r
  U8758/Y (NAND2X4MTR)                                   0.084      0.873 f
  U16368/Y (NOR2X4MTR)                                   0.094      0.967 r
  U10172/Y (AOI21X8MTR)                                  0.060      1.027 f
  U2407/Y (NAND2BX12MTR)                                 0.090      1.117 f
  U9955/Y (INVX4MTR)                                     0.041      1.158 r
  U2409/Y (NAND2X4MTR)                                   0.042      1.199 f
  U9388/Y (CLKNAND2X2MTR)                                0.043      1.242 r
  U6820/Y (NAND2X4MTR)                                   0.045      1.287 f
  U6809/Y (OAI22X1MTR)                                   0.050      1.337 r
  U0_BANK_TOP/vACC_2_reg_5__17_/D (DFFRQX2MTR)           0.000      1.337 r
  data arrival time                                                 1.337

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__17_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.176      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.337
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U12118/Y (INVX12MTR)                                   0.041      0.188 f
  U1934/Y (NAND3X12MTR)                                  0.048      0.236 r
  U2220/Y (INVX12MTR)                                    0.036      0.273 f
  U12092/Y (INVX4MTR)                                    0.048      0.321 r
  U7144/Y (INVX4MTR)                                     0.042      0.362 f
  U11157/Y (CLKNAND2X2MTR)                               0.034      0.397 r
  U5736/Y (NAND4X2MTR)                                   0.096      0.492 f
  U1036/Y (CLKNAND2X2MTR)                                0.067      0.560 r
  U1031/Y (OAI2BB1X4MTR)                                 0.062      0.622 f
  U8985/Y (AND2X4MTR)                                    0.096      0.718 f
  U696/Y (CLKNAND2X2MTR)                                 0.046      0.764 r
  U10393/Y (NAND2BX4MTR)                                 0.057      0.820 f
  U1591/Y (NOR2X8MTR)                                    0.087      0.907 r
  U8697/Y (AOI31X2MTR)                                   0.089      0.996 f
  U12728/Y (XNOR2X1MTR)                                  0.086      1.082 f
  U275/Y (NOR2X2MTR)                                     0.096      1.178 r
  U2155/Y (NOR2X4MTR)                                    0.051      1.229 f
  U9312/Y (MXI2X6MTR)                                    0.070      1.299 r
  U5878/Y (NAND2X2MTR)                                   0.057      1.355 f
  U9256/Y (OAI2BB1X2MTR)                                 0.043      1.398 r
  U0_BANK_TOP/vACC_1_reg_0__1_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U13421/Y (CLKNAND2X2MTR)                               0.047      0.449 f
  U12687/Y (NAND4X2MTR)                                  0.049      0.498 r
  U1620/Y (OAI2BB1X2MTR)                                 0.107      0.605 r
  U11334/Y (NAND2X2MTR)                                  0.061      0.666 f
  U843/Y (OAI21X3MTR)                                    0.082      0.748 r
  U11326/Y (NAND2X2MTR)                                  0.066      0.814 f
  U6316/Y (NAND2X4MTR)                                   0.050      0.864 r
  U8698/Y (NAND2X6MTR)                                   0.048      0.912 f
  U12180/Y (NAND2X3MTR)                                  0.050      0.962 r
  U9454/Y (NAND2X2MTR)                                   0.054      1.015 f
  U9435/Y (AOI22X2MTR)                                   0.096      1.111 r
  U3026/Y (OAI21X2MTR)                                   0.069      1.180 f
  U16377/Y (AOI2B1X4MTR)                                 0.088      1.268 r
  U5258/Y (OAI21X6MTR)                                   0.065      1.334 f
  U8707/Y (NAND2X2MTR)                                   0.039      1.373 r
  U9443/Y (OAI2BB1X2MTR)                                 0.044      1.417 f
  U0_BANK_TOP/vACC_2_reg_0__3_/D (DFFRHQX4MTR)           0.000      1.417 f
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U2352/Y (INVX8MTR)                                     0.036      0.175 f
  U10160/Y (CLKNAND2X2MTR)                               0.033      0.208 r
  U1273/Y (INVX2MTR)                                     0.041      0.249 f
  U12226/Y (INVX1MTR)                                    0.048      0.297 r
  U10944/Y (OAI22X1MTR)                                  0.065      0.361 f
  U7709/Y (NOR2X1MTR)                                    0.078      0.440 r
  U16648/Y (OAI2BB1X2MTR)                                0.058      0.497 f
  U3836/Y (INVX3MTR)                                     0.048      0.545 r
  U12522/Y (NAND2BX8MTR)                                 0.063      0.608 f
  U817/Y (NOR2BX4MTR)                                    0.085      0.693 f
  U720/Y (NAND2X2MTR)                                    0.041      0.733 r
  U9887/Y (AND2X8MTR)                                    0.087      0.820 r
  U1726/Y (NAND2X6MTR)                                   0.052      0.872 f
  U2187/Y (NAND2X8MTR)                                   0.041      0.913 r
  U2118/Y (NAND2X4MTR)                                   0.048      0.962 f
  U14449/Y (OAI2BB2X2MTR)                                0.106      1.067 f
  U3026/Y (OAI21X2MTR)                                   0.098      1.166 r
  U16377/Y (AOI2B1X4MTR)                                 0.049      1.215 f
  U5258/Y (OAI21X6MTR)                                   0.088      1.303 r
  U5998/Y (CLKNAND2X2MTR)                                0.053      1.357 f
  U9445/Y (OAI2BB1X2MTR)                                 0.041      1.398 r
  U0_BANK_TOP/vACC_0_reg_0__3_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1520/Y (INVX8MTR)                                     0.035      0.410 f
  U1233/Y (INVX3MTR)                                     0.030      0.440 r
  U1612/Y (AOI21X4MTR)                                   0.045      0.485 f
  U1550/Y (NAND2X4MTR)                                   0.037      0.522 r
  U1093/Y (CLKNAND2X2MTR)                                0.051      0.573 f
  U8678/Y (OAI2BB1X4MTR)                                 0.062      0.635 r
  U10615/Y (NOR2X2MTR)                                   0.041      0.676 f
  U821/Y (INVX2MTR)                                      0.038      0.715 r
  U9196/Y (NAND2X2MTR)                                   0.071      0.785 f
  U9040/Y (OAI21X4MTR)                                   0.098      0.883 r
  U3278/Y (INVX4MTR)                                     0.050      0.932 f
  U1295/Y (NAND2X12MTR)                                  0.047      0.980 r
  U460/Y (INVX8MTR)                                      0.036      1.015 f
  U9471/Y (OAI21X8MTR)                                   0.073      1.088 r
  U6246/Y (NAND3X12MTR)                                  0.096      1.184 f
  U5045/Y (CLKNAND2X12MTR)                               0.055      1.238 r
  U9699/Y (CLKNAND2X4MTR)                                0.070      1.308 f
  U12726/Y (OAI22X2MTR)                                  0.075      1.383 r
  U0_BANK_TOP/vACC_0_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U1712/Y (BUFX14MTR)                                    0.096      0.366 f
  U2445/Y (INVX4MTR)                                     0.041      0.407 r
  U8520/Y (OAI2BB1X2MTR)                                 0.093      0.500 r
  U9568/Y (NAND3BX4MTR)                                  0.076      0.577 r
  U1371/Y (NAND2X6MTR)                                   0.047      0.624 f
  U1538/Y (AND3X4MTR)                                    0.107      0.731 f
  U1457/Y (NOR2X8MTR)                                    0.054      0.785 r
  U16450/Y (AOI21X8MTR)                                  0.057      0.842 f
  U4419/Y (INVX1MTR)                                     0.060      0.902 r
  U3931/Y (AOI21X1MTR)                                   0.082      0.984 f
  U253/Y (XNOR2X1MTR)                                    0.090      1.074 f
  U8560/Y (AOI22X2MTR)                                   0.101      1.175 r
  U2754/Y (OAI2BB1X2MTR)                                 0.075      1.250 f
  U11500/Y (OAI22X4MTR)                                  0.099      1.348 r
  U11459/Y (OAI22X2MTR)                                  0.062      1.410 f
  U0_BANK_TOP/vACC_1_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U2393/Y (BUFX10MTR)                                    0.088      0.338 r
  U5341/Y (CLKNAND2X4MTR)                                0.073      0.412 f
  U10440/Y (XOR2X4MTR)                                   0.110      0.521 r
  U16196/Y (XNOR2X8MTR)                                  0.107      0.628 r
  U13469/Y (INVX2MTR)                                    0.067      0.695 f
  U7432/Y (XNOR2X8MTR)                                   0.098      0.794 f
  U1672/Y (XOR2X8MTR)                                    0.100      0.893 f
  U10133/Y (XOR2X8MTR)                                   0.090      0.983 f
  U1674/Y (NOR2X6MTR)                                    0.071      1.054 r
  U5665/Y (OAI21X8MTR)                                   0.067      1.122 f
  U16710/Y (AOI21X8MTR)                                  0.091      1.212 r
  U9386/Y (XOR2X2MTR)                                    0.087      1.299 r
  U16617/Y (NOR2BX4MTR)                                  0.093      1.393 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U2352/Y (INVX8MTR)                                     0.036      0.175 f
  U10160/Y (CLKNAND2X2MTR)                               0.033      0.208 r
  U1273/Y (INVX2MTR)                                     0.041      0.249 f
  U12226/Y (INVX1MTR)                                    0.048      0.297 r
  U10944/Y (OAI22X1MTR)                                  0.065      0.361 f
  U7709/Y (NOR2X1MTR)                                    0.078      0.440 r
  U16648/Y (OAI2BB1X2MTR)                                0.058      0.497 f
  U3836/Y (INVX3MTR)                                     0.048      0.545 r
  U12522/Y (NAND2BX8MTR)                                 0.063      0.608 f
  U817/Y (NOR2BX4MTR)                                    0.085      0.693 f
  U7031/Y (NOR2X2MTR)                                    0.070      0.762 r
  U11796/Y (NAND2X4MTR)                                  0.065      0.828 f
  U2237/Y (NAND2X8MTR)                                   0.045      0.873 r
  U1980/Y (NAND2X8MTR)                                   0.049      0.922 f
  U11124/Y (CLKOR2X4MTR)                                 0.086      1.008 f
  U1760/Y (NAND2X2MTR)                                   0.035      1.043 r
  U4380/Y (XOR2X2MTR)                                    0.074      1.117 r
  U16330/Y (OAI22X4MTR)                                  0.067      1.185 f
  U1763/Y (NOR2X4MTR)                                    0.077      1.261 r
  U2419/Y (MXI2X6MTR)                                    0.069      1.331 f
  U5068/Y (CLKNAND2X2MTR)                                0.043      1.374 r
  U12983/Y (OAI2BB1X2MTR)                                0.044      1.418 f
  U0_BANK_TOP/vACC_1_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U11153/Y (NAND2X2MTR)                                  0.038      0.444 f
  U12643/Y (OAI2BB1X2MTR)                                0.038      0.482 r
  U1482/Y (INVX2MTR)                                     0.034      0.516 f
  U1489/Y (NAND2X4MTR)                                   0.034      0.549 r
  U1928/Y (NAND2X4MTR)                                   0.040      0.589 f
  U11378/Y (CLKNAND2X4MTR)                               0.052      0.641 r
  U1525/Y (INVX4MTR)                                     0.037      0.677 f
  U9453/Y (NOR2X4MTR)                                    0.050      0.728 r
  U9156/Y (INVX2MTR)                                     0.048      0.775 f
  U7036/Y (CLKNAND2X4MTR)                                0.036      0.812 r
  U1588/Y (NOR2X4MTR)                                    0.032      0.844 f
  U1466/Y (NOR2X6MTR)                                    0.057      0.900 r
  U2526/Y (NAND2X8MTR)                                   0.068      0.968 f
  U1470/Y (CLKNAND2X4MTR)                                0.043      1.011 r
  U2521/Y (NAND2X4MTR)                                   0.037      1.048 f
  U1479/Y (OAI21X3MTR)                                   0.063      1.111 r
  U9327/Y (AOI2BB2X4MTR)                                 0.108      1.219 r
  U8883/Y (OAI2BB1X4MTR)                                 0.064      1.283 f
  U6455/Y (INVX2MTR)                                     0.056      1.339 r
  U6495/Y (OAI22X1MTR)                                   0.065      1.404 f
  U0_BANK_TOP/vACC_2_reg_6__15_/D (DFFRHQX4MTR)          0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX2MTR)
                                                         0.157      0.157 r
  U4066/Y (CLKNAND2X2MTR)                                0.098      0.256 f
  U12966/Y (OAI22X1MTR)                                  0.093      0.349 r
  U2558/Y (NOR3X1MTR)                                    0.073      0.422 f
  U13082/Y (AND4X4MTR)                                   0.101      0.523 f
  U5187/Y (NAND2X6MTR)                                   0.047      0.570 r
  U11350/Y (INVX2MTR)                                    0.038      0.608 f
  U4951/Y (CLKNAND2X4MTR)                                0.047      0.655 r
  U5570/Y (INVX4MTR)                                     0.029      0.684 f
  U15831/Y (OAI2B1X4MTR)                                 0.025      0.709 r
  U666/Y (NAND2X2MTR)                                    0.090      0.799 f
  U2168/Y (AOI21X8MTR)                                   0.109      0.908 r
  U1714/Y (NAND2X6MTR)                                   0.062      0.970 f
  U9049/Y (INVX4MTR)                                     0.036      1.006 r
  U476/Y (CLKNAND2X4MTR)                                 0.045      1.051 f
  U1869/Y (OAI2B11X4MTR)                                 0.086      1.137 r
  U1866/Y (OAI21X4MTR)                                   0.061      1.198 f
  U1438/Y (OAI21BX4MTR)                                  0.075      1.273 r
  U16287/Y (OAI2BB1X4MTR)                                0.064      1.337 f
  U2147/Y (CLKNAND2X2MTR)                                0.040      1.377 r
  U9047/Y (OAI2BB1X2MTR)                                 0.041      1.418 f
  U0_BANK_TOP/vACC_1_reg_3__3_/D (DFFRHQX4MTR)           0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U1585/Y (INVX14MTR)                                    0.055      0.270 r
  U1268/Y (INVX16MTR)                                    0.037      0.306 f
  U1238/Y (INVX18MTR)                                    0.039      0.345 r
  U8763/Y (INVX8MTR)                                     0.032      0.377 f
  U13750/Y (AND2X1MTR)                                   0.091      0.468 f
  U8363/Y (OAI21BX2MTR)                                  0.085      0.553 r
  U8359/Y (NAND2X4MTR)                                   0.067      0.620 f
  U5995/Y (NAND2X2MTR)                                   0.066      0.686 r
  U687/Y (OAI21X3MTR)                                    0.068      0.754 f
  U632/Y (AOI21X4MTR)                                    0.114      0.868 r
  U2514/Y (NAND2X4MTR)                                   0.066      0.934 f
  U9307/Y (AOI21X2MTR)                                   0.083      1.017 r
  U2459/Y (XNOR2X2MTR)                                   0.092      1.109 r
  U2555/Y (OAI22X4MTR)                                   0.085      1.195 f
  U2554/Y (NOR2X6MTR)                                    0.070      1.265 r
  U12929/Y (MXI2X6MTR)                                   0.066      1.330 f
  U2533/Y (CLKNAND2X2MTR)                                0.044      1.374 r
  U13238/Y (OAI2BB1X2MTR)                                0.044      1.418 f
  U0_BANK_TOP/vACC_1_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U2352/Y (INVX8MTR)                                     0.036      0.175 f
  U10160/Y (CLKNAND2X2MTR)                               0.033      0.208 r
  U1273/Y (INVX2MTR)                                     0.041      0.249 f
  U12226/Y (INVX1MTR)                                    0.048      0.297 r
  U10944/Y (OAI22X1MTR)                                  0.065      0.361 f
  U7709/Y (NOR2X1MTR)                                    0.078      0.440 r
  U16648/Y (OAI2BB1X2MTR)                                0.058      0.497 f
  U3836/Y (INVX3MTR)                                     0.048      0.545 r
  U12522/Y (NAND2BX8MTR)                                 0.063      0.608 f
  U817/Y (NOR2BX4MTR)                                    0.085      0.693 f
  U720/Y (NAND2X2MTR)                                    0.041      0.733 r
  U9887/Y (AND2X8MTR)                                    0.087      0.820 r
  U1726/Y (NAND2X6MTR)                                   0.052      0.872 f
  U2187/Y (NAND2X8MTR)                                   0.041      0.913 r
  U2118/Y (NAND2X4MTR)                                   0.048      0.962 f
  U14449/Y (OAI2BB2X2MTR)                                0.106      1.067 f
  U3026/Y (OAI21X2MTR)                                   0.098      1.166 r
  U16377/Y (AOI2B1X4MTR)                                 0.049      1.215 f
  U5258/Y (OAI21X6MTR)                                   0.088      1.303 r
  U10451/Y (CLKNAND2X2MTR)                               0.053      1.357 f
  U9448/Y (OAI2BB1X2MTR)                                 0.041      1.398 r
  U0_BANK_TOP/vACC_3_reg_0__3_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U12118/Y (INVX12MTR)                                   0.041      0.188 f
  U1934/Y (NAND3X12MTR)                                  0.048      0.236 r
  U1728/Y (INVX16MTR)                                    0.046      0.283 f
  U5129/Y (INVX12MTR)                                    0.038      0.321 r
  U2236/Y (INVX8MTR)                                     0.027      0.348 f
  U1186/Y (NAND2X4MTR)                                   0.026      0.373 r
  U2043/Y (OR2X4MTR)                                     0.073      0.447 r
  U8746/Y (NAND3X4MTR)                                   0.056      0.502 f
  U1987/Y (AOI21X4MTR)                                   0.075      0.577 r
  U9367/Y (NAND2X6MTR)                                   0.066      0.642 f
  U9366/Y (INVX8MTR)                                     0.042      0.684 r
  U754/Y (NAND2X5MTR)                                    0.046      0.731 f
  U16989/Y (AOI21X8MTR)                                  0.081      0.812 r
  U11711/Y (OAI21X8MTR)                                  0.069      0.880 f
  U1886/Y (NAND2X8MTR)                                   0.050      0.931 r
  U1853/Y (NAND2X12MTR)                                  0.048      0.979 f
  U6508/Y (CLKNAND2X2MTR)                                0.037      1.016 r
  U8693/Y (CLKNAND2X2MTR)                                0.044      1.060 f
  U4839/Y (XNOR2X2MTR)                                   0.074      1.134 f
  U8662/Y (OAI22X4MTR)                                   0.082      1.216 r
  U1871/Y (AOI2BB1X4MTR)                                 0.056      1.273 f
  U2680/Y (OAI22X2MTR)                                   0.055      1.328 r
  U0_BANK_TOP/vACC_1_reg_7__11_/D (DFFRQX4MTR)           0.000      1.328 r
  data arrival time                                                 1.328

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__11_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.185      1.330
  data required time                                                1.330
  --------------------------------------------------------------------------
  data required time                                                1.330
  data arrival time                                                -1.328
  --------------------------------------------------------------------------
  slack (MET)                                                       0.002


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.134      0.134 r
  U9283/Y (INVX8MTR)                                     0.037      0.170 f
  U10159/Y (AND2X4MTR)                                   0.085      0.255 f
  U2423/Y (INVX8MTR)                                     0.035      0.291 r
  U5783/Y (OAI22X2MTR)                                   0.039      0.329 f
  U15954/Y (NAND3BX2MTR)                                 0.125      0.455 f
  U10034/Y (NOR2X4MTR)                                   0.065      0.519 r
  U9036/Y (CLKNAND2X4MTR)                                0.065      0.585 f
  U2449/Y (INVX4MTR)                                     0.041      0.626 r
  U9597/Y (NAND2X4MTR)                                   0.041      0.667 f
  U11315/Y (INVX4MTR)                                    0.043      0.710 r
  U12049/Y (AOI2BB1X4MTR)                                0.086      0.796 r
  U3283/Y (NAND3X4MTR)                                   0.065      0.861 f
  U1571/Y (CLKNAND2X4MTR)                                0.053      0.914 r
  U9187/Y (NAND2X8MTR)                                   0.050      0.964 f
  U5373/Y (CLKNAND2X2MTR)                                0.039      1.003 r
  U3149/Y (NAND2BX2MTR)                                  0.047      1.050 f
  U11960/Y (XNOR2X2MTR)                                  0.084      1.133 f
  U12721/Y (OAI21X6MTR)                                  0.082      1.215 r
  U9048/Y (AOI2BB1X8MTR)                                 0.101      1.316 r
  U5482/Y (CLKNAND2X2MTR)                                0.047      1.363 f
  U12974/Y (OAI2BB1X2MTR)                                0.042      1.405 r
  U0_BANK_TOP/vACC_3_reg_3__4_/D (DFFRHQX8MTR)           0.000      1.405 r
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__4_/CK (DFFRHQX8MTR)          0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U2352/Y (INVX8MTR)                                     0.036      0.175 f
  U10160/Y (CLKNAND2X2MTR)                               0.033      0.208 r
  U1273/Y (INVX2MTR)                                     0.041      0.249 f
  U12226/Y (INVX1MTR)                                    0.048      0.297 r
  U10944/Y (OAI22X1MTR)                                  0.065      0.361 f
  U7709/Y (NOR2X1MTR)                                    0.078      0.440 r
  U16648/Y (OAI2BB1X2MTR)                                0.058      0.497 f
  U3836/Y (INVX3MTR)                                     0.048      0.545 r
  U12522/Y (NAND2BX8MTR)                                 0.063      0.608 f
  U817/Y (NOR2BX4MTR)                                    0.085      0.693 f
  U720/Y (NAND2X2MTR)                                    0.041      0.733 r
  U9887/Y (AND2X8MTR)                                    0.087      0.820 r
  U1726/Y (NAND2X6MTR)                                   0.052      0.872 f
  U2187/Y (NAND2X8MTR)                                   0.041      0.913 r
  U2118/Y (NAND2X4MTR)                                   0.048      0.962 f
  U14449/Y (OAI2BB2X2MTR)                                0.106      1.067 f
  U3026/Y (OAI21X2MTR)                                   0.098      1.166 r
  U16377/Y (AOI2B1X4MTR)                                 0.049      1.215 f
  U5258/Y (OAI21X6MTR)                                   0.088      1.303 r
  U8007/Y (CLKNAND2X2MTR)                                0.053      1.357 f
  U16225/Y (OAI2BB1X2MTR)                                0.041      1.398 r
  U0_BANK_TOP/vACC_1_reg_0__3_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.134      0.134 r
  U9283/Y (INVX8MTR)                                     0.037      0.170 f
  U10159/Y (AND2X4MTR)                                   0.085      0.255 f
  U2423/Y (INVX8MTR)                                     0.035      0.291 r
  U5783/Y (OAI22X2MTR)                                   0.039      0.329 f
  U15954/Y (NAND3BX2MTR)                                 0.125      0.455 f
  U10034/Y (NOR2X4MTR)                                   0.065      0.519 r
  U9036/Y (CLKNAND2X4MTR)                                0.065      0.585 f
  U2449/Y (INVX4MTR)                                     0.041      0.626 r
  U9597/Y (NAND2X4MTR)                                   0.041      0.667 f
  U11315/Y (INVX4MTR)                                    0.043      0.710 r
  U12049/Y (AOI2BB1X4MTR)                                0.086      0.796 r
  U3283/Y (NAND3X4MTR)                                   0.065      0.861 f
  U1571/Y (CLKNAND2X4MTR)                                0.053      0.914 r
  U9187/Y (NAND2X8MTR)                                   0.050      0.964 f
  U5373/Y (CLKNAND2X2MTR)                                0.039      1.003 r
  U3149/Y (NAND2BX2MTR)                                  0.047      1.050 f
  U11960/Y (XNOR2X2MTR)                                  0.084      1.133 f
  U12721/Y (OAI21X6MTR)                                  0.082      1.215 r
  U9048/Y (AOI2BB1X8MTR)                                 0.101      1.316 r
  U5486/Y (CLKNAND2X2MTR)                                0.047      1.363 f
  U7050/Y (OAI2BB1X2MTR)                                 0.042      1.405 r
  U0_BANK_TOP/vACC_1_reg_3__4_/D (DFFRHQX8MTR)           0.000      1.405 r
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__4_/CK (DFFRHQX8MTR)          0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U1694/Y (INVX8MTR)                                     0.043      0.157 r
  U9888/Y (CLKNAND2X2MTR)                                0.092      0.249 f
  U3582/Y (INVX2MTR)                                     0.085      0.334 r
  U12548/Y (AOI22X1MTR)                                  0.065      0.398 f
  U7502/Y (AND2X1MTR)                                    0.122      0.520 f
  U896/Y (NAND3BX2MTR)                                   0.059      0.579 r
  U7427/Y (INVX2MTR)                                     0.058      0.637 f
  U7770/Y (CLKNAND2X4MTR)                                0.058      0.694 r
  U9593/Y (NAND2BX2MTR)                                  0.086      0.781 f
  U7683/Y (NOR2X4MTR)                                    0.085      0.865 r
  U10040/Y (AND2X2MTR)                                   0.112      0.977 r
  U2064/Y (OAI2BB1X4MTR)                                 0.089      1.066 r
  U1696/Y (XNOR2X2MTR)                                   0.074      1.140 r
  U8913/Y (AOI22X4MTR)                                   0.066      1.206 f
  U113/Y (OAI21X6MTR)                                    0.060      1.266 r
  U4903/Y (INVX2MTR)                                     0.058      1.324 f
  U9347/Y (OAI22X2MTR)                                   0.059      1.383 r
  U0_BANK_TOP/vACC_1_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U8675/Y (INVX2MTR)                                     0.052      0.420 r
  U9191/Y (CLKNAND2X2MTR)                                0.058      0.479 f
  U2307/Y (NAND3X4MTR)                                   0.055      0.534 r
  U5372/Y (CLKNAND2X4MTR)                                0.053      0.586 f
  U1047/Y (INVX4MTR)                                     0.042      0.628 r
  U8688/Y (NAND2X4MTR)                                   0.045      0.673 f
  U6657/Y (OAI21X3MTR)                                   0.097      0.770 r
  U3502/Y (NAND2X2MTR)                                   0.067      0.836 f
  U5625/Y (NAND2BX2MTR)                                  0.048      0.885 r
  U5411/Y (INVX2MTR)                                     0.040      0.924 f
  U425/Y (OAI21X2MTR)                                    0.071      0.996 r
  U8992/Y (AOI21X2MTR)                                   0.042      1.038 f
  U1484/Y (XNOR2X1MTR)                                   0.068      1.106 r
  U5015/Y (CLKNAND2X2MTR)                                0.080      1.185 f
  U13425/Y (NAND3X4MTR)                                  0.065      1.251 r
  U10356/Y (MXI2X2MTR)                                   0.069      1.320 f
  U16108/Y (OAI22X2MTR)                                  0.064      1.385 r
  U0_BANK_TOP/vACC_2_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U2352/Y (INVX8MTR)                                     0.036      0.175 f
  U10160/Y (CLKNAND2X2MTR)                               0.033      0.208 r
  U1273/Y (INVX2MTR)                                     0.041      0.249 f
  U12226/Y (INVX1MTR)                                    0.048      0.297 r
  U10944/Y (OAI22X1MTR)                                  0.065      0.361 f
  U7709/Y (NOR2X1MTR)                                    0.078      0.440 r
  U16648/Y (OAI2BB1X2MTR)                                0.058      0.497 f
  U3836/Y (INVX3MTR)                                     0.048      0.545 r
  U12522/Y (NAND2BX8MTR)                                 0.063      0.608 f
  U817/Y (NOR2BX4MTR)                                    0.085      0.693 f
  U720/Y (NAND2X2MTR)                                    0.041      0.733 r
  U9887/Y (AND2X8MTR)                                    0.087      0.820 r
  U1726/Y (NAND2X6MTR)                                   0.052      0.872 f
  U2187/Y (NAND2X8MTR)                                   0.041      0.913 r
  U2118/Y (NAND2X4MTR)                                   0.048      0.962 f
  U5290/Y (XNOR2X1MTR)                                   0.108      1.070 f
  U5272/Y (AOI22X2MTR)                                   0.088      1.158 r
  U2704/Y (CLKNAND2X4MTR)                                0.069      1.227 f
  U2246/Y (AOI21X4MTR)                                   0.100      1.327 r
  U16072/Y (OAI22X2MTR)                                  0.059      1.385 f
  U0_BANK_TOP/vACC_2_reg_0__0_/D (DFFRHQX1MTR)           0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX2MTR)
                                                         0.157      0.157 r
  U4066/Y (CLKNAND2X2MTR)                                0.098      0.256 f
  U12966/Y (OAI22X1MTR)                                  0.093      0.349 r
  U2558/Y (NOR3X1MTR)                                    0.073      0.422 f
  U13082/Y (AND4X4MTR)                                   0.101      0.523 f
  U5187/Y (NAND2X6MTR)                                   0.047      0.570 r
  U11350/Y (INVX2MTR)                                    0.038      0.608 f
  U4951/Y (CLKNAND2X4MTR)                                0.047      0.655 r
  U5570/Y (INVX4MTR)                                     0.029      0.684 f
  U15831/Y (OAI2B1X4MTR)                                 0.025      0.709 r
  U666/Y (NAND2X2MTR)                                    0.090      0.799 f
  U2168/Y (AOI21X8MTR)                                   0.109      0.908 r
  U1714/Y (NAND2X6MTR)                                   0.062      0.970 f
  U9049/Y (INVX4MTR)                                     0.036      1.006 r
  U476/Y (CLKNAND2X4MTR)                                 0.045      1.051 f
  U1869/Y (OAI2B11X4MTR)                                 0.086      1.137 r
  U1866/Y (OAI21X4MTR)                                   0.061      1.198 f
  U1438/Y (OAI21BX4MTR)                                  0.075      1.273 r
  U16287/Y (OAI2BB1X4MTR)                                0.064      1.337 f
  U5324/Y (CLKNAND2X2MTR)                                0.040      1.377 r
  U9044/Y (OAI2BB1X2MTR)                                 0.041      1.418 f
  U0_BANK_TOP/vACC_3_reg_3__3_/D (DFFRHQX4MTR)           0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_76_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U1081/Y (BUFX8MTR)                                     0.076      0.460 f
  U10949/Y (INVX6MTR)                                    0.043      0.504 r
  U16950/Y (CLKNAND2X2MTR)                               0.041      0.544 f
  U588/Y (AND4X2MTR)                                     0.129      0.673 f
  U16952/Y (CLKNAND2X2MTR)                               0.061      0.734 r
  U458/Y (NOR2X4MTR)                                     0.041      0.775 f
  U2964/Y (NAND3X4MTR)                                   0.044      0.820 r
  U2848/Y (NOR2X4MTR)                                    0.039      0.859 f
  U8748/Y (INVX2MTR)                                     0.052      0.911 r
  U9496/Y (CLKNAND2X4MTR)                                0.054      0.964 f
  U2771/Y (NOR3X4MTR)                                    0.158      1.122 r
  U7189/Y (OAI21X4MTR)                                   0.077      1.199 f
  U13132/Y (AOI211X4MTR)                                 0.153      1.352 r
  U5844/Y (NOR2X1MTR)                                    0.059      1.411 f
  PIM_result_reg_76_/D (DFFRHQX4MTR)                     0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_76_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_204_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U1081/Y (BUFX8MTR)                                     0.076      0.460 f
  U10949/Y (INVX6MTR)                                    0.043      0.504 r
  U16950/Y (CLKNAND2X2MTR)                               0.041      0.544 f
  U588/Y (AND4X2MTR)                                     0.129      0.673 f
  U16952/Y (CLKNAND2X2MTR)                               0.061      0.734 r
  U458/Y (NOR2X4MTR)                                     0.041      0.775 f
  U2964/Y (NAND3X4MTR)                                   0.044      0.820 r
  U2848/Y (NOR2X4MTR)                                    0.039      0.859 f
  U8748/Y (INVX2MTR)                                     0.052      0.911 r
  U9496/Y (CLKNAND2X4MTR)                                0.054      0.964 f
  U2771/Y (NOR3X4MTR)                                    0.158      1.122 r
  U7189/Y (OAI21X4MTR)                                   0.077      1.199 f
  U13132/Y (AOI211X4MTR)                                 0.153      1.352 r
  U5845/Y (NOR2X1MTR)                                    0.059      1.411 f
  PIM_result_reg_204_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_204_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_460_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U1081/Y (BUFX8MTR)                                     0.076      0.460 f
  U10949/Y (INVX6MTR)                                    0.043      0.504 r
  U16950/Y (CLKNAND2X2MTR)                               0.041      0.544 f
  U588/Y (AND4X2MTR)                                     0.129      0.673 f
  U16952/Y (CLKNAND2X2MTR)                               0.061      0.734 r
  U458/Y (NOR2X4MTR)                                     0.041      0.775 f
  U2964/Y (NAND3X4MTR)                                   0.044      0.820 r
  U2848/Y (NOR2X4MTR)                                    0.039      0.859 f
  U8748/Y (INVX2MTR)                                     0.052      0.911 r
  U9496/Y (CLKNAND2X4MTR)                                0.054      0.964 f
  U2771/Y (NOR3X4MTR)                                    0.158      1.122 r
  U7189/Y (OAI21X4MTR)                                   0.077      1.199 f
  U13132/Y (AOI211X4MTR)                                 0.153      1.352 r
  U5842/Y (NOR2X1MTR)                                    0.059      1.411 f
  PIM_result_reg_460_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_460_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_332_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U1081/Y (BUFX8MTR)                                     0.076      0.460 f
  U10949/Y (INVX6MTR)                                    0.043      0.504 r
  U16950/Y (CLKNAND2X2MTR)                               0.041      0.544 f
  U588/Y (AND4X2MTR)                                     0.129      0.673 f
  U16952/Y (CLKNAND2X2MTR)                               0.061      0.734 r
  U458/Y (NOR2X4MTR)                                     0.041      0.775 f
  U2964/Y (NAND3X4MTR)                                   0.044      0.820 r
  U2848/Y (NOR2X4MTR)                                    0.039      0.859 f
  U8748/Y (INVX2MTR)                                     0.052      0.911 r
  U9496/Y (CLKNAND2X4MTR)                                0.054      0.964 f
  U2771/Y (NOR3X4MTR)                                    0.158      1.122 r
  U7189/Y (OAI21X4MTR)                                   0.077      1.199 f
  U13132/Y (AOI211X4MTR)                                 0.153      1.352 r
  U5843/Y (NOR2X1MTR)                                    0.059      1.411 f
  PIM_result_reg_332_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_332_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U1712/Y (BUFX14MTR)                                    0.096      0.366 f
  U2445/Y (INVX4MTR)                                     0.041      0.407 r
  U8520/Y (OAI2BB1X2MTR)                                 0.093      0.500 r
  U9568/Y (NAND3BX4MTR)                                  0.076      0.577 r
  U1371/Y (NAND2X6MTR)                                   0.047      0.624 f
  U1538/Y (AND3X4MTR)                                    0.107      0.731 f
  U1457/Y (NOR2X8MTR)                                    0.054      0.785 r
  U16450/Y (AOI21X8MTR)                                  0.057      0.842 f
  U4419/Y (INVX1MTR)                                     0.060      0.902 r
  U3931/Y (AOI21X1MTR)                                   0.082      0.984 f
  U253/Y (XNOR2X1MTR)                                    0.090      1.074 f
  U8560/Y (AOI22X2MTR)                                   0.101      1.175 r
  U2754/Y (OAI2BB1X2MTR)                                 0.075      1.250 f
  U11500/Y (OAI22X4MTR)                                  0.099      1.348 r
  U13285/Y (OAI22X2MTR)                                  0.062      1.410 f
  U0_BANK_TOP/vACC_0_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U5722/Y (AOI21X4MTR)                                   0.063      1.013 f
  U2417/Y (XNOR2X2MTR)                                   0.080      1.093 f
  U16246/Y (AOI22X4MTR)                                  0.122      1.215 r
  U13161/Y (OAI21X6MTR)                                  0.063      1.278 f
  U16545/Y (MXI2X6MTR)                                   0.073      1.352 r
  U11390/Y (OAI22X2MTR)                                  0.057      1.409 f
  U0_BANK_TOP/vACC_1_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U1607/Y (NOR2BX1MTR)                                   0.039      0.365 f
  U6739/Y (NOR2X2MTR)                                    0.073      0.438 r
  U2110/Y (OAI2B11X4MTR)                                 0.091      0.528 f
  U10249/Y (NAND2X4MTR)                                  0.053      0.581 r
  U858/Y (NAND2X6MTR)                                    0.060      0.641 f
  U1800/Y (NOR2X4MTR)                                    0.089      0.730 r
  U516/Y (OAI21X4MTR)                                    0.072      0.801 f
  U9844/Y (AOI21X8MTR)                                   0.084      0.885 r
  U1788/Y (NAND2X8MTR)                                   0.063      0.948 f
  U371/Y (AOI21X2MTR)                                    0.082      1.030 r
  U8686/Y (XNOR2X2MTR)                                   0.081      1.111 r
  U2990/Y (CLKNAND2X2MTR)                                0.081      1.192 f
  U12920/Y (NAND3X4MTR)                                  0.061      1.253 r
  U165/Y (MXI2X4MTR)                                     0.065      1.318 f
  U11346/Y (OAI22X2MTR)                                  0.067      1.384 r
  U0_BANK_TOP/vACC_0_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U1694/Y (INVX8MTR)                                     0.043      0.157 r
  U9888/Y (CLKNAND2X2MTR)                                0.092      0.249 f
  U3582/Y (INVX2MTR)                                     0.085      0.334 r
  U12548/Y (AOI22X1MTR)                                  0.065      0.398 f
  U7502/Y (AND2X1MTR)                                    0.122      0.520 f
  U896/Y (NAND3BX2MTR)                                   0.059      0.579 r
  U7427/Y (INVX2MTR)                                     0.058      0.637 f
  U7770/Y (CLKNAND2X4MTR)                                0.058      0.694 r
  U9593/Y (NAND2BX2MTR)                                  0.086      0.781 f
  U7683/Y (NOR2X4MTR)                                    0.085      0.865 r
  U10040/Y (AND2X2MTR)                                   0.112      0.977 r
  U2064/Y (OAI2BB1X4MTR)                                 0.089      1.066 r
  U1696/Y (XNOR2X2MTR)                                   0.074      1.140 r
  U8913/Y (AOI22X4MTR)                                   0.066      1.206 f
  U113/Y (OAI21X6MTR)                                    0.060      1.266 r
  U4903/Y (INVX2MTR)                                     0.058      1.324 f
  U8631/Y (OAI22X2MTR)                                   0.059      1.383 r
  U0_BANK_TOP/vACC_3_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_509_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U2954/Y (NOR2X4MTR)                                    0.071      1.006 r
  U3784/Y (CLKNAND2X2MTR)                                0.067      1.073 f
  U9567/Y (NOR2X4MTR)                                    0.073      1.146 r
  U17723/Y (NOR3X4MTR)                                   0.055      1.201 f
  U4277/Y (INVX2MTR)                                     0.040      1.241 r
  U17727/Y (AOI22X2MTR)                                  0.058      1.299 f
  U11501/Y (NOR2X1MTR)                                   0.068      1.367 r
  PIM_result_reg_509_/D (DFFRHQX1MTR)                    0.000      1.367 r
  data arrival time                                                 1.367

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_509_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.367
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_381_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U2954/Y (NOR2X4MTR)                                    0.071      1.006 r
  U3784/Y (CLKNAND2X2MTR)                                0.067      1.073 f
  U9567/Y (NOR2X4MTR)                                    0.073      1.146 r
  U17723/Y (NOR3X4MTR)                                   0.055      1.201 f
  U4277/Y (INVX2MTR)                                     0.040      1.241 r
  U17727/Y (AOI22X2MTR)                                  0.058      1.299 f
  U11529/Y (NOR2X1MTR)                                   0.068      1.367 r
  PIM_result_reg_381_/D (DFFRHQX1MTR)                    0.000      1.367 r
  data arrival time                                                 1.367

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_381_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.367
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_253_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U2954/Y (NOR2X4MTR)                                    0.071      1.006 r
  U3784/Y (CLKNAND2X2MTR)                                0.067      1.073 f
  U9567/Y (NOR2X4MTR)                                    0.073      1.146 r
  U17723/Y (NOR3X4MTR)                                   0.055      1.201 f
  U4277/Y (INVX2MTR)                                     0.040      1.241 r
  U17727/Y (AOI22X2MTR)                                  0.058      1.299 f
  U11519/Y (NOR2X1MTR)                                   0.068      1.367 r
  PIM_result_reg_253_/D (DFFRHQX1MTR)                    0.000      1.367 r
  data arrival time                                                 1.367

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_253_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.367
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_125_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U2954/Y (NOR2X4MTR)                                    0.071      1.006 r
  U3784/Y (CLKNAND2X2MTR)                                0.067      1.073 f
  U9567/Y (NOR2X4MTR)                                    0.073      1.146 r
  U17723/Y (NOR3X4MTR)                                   0.055      1.201 f
  U4277/Y (INVX2MTR)                                     0.040      1.241 r
  U17727/Y (AOI22X2MTR)                                  0.058      1.299 f
  U11477/Y (NOR2X1MTR)                                   0.068      1.367 r
  PIM_result_reg_125_/D (DFFRHQX1MTR)                    0.000      1.367 r
  data arrival time                                                 1.367

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_125_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.367
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U9190/Y (CLKNAND2X16MTR)                               0.061      0.304 f
  U9189/Y (INVX20MTR)                                    0.050      0.354 r
  U5573/Y (NAND2X5MTR)                                   0.068      0.422 f
  U5350/Y (NOR2X1MTR)                                    0.163      0.585 r
  U1794/Y (XOR2X8MTR)                                    0.117      0.702 r
  U16156/Y (XNOR2X8MTR)                                  0.099      0.801 r
  U16150/Y (XNOR2X4MTR)                                  0.109      0.910 r
  U11849/Y (XOR2X8MTR)                                   0.108      1.018 r
  U16241/Y (NAND2X4MTR)                                  0.069      1.087 f
  U9421/Y (OAI21X3MTR)                                   0.085      1.172 r
  U4838/Y (AOI21X1MTR)                                   0.083      1.255 f
  U13316/Y (OAI21X1MTR)                                  0.045      1.300 r
  U11670/Y (NOR2BX1MTR)                                  0.090      1.391 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U1607/Y (NOR2BX1MTR)                                   0.039      0.365 f
  U6739/Y (NOR2X2MTR)                                    0.073      0.438 r
  U2110/Y (OAI2B11X4MTR)                                 0.091      0.528 f
  U10249/Y (NAND2X4MTR)                                  0.053      0.581 r
  U858/Y (NAND2X6MTR)                                    0.060      0.641 f
  U1800/Y (NOR2X4MTR)                                    0.089      0.730 r
  U516/Y (OAI21X4MTR)                                    0.072      0.801 f
  U9844/Y (AOI21X8MTR)                                   0.084      0.885 r
  U1788/Y (NAND2X8MTR)                                   0.063      0.948 f
  U371/Y (AOI21X2MTR)                                    0.082      1.030 r
  U8686/Y (XNOR2X2MTR)                                   0.081      1.111 r
  U2990/Y (CLKNAND2X2MTR)                                0.081      1.192 f
  U12920/Y (NAND3X4MTR)                                  0.061      1.253 r
  U165/Y (MXI2X4MTR)                                     0.065      1.318 f
  U11358/Y (OAI22X2MTR)                                  0.067      1.384 r
  U0_BANK_TOP/vACC_3_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9280/Y (INVX8MTR)                                     0.044      0.171 f
  U9259/Y (CLKNAND2X4MTR)                                0.043      0.214 r
  U12825/Y (INVX1MTR)                                    0.054      0.268 f
  U4175/Y (AOI22X1MTR)                                   0.096      0.364 r
  U12696/Y (NAND3BX2MTR)                                 0.076      0.440 f
  U13164/Y (NAND3BX4MTR)                                 0.117      0.558 f
  U1010/Y (BUFX3MTR)                                     0.102      0.659 f
  U1901/Y (NAND2X6MTR)                                   0.051      0.711 r
  U15978/Y (NOR2BX4MTR)                                  0.087      0.798 r
  U2369/Y (NAND2X4MTR)                                   0.052      0.849 f
  U2302/Y (NAND2X6MTR)                                   0.042      0.892 r
  U2360/Y (NAND2X8MTR)                                   0.045      0.936 f
  U8496/Y (NAND2X6MTR)                                   0.045      0.981 r
  U9245/Y (AOI2B1X4MTR)                                  0.045      1.026 f
  U2574/Y (XNOR2X2MTR)                                   0.073      1.100 f
  U9743/Y (OAI22X4MTR)                                   0.080      1.180 r
  U6011/Y (MXI2X4MTR)                                    0.080      1.260 f
  U2066/Y (NAND2X4MTR)                                   0.053      1.313 r
  U13313/Y (CLKNAND2X2MTR)                               0.044      1.357 f
  U2254/Y (OAI2BB1X2MTR)                                 0.041      1.398 r
  U0_BANK_TOP/vACC_0_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U2882/Y (NAND2X12MTR)                                  0.054      1.149 f
  U171/Y (BUFX10MTR)                                     0.102      1.251 f
  U6813/Y (MXI2X6MTR)                                    0.072      1.322 f
  U11462/Y (OAI22X2MTR)                                  0.061      1.384 r
  U0_BANK_TOP/vACC_2_reg_2__1_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U6309/Y (INVX14MTR)                                    0.052      0.302 f
  U1966/Y (INVX12MTR)                                    0.053      0.355 r
  U2095/Y (INVX8MTR)                                     0.029      0.385 f
  U10190/Y (INVX1MTR)                                    0.062      0.447 r
  U6528/Y (NAND2X1MTR)                                   0.086      0.533 f
  U9996/Y (OR2X2MTR)                                     0.121      0.654 f
  U9946/Y (AND2X2MTR)                                    0.085      0.739 f
  U12149/Y (XNOR2X1MTR)                                  0.098      0.837 f
  U9724/Y (NOR2X2MTR)                                    0.094      0.931 r
  U4929/Y (NAND2BX2MTR)                                  0.110      1.041 r
  U4664/Y (CLKNAND2X2MTR)                                0.052      1.093 f
  U8570/Y (XNOR2X2MTR)                                   0.110      1.203 f
  U8020/Y (INVX2MTR)                                     0.046      1.249 r
  U2682/Y (CLKNAND2X2MTR)                                0.050      1.299 f
  U2238/Y (NOR3X1MTR)                                    0.083      1.382 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_101_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U9071/Y (INVX2MTR)                                     0.042      0.922 f
  U8149/Y (NOR2X4MTR)                                    0.065      0.986 r
  U2861/Y (NAND3X4MTR)                                   0.077      1.063 f
  U2810/Y (INVX2MTR)                                     0.059      1.122 r
  U2782/Y (NAND2X2MTR)                                   0.046      1.168 f
  U5866/Y (MXI2X2MTR)                                    0.066      1.234 r
  U13115/Y (NOR4X1MTR)                                   0.086      1.320 f
  U15396/Y (NOR2X1MTR)                                   0.068      1.389 r
  PIM_result_reg_101_/D (DFFRHQX2MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_101_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_229_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U9071/Y (INVX2MTR)                                     0.042      0.922 f
  U8149/Y (NOR2X4MTR)                                    0.065      0.986 r
  U2861/Y (NAND3X4MTR)                                   0.077      1.063 f
  U2810/Y (INVX2MTR)                                     0.059      1.122 r
  U2782/Y (NAND2X2MTR)                                   0.046      1.168 f
  U5866/Y (MXI2X2MTR)                                    0.066      1.234 r
  U13115/Y (NOR4X1MTR)                                   0.086      1.320 f
  U15395/Y (NOR2X1MTR)                                   0.068      1.389 r
  PIM_result_reg_229_/D (DFFRHQX2MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_229_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_357_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U9071/Y (INVX2MTR)                                     0.042      0.922 f
  U8149/Y (NOR2X4MTR)                                    0.065      0.986 r
  U2861/Y (NAND3X4MTR)                                   0.077      1.063 f
  U2810/Y (INVX2MTR)                                     0.059      1.122 r
  U2782/Y (NAND2X2MTR)                                   0.046      1.168 f
  U5866/Y (MXI2X2MTR)                                    0.066      1.234 r
  U13115/Y (NOR4X1MTR)                                   0.086      1.320 f
  U15394/Y (NOR2X1MTR)                                   0.068      1.389 r
  PIM_result_reg_357_/D (DFFRHQX2MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_357_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_485_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U9071/Y (INVX2MTR)                                     0.042      0.922 f
  U8149/Y (NOR2X4MTR)                                    0.065      0.986 r
  U2861/Y (NAND3X4MTR)                                   0.077      1.063 f
  U2810/Y (INVX2MTR)                                     0.059      1.122 r
  U2782/Y (NAND2X2MTR)                                   0.046      1.168 f
  U5866/Y (MXI2X2MTR)                                    0.066      1.234 r
  U13115/Y (NOR4X1MTR)                                   0.086      1.320 f
  U15393/Y (NOR2X1MTR)                                   0.068      1.389 r
  PIM_result_reg_485_/D (DFFRHQX2MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_485_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U1419/Y (NAND2X6MTR)                                   0.053      0.975 f
  U1912/Y (AOI21X4MTR)                                   0.079      1.054 r
  U2375/Y (XNOR2X2MTR)                                   0.079      1.133 r
  U16479/Y (AOI2BB1X4MTR)                                0.122      1.255 r
  U4313/Y (BUFX4MTR)                                     0.087      1.342 r
  U17310/Y (OAI22X2MTR)                                  0.044      1.386 f
  U0_BANK_TOP/vACC_2_reg_6__11_/D (DFFRHQX1MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U7840/Y (NAND2X4MTR)                                   0.051      0.593 f
  U5040/Y (CLKNAND2X4MTR)                                0.067      0.661 r
  U901/Y (NAND2X6MTR)                                    0.054      0.714 f
  U6473/Y (NAND2X2MTR)                                   0.052      0.766 r
  U6885/Y (INVX4MTR)                                     0.040      0.806 f
  U3070/Y (CLKNAND2X4MTR)                                0.036      0.842 r
  U1639/Y (AND2X8MTR)                                    0.092      0.934 r
  U13216/Y (CLKNAND2X2MTR)                               0.052      0.986 f
  U11854/Y (OAI22X4MTR)                                  0.065      1.051 r
  U297/Y (NAND2X2MTR)                                    0.056      1.107 f
  U8772/Y (OAI211X2MTR)                                  0.052      1.159 r
  U12139/Y (NAND3X4MTR)                                  0.098      1.256 f
  U12563/Y (MXI2X6MTR)                                   0.097      1.353 r
  U11366/Y (OAI22X2MTR)                                  0.059      1.412 f
  U0_BANK_TOP/vACC_1_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U5224/Y (NOR2BX4MTR)                                   0.050      0.453 r
  U1018/Y (INVX2MTR)                                     0.035      0.488 f
  U5362/Y (NAND3X2MTR)                                   0.039      0.527 r
  U8736/Y (AND2X4MTR)                                    0.112      0.639 r
  U490/Y (NOR2X2MTR)                                     0.051      0.690 f
  U3927/Y (NOR2X3MTR)                                    0.099      0.789 r
  U8758/Y (NAND2X4MTR)                                   0.084      0.873 f
  U16368/Y (NOR2X4MTR)                                   0.094      0.967 r
  U10172/Y (AOI21X8MTR)                                  0.060      1.027 f
  U2407/Y (NAND2BX12MTR)                                 0.090      1.117 f
  U9955/Y (INVX4MTR)                                     0.041      1.158 r
  U3082/Y (NAND2X4MTR)                                   0.044      1.202 f
  U6375/Y (XNOR2X2MTR)                                   0.088      1.290 f
  U4527/Y (OAI22X2MTR)                                   0.070      1.360 r
  U0_BANK_TOP/vACC_2_reg_5__18_/D (DFFRHQX1MTR)          0.000      1.360 r
  data arrival time                                                 1.360

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__18_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.360
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9280/Y (INVX8MTR)                                     0.044      0.171 f
  U9259/Y (CLKNAND2X4MTR)                                0.043      0.214 r
  U12825/Y (INVX1MTR)                                    0.054      0.268 f
  U4175/Y (AOI22X1MTR)                                   0.096      0.364 r
  U12696/Y (NAND3BX2MTR)                                 0.076      0.440 f
  U13164/Y (NAND3BX4MTR)                                 0.117      0.558 f
  U1010/Y (BUFX3MTR)                                     0.102      0.659 f
  U1901/Y (NAND2X6MTR)                                   0.051      0.711 r
  U15978/Y (NOR2BX4MTR)                                  0.087      0.798 r
  U2369/Y (NAND2X4MTR)                                   0.052      0.849 f
  U2302/Y (NAND2X6MTR)                                   0.042      0.892 r
  U2360/Y (NAND2X8MTR)                                   0.045      0.936 f
  U8496/Y (NAND2X6MTR)                                   0.045      0.981 r
  U9245/Y (AOI2B1X4MTR)                                  0.045      1.026 f
  U2574/Y (XNOR2X2MTR)                                   0.073      1.100 f
  U9743/Y (OAI22X4MTR)                                   0.080      1.180 r
  U6011/Y (MXI2X4MTR)                                    0.080      1.260 f
  U2066/Y (NAND2X4MTR)                                   0.053      1.313 r
  U13311/Y (CLKNAND2X2MTR)                               0.044      1.357 f
  U1707/Y (OAI2BB1X2MTR)                                 0.040      1.397 r
  U0_BANK_TOP/vACC_1_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U1607/Y (NOR2BX1MTR)                                   0.039      0.365 f
  U6739/Y (NOR2X2MTR)                                    0.073      0.438 r
  U2110/Y (OAI2B11X4MTR)                                 0.091      0.528 f
  U10249/Y (NAND2X4MTR)                                  0.053      0.581 r
  U858/Y (NAND2X6MTR)                                    0.060      0.641 f
  U1800/Y (NOR2X4MTR)                                    0.089      0.730 r
  U516/Y (OAI21X4MTR)                                    0.072      0.801 f
  U9844/Y (AOI21X8MTR)                                   0.084      0.885 r
  U1788/Y (NAND2X8MTR)                                   0.063      0.948 f
  U371/Y (AOI21X2MTR)                                    0.082      1.030 r
  U8686/Y (XNOR2X2MTR)                                   0.081      1.111 r
  U2990/Y (CLKNAND2X2MTR)                                0.081      1.192 f
  U12920/Y (NAND3X4MTR)                                  0.061      1.253 r
  U165/Y (MXI2X4MTR)                                     0.065      1.318 f
  U9317/Y (OAI22X2MTR)                                   0.067      1.384 r
  U0_BANK_TOP/vACC_2_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U8675/Y (INVX2MTR)                                     0.052      0.420 r
  U14749/Y (AOI22X4MTR)                                  0.045      0.465 f
  U2230/Y (NAND3X4MTR)                                   0.054      0.520 r
  U4620/Y (NAND2X4MTR)                                   0.042      0.562 f
  U7851/Y (INVX2MTR)                                     0.057      0.618 r
  U9013/Y (NAND2X2MTR)                                   0.072      0.691 f
  U3168/Y (OAI21X2MTR)                                   0.096      0.787 r
  U1793/Y (NAND2X2MTR)                                   0.065      0.851 f
  U6047/Y (CLKNAND2X4MTR)                                0.055      0.906 r
  U8153/Y (INVX3MTR)                                     0.032      0.939 f
  U9610/Y (NOR2X1MTR)                                    0.052      0.991 r
  U9551/Y (NOR2BX2MTR)                                   0.043      1.034 f
  U261/Y (OAI2BB1X4MTR)                                  0.036      1.070 r
  U4845/Y (XNOR2X2MTR)                                   0.072      1.143 r
  U1923/Y (NAND2X4MTR)                                   0.055      1.198 f
  U16374/Y (OAI2B11X4MTR)                                0.049      1.247 r
  U16373/Y (OAI22X4MTR)                                  0.073      1.320 f
  U11422/Y (OAI22X2MTR)                                  0.064      1.384 r
  U0_BANK_TOP/vACC_1_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9280/Y (INVX8MTR)                                     0.044      0.171 f
  U9259/Y (CLKNAND2X4MTR)                                0.043      0.214 r
  U12825/Y (INVX1MTR)                                    0.054      0.268 f
  U4175/Y (AOI22X1MTR)                                   0.096      0.364 r
  U12696/Y (NAND3BX2MTR)                                 0.076      0.440 f
  U13164/Y (NAND3BX4MTR)                                 0.117      0.558 f
  U1010/Y (BUFX3MTR)                                     0.102      0.659 f
  U1901/Y (NAND2X6MTR)                                   0.051      0.711 r
  U15978/Y (NOR2BX4MTR)                                  0.087      0.798 r
  U2369/Y (NAND2X4MTR)                                   0.052      0.849 f
  U2302/Y (NAND2X6MTR)                                   0.042      0.892 r
  U2360/Y (NAND2X8MTR)                                   0.045      0.936 f
  U5477/Y (NAND2X8MTR)                                   0.049      0.985 r
  U8077/Y (XNOR2X2MTR)                                   0.069      1.055 r
  U9235/Y (AOI22X2MTR)                                   0.078      1.133 f
  U154/Y (OAI21X2MTR)                                    0.061      1.194 r
  U7187/Y (MXI2X2MTR)                                    0.096      1.290 f
  U11512/Y (OAI22X2MTR)                                  0.071      1.361 r
  U0_BANK_TOP/vACC_0_reg_4__0_/D (DFFRHQX1MTR)           0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.114      0.114 f
  U3893/Y (INVX14MTR)                                    0.038      0.152 r
  U4134/Y (CLKNAND2X4MTR)                                0.051      0.203 f
  U15387/Y (CLKNAND2X8MTR)                               0.053      0.256 r
  U9895/Y (INVX8MTR)                                     0.042      0.298 f
  U3519/Y (INVX4MTR)                                     0.052      0.350 r
  U12684/Y (NAND2BX2MTR)                                 0.067      0.417 f
  U15987/Y (NOR2X3MTR)                                   0.086      0.503 r
  U11363/Y (OAI21X4MTR)                                  0.071      0.574 f
  U7955/Y (AOI21X6MTR)                                   0.098      0.672 r
  U708/Y (OAI21X2MTR)                                    0.068      0.740 f
  U10645/Y (XNOR2X2MTR)                                  0.080      0.820 f
  U3128/Y (NOR2X4MTR)                                    0.081      0.900 r
  U8813/Y (NAND2BX4MTR)                                  0.090      0.990 r
  U499/Y (CLKNAND2X2MTR)                                 0.044      1.034 f
  U405/Y (INVX2MTR)                                      0.039      1.073 r
  U2373/Y (AOI21X3MTR)                                   0.052      1.125 f
  U10419/Y (XNOR2X2MTR)                                  0.089      1.214 f
  U9355/Y (NAND2BX4MTR)                                  0.099      1.313 f
  U5322/Y (NOR2X3MTR)                                    0.064      1.377 r
  U66/Y (NOR2X3MTR)                                      0.034      1.411 f
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U10168/Y (INVX10MTR)                                   0.038      0.166 f
  U13027/Y (CLKNAND2X2MTR)                               0.061      0.227 r
  U1183/Y (INVX2MTR)                                     0.066      0.292 f
  U14444/Y (AOI22X1MTR)                                  0.095      0.388 r
  U8814/Y (NAND3X2MTR)                                   0.074      0.461 f
  U8769/Y (OR3X4MTR)                                     0.108      0.569 f
  U2114/Y (BUFX4MTR)                                     0.081      0.650 f
  U2138/Y (NOR2X8MTR)                                    0.071      0.721 r
  U12722/Y (OAI21X4MTR)                                  0.065      0.785 f
  U1741/Y (AOI21X8MTR)                                   0.071      0.856 r
  U2504/Y (OAI21X8MTR)                                   0.074      0.930 f
  U10172/Y (AOI21X8MTR)                                  0.098      1.028 r
  U16600/Y (OR2X8MTR)                                    0.099      1.127 r
  U4847/Y (INVX4MTR)                                     0.041      1.168 f
  U180/Y (INVX4MTR)                                      0.064      1.232 r
  U9977/Y (NAND2X6MTR)                                   0.060      1.292 f
  U2678/Y (OAI22X1MTR)                                   0.070      1.362 r
  U0_BANK_TOP/vACC_0_reg_5__9_/D (DFFRHQX1MTR)           0.000      1.362 r
  data arrival time                                                 1.362

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__9_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.362
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U2445/Y (INVX4MTR)                                     0.035      0.361 f
  U1780/Y (AOI21X6MTR)                                   0.062      0.423 r
  U9390/Y (NAND3X4MTR)                                   0.064      0.487 f
  U1116/Y (NAND2X2MTR)                                   0.055      0.543 r
  U4871/Y (INVX4MTR)                                     0.035      0.578 f
  U9084/Y (NOR2X2MTR)                                    0.099      0.677 r
  U9108/Y (OAI21X2MTR)                                   0.106      0.783 f
  U5143/Y (AOI21X4MTR)                                   0.115      0.898 r
  U7280/Y (OAI21X1MTR)                                   0.084      0.982 f
  U9057/Y (AOI21X2MTR)                                   0.087      1.069 r
  U8696/Y (XNOR2X2MTR)                                   0.093      1.161 r
  U11250/Y (NAND2X4MTR)                                  0.061      1.222 f
  U1767/Y (NAND2X4MTR)                                   0.047      1.269 r
  U16213/Y (OAI21X6MTR)                                  0.056      1.324 f
  U6404/Y (OAI22X2MTR)                                   0.058      1.382 r
  U0_BANK_TOP/vACC_0_reg_7__6_/D (DFFRHQX2MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__6_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U7840/Y (NAND2X4MTR)                                   0.051      0.593 f
  U5040/Y (CLKNAND2X4MTR)                                0.067      0.661 r
  U2143/Y (NOR2X8MTR)                                    0.037      0.698 f
  U2578/Y (NOR2X6MTR)                                    0.075      0.773 r
  U9241/Y (NOR2BX4MTR)                                   0.111      0.884 r
  U8986/Y (NAND2X4MTR)                                   0.063      0.947 f
  U8800/Y (CLKNAND2X8MTR)                                0.046      0.993 r
  U5392/Y (XNOR2X2MTR)                                   0.069      1.062 r
  U2936/Y (NAND2X2MTR)                                   0.057      1.120 f
  U8655/Y (OAI21X2MTR)                                   0.051      1.170 r
  U2939/Y (NOR2X4MTR)                                    0.053      1.223 f
  U2837/Y (MXI2X6MTR)                                    0.070      1.293 r
  U5549/Y (CLKNAND2X2MTR)                                0.057      1.350 f
  U5519/Y (OAI2BB1X2MTR)                                 0.043      1.394 r
  U0_BANK_TOP/vACC_1_reg_2__0_/D (DFFRHQX2MTR)           0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.114      0.114 f
  U3893/Y (INVX14MTR)                                    0.038      0.152 r
  U4134/Y (CLKNAND2X4MTR)                                0.051      0.203 f
  U15387/Y (CLKNAND2X8MTR)                               0.053      0.256 r
  U9895/Y (INVX8MTR)                                     0.042      0.298 f
  U15370/Y (INVX4MTR)                                    0.042      0.340 r
  U6315/Y (NAND2BX2MTR)                                  0.055      0.395 f
  U1654/Y (NOR2X2MTR)                                    0.098      0.494 r
  U7614/Y (OAI21X4MTR)                                   0.066      0.560 f
  U7062/Y (CLKNAND2X2MTR)                                0.047      0.607 r
  U764/Y (NAND2X4MTR)                                    0.053      0.659 f
  U10736/Y (CLKNAND2X2MTR)                               0.037      0.697 r
  U7063/Y (CLKNAND2X2MTR)                                0.044      0.741 f
  U2971/Y (XNOR2X2MTR)                                   0.076      0.817 f
  U533/Y (NOR2X4MTR)                                     0.082      0.899 r
  U2370/Y (INVX2MTR)                                     0.044      0.944 f
  U7026/Y (NAND2X3MTR)                                   0.043      0.987 r
  U1941/Y (AOI21X4MTR)                                   0.059      1.045 f
  U1940/Y (AOI2BB1X4MTR)                                 0.112      1.157 f
  U145/Y (NAND2X2MTR)                                    0.057      1.213 r
  U7613/Y (AND2X6MTR)                                    0.102      1.316 r
  U1753/Y (NOR2X4MTR)                                    0.031      1.347 f
  U2365/Y (NOR2X2MTR)                                    0.053      1.400 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U8675/Y (INVX2MTR)                                     0.052      0.420 r
  U14749/Y (AOI22X4MTR)                                  0.045      0.465 f
  U2230/Y (NAND3X4MTR)                                   0.054      0.520 r
  U4620/Y (NAND2X4MTR)                                   0.042      0.562 f
  U7851/Y (INVX2MTR)                                     0.057      0.618 r
  U9013/Y (NAND2X2MTR)                                   0.072      0.691 f
  U3168/Y (OAI21X2MTR)                                   0.096      0.787 r
  U1793/Y (NAND2X2MTR)                                   0.065      0.851 f
  U6047/Y (CLKNAND2X4MTR)                                0.055      0.906 r
  U8153/Y (INVX3MTR)                                     0.032      0.939 f
  U9610/Y (NOR2X1MTR)                                    0.052      0.991 r
  U9551/Y (NOR2BX2MTR)                                   0.043      1.034 f
  U261/Y (OAI2BB1X4MTR)                                  0.036      1.070 r
  U4845/Y (XNOR2X2MTR)                                   0.072      1.143 r
  U1923/Y (NAND2X4MTR)                                   0.055      1.198 f
  U16374/Y (OAI2B11X4MTR)                                0.049      1.247 r
  U16373/Y (OAI22X4MTR)                                  0.073      1.320 f
  U12902/Y (OAI22X2MTR)                                  0.064      1.384 r
  U0_BANK_TOP/vACC_2_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U6851/Y (AOI2B1X1MTR)                                  0.094      1.045 f
  U8770/Y (XNOR2X2MTR)                                   0.096      1.140 f
  U5422/Y (OAI2B1X4MTR)                                  0.094      1.234 r
  U4826/Y (NOR2X4MTR)                                    0.045      1.278 f
  U10069/Y (OAI22X1MTR)                                  0.051      1.329 r
  U0_BANK_TOP/vACC_1_reg_5__9_/D (DFFRQX4MTR)            0.000      1.329 r
  data arrival time                                                 1.329

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__9_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.183      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.329
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U2352/Y (INVX8MTR)                                     0.036      0.175 f
  U10160/Y (CLKNAND2X2MTR)                               0.033      0.208 r
  U1273/Y (INVX2MTR)                                     0.041      0.249 f
  U12226/Y (INVX1MTR)                                    0.048      0.297 r
  U10944/Y (OAI22X1MTR)                                  0.065      0.361 f
  U7709/Y (NOR2X1MTR)                                    0.078      0.440 r
  U16648/Y (OAI2BB1X2MTR)                                0.058      0.497 f
  U3836/Y (INVX3MTR)                                     0.048      0.545 r
  U12522/Y (NAND2BX8MTR)                                 0.063      0.608 f
  U817/Y (NOR2BX4MTR)                                    0.085      0.693 f
  U720/Y (NAND2X2MTR)                                    0.041      0.733 r
  U9887/Y (AND2X8MTR)                                    0.087      0.820 r
  U1726/Y (NAND2X6MTR)                                   0.052      0.872 f
  U2187/Y (NAND2X8MTR)                                   0.041      0.913 r
  U2118/Y (NAND2X4MTR)                                   0.048      0.962 f
  U5290/Y (XNOR2X1MTR)                                   0.108      1.070 f
  U5272/Y (AOI22X2MTR)                                   0.088      1.158 r
  U2704/Y (CLKNAND2X4MTR)                                0.069      1.227 f
  U2246/Y (AOI21X4MTR)                                   0.100      1.327 r
  U16070/Y (OAI22X2MTR)                                  0.059      1.385 f
  U0_BANK_TOP/vACC_0_reg_0__0_/D (DFFRHQX1MTR)           0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_267_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U6248/Y (BUFX16MTR)                                    0.075      0.396 r
  U8427/Y (INVX4MTR)                                     0.042      0.438 f
  U10580/Y (CLKAND2X2MTR)                                0.068      0.506 f
  U12603/Y (AOI21X1MTR)                                  0.071      0.577 r
  U9845/Y (NAND3X4MTR)                                   0.100      0.676 f
  U8268/Y (NOR2X1MTR)                                    0.087      0.764 r
  U8803/Y (NAND3X2MTR)                                   0.086      0.850 f
  U8779/Y (NOR2X4MTR)                                    0.092      0.942 r
  U9723/Y (NAND2X4MTR)                                   0.057      0.999 f
  U9806/Y (NOR2X3MTR)                                    0.061      1.061 r
  U10575/Y (NAND2X2MTR)                                  0.057      1.118 f
  U995/Y (NAND3X2MTR)                                    0.070      1.187 r
  U9412/Y (INVX2MTR)                                     0.038      1.225 f
  U195/Y (NOR2X2MTR)                                     0.064      1.289 r
  U6807/Y (NOR2X2MTR)                                    0.049      1.338 f
  U10247/Y (NOR2X1MTR)                                   0.053      1.391 r
  PIM_result_reg_267_/D (DFFRHQX2MTR)                    0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_267_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1208/Y (INVX6MTR)                                     0.035      0.368 f
  U8826/Y (OAI2BB1X4MTR)                                 0.077      0.445 f
  U1083/Y (OAI21X3MTR)                                   0.095      0.540 r
  U9031/Y (NAND2X6MTR)                                   0.077      0.617 f
  U9100/Y (NOR2X4MTR)                                    0.094      0.711 r
  U11937/Y (OAI21X4MTR)                                  0.076      0.787 f
  U1951/Y (AOI21X8MTR)                                   0.081      0.868 r
  U12957/Y (OAI21X8MTR)                                  0.071      0.939 f
  U1699/Y (NAND2X3MTR)                                   0.053      0.992 r
  U481/Y (NAND2X6MTR)                                    0.052      1.043 f
  U2134/Y (NAND2X8MTR)                                   0.044      1.088 r
  U6735/Y (INVX8MTR)                                     0.044      1.132 f
  U2136/Y (INVX6MTR)                                     0.062      1.193 r
  U13522/Y (CLKNAND2X4MTR)                               0.070      1.263 f
  U10637/Y (OAI22X1MTR)                                  0.069      1.333 r
  U0_BANK_TOP/vACC_0_reg_3__10_/D (DFFRQX1MTR)           0.000      1.333 r
  data arrival time                                                 1.333

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__10_/CK (DFFRQX1MTR)          0.000      1.515 r
  library setup time                                    -0.179      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.333
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U6248/Y (BUFX16MTR)                                    0.075      0.396 r
  U8427/Y (INVX4MTR)                                     0.042      0.438 f
  U10580/Y (CLKAND2X2MTR)                                0.068      0.506 f
  U12603/Y (AOI21X1MTR)                                  0.071      0.577 r
  U9845/Y (NAND3X4MTR)                                   0.100      0.676 f
  U8268/Y (NOR2X1MTR)                                    0.087      0.764 r
  U8803/Y (NAND3X2MTR)                                   0.086      0.850 f
  U8779/Y (NOR2X4MTR)                                    0.092      0.942 r
  U9723/Y (NAND2X4MTR)                                   0.057      0.999 f
  U9806/Y (NOR2X3MTR)                                    0.061      1.061 r
  U10575/Y (NAND2X2MTR)                                  0.057      1.118 f
  U995/Y (NAND3X2MTR)                                    0.070      1.187 r
  U9412/Y (INVX2MTR)                                     0.038      1.225 f
  U195/Y (NOR2X2MTR)                                     0.064      1.289 r
  U6807/Y (NOR2X2MTR)                                    0.049      1.338 f
  U11456/Y (NOR2X1MTR)                                   0.053      1.391 r
  PIM_result_reg_11_/D (DFFRHQX2MTR)                     0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_11_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U16329/Y (NAND3BX4MTR)                                 0.066      1.161 f
  U7578/Y (OAI2BB1X2MTR)                                 0.112      1.272 f
  U2641/Y (OAI22X1MTR)                                   0.058      1.331 r
  U0_BANK_TOP/vACC_1_reg_2__17_/D (DFFRQX4MTR)           0.000      1.331 r
  data arrival time                                                 1.331

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__17_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.181      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.331
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_139_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U6248/Y (BUFX16MTR)                                    0.075      0.396 r
  U8427/Y (INVX4MTR)                                     0.042      0.438 f
  U10580/Y (CLKAND2X2MTR)                                0.068      0.506 f
  U12603/Y (AOI21X1MTR)                                  0.071      0.577 r
  U9845/Y (NAND3X4MTR)                                   0.100      0.676 f
  U8268/Y (NOR2X1MTR)                                    0.087      0.764 r
  U8803/Y (NAND3X2MTR)                                   0.086      0.850 f
  U8779/Y (NOR2X4MTR)                                    0.092      0.942 r
  U9723/Y (NAND2X4MTR)                                   0.057      0.999 f
  U9806/Y (NOR2X3MTR)                                    0.061      1.061 r
  U10575/Y (NAND2X2MTR)                                  0.057      1.118 f
  U995/Y (NAND3X2MTR)                                    0.070      1.187 r
  U9412/Y (INVX2MTR)                                     0.038      1.225 f
  U195/Y (NOR2X2MTR)                                     0.064      1.289 r
  U6807/Y (NOR2X2MTR)                                    0.049      1.338 f
  U11455/Y (NOR2X1MTR)                                   0.053      1.391 r
  PIM_result_reg_139_/D (DFFRHQX2MTR)                    0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_139_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U1419/Y (NAND2X6MTR)                                   0.053      0.975 f
  U1912/Y (AOI21X4MTR)                                   0.079      1.054 r
  U2375/Y (XNOR2X2MTR)                                   0.079      1.133 r
  U16479/Y (AOI2BB1X4MTR)                                0.122      1.255 r
  U7174/Y (OAI22X4MTR)                                   0.059      1.314 f
  U1559/Y (OAI2BB1X2MTR)                                 0.093      1.407 f
  U0_BANK_TOP/vACC_2_reg_6__3_/D (DFFRHQX8MTR)           0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__3_/CK (DFFRHQX8MTR)          0.000      1.515 r
  library setup time                                    -0.105      1.410
  data required time                                                1.410
  --------------------------------------------------------------------------
  data required time                                                1.410
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U1585/Y (INVX14MTR)                                    0.055      0.270 r
  U1268/Y (INVX16MTR)                                    0.037      0.306 f
  U1238/Y (INVX18MTR)                                    0.039      0.345 r
  U8763/Y (INVX8MTR)                                     0.032      0.377 f
  U13750/Y (AND2X1MTR)                                   0.091      0.468 f
  U8363/Y (OAI21BX2MTR)                                  0.085      0.553 r
  U8359/Y (NAND2X4MTR)                                   0.067      0.620 f
  U16699/Y (AND2X8MTR)                                   0.089      0.709 f
  U11911/Y (NOR2X4MTR)                                   0.070      0.779 r
  U544/Y (AND2X8MTR)                                     0.105      0.884 r
  U2187/Y (NAND2X8MTR)                                   0.048      0.932 f
  U2118/Y (NAND2X4MTR)                                   0.045      0.976 r
  U9293/Y (OAI2BB1X4MTR)                                 0.091      1.067 r
  U2047/Y (XNOR2X1MTR)                                   0.073      1.140 r
  U4994/Y (NAND2X3MTR)                                   0.062      1.203 f
  U2027/Y (NAND3X4MTR)                                   0.056      1.259 r
  U2612/Y (MXI2X6MTR)                                    0.063      1.321 f
  U2625/Y (OAI2BB2X4MTR)                                 0.068      1.389 r
  U0_BANK_TOP/vACC_2_reg_0__6_/D (DFFRHQX2MTR)           0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__6_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U7840/Y (NAND2X4MTR)                                   0.051      0.593 f
  U5040/Y (CLKNAND2X4MTR)                                0.067      0.661 r
  U2143/Y (NOR2X8MTR)                                    0.037      0.698 f
  U2578/Y (NOR2X6MTR)                                    0.075      0.773 r
  U9241/Y (NOR2BX4MTR)                                   0.111      0.884 r
  U8986/Y (NAND2X4MTR)                                   0.063      0.947 f
  U8800/Y (CLKNAND2X8MTR)                                0.046      0.993 r
  U5392/Y (XNOR2X2MTR)                                   0.069      1.062 r
  U2936/Y (NAND2X2MTR)                                   0.057      1.120 f
  U8655/Y (OAI21X2MTR)                                   0.051      1.170 r
  U2939/Y (NOR2X4MTR)                                    0.053      1.223 f
  U2837/Y (MXI2X6MTR)                                    0.070      1.293 r
  U100/Y (CLKNAND2X2MTR)                                 0.057      1.350 f
  U13202/Y (OAI2BB1X2MTR)                                0.043      1.394 r
  U0_BANK_TOP/vACC_0_reg_2__0_/D (DFFRHQX2MTR)           0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U10083/Y (INVX14MTR)                                   0.058      0.327 r
  U1974/Y (INVX16MTR)                                    0.034      0.362 f
  U9649/Y (INVX6MTR)                                     0.039      0.400 r
  U14384/Y (AOI21X1MTR)                                  0.084      0.484 f
  U7860/Y (NAND3X4MTR)                                   0.059      0.543 r
  U948/Y (CLKNAND2X4MTR)                                 0.054      0.597 f
  U947/Y (NAND2X4MTR)                                    0.057      0.655 r
  U10066/Y (INVX4MTR)                                    0.035      0.689 f
  U2011/Y (NOR2X8MTR)                                    0.058      0.748 r
  U8440/Y (NOR2X4MTR)                                    0.045      0.793 f
  U1870/Y (AOI21X6MTR)                                   0.086      0.879 r
  U1640/Y (OAI21X8MTR)                                   0.069      0.948 f
  U9664/Y (INVX8MTR)                                     0.048      0.995 r
  U1862/Y (INVX8MTR)                                     0.027      1.022 f
  U314/Y (AOI21X2MTR)                                    0.071      1.093 r
  U8025/Y (XNOR2X2MTR)                                   0.063      1.156 f
  U2037/Y (AOI2BB1X4MTR)                                 0.122      1.278 f
  U17503/Y (OAI22X2MTR)                                  0.056      1.334 r
  U0_BANK_TOP/vACC_3_reg_4__11_/D (DFFRQX2MTR)           0.000      1.334 r
  data arrival time                                                 1.334

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__11_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.178      1.337
  data required time                                                1.337
  --------------------------------------------------------------------------
  data required time                                                1.337
  data arrival time                                                -1.334
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U2445/Y (INVX4MTR)                                     0.035      0.361 f
  U1780/Y (AOI21X6MTR)                                   0.062      0.423 r
  U9390/Y (NAND3X4MTR)                                   0.064      0.487 f
  U1116/Y (NAND2X2MTR)                                   0.055      0.543 r
  U4871/Y (INVX4MTR)                                     0.035      0.578 f
  U9084/Y (NOR2X2MTR)                                    0.099      0.677 r
  U9108/Y (OAI21X2MTR)                                   0.106      0.783 f
  U5143/Y (AOI21X4MTR)                                   0.115      0.898 r
  U7280/Y (OAI21X1MTR)                                   0.084      0.982 f
  U9057/Y (AOI21X2MTR)                                   0.087      1.069 r
  U8696/Y (XNOR2X2MTR)                                   0.093      1.161 r
  U11250/Y (NAND2X4MTR)                                  0.061      1.222 f
  U1767/Y (NAND2X4MTR)                                   0.047      1.269 r
  U16213/Y (OAI21X6MTR)                                  0.056      1.324 f
  U2212/Y (OAI22X2MTR)                                   0.058      1.382 r
  U0_BANK_TOP/vACC_2_reg_7__6_/D (DFFRHQX2MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__6_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U9508/Y (NAND2X12MTR)                                  0.047      1.121 f
  U8038/Y (INVX10MTR)                                    0.063      1.184 r
  U4827/Y (INVX6MTR)                                     0.047      1.230 f
  U6141/Y (OAI21X8MTR)                                   0.081      1.312 r
  U9451/Y (NAND2X2MTR)                                   0.048      1.360 f
  U8672/Y (OAI2BB1X1MTR)                                 0.037      1.397 r
  U0_BANK_TOP/vACC_3_reg_1__1_/D (DFFRHQX4MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U8397/Y (CLKNAND2X2MTR)                                0.051      0.593 f
  U489/Y (INVX2MTR)                                      0.057      0.651 r
  U7611/Y (NOR2X1MTR)                                    0.063      0.714 f
  U6010/Y (OAI2B11X1MTR)                                 0.177      0.890 f
  U5980/Y (AOI21X1MTR)                                   0.079      0.970 r
  U8083/Y (OAI2B1X1MTR)                                  0.079      1.048 f
  U1483/Y (INVX2MTR)                                     0.052      1.100 r
  U220/Y (CLKNAND2X4MTR)                                 0.051      1.151 f
  U2700/Y (INVX2MTR)                                     0.045      1.196 r
  U1671/Y (AOI2B1X4MTR)                                  0.130      1.327 r
  U9846/Y (OAI22X2MTR)                                   0.059      1.386 f
  U0_BANK_TOP/vACC_2_reg_2__20_/D (DFFRHQX1MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__20_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 f
  U1286/Y (INVX4MTR)                                     0.046      0.171 r
  U1274/Y (INVX4MTR)                                     0.039      0.210 f
  U1189/Y (NOR2BX4MTR)                                   0.080      0.291 r
  U15929/Y (AOI22X1MTR)                                  0.090      0.381 f
  U9303/Y (NAND3BX4MTR)                                  0.074      0.455 r
  U12727/Y (OAI2BB2X8MTR)                                0.107      0.562 r
  U6704/Y (INVX2MTR)                                     0.039      0.600 f
  U7752/Y (CLKNAND2X2MTR)                                0.044      0.644 r
  U1952/Y (INVX2MTR)                                     0.043      0.687 f
  U12368/Y (NOR2X2MTR)                                   0.090      0.777 r
  U12355/Y (NAND2X2MTR)                                  0.088      0.865 f
  U10901/Y (NOR2X1MTR)                                   0.082      0.947 r
  U2009/Y (NAND2X2MTR)                                   0.062      1.009 f
  U4846/Y (NAND2X4MTR)                                   0.053      1.062 r
  U8915/Y (NAND2X4MTR)                                   0.050      1.112 f
  U10054/Y (NAND3X8MTR)                                  0.049      1.161 r
  U4438/Y (CLKNAND2X2MTR)                                0.055      1.216 f
  U8617/Y (CLKNAND2X4MTR)                                0.041      1.257 r
  U2614/Y (INVX2MTR)                                     0.048      1.305 f
  U8512/Y (OAI22X1MTR)                                   0.056      1.361 r
  U0_BANK_TOP/vACC_2_reg_0__21_/D (DFFRHQX1MTR)          0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U1247/Y (BUFX6MTR)                                     0.082      0.199 f
  U1222/Y (NOR2X6MTR)                                    0.090      0.289 r
  U4170/Y (INVX4MTR)                                     0.041      0.330 f
  U3512/Y (INVX3MTR)                                     0.038      0.369 r
  U12674/Y (AOI22X2MTR)                                  0.045      0.414 f
  U3649/Y (AND3X4MTR)                                    0.122      0.536 f
  U721/Y (NAND2X4MTR)                                    0.049      0.585 r
  U9853/Y (INVX3MTR)                                     0.053      0.639 f
  U6730/Y (CLKOR2X4MTR)                                  0.104      0.743 f
  U9124/Y (OAI2BB1X4MTR)                                 0.041      0.784 r
  U10099/Y (NAND3X4MTR)                                  0.058      0.842 f
  U1382/Y (NAND3X6MTR)                                   0.053      0.895 r
  U6256/Y (NAND2X6MTR)                                   0.060      0.955 f
  U1613/Y (NAND2X12MTR)                                  0.047      1.003 r
  U309/Y (XNOR2X2MTR)                                    0.068      1.070 r
  U252/Y (AND2X4MTR)                                     0.126      1.196 r
  U13011/Y (NOR2X8MTR)                                   0.034      1.230 f
  U144/Y (NAND2X2MTR)                                    0.044      1.274 r
  U10071/Y (INVX3MTR)                                    0.034      1.308 f
  U17154/Y (OAI22X2MTR)                                  0.051      1.359 r
  U0_BANK_TOP/vACC_3_reg_5__8_/D (DFFRHQX1MTR)           0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__8_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.153      1.362
  data required time                                                1.362
  --------------------------------------------------------------------------
  data required time                                                1.362
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_5_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_5_/Q (DFFRHQX1MTR)
                                                         0.161      0.161 f
  U14447/Y (CLKNAND2X4MTR)                               0.073      0.234 r
  U14402/Y (BUFX2MTR)                                    0.086      0.320 r
  U11121/Y (OAI22X1MTR)                                  0.075      0.394 f
  U8529/Y (AOI2B1X2MTR)                                  0.079      0.473 r
  U8449/Y (NAND2BX2MTR)                                  0.084      0.557 f
  U7843/Y (INVX2MTR)                                     0.064      0.621 r
  U5061/Y (NAND2X3MTR)                                   0.076      0.698 f
  U1336/Y (INVX4MTR)                                     0.051      0.749 r
  U5062/Y (AOI21X6MTR)                                   0.056      0.804 f
  U1554/Y (OAI21X6MTR)                                   0.089      0.893 r
  U1580/Y (CLKNAND2X2MTR)                                0.052      0.946 f
  U3757/Y (NOR2BX2MTR)                                   0.095      1.041 f
  U235/Y (OAI2BB1X4MTR)                                  0.044      1.085 r
  U8933/Y (NOR2X2MTR)                                    0.036      1.121 f
  U8930/Y (AOI2B1X4MTR)                                  0.064      1.186 r
  U5010/Y (AND3X1MTR)                                    0.138      1.323 r
  U2653/Y (OAI22X1MTR)                                   0.067      1.390 f
  U0_BANK_TOP/vACC_3_reg_1__15_/D (DFFRHQX2MTR)          0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_395_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U6248/Y (BUFX16MTR)                                    0.075      0.396 r
  U8427/Y (INVX4MTR)                                     0.042      0.438 f
  U10580/Y (CLKAND2X2MTR)                                0.068      0.506 f
  U12603/Y (AOI21X1MTR)                                  0.071      0.577 r
  U9845/Y (NAND3X4MTR)                                   0.100      0.676 f
  U8268/Y (NOR2X1MTR)                                    0.087      0.764 r
  U8803/Y (NAND3X2MTR)                                   0.086      0.850 f
  U8779/Y (NOR2X4MTR)                                    0.092      0.942 r
  U9723/Y (NAND2X4MTR)                                   0.057      0.999 f
  U9806/Y (NOR2X3MTR)                                    0.061      1.061 r
  U10575/Y (NAND2X2MTR)                                  0.057      1.118 f
  U995/Y (NAND3X2MTR)                                    0.070      1.187 r
  U9412/Y (INVX2MTR)                                     0.038      1.225 f
  U195/Y (NOR2X2MTR)                                     0.064      1.289 r
  U3691/Y (OAI2BB1X1MTR)                                 0.104      1.393 r
  PIM_result_reg_395_/D (DFFRHQX2MTR)                    0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_395_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U7084/Y (INVX4MTR)                                     0.027      0.432 f
  U2556/Y (OAI22X2MTR)                                   0.069      0.501 r
  U12529/Y (OAI21X4MTR)                                  0.082      0.583 f
  U3958/Y (NAND2X6MTR)                                   0.066      0.650 r
  U979/Y (NAND2X6MTR)                                    0.048      0.698 f
  U9124/Y (OAI2BB1X4MTR)                                 0.087      0.785 f
  U10099/Y (NAND3X4MTR)                                  0.042      0.826 r
  U1382/Y (NAND3X6MTR)                                   0.065      0.891 f
  U6256/Y (NAND2X6MTR)                                   0.059      0.950 r
  U1613/Y (NAND2X12MTR)                                  0.048      0.998 f
  U357/Y (AOI21X4MTR)                                    0.073      1.071 r
  U8764/Y (XNOR2X2MTR)                                   0.084      1.155 r
  U12388/Y (NAND2X4MTR)                                  0.061      1.216 f
  U11941/Y (NAND3X4MTR)                                  0.051      1.267 r
  U11500/Y (OAI22X4MTR)                                  0.056      1.323 f
  U13286/Y (OAI22X2MTR)                                  0.061      1.383 r
  U0_BANK_TOP/vACC_2_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_420_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U10397/Y (BUFX8MTR)                                    0.073      0.419 r
  U8442/Y (INVX6MTR)                                     0.033      0.451 f
  U10910/Y (NAND2X2MTR)                                  0.030      0.481 r
  U6174/Y (INVX1MTR)                                     0.036      0.517 f
  U8331/Y (AOI21X2MTR)                                   0.060      0.578 r
  U8965/Y (NAND3X2MTR)                                   0.098      0.676 f
  U12057/Y (NOR2BX2MTR)                                  0.138      0.814 f
  U14518/Y (AOI2BB2X1MTR)                                0.075      0.889 r
  U7808/Y (OAI211X1MTR)                                  0.109      0.998 f
  U11666/Y (AOI211X1MTR)                                 0.112      1.110 r
  U2377/Y (NAND3BX2MTR)                                  0.095      1.205 f
  U16248/Y (AOI211X4MTR)                                 0.129      1.334 r
  U7587/Y (NOR2X1MTR)                                    0.061      1.394 f
  PIM_result_reg_420_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_420_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_292_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U10397/Y (BUFX8MTR)                                    0.073      0.419 r
  U8442/Y (INVX6MTR)                                     0.033      0.451 f
  U10910/Y (NAND2X2MTR)                                  0.030      0.481 r
  U6174/Y (INVX1MTR)                                     0.036      0.517 f
  U8331/Y (AOI21X2MTR)                                   0.060      0.578 r
  U8965/Y (NAND3X2MTR)                                   0.098      0.676 f
  U12057/Y (NOR2BX2MTR)                                  0.138      0.814 f
  U14518/Y (AOI2BB2X1MTR)                                0.075      0.889 r
  U7808/Y (OAI211X1MTR)                                  0.109      0.998 f
  U11666/Y (AOI211X1MTR)                                 0.112      1.110 r
  U2377/Y (NAND3BX2MTR)                                  0.095      1.205 f
  U16248/Y (AOI211X4MTR)                                 0.129      1.334 r
  U7590/Y (NOR2X1MTR)                                    0.061      1.394 f
  PIM_result_reg_292_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_292_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_164_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U10397/Y (BUFX8MTR)                                    0.073      0.419 r
  U8442/Y (INVX6MTR)                                     0.033      0.451 f
  U10910/Y (NAND2X2MTR)                                  0.030      0.481 r
  U6174/Y (INVX1MTR)                                     0.036      0.517 f
  U8331/Y (AOI21X2MTR)                                   0.060      0.578 r
  U8965/Y (NAND3X2MTR)                                   0.098      0.676 f
  U12057/Y (NOR2BX2MTR)                                  0.138      0.814 f
  U14518/Y (AOI2BB2X1MTR)                                0.075      0.889 r
  U7808/Y (OAI211X1MTR)                                  0.109      0.998 f
  U11666/Y (AOI211X1MTR)                                 0.112      1.110 r
  U2377/Y (NAND3BX2MTR)                                  0.095      1.205 f
  U16248/Y (AOI211X4MTR)                                 0.129      1.334 r
  U7589/Y (NOR2X1MTR)                                    0.061      1.394 f
  PIM_result_reg_164_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_164_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_36_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U10397/Y (BUFX8MTR)                                    0.073      0.419 r
  U8442/Y (INVX6MTR)                                     0.033      0.451 f
  U10910/Y (NAND2X2MTR)                                  0.030      0.481 r
  U6174/Y (INVX1MTR)                                     0.036      0.517 f
  U8331/Y (AOI21X2MTR)                                   0.060      0.578 r
  U8965/Y (NAND3X2MTR)                                   0.098      0.676 f
  U12057/Y (NOR2BX2MTR)                                  0.138      0.814 f
  U14518/Y (AOI2BB2X1MTR)                                0.075      0.889 r
  U7808/Y (OAI211X1MTR)                                  0.109      0.998 f
  U11666/Y (AOI211X1MTR)                                 0.112      1.110 r
  U2377/Y (NAND3BX2MTR)                                  0.095      1.205 f
  U16248/Y (AOI211X4MTR)                                 0.129      1.334 r
  U7588/Y (NOR2X1MTR)                                    0.061      1.394 f
  PIM_result_reg_36_/D (DFFRHQX2MTR)                     0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_36_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U11153/Y (NAND2X2MTR)                                  0.038      0.444 f
  U12643/Y (OAI2BB1X2MTR)                                0.038      0.482 r
  U1482/Y (INVX2MTR)                                     0.034      0.516 f
  U1489/Y (NAND2X4MTR)                                   0.034      0.549 r
  U1928/Y (NAND2X4MTR)                                   0.040      0.589 f
  U11378/Y (CLKNAND2X4MTR)                               0.052      0.641 r
  U1525/Y (INVX4MTR)                                     0.037      0.677 f
  U9453/Y (NOR2X4MTR)                                    0.050      0.728 r
  U9156/Y (INVX2MTR)                                     0.048      0.775 f
  U7036/Y (CLKNAND2X4MTR)                                0.036      0.812 r
  U1588/Y (NOR2X4MTR)                                    0.032      0.844 f
  U1466/Y (NOR2X6MTR)                                    0.057      0.900 r
  U2526/Y (NAND2X8MTR)                                   0.068      0.968 f
  U2615/Y (INVX3MTR)                                     0.050      1.017 r
  U8681/Y (MXI2X2MTR)                                    0.084      1.101 r
  U16404/Y (NAND3X4MTR)                                  0.087      1.188 f
  U2620/Y (NOR2X6MTR)                                    0.075      1.264 r
  U9339/Y (MXI2X6MTR)                                    0.066      1.330 f
  U13080/Y (NAND2X2MTR)                                  0.044      1.374 r
  U11923/Y (OAI2BB1X2MTR)                                0.043      1.417 f
  U0_BANK_TOP/vACC_1_reg_6__4_/D (DFFRHQX4MTR)           0.000      1.417 f
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX2MTR)
                                                         0.157      0.157 r
  U4066/Y (CLKNAND2X2MTR)                                0.098      0.256 f
  U12966/Y (OAI22X1MTR)                                  0.093      0.349 r
  U2558/Y (NOR3X1MTR)                                    0.073      0.422 f
  U13082/Y (AND4X4MTR)                                   0.101      0.523 f
  U5187/Y (NAND2X6MTR)                                   0.047      0.570 r
  U11350/Y (INVX2MTR)                                    0.038      0.608 f
  U4951/Y (CLKNAND2X4MTR)                                0.047      0.655 r
  U5570/Y (INVX4MTR)                                     0.029      0.684 f
  U15831/Y (OAI2B1X4MTR)                                 0.025      0.709 r
  U666/Y (NAND2X2MTR)                                    0.090      0.799 f
  U2168/Y (AOI21X8MTR)                                   0.109      0.908 r
  U1714/Y (NAND2X6MTR)                                   0.062      0.970 f
  U9049/Y (INVX4MTR)                                     0.036      1.006 r
  U476/Y (CLKNAND2X4MTR)                                 0.045      1.051 f
  U1869/Y (OAI2B11X4MTR)                                 0.086      1.137 r
  U1866/Y (OAI21X4MTR)                                   0.061      1.198 f
  U1438/Y (OAI21BX4MTR)                                  0.075      1.273 r
  U16287/Y (OAI2BB1X4MTR)                                0.064      1.337 f
  U5243/Y (CLKNAND2X2MTR)                                0.040      1.377 r
  U9455/Y (OAI2BB1X2MTR)                                 0.040      1.417 f
  U0_BANK_TOP/vACC_0_reg_3__3_/D (DFFRHQX4MTR)           0.000      1.417 f
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_419_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U10397/Y (BUFX8MTR)                                    0.080      0.452 f
  U8442/Y (INVX6MTR)                                     0.037      0.489 r
  U10910/Y (NAND2X2MTR)                                  0.038      0.527 f
  U6174/Y (INVX1MTR)                                     0.035      0.561 r
  U8331/Y (AOI21X2MTR)                                   0.026      0.587 f
  U8965/Y (NAND3X2MTR)                                   0.063      0.651 r
  U447/Y (INVX2MTR)                                      0.055      0.706 f
  U6931/Y (CLKNAND2X4MTR)                                0.049      0.755 r
  U4914/Y (NAND2BX2MTR)                                  0.085      0.840 r
  U4324/Y (INVX2MTR)                                     0.044      0.884 f
  U2826/Y (NOR2BX1MTR)                                   0.095      0.979 f
  U2807/Y (AOI21X1MTR)                                   0.066      1.046 r
  U17228/Y (OAI211X2MTR)                                 0.082      1.128 f
  U11017/Y (AO21X4MTR)                                   0.123      1.251 f
  U155/Y (NOR2X2MTR)                                     0.091      1.342 r
  U6363/Y (NOR2X1MTR)                                    0.055      1.397 f
  PIM_result_reg_419_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_419_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_291_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U10397/Y (BUFX8MTR)                                    0.080      0.452 f
  U8442/Y (INVX6MTR)                                     0.037      0.489 r
  U10910/Y (NAND2X2MTR)                                  0.038      0.527 f
  U6174/Y (INVX1MTR)                                     0.035      0.561 r
  U8331/Y (AOI21X2MTR)                                   0.026      0.587 f
  U8965/Y (NAND3X2MTR)                                   0.063      0.651 r
  U447/Y (INVX2MTR)                                      0.055      0.706 f
  U6931/Y (CLKNAND2X4MTR)                                0.049      0.755 r
  U4914/Y (NAND2BX2MTR)                                  0.085      0.840 r
  U4324/Y (INVX2MTR)                                     0.044      0.884 f
  U2826/Y (NOR2BX1MTR)                                   0.095      0.979 f
  U2807/Y (AOI21X1MTR)                                   0.066      1.046 r
  U17228/Y (OAI211X2MTR)                                 0.082      1.128 f
  U11017/Y (AO21X4MTR)                                   0.123      1.251 f
  U155/Y (NOR2X2MTR)                                     0.091      1.342 r
  U4820/Y (NOR2X1MTR)                                    0.055      1.397 f
  PIM_result_reg_291_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_291_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_163_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U10397/Y (BUFX8MTR)                                    0.080      0.452 f
  U8442/Y (INVX6MTR)                                     0.037      0.489 r
  U10910/Y (NAND2X2MTR)                                  0.038      0.527 f
  U6174/Y (INVX1MTR)                                     0.035      0.561 r
  U8331/Y (AOI21X2MTR)                                   0.026      0.587 f
  U8965/Y (NAND3X2MTR)                                   0.063      0.651 r
  U447/Y (INVX2MTR)                                      0.055      0.706 f
  U6931/Y (CLKNAND2X4MTR)                                0.049      0.755 r
  U4914/Y (NAND2BX2MTR)                                  0.085      0.840 r
  U4324/Y (INVX2MTR)                                     0.044      0.884 f
  U2826/Y (NOR2BX1MTR)                                   0.095      0.979 f
  U2807/Y (AOI21X1MTR)                                   0.066      1.046 r
  U17228/Y (OAI211X2MTR)                                 0.082      1.128 f
  U11017/Y (AO21X4MTR)                                   0.123      1.251 f
  U155/Y (NOR2X2MTR)                                     0.091      1.342 r
  U11565/Y (NOR2X1MTR)                                   0.055      1.397 f
  PIM_result_reg_163_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_163_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_35_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U10397/Y (BUFX8MTR)                                    0.080      0.452 f
  U8442/Y (INVX6MTR)                                     0.037      0.489 r
  U10910/Y (NAND2X2MTR)                                  0.038      0.527 f
  U6174/Y (INVX1MTR)                                     0.035      0.561 r
  U8331/Y (AOI21X2MTR)                                   0.026      0.587 f
  U8965/Y (NAND3X2MTR)                                   0.063      0.651 r
  U447/Y (INVX2MTR)                                      0.055      0.706 f
  U6931/Y (CLKNAND2X4MTR)                                0.049      0.755 r
  U4914/Y (NAND2BX2MTR)                                  0.085      0.840 r
  U4324/Y (INVX2MTR)                                     0.044      0.884 f
  U2826/Y (NOR2BX1MTR)                                   0.095      0.979 f
  U2807/Y (AOI21X1MTR)                                   0.066      1.046 r
  U17228/Y (OAI211X2MTR)                                 0.082      1.128 f
  U11017/Y (AO21X4MTR)                                   0.123      1.251 f
  U155/Y (NOR2X2MTR)                                     0.091      1.342 r
  U2701/Y (NOR2X1MTR)                                    0.055      1.397 f
  PIM_result_reg_35_/D (DFFRHQX2MTR)                     0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_35_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U1327/Y (INVX8MTR)                                     0.039      0.365 f
  U1149/Y (CLKNAND2X2MTR)                                0.035      0.400 r
  U793/Y (OAI2B1X2MTR)                                   0.053      0.452 f
  U8855/Y (OAI21X3MTR)                                   0.106      0.559 r
  U4079/Y (NAND2X1MTR)                                   0.097      0.655 f
  U1744/Y (NAND2X4MTR)                                   0.064      0.719 r
  U11413/Y (AOI21X8MTR)                                  0.051      0.770 f
  U2758/Y (OAI21X6MTR)                                   0.076      0.846 r
  U2761/Y (INVX2MTR)                                     0.051      0.897 f
  U1493/Y (OAI2B1X2MTR)                                  0.079      0.977 r
  U9514/Y (XNOR2X1MTR)                                   0.083      1.059 r
  U5671/Y (AOI22X1MTR)                                   0.106      1.165 f
  U13427/Y (OAI21X2MTR)                                  0.069      1.234 r
  U9336/Y (OAI22X2MTR)                                   0.088      1.322 f
  U1774/Y (OAI22X2MTR)                                   0.062      1.384 r
  U0_BANK_TOP/vACC_3_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U1327/Y (INVX8MTR)                                     0.039      0.365 f
  U1149/Y (CLKNAND2X2MTR)                                0.035      0.400 r
  U793/Y (OAI2B1X2MTR)                                   0.053      0.452 f
  U8855/Y (OAI21X3MTR)                                   0.106      0.559 r
  U4079/Y (NAND2X1MTR)                                   0.097      0.655 f
  U1744/Y (NAND2X4MTR)                                   0.064      0.719 r
  U11413/Y (AOI21X8MTR)                                  0.051      0.770 f
  U2758/Y (OAI21X6MTR)                                   0.076      0.846 r
  U2761/Y (INVX2MTR)                                     0.051      0.897 f
  U1493/Y (OAI2B1X2MTR)                                  0.079      0.977 r
  U9514/Y (XNOR2X1MTR)                                   0.083      1.059 r
  U5671/Y (AOI22X1MTR)                                   0.106      1.165 f
  U13427/Y (OAI21X2MTR)                                  0.069      1.234 r
  U9336/Y (OAI22X2MTR)                                   0.088      1.322 f
  U16107/Y (OAI22X2MTR)                                  0.062      1.384 r
  U0_BANK_TOP/vACC_0_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U12919/Y (NOR2BX4MTR)                                  0.051      0.459 r
  U1892/Y (NOR2X2MTR)                                    0.035      0.495 f
  U6991/Y (CLKNAND2X4MTR)                                0.041      0.535 r
  U7856/Y (NAND2BX2MTR)                                  0.059      0.595 f
  U12008/Y (INVX3MTR)                                    0.046      0.640 r
  U890/Y (NAND2X2MTR)                                    0.059      0.699 f
  U6533/Y (INVX2MTR)                                     0.051      0.751 r
  U9687/Y (OAI21X2MTR)                                   0.072      0.823 f
  U16175/Y (CLKNAND2X2MTR)                               0.052      0.874 r
  U5930/Y (NAND4X4MTR)                                   0.067      0.941 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.017 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.088 f
  U8602/Y (NAND2X6MTR)                                   0.058      1.146 r
  U8732/Y (NOR2X12MTR)                                   0.033      1.179 f
  U1907/Y (INVX8MTR)                                     0.039      1.218 r
  U3989/Y (NAND2X3MTR)                                   0.048      1.266 f
  U13331/Y (AOI21X6MTR)                                  0.087      1.352 r
  U16123/Y (OAI22X2MTR)                                  0.056      1.408 f
  U0_BANK_TOP/vACC_3_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U2882/Y (NAND2X12MTR)                                  0.054      1.149 f
  U171/Y (BUFX10MTR)                                     0.102      1.251 f
  U1841/Y (MXI2X6MTR)                                    0.073      1.324 f
  U11356/Y (OAI2BB2X4MTR)                                0.067      1.391 r
  U0_BANK_TOP/vACC_1_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U2882/Y (NAND2X12MTR)                                  0.054      1.149 f
  U171/Y (BUFX10MTR)                                     0.102      1.251 f
  U2583/Y (MXI2X6MTR)                                    0.073      1.324 f
  U2367/Y (OAI2BB2X4MTR)                                 0.067      1.391 r
  U0_BANK_TOP/vACC_1_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U10083/Y (INVX14MTR)                                   0.058      0.327 r
  U1974/Y (INVX16MTR)                                    0.034      0.362 f
  U9649/Y (INVX6MTR)                                     0.039      0.400 r
  U14384/Y (AOI21X1MTR)                                  0.084      0.484 f
  U7860/Y (NAND3X4MTR)                                   0.059      0.543 r
  U948/Y (CLKNAND2X4MTR)                                 0.054      0.597 f
  U947/Y (NAND2X4MTR)                                    0.057      0.655 r
  U10066/Y (INVX4MTR)                                    0.035      0.689 f
  U2011/Y (NOR2X8MTR)                                    0.058      0.748 r
  U8440/Y (NOR2X4MTR)                                    0.045      0.793 f
  U1870/Y (AOI21X6MTR)                                   0.086      0.879 r
  U1640/Y (OAI21X8MTR)                                   0.069      0.948 f
  U9664/Y (INVX8MTR)                                     0.048      0.995 r
  U1862/Y (INVX8MTR)                                     0.027      1.022 f
  U9592/Y (AOI21X4MTR)                                   0.061      1.083 r
  U9747/Y (XNOR2X2MTR)                                   0.085      1.167 r
  U5346/Y (NAND2X4MTR)                                   0.055      1.222 f
  U149/Y (CLKNAND2X2MTR)                                 0.048      1.270 r
  U2580/Y (OAI22X4MTR)                                   0.055      1.325 f
  U12994/Y (OAI22X1MTR)                                  0.060      1.385 r
  U0_BANK_TOP/vACC_1_reg_4__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U2445/Y (INVX4MTR)                                     0.035      0.361 f
  U1780/Y (AOI21X6MTR)                                   0.062      0.423 r
  U9390/Y (NAND3X4MTR)                                   0.064      0.487 f
  U1116/Y (NAND2X2MTR)                                   0.055      0.543 r
  U4871/Y (INVX4MTR)                                     0.035      0.578 f
  U9084/Y (NOR2X2MTR)                                    0.099      0.677 r
  U9108/Y (OAI21X2MTR)                                   0.106      0.783 f
  U5143/Y (AOI21X4MTR)                                   0.115      0.898 r
  U7280/Y (OAI21X1MTR)                                   0.084      0.982 f
  U9057/Y (AOI21X2MTR)                                   0.087      1.069 r
  U8696/Y (XNOR2X2MTR)                                   0.093      1.161 r
  U11250/Y (NAND2X4MTR)                                  0.061      1.222 f
  U1767/Y (NAND2X4MTR)                                   0.047      1.269 r
  U16213/Y (OAI21X6MTR)                                  0.056      1.324 f
  U16212/Y (OAI22X2MTR)                                  0.058      1.382 r
  U0_BANK_TOP/vACC_1_reg_7__6_/D (DFFRHQX2MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__6_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U8397/Y (CLKNAND2X2MTR)                                0.051      0.593 f
  U489/Y (INVX2MTR)                                      0.057      0.651 r
  U7611/Y (NOR2X1MTR)                                    0.063      0.714 f
  U6010/Y (OAI2B11X1MTR)                                 0.177      0.890 f
  U5980/Y (AOI21X1MTR)                                   0.079      0.970 r
  U8083/Y (OAI2B1X1MTR)                                  0.079      1.048 f
  U1483/Y (INVX2MTR)                                     0.052      1.100 r
  U220/Y (CLKNAND2X4MTR)                                 0.051      1.151 f
  U2700/Y (INVX2MTR)                                     0.045      1.196 r
  U1671/Y (AOI2B1X4MTR)                                  0.130      1.327 r
  U11420/Y (OAI22X2MTR)                                  0.059      1.386 f
  U0_BANK_TOP/vACC_1_reg_2__20_/D (DFFRHQX1MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__20_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U2882/Y (NAND2X12MTR)                                  0.054      1.149 f
  U171/Y (BUFX10MTR)                                     0.102      1.251 f
  U6813/Y (MXI2X6MTR)                                    0.072      1.322 f
  U13243/Y (OAI22X2MTR)                                  0.061      1.384 r
  U0_BANK_TOP/vACC_0_reg_2__1_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5129/Y (INVX12MTR)                                    0.035      0.364 f
  U6757/Y (NOR2X2MTR)                                    0.084      0.448 r
  U1780/Y (AOI21X6MTR)                                   0.040      0.488 f
  U9390/Y (NAND3X4MTR)                                   0.044      0.532 r
  U1116/Y (NAND2X2MTR)                                   0.052      0.584 f
  U4871/Y (INVX4MTR)                                     0.045      0.628 r
  U9084/Y (NOR2X2MTR)                                    0.045      0.674 f
  U9108/Y (OAI21X2MTR)                                   0.123      0.797 r
  U5143/Y (AOI21X4MTR)                                   0.090      0.887 f
  U10464/Y (NOR2X1MTR)                                   0.077      0.964 r
  U2884/Y (NOR2X2MTR)                                    0.042      1.006 f
  U6774/Y (OAI21X4MTR)                                   0.041      1.047 r
  U8602/Y (NAND2X6MTR)                                   0.060      1.107 f
  U8732/Y (NOR2X12MTR)                                   0.067      1.173 r
  U1907/Y (INVX8MTR)                                     0.041      1.214 f
  U3980/Y (OAI211X4MTR)                                  0.093      1.307 r
  U6353/Y (OAI22X1MTR)                                   0.082      1.388 f
  U0_BANK_TOP/vACC_2_reg_7__16_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U2882/Y (NAND2X12MTR)                                  0.054      1.149 f
  U171/Y (BUFX10MTR)                                     0.102      1.251 f
  U6813/Y (MXI2X6MTR)                                    0.072      1.322 f
  U10241/Y (OAI22X2MTR)                                  0.061      1.384 r
  U0_BANK_TOP/vACC_1_reg_2__1_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U5453/Y (OAI2BB1X4MTR)                                 0.103      1.054 r
  U10364/Y (XNOR2X2MTR)                                  0.073      1.127 r
  U16392/Y (AOI22X4MTR)                                  0.072      1.198 f
  U16386/Y (OAI2B1X8MTR)                                 0.058      1.257 r
  U9873/Y (MXI2X8MTR)                                    0.066      1.323 f
  U9666/Y (OAI22X2MTR)                                   0.060      1.383 r
  U0_BANK_TOP/vACC_2_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1520/Y (INVX8MTR)                                     0.035      0.410 f
  U1233/Y (INVX3MTR)                                     0.030      0.440 r
  U1612/Y (AOI21X4MTR)                                   0.045      0.485 f
  U1550/Y (NAND2X4MTR)                                   0.037      0.522 r
  U1093/Y (CLKNAND2X2MTR)                                0.051      0.573 f
  U8678/Y (OAI2BB1X4MTR)                                 0.062      0.635 r
  U10615/Y (NOR2X2MTR)                                   0.041      0.676 f
  U821/Y (INVX2MTR)                                      0.038      0.715 r
  U9196/Y (NAND2X2MTR)                                   0.071      0.785 f
  U9040/Y (OAI21X4MTR)                                   0.098      0.883 r
  U3278/Y (INVX4MTR)                                     0.050      0.932 f
  U1295/Y (NAND2X12MTR)                                  0.047      0.980 r
  U460/Y (INVX8MTR)                                      0.036      1.015 f
  U9471/Y (OAI21X8MTR)                                   0.073      1.088 r
  U6246/Y (NAND3X12MTR)                                  0.096      1.184 f
  U5045/Y (CLKNAND2X12MTR)                               0.055      1.238 r
  U9699/Y (CLKNAND2X4MTR)                                0.070      1.308 f
  U6497/Y (OAI22X1MTR)                                   0.075      1.383 r
  U0_BANK_TOP/vACC_0_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U10083/Y (INVX14MTR)                                   0.058      0.327 r
  U1974/Y (INVX16MTR)                                    0.034      0.362 f
  U9649/Y (INVX6MTR)                                     0.039      0.400 r
  U14384/Y (AOI21X1MTR)                                  0.084      0.484 f
  U7860/Y (NAND3X4MTR)                                   0.059      0.543 r
  U948/Y (CLKNAND2X4MTR)                                 0.054      0.597 f
  U947/Y (NAND2X4MTR)                                    0.057      0.655 r
  U10066/Y (INVX4MTR)                                    0.035      0.689 f
  U2011/Y (NOR2X8MTR)                                    0.058      0.748 r
  U8440/Y (NOR2X4MTR)                                    0.045      0.793 f
  U1870/Y (AOI21X6MTR)                                   0.086      0.879 r
  U1640/Y (OAI21X8MTR)                                   0.069      0.948 f
  U9664/Y (INVX8MTR)                                     0.048      0.995 r
  U1862/Y (INVX8MTR)                                     0.027      1.022 f
  U9592/Y (AOI21X4MTR)                                   0.061      1.083 r
  U9747/Y (XNOR2X2MTR)                                   0.085      1.167 r
  U5346/Y (NAND2X4MTR)                                   0.055      1.222 f
  U149/Y (CLKNAND2X2MTR)                                 0.048      1.270 r
  U2580/Y (OAI22X4MTR)                                   0.055      1.325 f
  U12995/Y (OAI22X1MTR)                                  0.060      1.385 r
  U0_BANK_TOP/vACC_0_reg_4__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U5453/Y (OAI2BB1X4MTR)                                 0.103      1.054 r
  U10364/Y (XNOR2X2MTR)                                  0.073      1.127 r
  U16392/Y (AOI22X4MTR)                                  0.072      1.198 f
  U16386/Y (OAI2B1X8MTR)                                 0.058      1.257 r
  U9873/Y (MXI2X8MTR)                                    0.066      1.323 f
  U13042/Y (OAI22X2MTR)                                  0.060      1.383 r
  U0_BANK_TOP/vACC_1_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1520/Y (INVX8MTR)                                     0.035      0.410 f
  U1233/Y (INVX3MTR)                                     0.030      0.440 r
  U1612/Y (AOI21X4MTR)                                   0.045      0.485 f
  U1550/Y (NAND2X4MTR)                                   0.037      0.522 r
  U1093/Y (CLKNAND2X2MTR)                                0.051      0.573 f
  U8678/Y (OAI2BB1X4MTR)                                 0.062      0.635 r
  U10615/Y (NOR2X2MTR)                                   0.041      0.676 f
  U821/Y (INVX2MTR)                                      0.038      0.715 r
  U9196/Y (NAND2X2MTR)                                   0.071      0.785 f
  U9040/Y (OAI21X4MTR)                                   0.098      0.883 r
  U3278/Y (INVX4MTR)                                     0.050      0.932 f
  U1295/Y (NAND2X12MTR)                                  0.047      0.980 r
  U460/Y (INVX8MTR)                                      0.036      1.015 f
  U9471/Y (OAI21X8MTR)                                   0.073      1.088 r
  U6246/Y (NAND3X12MTR)                                  0.096      1.184 f
  U5045/Y (CLKNAND2X12MTR)                               0.055      1.238 r
  U9699/Y (CLKNAND2X4MTR)                                0.070      1.308 f
  U3676/Y (OAI22X1MTR)                                   0.075      1.383 r
  U0_BANK_TOP/vACC_0_reg_1__15_/D (DFFRHQX2MTR)          0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U2257/Y (INVX16MTR)                                    0.032      0.157 f
  U9428/Y (NAND2X12MTR)                                  0.035      0.192 r
  U11441/Y (CLKNAND2X16MTR)                              0.064      0.256 f
  U6292/Y (INVX8MTR)                                     0.075      0.331 r
  U9376/Y (INVX8MTR)                                     0.050      0.381 f
  U1048/Y (NAND2X4MTR)                                   0.041      0.421 r
  U8719/Y (NAND2BX8MTR)                                  0.069      0.491 r
  U1007/Y (INVX4MTR)                                     0.026      0.517 f
  U1904/Y (NOR2X3MTR)                                    0.060      0.576 r
  U7955/Y (AOI21X6MTR)                                   0.062      0.638 f
  U708/Y (OAI21X2MTR)                                    0.085      0.723 r
  U10645/Y (XNOR2X2MTR)                                  0.096      0.819 r
  U3128/Y (NOR2X4MTR)                                    0.056      0.875 f
  U8813/Y (NAND2BX4MTR)                                  0.095      0.970 f
  U499/Y (CLKNAND2X2MTR)                                 0.037      1.007 r
  U405/Y (INVX2MTR)                                      0.033      1.040 f
  U2373/Y (AOI21X3MTR)                                   0.077      1.118 r
  U10419/Y (XNOR2X2MTR)                                  0.104      1.222 r
  U15871/Y (NAND2X2MTR)                                  0.060      1.281 f
  U12911/Y (NOR3BX1MTR)                                  0.101      1.382 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U8675/Y (INVX2MTR)                                     0.052      0.420 r
  U14749/Y (AOI22X4MTR)                                  0.045      0.465 f
  U2230/Y (NAND3X4MTR)                                   0.054      0.520 r
  U4620/Y (NAND2X4MTR)                                   0.042      0.562 f
  U7851/Y (INVX2MTR)                                     0.057      0.618 r
  U9013/Y (NAND2X2MTR)                                   0.072      0.691 f
  U3168/Y (OAI21X2MTR)                                   0.096      0.787 r
  U1793/Y (NAND2X2MTR)                                   0.065      0.851 f
  U6047/Y (CLKNAND2X4MTR)                                0.055      0.906 r
  U8153/Y (INVX3MTR)                                     0.032      0.939 f
  U9610/Y (NOR2X1MTR)                                    0.052      0.991 r
  U9551/Y (NOR2BX2MTR)                                   0.043      1.034 f
  U261/Y (OAI2BB1X4MTR)                                  0.036      1.070 r
  U4845/Y (XNOR2X2MTR)                                   0.072      1.143 r
  U1923/Y (NAND2X4MTR)                                   0.055      1.198 f
  U16374/Y (OAI2B11X4MTR)                                0.049      1.247 r
  U16373/Y (OAI22X4MTR)                                  0.073      1.320 f
  U12901/Y (OAI22X2MTR)                                  0.064      1.384 r
  U0_BANK_TOP/vACC_3_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U8397/Y (CLKNAND2X2MTR)                                0.051      0.593 f
  U489/Y (INVX2MTR)                                      0.057      0.651 r
  U7611/Y (NOR2X1MTR)                                    0.063      0.714 f
  U6010/Y (OAI2B11X1MTR)                                 0.177      0.890 f
  U5980/Y (AOI21X1MTR)                                   0.079      0.970 r
  U8083/Y (OAI2B1X1MTR)                                  0.079      1.048 f
  U1483/Y (INVX2MTR)                                     0.052      1.100 r
  U220/Y (CLKNAND2X4MTR)                                 0.051      1.151 f
  U2700/Y (INVX2MTR)                                     0.045      1.196 r
  U1671/Y (AOI2B1X4MTR)                                  0.130      1.327 r
  U11430/Y (OAI22X2MTR)                                  0.059      1.386 f
  U0_BANK_TOP/vACC_0_reg_2__20_/D (DFFRHQX1MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__20_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U1607/Y (NOR2BX1MTR)                                   0.039      0.365 f
  U6739/Y (NOR2X2MTR)                                    0.073      0.438 r
  U2110/Y (OAI2B11X4MTR)                                 0.091      0.528 f
  U10249/Y (NAND2X4MTR)                                  0.053      0.581 r
  U858/Y (NAND2X6MTR)                                    0.060      0.641 f
  U1800/Y (NOR2X4MTR)                                    0.089      0.730 r
  U516/Y (OAI21X4MTR)                                    0.072      0.801 f
  U9844/Y (AOI21X8MTR)                                   0.084      0.885 r
  U8800/Y (CLKNAND2X8MTR)                                0.071      0.956 f
  U1708/Y (NAND2X6MTR)                                   0.043      1.000 r
  U2201/Y (NAND2X8MTR)                                   0.060      1.060 f
  U16329/Y (NAND3BX4MTR)                                 0.051      1.111 r
  U8632/Y (INVX2MTR)                                     0.030      1.142 f
  U191/Y (NOR2X2MTR)                                     0.071      1.212 r
  U8281/Y (OAI2B1X4MTR)                                  0.063      1.275 f
  U8399/Y (OAI22X1MTR)                                   0.056      1.330 r
  U0_BANK_TOP/vACC_1_reg_2__16_/D (DFFRQX4MTR)           0.000      1.330 r
  data arrival time                                                 1.330

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__16_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.181      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.330
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U9508/Y (NAND2X12MTR)                                  0.047      1.121 f
  U8038/Y (INVX10MTR)                                    0.063      1.184 r
  U4827/Y (INVX6MTR)                                     0.047      1.230 f
  U6141/Y (OAI21X8MTR)                                   0.081      1.312 r
  U9325/Y (NAND2X2MTR)                                   0.050      1.361 f
  U1911/Y (OAI2BB1X2MTR)                                 0.043      1.404 r
  U0_BANK_TOP/vACC_1_reg_1__1_/D (DFFRHQX8MTR)           0.000      1.404 r
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__1_/CK (DFFRHQX8MTR)          0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U11762/Y (BUFX8MTR)                                    0.072      0.286 f
  U6710/Y (INVX10MTR)                                    0.037      0.323 r
  U8847/Y (NOR2X2MTR)                                    0.028      0.351 f
  U12145/Y (NAND3BX2MTR)                                 0.125      0.475 f
  U8849/Y (OAI21X6MTR)                                   0.094      0.570 r
  U1533/Y (NAND2X8MTR)                                   0.066      0.636 f
  U893/Y (INVX4MTR)                                      0.038      0.674 r
  U4804/Y (NAND2X6MTR)                                   0.050      0.723 f
  U692/Y (AOI21X6MTR)                                    0.091      0.814 r
  U9040/Y (OAI21X4MTR)                                   0.057      0.871 f
  U3278/Y (INVX4MTR)                                     0.052      0.922 r
  U1295/Y (NAND2X12MTR)                                  0.054      0.976 f
  U1300/Y (NAND2X2MTR)                                   0.038      1.015 r
  U1552/Y (NAND2X2MTR)                                   0.046      1.061 f
  U12976/Y (XNOR2X2MTR)                                  0.073      1.134 f
  U12979/Y (OAI22X4MTR)                                  0.076      1.210 r
  U5657/Y (NAND2X4MTR)                                   0.053      1.263 f
  U8336/Y (NAND3X4MTR)                                   0.050      1.313 r
  U11432/Y (NAND2X2MTR)                                  0.044      1.357 f
  U1660/Y (OAI2BB1X2MTR)                                 0.040      1.397 r
  U0_BANK_TOP/vACC_2_reg_1__4_/D (DFFRHQX4MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U8675/Y (INVX2MTR)                                     0.052      0.420 r
  U14749/Y (AOI22X4MTR)                                  0.045      0.465 f
  U2230/Y (NAND3X4MTR)                                   0.054      0.520 r
  U4620/Y (NAND2X4MTR)                                   0.042      0.562 f
  U7851/Y (INVX2MTR)                                     0.057      0.618 r
  U9013/Y (NAND2X2MTR)                                   0.072      0.691 f
  U3168/Y (OAI21X2MTR)                                   0.096      0.787 r
  U1793/Y (NAND2X2MTR)                                   0.065      0.851 f
  U6047/Y (CLKNAND2X4MTR)                                0.055      0.906 r
  U8153/Y (INVX3MTR)                                     0.032      0.939 f
  U9610/Y (NOR2X1MTR)                                    0.052      0.991 r
  U9551/Y (NOR2BX2MTR)                                   0.043      1.034 f
  U261/Y (OAI2BB1X4MTR)                                  0.036      1.070 r
  U4845/Y (XNOR2X2MTR)                                   0.072      1.143 r
  U1923/Y (NAND2X4MTR)                                   0.055      1.198 f
  U16374/Y (OAI2B11X4MTR)                                0.049      1.247 r
  U16373/Y (OAI22X4MTR)                                  0.073      1.320 f
  U12903/Y (OAI22X2MTR)                                  0.064      1.384 r
  U0_BANK_TOP/vACC_0_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U10083/Y (INVX14MTR)                                   0.058      0.327 r
  U1974/Y (INVX16MTR)                                    0.034      0.362 f
  U9649/Y (INVX6MTR)                                     0.039      0.400 r
  U14384/Y (AOI21X1MTR)                                  0.084      0.484 f
  U7860/Y (NAND3X4MTR)                                   0.059      0.543 r
  U948/Y (CLKNAND2X4MTR)                                 0.054      0.597 f
  U947/Y (NAND2X4MTR)                                    0.057      0.655 r
  U10066/Y (INVX4MTR)                                    0.035      0.689 f
  U2011/Y (NOR2X8MTR)                                    0.058      0.748 r
  U8440/Y (NOR2X4MTR)                                    0.045      0.793 f
  U1870/Y (AOI21X6MTR)                                   0.086      0.879 r
  U1640/Y (OAI21X8MTR)                                   0.069      0.948 f
  U9664/Y (INVX8MTR)                                     0.048      0.995 r
  U1862/Y (INVX8MTR)                                     0.027      1.022 f
  U9592/Y (AOI21X4MTR)                                   0.061      1.083 r
  U9747/Y (XNOR2X2MTR)                                   0.085      1.167 r
  U5346/Y (NAND2X4MTR)                                   0.055      1.222 f
  U149/Y (CLKNAND2X2MTR)                                 0.048      1.270 r
  U2580/Y (OAI22X4MTR)                                   0.055      1.325 f
  U11655/Y (OAI22X1MTR)                                  0.060      1.385 r
  U0_BANK_TOP/vACC_2_reg_4__7_/D (DFFRHQX4MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1443/Y (BUFX4MTR)                                     0.069      0.422 f
  U5260/Y (AOI2BB2X2MTR)                                 0.113      0.536 f
  U6320/Y (NAND2BX4MTR)                                  0.048      0.583 r
  U844/Y (NAND2X6MTR)                                    0.049      0.632 f
  U1684/Y (NOR2X4MTR)                                    0.068      0.700 r
  U737/Y (INVX4MTR)                                      0.050      0.750 f
  U583/Y (AOI21X6MTR)                                    0.079      0.829 r
  U1700/Y (OAI21X6MTR)                                   0.062      0.892 f
  U398/Y (OAI2BB1X2MTR)                                  0.095      0.987 f
  U1742/Y (AOI21X2MTR)                                   0.074      1.060 r
  U1412/Y (XNOR2X2MTR)                                   0.081      1.142 r
  U224/Y (CLKNAND2X2MTR)                                 0.068      1.209 f
  U9881/Y (NAND3X4MTR)                                   0.052      1.262 r
  U1622/Y (OAI21X4MTR)                                   0.058      1.320 f
  U13052/Y (OAI22X2MTR)                                  0.064      1.383 r
  U0_BANK_TOP/vACC_2_reg_4__5_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U5687/Y (BUFX16MTR)                                    0.082      0.329 r
  U1506/Y (INVX6MTR)                                     0.034      0.363 f
  U6007/Y (CLKNAND2X2MTR)                                0.031      0.394 r
  U3389/Y (NAND4X2MTR)                                   0.097      0.490 f
  U8702/Y (NAND2X2MTR)                                   0.077      0.568 r
  U3250/Y (INVX4MTR)                                     0.045      0.612 f
  U4150/Y (NOR2X1MTR)                                    0.078      0.690 r
  U8245/Y (NAND2BX4MTR)                                  0.087      0.777 r
  U2057/Y (INVX2MTR)                                     0.037      0.814 f
  U7653/Y (NAND2X4MTR)                                   0.046      0.860 r
  U7638/Y (INVX1MTR)                                     0.048      0.908 f
  U9550/Y (OAI31X2MTR)                                   0.118      1.026 r
  U2800/Y (AOI21X1MTR)                                   0.071      1.097 f
  U11932/Y (NAND3BX4MTR)                                 0.072      1.169 r
  U2587/Y (NAND4X4MTR)                                   0.103      1.272 f
  U19201/Y (OAI2B2X2MTR)                                 0.124      1.395 f
  U0_BANK_TOP/vACC_0_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U1712/Y (BUFX14MTR)                                    0.096      0.366 f
  U1327/Y (INVX8MTR)                                     0.047      0.413 r
  U1149/Y (CLKNAND2X2MTR)                                0.046      0.459 f
  U793/Y (OAI2B1X2MTR)                                   0.044      0.504 r
  U8855/Y (OAI21X3MTR)                                   0.088      0.591 f
  U4072/Y (CLKNAND2X2MTR)                                0.063      0.654 r
  U2019/Y (NAND2X4MTR)                                   0.047      0.701 f
  U1480/Y (OAI21X4MTR)                                   0.081      0.782 r
  U13009/Y (NAND2X4MTR)                                  0.049      0.831 f
  U1471/Y (CLKNAND2X4MTR)                                0.044      0.874 r
  U1986/Y (NAND2X6MTR)                                   0.048      0.922 f
  U1398/Y (NAND2X12MTR)                                  0.046      0.968 r
  U5491/Y (AOI21X2MTR)                                   0.056      1.024 f
  U1379/Y (XNOR2X2MTR)                                   0.079      1.103 f
  U16652/Y (OAI22X4MTR)                                  0.095      1.198 r
  U12873/Y (NOR3X4MTR)                                   0.045      1.243 f
  U9619/Y (NOR2X4MTR)                                    0.061      1.304 r
  U16120/Y (OAI2BB1X4MTR)                                0.093      1.397 r
  U0_BANK_TOP/vACC_1_reg_1__2_/D (DFFRHQX4MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.123      0.123 r
  U3893/Y (INVX14MTR)                                    0.033      0.156 f
  U4134/Y (CLKNAND2X4MTR)                                0.039      0.195 r
  U15387/Y (CLKNAND2X8MTR)                               0.059      0.255 f
  U4117/Y (NAND2X4MTR)                                   0.071      0.325 r
  U12853/Y (INVX4MTR)                                    0.044      0.369 f
  U2029/Y (NOR2X4MTR)                                    0.070      0.439 r
  U11273/Y (NOR2X4MTR)                                   0.050      0.489 f
  U7696/Y (OAI21X6MTR)                                   0.083      0.571 r
  U759/Y (AOI21X4MTR)                                    0.068      0.639 f
  U10720/Y (OAI21X2MTR)                                  0.087      0.726 r
  U3451/Y (XNOR2X2MTR)                                   0.094      0.820 r
  U2889/Y (NAND2X4MTR)                                   0.064      0.884 f
  U10577/Y (INVX3MTR)                                    0.054      0.939 r
  U7247/Y (NAND2X4MTR)                                   0.050      0.989 f
  U2809/Y (AOI2BB1X4MTR)                                 0.116      1.105 f
  U1402/Y (OAI2B1X8MTR)                                  0.037      1.142 r
  U1918/Y (MXI2X4MTR)                                    0.093      1.235 r
  U1734/Y (INVX3MTR)                                     0.041      1.276 f
  U1840/Y (NAND2BX4MTR)                                  0.043      1.319 r
  U1723/Y (NOR2X4MTR)                                    0.027      1.346 f
  U76/Y (NOR2X2MTR)                                      0.047      1.393 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U10083/Y (INVX14MTR)                                   0.058      0.327 r
  U1974/Y (INVX16MTR)                                    0.034      0.362 f
  U9649/Y (INVX6MTR)                                     0.039      0.400 r
  U14384/Y (AOI21X1MTR)                                  0.084      0.484 f
  U7860/Y (NAND3X4MTR)                                   0.059      0.543 r
  U948/Y (CLKNAND2X4MTR)                                 0.054      0.597 f
  U947/Y (NAND2X4MTR)                                    0.057      0.655 r
  U10066/Y (INVX4MTR)                                    0.035      0.689 f
  U2011/Y (NOR2X8MTR)                                    0.058      0.748 r
  U8440/Y (NOR2X4MTR)                                    0.045      0.793 f
  U1870/Y (AOI21X6MTR)                                   0.086      0.879 r
  U1640/Y (OAI21X8MTR)                                   0.069      0.948 f
  U9664/Y (INVX8MTR)                                     0.048      0.995 r
  U352/Y (NOR2X4MTR)                                     0.031      1.026 f
  U279/Y (NOR2X6MTR)                                     0.056      1.083 r
  U10861/Y (XOR2X8MTR)                                   0.078      1.160 r
  U9165/Y (AOI21X8MTR)                                   0.068      1.228 f
  U8967/Y (MXI2X6MTR)                                    0.070      1.298 r
  U10182/Y (NAND2X2MTR)                                  0.056      1.354 f
  U8557/Y (OAI2BB1X2MTR)                                 0.042      1.397 r
  U0_BANK_TOP/vACC_1_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U5687/Y (BUFX16MTR)                                    0.082      0.329 r
  U1506/Y (INVX6MTR)                                     0.034      0.363 f
  U6007/Y (CLKNAND2X2MTR)                                0.031      0.394 r
  U3389/Y (NAND4X2MTR)                                   0.097      0.490 f
  U8702/Y (NAND2X2MTR)                                   0.077      0.568 r
  U3250/Y (INVX4MTR)                                     0.045      0.612 f
  U4150/Y (NOR2X1MTR)                                    0.078      0.690 r
  U8245/Y (NAND2BX4MTR)                                  0.087      0.777 r
  U2057/Y (INVX2MTR)                                     0.037      0.814 f
  U7653/Y (NAND2X4MTR)                                   0.046      0.860 r
  U7638/Y (INVX1MTR)                                     0.048      0.908 f
  U9550/Y (OAI31X2MTR)                                   0.118      1.026 r
  U2800/Y (AOI21X1MTR)                                   0.071      1.097 f
  U11932/Y (NAND3BX4MTR)                                 0.072      1.169 r
  U2587/Y (NAND4X4MTR)                                   0.103      1.272 f
  U9356/Y (OAI2B2X2MTR)                                  0.124      1.395 f
  U0_BANK_TOP/vACC_3_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U4455/Y (CLKNAND2X4MTR)                                0.052      1.210 r
  U176/Y (NAND2X4MTR)                                    0.040      1.250 f
  U1965/Y (INVX4MTR)                                     0.038      1.288 r
  U11361/Y (CLKNAND2X2MTR)                               0.038      1.326 f
  U13300/Y (OAI22X1MTR)                                  0.057      1.383 r
  U0_BANK_TOP/vACC_3_reg_0__18_/D (DFFRHQX2MTR)          0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5129/Y (INVX12MTR)                                    0.035      0.364 f
  U6757/Y (NOR2X2MTR)                                    0.084      0.448 r
  U1780/Y (AOI21X6MTR)                                   0.040      0.488 f
  U9390/Y (NAND3X4MTR)                                   0.044      0.532 r
  U1116/Y (NAND2X2MTR)                                   0.052      0.584 f
  U4871/Y (INVX4MTR)                                     0.045      0.628 r
  U9084/Y (NOR2X2MTR)                                    0.045      0.674 f
  U9108/Y (OAI21X2MTR)                                   0.123      0.797 r
  U5143/Y (AOI21X4MTR)                                   0.090      0.887 f
  U10464/Y (NOR2X1MTR)                                   0.077      0.964 r
  U2884/Y (NOR2X2MTR)                                    0.042      1.006 f
  U6774/Y (OAI21X4MTR)                                   0.041      1.047 r
  U8602/Y (NAND2X6MTR)                                   0.060      1.107 f
  U8732/Y (NOR2X12MTR)                                   0.067      1.173 r
  U1907/Y (INVX8MTR)                                     0.041      1.214 f
  U3980/Y (OAI211X4MTR)                                  0.093      1.307 r
  U11055/Y (OAI22X1MTR)                                  0.082      1.388 f
  U0_BANK_TOP/vACC_0_reg_7__16_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.003


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U1358/Y (INVX8MTR)                                     0.046      0.163 r
  U1185/Y (INVX2MTR)                                     0.047      0.210 f
  U15538/Y (NOR2X3MTR)                                   0.098      0.308 r
  U14492/Y (AOI21X1MTR)                                  0.089      0.397 f
  U9160/Y (AND3X2MTR)                                    0.134      0.531 f
  U9096/Y (NAND3X4MTR)                                   0.052      0.584 r
  U8969/Y (INVX3MTR)                                     0.044      0.627 f
  U10012/Y (NOR2X4MTR)                                   0.091      0.718 r
  U9112/Y (OAI21X6MTR)                                   0.074      0.792 f
  U12898/Y (AOI21X8MTR)                                  0.079      0.871 r
  U2643/Y (OAI21X6MTR)                                   0.071      0.942 f
  U5934/Y (AOI21X2MTR)                                   0.088      1.030 r
  U2429/Y (XNOR2X2MTR)                                   0.092      1.123 r
  U2428/Y (NAND2X4MTR)                                   0.067      1.189 f
  U16133/Y (OAI211X8MTR)                                 0.058      1.247 r
  U87/Y (MXI2X6MTR)                                      0.074      1.321 f
  U8910/Y (OAI22X2MTR)                                   0.061      1.383 r
  U0_BANK_TOP/vACC_2_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U5224/Y (NOR2BX4MTR)                                   0.050      0.453 r
  U1018/Y (INVX2MTR)                                     0.035      0.488 f
  U5362/Y (NAND3X2MTR)                                   0.039      0.527 r
  U8736/Y (AND2X4MTR)                                    0.112      0.639 r
  U490/Y (NOR2X2MTR)                                     0.051      0.690 f
  U3927/Y (NOR2X3MTR)                                    0.099      0.789 r
  U8758/Y (NAND2X4MTR)                                   0.084      0.873 f
  U16368/Y (NOR2X4MTR)                                   0.094      0.967 r
  U10172/Y (AOI21X8MTR)                                  0.060      1.027 f
  U16600/Y (OR2X8MTR)                                    0.102      1.128 f
  U4847/Y (INVX4MTR)                                     0.048      1.177 r
  U180/Y (INVX4MTR)                                      0.055      1.231 f
  U9405/Y (NOR2X1MTR)                                    0.058      1.289 r
  U5007/Y (NAND2X1MTR)                                   0.064      1.353 f
  U13034/Y (CLKNAND2X2MTR)                               0.041      1.394 r
  U0_BANK_TOP/vACC_3_reg_5__6_/D (DFFRHQX2MTR)           0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__6_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U2445/Y (INVX4MTR)                                     0.035      0.361 f
  U1780/Y (AOI21X6MTR)                                   0.062      0.423 r
  U9390/Y (NAND3X4MTR)                                   0.064      0.487 f
  U1116/Y (NAND2X2MTR)                                   0.055      0.543 r
  U4871/Y (INVX4MTR)                                     0.035      0.578 f
  U9084/Y (NOR2X2MTR)                                    0.099      0.677 r
  U9108/Y (OAI21X2MTR)                                   0.106      0.783 f
  U5143/Y (AOI21X4MTR)                                   0.115      0.898 r
  U7280/Y (OAI21X1MTR)                                   0.084      0.982 f
  U9057/Y (AOI21X2MTR)                                   0.087      1.069 r
  U8696/Y (XNOR2X2MTR)                                   0.093      1.161 r
  U11250/Y (NAND2X4MTR)                                  0.061      1.222 f
  U1767/Y (NAND2X4MTR)                                   0.047      1.269 r
  U16213/Y (OAI21X6MTR)                                  0.056      1.324 f
  U10898/Y (OAI22X2MTR)                                  0.058      1.382 r
  U0_BANK_TOP/vACC_3_reg_7__6_/D (DFFRHQX2MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__6_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/Q (DFFRHQX1MTR)
                                                         0.147      0.147 f
  U882/Y (AND2X4MTR)                                     0.106      0.253 f
  U3578/Y (INVX3MTR)                                     0.048      0.301 r
  U9233/Y (OAI22X1MTR)                                   0.073      0.374 f
  U13060/Y (NOR2X1MTR)                                   0.088      0.463 r
  U1604/Y (NAND4X4MTR)                                   0.098      0.561 f
  U8831/Y (INVX3MTR)                                     0.083      0.644 r
  U1374/Y (NAND2X6MTR)                                   0.063      0.706 f
  U648/Y (AOI21X4MTR)                                    0.105      0.811 r
  U2000/Y (OAI21X6MTR)                                   0.077      0.888 f
  U2508/Y (NAND3X8MTR)                                   0.055      0.943 r
  U9674/Y (NAND2X12MTR)                                  0.050      0.992 f
  U341/Y (AOI21X6MTR)                                    0.067      1.060 r
  U1603/Y (XNOR2X2MTR)                                   0.079      1.139 r
  U8657/Y (NAND2X3MTR)                                   0.066      1.205 f
  U1642/Y (NAND3X6MTR)                                   0.060      1.265 r
  U1641/Y (MXI2X8MTR)                                    0.057      1.321 f
  U1481/Y (OAI22X2MTR)                                   0.060      1.382 r
  U0_BANK_TOP/vACC_0_reg_2__2_/D (DFFRHQX4MTR)           0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5129/Y (INVX12MTR)                                    0.035      0.364 f
  U6757/Y (NOR2X2MTR)                                    0.084      0.448 r
  U1780/Y (AOI21X6MTR)                                   0.040      0.488 f
  U9390/Y (NAND3X4MTR)                                   0.044      0.532 r
  U1116/Y (NAND2X2MTR)                                   0.052      0.584 f
  U4871/Y (INVX4MTR)                                     0.045      0.628 r
  U9084/Y (NOR2X2MTR)                                    0.045      0.674 f
  U9108/Y (OAI21X2MTR)                                   0.123      0.797 r
  U5143/Y (AOI21X4MTR)                                   0.090      0.887 f
  U10464/Y (NOR2X1MTR)                                   0.077      0.964 r
  U2884/Y (NOR2X2MTR)                                    0.042      1.006 f
  U6774/Y (OAI21X4MTR)                                   0.041      1.047 r
  U8602/Y (NAND2X6MTR)                                   0.060      1.107 f
  U8732/Y (NOR2X12MTR)                                   0.067      1.173 r
  U1907/Y (INVX8MTR)                                     0.041      1.214 f
  U3980/Y (OAI211X4MTR)                                  0.093      1.307 r
  U11062/Y (OAI22X1MTR)                                  0.082      1.388 f
  U0_BANK_TOP/vACC_3_reg_7__16_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U8687/Y (INVX16MTR)                                    0.045      0.376 r
  U1252/Y (INVX12MTR)                                    0.029      0.405 f
  U1223/Y (INVX8MTR)                                     0.032      0.437 r
  U1090/Y (CLKNAND2X2MTR)                                0.039      0.476 f
  U9092/Y (NAND4X2MTR)                                   0.044      0.520 r
  U2061/Y (OAI2BB1X4MTR)                                 0.102      0.622 r
  U881/Y (INVX3MTR)                                      0.039      0.661 f
  U3194/Y (NOR2X4MTR)                                    0.073      0.734 r
  U639/Y (OAI21X4MTR)                                    0.067      0.801 f
  U8445/Y (NAND2X3MTR)                                   0.054      0.855 r
  U388/Y (AND2X8MTR)                                     0.096      0.951 r
  U10340/Y (NAND2X8MTR)                                  0.050      1.001 f
  U11419/Y (AOI21X1MTR)                                  0.086      1.087 r
  U139/Y (XOR2X1MTR)                                     0.099      1.186 r
  U9433/Y (AOI2B1X4MTR)                                  0.085      1.271 f
  U17220/Y (OAI22X2MTR)                                  0.063      1.335 r
  U0_BANK_TOP/vACC_0_reg_7__10_/D (DFFRQX2MTR)           0.000      1.335 r
  data arrival time                                                 1.335

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__10_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.335
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U10083/Y (INVX14MTR)                                   0.058      0.327 r
  U1974/Y (INVX16MTR)                                    0.034      0.362 f
  U9649/Y (INVX6MTR)                                     0.039      0.400 r
  U14384/Y (AOI21X1MTR)                                  0.084      0.484 f
  U7860/Y (NAND3X4MTR)                                   0.059      0.543 r
  U948/Y (CLKNAND2X4MTR)                                 0.054      0.597 f
  U947/Y (NAND2X4MTR)                                    0.057      0.655 r
  U10066/Y (INVX4MTR)                                    0.035      0.689 f
  U2011/Y (NOR2X8MTR)                                    0.058      0.748 r
  U8440/Y (NOR2X4MTR)                                    0.045      0.793 f
  U1870/Y (AOI21X6MTR)                                   0.086      0.879 r
  U1640/Y (OAI21X8MTR)                                   0.069      0.948 f
  U9664/Y (INVX8MTR)                                     0.048      0.995 r
  U352/Y (NOR2X4MTR)                                     0.031      1.026 f
  U279/Y (NOR2X6MTR)                                     0.056      1.083 r
  U10861/Y (XOR2X8MTR)                                   0.078      1.160 r
  U9165/Y (AOI21X8MTR)                                   0.068      1.228 f
  U8967/Y (MXI2X6MTR)                                    0.070      1.298 r
  U11583/Y (NAND2X2MTR)                                  0.056      1.354 f
  U12981/Y (OAI2BB1X2MTR)                                0.042      1.397 r
  U0_BANK_TOP/vACC_2_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U1419/Y (NAND2X6MTR)                                   0.053      0.975 f
  U1912/Y (AOI21X4MTR)                                   0.079      1.054 r
  U2375/Y (XNOR2X2MTR)                                   0.079      1.133 r
  U16479/Y (AOI2BB1X4MTR)                                0.122      1.255 r
  U7174/Y (OAI22X4MTR)                                   0.059      1.314 f
  U15941/Y (OAI2BB1X2MTR)                                0.093      1.407 f
  U0_BANK_TOP/vACC_3_reg_6__3_/D (DFFRHQX8MTR)           0.000      1.407 f
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__3_/CK (DFFRHQX8MTR)          0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U4455/Y (CLKNAND2X4MTR)                                0.052      1.210 r
  U176/Y (NAND2X4MTR)                                    0.040      1.250 f
  U1965/Y (INVX4MTR)                                     0.038      1.288 r
  U110/Y (NAND2X2MTR)                                    0.037      1.325 f
  U988/Y (OAI2BB2X1MTR)                                  0.062      1.387 r
  U0_BANK_TOP/vACC_2_reg_0__18_/D (DFFRHQX2MTR)          0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U1259/Y (NOR2X4MTR)                                    0.042      0.445 r
  U10001/Y (INVX2MTR)                                    0.036      0.481 f
  U2693/Y (NAND4X2MTR)                                   0.037      0.518 r
  U792/Y (AND2X4MTR)                                     0.108      0.625 r
  U4548/Y (NAND2X2MTR)                                   0.071      0.697 f
  U3904/Y (INVX2MTR)                                     0.046      0.743 r
  U7731/Y (OAI21X2MTR)                                   0.068      0.811 f
  U10797/Y (CLKNAND2X2MTR)                               0.040      0.852 r
  U5945/Y (AND2X2MTR)                                    0.102      0.954 r
  U4867/Y (AND2X2MTR)                                    0.099      1.053 r
  U8098/Y (NAND2BX4MTR)                                  0.073      1.126 r
  U10058/Y (OAI21X6MTR)                                  0.052      1.178 f
  U13163/Y (OAI21X4MTR)                                  0.087      1.266 r
  U13258/Y (OAI2B2X2MTR)                                 0.116      1.382 r
  U0_BANK_TOP/vACC_2_reg_5__15_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U620/Y (NAND2X2MTR)                                    0.066      0.688 f
  U10175/Y (AOI21X4MTR)                                  0.115      0.803 r
  U1458/Y (OAI21X4MTR)                                   0.077      0.880 f
  U397/Y (OAI2BB1X2MTR)                                  0.103      0.983 f
  U6235/Y (AOI22X1MTR)                                   0.098      1.081 r
  U15938/Y (NOR2X2MTR)                                   0.049      1.129 f
  U2240/Y (AOI2BB1X4MTR)                                 0.061      1.191 r
  U8362/Y (INVX1MTR)                                     0.053      1.244 f
  U2676/Y (NOR2X4MTR)                                    0.074      1.319 r
  U6496/Y (OAI22X1MTR)                                   0.071      1.390 f
  U0_BANK_TOP/vACC_3_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U10083/Y (INVX14MTR)                                   0.058      0.327 r
  U1974/Y (INVX16MTR)                                    0.034      0.362 f
  U9649/Y (INVX6MTR)                                     0.039      0.400 r
  U14384/Y (AOI21X1MTR)                                  0.084      0.484 f
  U7860/Y (NAND3X4MTR)                                   0.059      0.543 r
  U948/Y (CLKNAND2X4MTR)                                 0.054      0.597 f
  U947/Y (NAND2X4MTR)                                    0.057      0.655 r
  U10066/Y (INVX4MTR)                                    0.035      0.689 f
  U2011/Y (NOR2X8MTR)                                    0.058      0.748 r
  U8440/Y (NOR2X4MTR)                                    0.045      0.793 f
  U1870/Y (AOI21X6MTR)                                   0.086      0.879 r
  U1640/Y (OAI21X8MTR)                                   0.069      0.948 f
  U9664/Y (INVX8MTR)                                     0.048      0.995 r
  U352/Y (NOR2X4MTR)                                     0.031      1.026 f
  U279/Y (NOR2X6MTR)                                     0.056      1.083 r
  U10861/Y (XOR2X8MTR)                                   0.078      1.160 r
  U9165/Y (AOI21X8MTR)                                   0.068      1.228 f
  U8967/Y (MXI2X6MTR)                                    0.070      1.298 r
  U13275/Y (NAND2X2MTR)                                  0.056      1.354 f
  U13185/Y (OAI2BB1X2MTR)                                0.042      1.397 r
  U0_BANK_TOP/vACC_3_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U5224/Y (NOR2BX4MTR)                                   0.050      0.453 r
  U1018/Y (INVX2MTR)                                     0.035      0.488 f
  U5362/Y (NAND3X2MTR)                                   0.039      0.527 r
  U8736/Y (AND2X4MTR)                                    0.112      0.639 r
  U490/Y (NOR2X2MTR)                                     0.051      0.690 f
  U3927/Y (NOR2X3MTR)                                    0.099      0.789 r
  U8758/Y (NAND2X4MTR)                                   0.084      0.873 f
  U16368/Y (NOR2X4MTR)                                   0.094      0.967 r
  U10172/Y (AOI21X8MTR)                                  0.060      1.027 f
  U2407/Y (NAND2BX12MTR)                                 0.090      1.117 f
  U3129/Y (NAND3X8MTR)                                   0.049      1.166 r
  U196/Y (CLKNAND2X2MTR)                                 0.047      1.213 f
  U10317/Y (CLKNAND2X2MTR)                               0.037      1.250 r
  U127/Y (NAND2X2MTR)                                    0.066      1.315 f
  U13277/Y (OAI22X2MTR)                                  0.066      1.381 r
  U0_BANK_TOP/vACC_3_reg_5__19_/D (DFFRHQX2MTR)          0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U1265/Y (BUFX6MTR)                                     0.082      0.297 f
  U1360/Y (NAND2X2MTR)                                   0.041      0.338 r
  U16106/Y (INVX1MTR)                                    0.038      0.376 f
  U2542/Y (OAI2BB1X4MTR)                                 0.076      0.452 f
  U8411/Y (NOR2X3MTR)                                    0.058      0.510 r
  U3281/Y (NAND3X4MTR)                                   0.089      0.599 f
  U3239/Y (INVX6MTR)                                     0.064      0.663 r
  U1040/Y (NAND2X8MTR)                                   0.050      0.713 f
  U11301/Y (CLKNAND2X4MTR)                               0.050      0.763 r
  U2601/Y (CLKNAND2X4MTR)                                0.040      0.803 f
  U1588/Y (NOR2X4MTR)                                    0.066      0.869 r
  U1466/Y (NOR2X6MTR)                                    0.039      0.909 f
  U2526/Y (NAND2X8MTR)                                   0.058      0.966 r
  U1597/Y (NAND2X4MTR)                                   0.046      1.013 f
  U2599/Y (CLKNAND2X4MTR)                                0.032      1.044 r
  U8037/Y (XNOR2X2MTR)                                   0.072      1.116 r
  U5632/Y (NAND2X4MTR)                                   0.062      1.178 f
  U4168/Y (INVX4MTR)                                     0.039      1.217 r
  U167/Y (MXI2X4MTR)                                     0.056      1.273 f
  U10029/Y (OAI21X2MTR)                                  0.091      1.364 r
  U0_BANK_TOP/vACC_3_reg_6__2_/D (DFFRHQX1MTR)           0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__2_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.147      1.368
  data required time                                                1.368
  --------------------------------------------------------------------------
  data required time                                                1.368
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U10083/Y (INVX14MTR)                                   0.058      0.327 r
  U1974/Y (INVX16MTR)                                    0.034      0.362 f
  U9649/Y (INVX6MTR)                                     0.039      0.400 r
  U14384/Y (AOI21X1MTR)                                  0.084      0.484 f
  U7860/Y (NAND3X4MTR)                                   0.059      0.543 r
  U948/Y (CLKNAND2X4MTR)                                 0.054      0.597 f
  U947/Y (NAND2X4MTR)                                    0.057      0.655 r
  U10066/Y (INVX4MTR)                                    0.035      0.689 f
  U2011/Y (NOR2X8MTR)                                    0.058      0.748 r
  U8440/Y (NOR2X4MTR)                                    0.045      0.793 f
  U1870/Y (AOI21X6MTR)                                   0.086      0.879 r
  U1640/Y (OAI21X8MTR)                                   0.069      0.948 f
  U9664/Y (INVX8MTR)                                     0.048      0.995 r
  U352/Y (NOR2X4MTR)                                     0.031      1.026 f
  U279/Y (NOR2X6MTR)                                     0.056      1.083 r
  U10861/Y (XOR2X8MTR)                                   0.078      1.160 r
  U9165/Y (AOI21X8MTR)                                   0.068      1.228 f
  U8967/Y (MXI2X6MTR)                                    0.070      1.298 r
  U13282/Y (NAND2X2MTR)                                  0.056      1.354 f
  U16103/Y (OAI2BB1X2MTR)                                0.042      1.397 r
  U0_BANK_TOP/vACC_0_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vecA_temp_timing_reg_15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.121      0.121 f
  U11174/Y (BUFX4MTR)                                    0.087      0.208 f
  U11243/Y (BUFX2MTR)                                    0.091      0.298 f
  U2544/Y (OAI21X2MTR)                                   0.089      0.387 r
  U382/Y (NOR2X2MTR)                                     0.067      0.454 f
  U3485/Y (CLKNAND2X2MTR)                                0.064      0.518 r
  U9973/Y (OR2X2MTR)                                     0.098      0.615 r
  U12473/Y (INVX2MTR)                                    0.059      0.674 f
  U13439/Y (AOI22X1MTR)                                  0.093      0.768 r
  U8126/Y (NAND4X1MTR)                                   0.133      0.901 f
  U8372/Y (OR4X1MTR)                                     0.282      1.183 f
  U2869/Y (CLKNAND2X2MTR)                                0.092      1.275 r
  U4433/Y (NAND3X1MTR)                                   0.097      1.372 f
  U0_BANK_TOP/vecA_temp_timing_reg_15_/D (DFFRQX2MTR)    0.000      1.372 f
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vecA_temp_timing_reg_15_/CK (DFFRQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.139      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vecA_temp_timing_reg_95_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.121      0.121 f
  U11174/Y (BUFX4MTR)                                    0.087      0.208 f
  U11243/Y (BUFX2MTR)                                    0.091      0.298 f
  U2544/Y (OAI21X2MTR)                                   0.089      0.387 r
  U382/Y (NOR2X2MTR)                                     0.067      0.454 f
  U3485/Y (CLKNAND2X2MTR)                                0.064      0.518 r
  U9973/Y (OR2X2MTR)                                     0.098      0.615 r
  U12473/Y (INVX2MTR)                                    0.059      0.674 f
  U13439/Y (AOI22X1MTR)                                  0.093      0.768 r
  U8126/Y (NAND4X1MTR)                                   0.133      0.901 f
  U8372/Y (OR4X1MTR)                                     0.282      1.183 f
  U2869/Y (CLKNAND2X2MTR)                                0.092      1.275 r
  U4427/Y (NAND3X1MTR)                                   0.097      1.372 f
  U0_BANK_TOP/vecA_temp_timing_reg_95_/D (DFFRQX2MTR)    0.000      1.372 f
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vecA_temp_timing_reg_95_/CK (DFFRQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.139      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U10168/Y (INVX10MTR)                                   0.038      0.166 f
  U13027/Y (CLKNAND2X2MTR)                               0.061      0.227 r
  U1183/Y (INVX2MTR)                                     0.066      0.292 f
  U14444/Y (AOI22X1MTR)                                  0.095      0.388 r
  U8814/Y (NAND3X2MTR)                                   0.074      0.461 f
  U8769/Y (OR3X4MTR)                                     0.108      0.569 f
  U2114/Y (BUFX4MTR)                                     0.081      0.650 f
  U2138/Y (NOR2X8MTR)                                    0.071      0.721 r
  U12722/Y (OAI21X4MTR)                                  0.065      0.785 f
  U1741/Y (AOI21X8MTR)                                   0.071      0.856 r
  U2504/Y (OAI21X8MTR)                                   0.074      0.930 f
  U10172/Y (AOI21X8MTR)                                  0.098      1.028 r
  U16600/Y (OR2X8MTR)                                    0.099      1.127 r
  U4847/Y (INVX4MTR)                                     0.041      1.168 f
  U180/Y (INVX4MTR)                                      0.064      1.232 r
  U2285/Y (NAND2X4MTR)                                   0.071      1.303 f
  U12812/Y (OAI22X2MTR)                                  0.078      1.381 r
  U0_BANK_TOP/vACC_2_reg_5__12_/D (DFFRHQX2MTR)          0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U5224/Y (NOR2BX4MTR)                                   0.050      0.453 r
  U1018/Y (INVX2MTR)                                     0.035      0.488 f
  U5362/Y (NAND3X2MTR)                                   0.039      0.527 r
  U8736/Y (AND2X4MTR)                                    0.112      0.639 r
  U490/Y (NOR2X2MTR)                                     0.051      0.690 f
  U3927/Y (NOR2X3MTR)                                    0.099      0.789 r
  U8758/Y (NAND2X4MTR)                                   0.084      0.873 f
  U16368/Y (NOR2X4MTR)                                   0.094      0.967 r
  U10172/Y (AOI21X8MTR)                                  0.060      1.027 f
  U2407/Y (NAND2BX12MTR)                                 0.090      1.117 f
  U3129/Y (NAND3X8MTR)                                   0.049      1.166 r
  U196/Y (CLKNAND2X2MTR)                                 0.047      1.213 f
  U10317/Y (CLKNAND2X2MTR)                               0.037      1.250 r
  U127/Y (NAND2X2MTR)                                    0.066      1.315 f
  U13278/Y (OAI22X2MTR)                                  0.066      1.381 r
  U0_BANK_TOP/vACC_2_reg_5__19_/D (DFFRHQX2MTR)          0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U9208/Y (INVX4MTR)                                     0.048      0.401 r
  U5240/Y (CLKNAND2X2MTR)                                0.057      0.458 f
  U2152/Y (AOI21X2MTR)                                   0.080      0.537 r
  U10742/Y (NOR2X2MTR)                                   0.053      0.590 f
  U16477/Y (NAND3X4MTR)                                  0.056      0.646 r
  U2515/Y (INVX4MTR)                                     0.030      0.676 f
  U10337/Y (CLKNAND2X4MTR)                               0.036      0.712 r
  U5105/Y (INVX4MTR)                                     0.029      0.741 f
  U16153/Y (NOR2X4MTR)                                   0.045      0.787 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U2089/Y (NAND2X4MTR)                                   0.052      0.893 r
  U2087/Y (NAND2X6MTR)                                   0.047      0.940 f
  U4851/Y (CLKNAND2X8MTR)                                0.052      0.992 r
  U9142/Y (NAND3X4MTR)                                   0.056      1.048 f
  U17061/Y (NAND2BX4MTR)                                 0.093      1.142 f
  U16452/Y (OAI211X4MTR)                                 0.044      1.186 r
  U9129/Y (NAND2X4MTR)                                   0.053      1.239 f
  U17060/Y (OAI22X4MTR)                                  0.082      1.321 r
  U7317/Y (OAI22X1MTR)                                   0.082      1.403 f
  U0_BANK_TOP/vACC_2_reg_6__5_/D (DFFRHQX4MTR)           0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U9431/Y (NAND2X4MTR)                                   0.054      0.956 f
  U11997/Y (AOI21X2MTR)                                  0.095      1.050 r
  U249/Y (XNOR2X1MTR)                                    0.084      1.134 r
  U218/Y (NAND2X2MTR)                                    0.072      1.206 f
  U16280/Y (NAND3X4MTR)                                  0.066      1.273 r
  U7415/Y (INVX2MTR)                                     0.050      1.323 f
  U6357/Y (OAI22X2MTR)                                   0.057      1.380 r
  U0_BANK_TOP/vACC_3_reg_7__15_/D (DFFRHQX2MTR)          0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U2257/Y (INVX16MTR)                                    0.032      0.157 f
  U9428/Y (NAND2X12MTR)                                  0.035      0.192 r
  U11441/Y (CLKNAND2X16MTR)                              0.064      0.256 f
  U6309/Y (INVX14MTR)                                    0.070      0.326 r
  U1966/Y (INVX12MTR)                                    0.049      0.375 f
  U2095/Y (INVX8MTR)                                     0.035      0.410 r
  U3497/Y (NOR2X4MTR)                                    0.024      0.433 f
  U4127/Y (INVX2MTR)                                     0.038      0.472 r
  U6960/Y (CLKNAND2X4MTR)                                0.050      0.521 f
  U912/Y (OAI21X2MTR)                                    0.084      0.605 r
  U12339/Y (OAI2BB2X2MTR)                                0.132      0.737 r
  U13292/Y (NAND2X2MTR)                                  0.067      0.804 f
  U12161/Y (OAI2B11X4MTR)                                0.046      0.850 r
  U12068/Y (XNOR2X2MTR)                                  0.096      0.947 r
  U1627/Y (NOR2X4MTR)                                    0.053      0.999 f
  U1626/Y (NAND2X3MTR)                                   0.054      1.054 r
  U16286/Y (NOR2X1MTR)                                   0.043      1.097 f
  U11768/Y (NAND3BX4MTR)                                 0.099      1.196 f
  U3707/Y (NOR2X4MTR)                                    0.068      1.264 r
  U7721/Y (NAND3BX4MTR)                                  0.066      1.330 f
  U5339/Y (NOR2X1MTR)                                    0.059      1.389 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U2257/Y (INVX16MTR)                                    0.032      0.157 f
  U9428/Y (NAND2X12MTR)                                  0.035      0.192 r
  U11441/Y (CLKNAND2X16MTR)                              0.064      0.256 f
  U6309/Y (INVX14MTR)                                    0.070      0.326 r
  U1966/Y (INVX12MTR)                                    0.049      0.375 f
  U2095/Y (INVX8MTR)                                     0.035      0.410 r
  U3497/Y (NOR2X4MTR)                                    0.024      0.433 f
  U4127/Y (INVX2MTR)                                     0.038      0.472 r
  U6960/Y (CLKNAND2X4MTR)                                0.050      0.521 f
  U912/Y (OAI21X2MTR)                                    0.084      0.605 r
  U12339/Y (OAI2BB2X2MTR)                                0.132      0.737 r
  U13292/Y (NAND2X2MTR)                                  0.067      0.804 f
  U12161/Y (OAI2B11X4MTR)                                0.046      0.850 r
  U12068/Y (XNOR2X2MTR)                                  0.096      0.947 r
  U1627/Y (NOR2X4MTR)                                    0.053      0.999 f
  U1626/Y (NAND2X3MTR)                                   0.054      1.054 r
  U16286/Y (NOR2X1MTR)                                   0.043      1.097 f
  U11768/Y (NAND3BX4MTR)                                 0.099      1.196 f
  U3707/Y (NOR2X4MTR)                                    0.068      1.264 r
  U7721/Y (NAND3BX4MTR)                                  0.066      1.330 f
  U4261/Y (NOR2X1MTR)                                    0.059      1.389 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX2MTR)
                                                         0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_437_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U700/Y (INVX4MTR)                                      0.043      0.459 f
  U13626/Y (NAND2X2MTR)                                  0.043      0.502 r
  U10796/Y (NAND4X4MTR)                                  0.102      0.605 f
  U13725/Y (INVX2MTR)                                    0.100      0.705 r
  U8111/Y (CLKNAND2X2MTR)                                0.122      0.826 f
  U14757/Y (MXI2X1MTR)                                   0.119      0.945 f
  U14756/Y (AOI211X1MTR)                                 0.122      1.067 r
  U11683/Y (OAI211X2MTR)                                 0.087      1.155 f
  U105/Y (AOI211X2MTR)                                   0.168      1.323 r
  U15427/Y (NOR2X1MTR)                                   0.067      1.390 f
  PIM_result_reg_437_/D (DFFRHQX2MTR)                    0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_437_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_309_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U700/Y (INVX4MTR)                                      0.043      0.459 f
  U13626/Y (NAND2X2MTR)                                  0.043      0.502 r
  U10796/Y (NAND4X4MTR)                                  0.102      0.605 f
  U13725/Y (INVX2MTR)                                    0.100      0.705 r
  U8111/Y (CLKNAND2X2MTR)                                0.122      0.826 f
  U14757/Y (MXI2X1MTR)                                   0.119      0.945 f
  U14756/Y (AOI211X1MTR)                                 0.122      1.067 r
  U11683/Y (OAI211X2MTR)                                 0.087      1.155 f
  U105/Y (AOI211X2MTR)                                   0.168      1.323 r
  U15428/Y (NOR2X1MTR)                                   0.067      1.390 f
  PIM_result_reg_309_/D (DFFRHQX2MTR)                    0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_309_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_181_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U700/Y (INVX4MTR)                                      0.043      0.459 f
  U13626/Y (NAND2X2MTR)                                  0.043      0.502 r
  U10796/Y (NAND4X4MTR)                                  0.102      0.605 f
  U13725/Y (INVX2MTR)                                    0.100      0.705 r
  U8111/Y (CLKNAND2X2MTR)                                0.122      0.826 f
  U14757/Y (MXI2X1MTR)                                   0.119      0.945 f
  U14756/Y (AOI211X1MTR)                                 0.122      1.067 r
  U11683/Y (OAI211X2MTR)                                 0.087      1.155 f
  U105/Y (AOI211X2MTR)                                   0.168      1.323 r
  U15429/Y (NOR2X1MTR)                                   0.067      1.390 f
  PIM_result_reg_181_/D (DFFRHQX2MTR)                    0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_181_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_53_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U700/Y (INVX4MTR)                                      0.043      0.459 f
  U13626/Y (NAND2X2MTR)                                  0.043      0.502 r
  U10796/Y (NAND4X4MTR)                                  0.102      0.605 f
  U13725/Y (INVX2MTR)                                    0.100      0.705 r
  U8111/Y (CLKNAND2X2MTR)                                0.122      0.826 f
  U14757/Y (MXI2X1MTR)                                   0.119      0.945 f
  U14756/Y (AOI211X1MTR)                                 0.122      1.067 r
  U11683/Y (OAI211X2MTR)                                 0.087      1.155 f
  U105/Y (AOI211X2MTR)                                   0.168      1.323 r
  U15430/Y (NOR2X1MTR)                                   0.067      1.390 f
  PIM_result_reg_53_/D (DFFRHQX2MTR)                     0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_53_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_42_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U10941/Y (BUFX10MTR)                                   0.073      0.458 f
  U8382/Y (INVX4MTR)                                     0.049      0.507 r
  U10894/Y (CLKNAND2X2MTR)                               0.043      0.549 f
  U3233/Y (AND2X2MTR)                                    0.091      0.640 f
  U3862/Y (NAND3X4MTR)                                   0.057      0.697 r
  U9727/Y (NOR2X1MTR)                                    0.045      0.742 f
  U11128/Y (AND2X4MTR)                                   0.081      0.823 f
  U410/Y (NAND2X4MTR)                                    0.043      0.866 r
  U3788/Y (INVX4MTR)                                     0.033      0.899 f
  U2845/Y (CLKNAND2X4MTR)                                0.036      0.935 r
  U3735/Y (OAI21X2MTR)                                   0.077      1.012 f
  U11318/Y (NOR2X4MTR)                                   0.101      1.113 r
  U8055/Y (NAND4X2MTR)                                   0.121      1.234 f
  U6382/Y (AOI21X4MTR)                                   0.115      1.348 r
  U6816/Y (NOR2X1MTR)                                    0.049      1.397 f
  PIM_result_reg_42_/D (DFFRHQX2MTR)                     0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_42_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_298_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U10941/Y (BUFX10MTR)                                   0.073      0.458 f
  U8382/Y (INVX4MTR)                                     0.049      0.507 r
  U10894/Y (CLKNAND2X2MTR)                               0.043      0.549 f
  U3233/Y (AND2X2MTR)                                    0.091      0.640 f
  U3862/Y (NAND3X4MTR)                                   0.057      0.697 r
  U9727/Y (NOR2X1MTR)                                    0.045      0.742 f
  U11128/Y (AND2X4MTR)                                   0.081      0.823 f
  U410/Y (NAND2X4MTR)                                    0.043      0.866 r
  U3788/Y (INVX4MTR)                                     0.033      0.899 f
  U2845/Y (CLKNAND2X4MTR)                                0.036      0.935 r
  U3735/Y (OAI21X2MTR)                                   0.077      1.012 f
  U11318/Y (NOR2X4MTR)                                   0.101      1.113 r
  U8055/Y (NAND4X2MTR)                                   0.121      1.234 f
  U6382/Y (AOI21X4MTR)                                   0.115      1.348 r
  U6817/Y (NOR2X1MTR)                                    0.049      1.397 f
  PIM_result_reg_298_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_298_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_426_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U10941/Y (BUFX10MTR)                                   0.073      0.458 f
  U8382/Y (INVX4MTR)                                     0.049      0.507 r
  U10894/Y (CLKNAND2X2MTR)                               0.043      0.549 f
  U3233/Y (AND2X2MTR)                                    0.091      0.640 f
  U3862/Y (NAND3X4MTR)                                   0.057      0.697 r
  U9727/Y (NOR2X1MTR)                                    0.045      0.742 f
  U11128/Y (AND2X4MTR)                                   0.081      0.823 f
  U410/Y (NAND2X4MTR)                                    0.043      0.866 r
  U3788/Y (INVX4MTR)                                     0.033      0.899 f
  U2845/Y (CLKNAND2X4MTR)                                0.036      0.935 r
  U3735/Y (OAI21X2MTR)                                   0.077      1.012 f
  U11318/Y (NOR2X4MTR)                                   0.101      1.113 r
  U8055/Y (NAND4X2MTR)                                   0.121      1.234 f
  U6382/Y (AOI21X4MTR)                                   0.115      1.348 r
  U7186/Y (NOR2X1MTR)                                    0.049      1.397 f
  PIM_result_reg_426_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_426_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U5687/Y (BUFX16MTR)                                    0.082      0.329 r
  U1506/Y (INVX6MTR)                                     0.034      0.363 f
  U6007/Y (CLKNAND2X2MTR)                                0.031      0.394 r
  U3389/Y (NAND4X2MTR)                                   0.097      0.490 f
  U8702/Y (NAND2X2MTR)                                   0.077      0.568 r
  U3250/Y (INVX4MTR)                                     0.045      0.612 f
  U4150/Y (NOR2X1MTR)                                    0.078      0.690 r
  U8245/Y (NAND2BX4MTR)                                  0.087      0.777 r
  U2057/Y (INVX2MTR)                                     0.037      0.814 f
  U7653/Y (NAND2X4MTR)                                   0.046      0.860 r
  U7638/Y (INVX1MTR)                                     0.048      0.908 f
  U9550/Y (OAI31X2MTR)                                   0.118      1.026 r
  U2800/Y (AOI21X1MTR)                                   0.071      1.097 f
  U11932/Y (NAND3BX4MTR)                                 0.072      1.169 r
  U2587/Y (NAND4X4MTR)                                   0.103      1.272 f
  U19197/Y (OAI2B2X2MTR)                                 0.124      1.395 f
  U0_BANK_TOP/vACC_1_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U12118/Y (INVX12MTR)                                   0.041      0.188 f
  U1934/Y (NAND3X12MTR)                                  0.048      0.236 r
  U2220/Y (INVX12MTR)                                    0.036      0.273 f
  U12092/Y (INVX4MTR)                                    0.048      0.321 r
  U7144/Y (INVX4MTR)                                     0.042      0.362 f
  U11157/Y (CLKNAND2X2MTR)                               0.034      0.397 r
  U5736/Y (NAND4X2MTR)                                   0.096      0.492 f
  U1036/Y (CLKNAND2X2MTR)                                0.067      0.560 r
  U1031/Y (OAI2BB1X4MTR)                                 0.062      0.622 f
  U8985/Y (AND2X4MTR)                                    0.096      0.718 f
  U696/Y (CLKNAND2X2MTR)                                 0.046      0.764 r
  U10393/Y (NAND2BX4MTR)                                 0.057      0.820 f
  U1591/Y (NOR2X8MTR)                                    0.087      0.907 r
  U8697/Y (AOI31X2MTR)                                   0.089      0.996 f
  U12728/Y (XNOR2X1MTR)                                  0.086      1.082 f
  U275/Y (NOR2X2MTR)                                     0.096      1.178 r
  U2155/Y (NOR2X4MTR)                                    0.051      1.229 f
  U9312/Y (MXI2X6MTR)                                    0.070      1.299 r
  U5876/Y (NAND2X3MTR)                                   0.051      1.349 f
  U9301/Y (OAI21X2MTR)                                   0.038      1.388 r
  U0_BANK_TOP/vACC_3_reg_0__1_/D (DFFRHQX4MTR)           0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vecA_temp_timing_reg_47_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.121      0.121 f
  U11174/Y (BUFX4MTR)                                    0.087      0.208 f
  U11243/Y (BUFX2MTR)                                    0.091      0.298 f
  U2544/Y (OAI21X2MTR)                                   0.089      0.387 r
  U382/Y (NOR2X2MTR)                                     0.067      0.454 f
  U3485/Y (CLKNAND2X2MTR)                                0.064      0.518 r
  U9973/Y (OR2X2MTR)                                     0.098      0.615 r
  U12473/Y (INVX2MTR)                                    0.059      0.674 f
  U13439/Y (AOI22X1MTR)                                  0.093      0.768 r
  U8126/Y (NAND4X1MTR)                                   0.133      0.901 f
  U8372/Y (OR4X1MTR)                                     0.282      1.183 f
  U2869/Y (CLKNAND2X2MTR)                                0.092      1.275 r
  U4416/Y (NAND3X1MTR)                                   0.097      1.372 f
  U0_BANK_TOP/vecA_temp_timing_reg_47_/D (DFFRQX2MTR)    0.000      1.372 f
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vecA_temp_timing_reg_47_/CK (DFFRQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.139      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vecA_temp_timing_reg_31_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.121      0.121 f
  U11174/Y (BUFX4MTR)                                    0.087      0.208 f
  U11243/Y (BUFX2MTR)                                    0.091      0.298 f
  U2544/Y (OAI21X2MTR)                                   0.089      0.387 r
  U382/Y (NOR2X2MTR)                                     0.067      0.454 f
  U3485/Y (CLKNAND2X2MTR)                                0.064      0.518 r
  U9973/Y (OR2X2MTR)                                     0.098      0.615 r
  U12473/Y (INVX2MTR)                                    0.059      0.674 f
  U13439/Y (AOI22X1MTR)                                  0.093      0.768 r
  U8126/Y (NAND4X1MTR)                                   0.133      0.901 f
  U8372/Y (OR4X1MTR)                                     0.282      1.183 f
  U2869/Y (CLKNAND2X2MTR)                                0.092      1.275 r
  U4420/Y (NAND3X1MTR)                                   0.097      1.372 f
  U0_BANK_TOP/vecA_temp_timing_reg_31_/D (DFFRQX2MTR)    0.000      1.372 f
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vecA_temp_timing_reg_31_/CK (DFFRQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.139      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vecA_temp_timing_reg_63_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.121      0.121 f
  U11174/Y (BUFX4MTR)                                    0.087      0.208 f
  U11243/Y (BUFX2MTR)                                    0.091      0.298 f
  U2544/Y (OAI21X2MTR)                                   0.089      0.387 r
  U382/Y (NOR2X2MTR)                                     0.067      0.454 f
  U3485/Y (CLKNAND2X2MTR)                                0.064      0.518 r
  U9973/Y (OR2X2MTR)                                     0.098      0.615 r
  U12473/Y (INVX2MTR)                                    0.059      0.674 f
  U13439/Y (AOI22X1MTR)                                  0.093      0.768 r
  U8126/Y (NAND4X1MTR)                                   0.133      0.901 f
  U8372/Y (OR4X1MTR)                                     0.282      1.183 f
  U2869/Y (CLKNAND2X2MTR)                                0.092      1.275 r
  U4428/Y (NAND3X1MTR)                                   0.097      1.372 f
  U0_BANK_TOP/vecA_temp_timing_reg_63_/D (DFFRQX2MTR)    0.000      1.372 f
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vecA_temp_timing_reg_63_/CK (DFFRQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.139      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vecA_temp_timing_reg_111_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.121      0.121 f
  U11174/Y (BUFX4MTR)                                    0.087      0.208 f
  U11243/Y (BUFX2MTR)                                    0.091      0.298 f
  U2544/Y (OAI21X2MTR)                                   0.089      0.387 r
  U382/Y (NOR2X2MTR)                                     0.067      0.454 f
  U3485/Y (CLKNAND2X2MTR)                                0.064      0.518 r
  U9973/Y (OR2X2MTR)                                     0.098      0.615 r
  U12473/Y (INVX2MTR)                                    0.059      0.674 f
  U13439/Y (AOI22X1MTR)                                  0.093      0.768 r
  U8126/Y (NAND4X1MTR)                                   0.133      0.901 f
  U8372/Y (OR4X1MTR)                                     0.282      1.183 f
  U2869/Y (CLKNAND2X2MTR)                                0.092      1.275 r
  U4417/Y (NAND3X1MTR)                                   0.097      1.372 f
  U0_BANK_TOP/vecA_temp_timing_reg_111_/D (DFFRQX2MTR)
                                                         0.000      1.372 f
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vecA_temp_timing_reg_111_/CK (DFFRQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.139      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vecA_temp_timing_reg_127_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.121      0.121 f
  U11174/Y (BUFX4MTR)                                    0.087      0.208 f
  U11243/Y (BUFX2MTR)                                    0.091      0.298 f
  U2544/Y (OAI21X2MTR)                                   0.089      0.387 r
  U382/Y (NOR2X2MTR)                                     0.067      0.454 f
  U3485/Y (CLKNAND2X2MTR)                                0.064      0.518 r
  U9973/Y (OR2X2MTR)                                     0.098      0.615 r
  U12473/Y (INVX2MTR)                                    0.059      0.674 f
  U13439/Y (AOI22X1MTR)                                  0.093      0.768 r
  U8126/Y (NAND4X1MTR)                                   0.133      0.901 f
  U8372/Y (OR4X1MTR)                                     0.282      1.183 f
  U2869/Y (CLKNAND2X2MTR)                                0.092      1.275 r
  U4422/Y (NAND3X1MTR)                                   0.097      1.372 f
  U0_BANK_TOP/vecA_temp_timing_reg_127_/D (DFFRQX2MTR)
                                                         0.000      1.372 f
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vecA_temp_timing_reg_127_/CK (DFFRQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.139      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U620/Y (NAND2X2MTR)                                    0.066      0.688 f
  U10175/Y (AOI21X4MTR)                                  0.115      0.803 r
  U1458/Y (OAI21X4MTR)                                   0.077      0.880 f
  U397/Y (OAI2BB1X2MTR)                                  0.103      0.983 f
  U6235/Y (AOI22X1MTR)                                   0.098      1.081 r
  U15938/Y (NOR2X2MTR)                                   0.049      1.129 f
  U2240/Y (AOI2BB1X4MTR)                                 0.061      1.191 r
  U8362/Y (INVX1MTR)                                     0.053      1.244 f
  U2676/Y (NOR2X4MTR)                                    0.074      1.319 r
  U6500/Y (OAI22X1MTR)                                   0.071      1.390 f
  U0_BANK_TOP/vACC_1_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1443/Y (BUFX4MTR)                                     0.069      0.422 f
  U5260/Y (AOI2BB2X2MTR)                                 0.113      0.536 f
  U6320/Y (NAND2BX4MTR)                                  0.048      0.583 r
  U844/Y (NAND2X6MTR)                                    0.049      0.632 f
  U1684/Y (NOR2X4MTR)                                    0.068      0.700 r
  U737/Y (INVX4MTR)                                      0.050      0.750 f
  U583/Y (AOI21X6MTR)                                    0.079      0.829 r
  U1700/Y (OAI21X6MTR)                                   0.062      0.892 f
  U398/Y (OAI2BB1X2MTR)                                  0.095      0.987 f
  U1742/Y (AOI21X2MTR)                                   0.074      1.060 r
  U1412/Y (XNOR2X2MTR)                                   0.081      1.142 r
  U224/Y (CLKNAND2X2MTR)                                 0.068      1.209 f
  U9881/Y (NAND3X4MTR)                                   0.052      1.262 r
  U1622/Y (OAI21X4MTR)                                   0.058      1.320 f
  U13055/Y (OAI22X2MTR)                                  0.064      1.383 r
  U0_BANK_TOP/vACC_1_reg_4__5_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1443/Y (BUFX4MTR)                                     0.069      0.422 f
  U5260/Y (AOI2BB2X2MTR)                                 0.113      0.536 f
  U6320/Y (NAND2BX4MTR)                                  0.048      0.583 r
  U844/Y (NAND2X6MTR)                                    0.049      0.632 f
  U1684/Y (NOR2X4MTR)                                    0.068      0.700 r
  U737/Y (INVX4MTR)                                      0.050      0.750 f
  U583/Y (AOI21X6MTR)                                    0.079      0.829 r
  U1700/Y (OAI21X6MTR)                                   0.062      0.892 f
  U398/Y (OAI2BB1X2MTR)                                  0.095      0.987 f
  U1742/Y (AOI21X2MTR)                                   0.074      1.060 r
  U1412/Y (XNOR2X2MTR)                                   0.081      1.142 r
  U224/Y (CLKNAND2X2MTR)                                 0.068      1.209 f
  U9881/Y (NAND3X4MTR)                                   0.052      1.262 r
  U1622/Y (OAI21X4MTR)                                   0.058      1.320 f
  U13053/Y (OAI22X2MTR)                                  0.064      1.383 r
  U0_BANK_TOP/vACC_3_reg_4__5_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U7451/Y (CLKNAND2X16MTR)                               0.059      0.302 f
  U1214/Y (INVX16MTR)                                    0.051      0.353 r
  U983/Y (NAND2X6MTR)                                    0.064      0.418 f
  U767/Y (NOR2X6MTR)                                     0.083      0.500 r
  U15984/Y (XNOR2X8MTR)                                  0.094      0.594 r
  U16943/Y (XNOR2X2MTR)                                  0.090      0.685 r
  U11271/Y (XNOR2X2MTR)                                  0.097      0.782 r
  U12769/Y (XOR2X2MTR)                                   0.110      0.892 r
  U12767/Y (CLKNAND2X2MTR)                               0.063      0.956 f
  U1759/Y (INVX2MTR)                                     0.078      1.034 r
  U2046/Y (AOI21X8MTR)                                   0.037      1.071 f
  U5109/Y (OAI21X1MTR)                                   0.071      1.141 r
  U2049/Y (INVX2MTR)                                     0.043      1.184 f
  U1659/Y (OAI21X2MTR)                                   0.077      1.261 r
  U6939/Y (XOR2X1MTR)                                    0.083      1.344 r
  U10989/Y (NOR2X1MTR)                                   0.053      1.397 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_170_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U10941/Y (BUFX10MTR)                                   0.073      0.458 f
  U8382/Y (INVX4MTR)                                     0.049      0.507 r
  U10894/Y (CLKNAND2X2MTR)                               0.043      0.549 f
  U3233/Y (AND2X2MTR)                                    0.091      0.640 f
  U3862/Y (NAND3X4MTR)                                   0.057      0.697 r
  U9727/Y (NOR2X1MTR)                                    0.045      0.742 f
  U11128/Y (AND2X4MTR)                                   0.081      0.823 f
  U410/Y (NAND2X4MTR)                                    0.043      0.866 r
  U3788/Y (INVX4MTR)                                     0.033      0.899 f
  U2845/Y (CLKNAND2X4MTR)                                0.036      0.935 r
  U3735/Y (OAI21X2MTR)                                   0.077      1.012 f
  U11318/Y (NOR2X4MTR)                                   0.101      1.113 r
  U8055/Y (NAND4X2MTR)                                   0.121      1.234 f
  U6382/Y (AOI21X4MTR)                                   0.115      1.348 r
  U6815/Y (NOR2X1MTR)                                    0.049      1.397 f
  PIM_result_reg_170_/D (DFFRHQX2MTR)                    0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_170_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U12919/Y (NOR2BX4MTR)                                  0.051      0.459 r
  U1892/Y (NOR2X2MTR)                                    0.035      0.495 f
  U6991/Y (CLKNAND2X4MTR)                                0.041      0.535 r
  U7856/Y (NAND2BX2MTR)                                  0.059      0.595 f
  U12008/Y (INVX3MTR)                                    0.046      0.640 r
  U890/Y (NAND2X2MTR)                                    0.059      0.699 f
  U6533/Y (INVX2MTR)                                     0.051      0.751 r
  U9687/Y (OAI21X2MTR)                                   0.072      0.823 f
  U16175/Y (CLKNAND2X2MTR)                               0.052      0.874 r
  U5930/Y (NAND4X4MTR)                                   0.067      0.941 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.017 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.088 f
  U8602/Y (NAND2X6MTR)                                   0.058      1.146 r
  U8732/Y (NOR2X12MTR)                                   0.033      1.179 f
  U1907/Y (INVX8MTR)                                     0.039      1.218 r
  U3989/Y (NAND2X3MTR)                                   0.048      1.266 f
  U13331/Y (AOI21X6MTR)                                  0.087      1.352 r
  U15322/Y (OAI22X2MTR)                                  0.056      1.408 f
  U0_BANK_TOP/vACC_1_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U2352/Y (INVX8MTR)                                     0.036      0.175 f
  U10160/Y (CLKNAND2X2MTR)                               0.033      0.208 r
  U1273/Y (INVX2MTR)                                     0.041      0.249 f
  U12226/Y (INVX1MTR)                                    0.048      0.297 r
  U10944/Y (OAI22X1MTR)                                  0.065      0.361 f
  U7709/Y (NOR2X1MTR)                                    0.078      0.440 r
  U16648/Y (OAI2BB1X2MTR)                                0.058      0.497 f
  U3836/Y (INVX3MTR)                                     0.048      0.545 r
  U12522/Y (NAND2BX8MTR)                                 0.063      0.608 f
  U817/Y (NOR2BX4MTR)                                    0.085      0.693 f
  U720/Y (NAND2X2MTR)                                    0.041      0.733 r
  U9887/Y (AND2X8MTR)                                    0.087      0.820 r
  U1726/Y (NAND2X6MTR)                                   0.052      0.872 f
  U2187/Y (NAND2X8MTR)                                   0.041      0.913 r
  U2118/Y (NAND2X4MTR)                                   0.048      0.962 f
  U5290/Y (XNOR2X1MTR)                                   0.108      1.070 f
  U5272/Y (AOI22X2MTR)                                   0.088      1.158 r
  U2704/Y (CLKNAND2X4MTR)                                0.069      1.227 f
  U2246/Y (AOI21X4MTR)                                   0.100      1.327 r
  U16071/Y (OAI22X2MTR)                                  0.059      1.385 f
  U0_BANK_TOP/vACC_3_reg_0__0_/D (DFFRHQX1MTR)           0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U5453/Y (OAI2BB1X4MTR)                                 0.103      1.054 r
  U10364/Y (XNOR2X2MTR)                                  0.073      1.127 r
  U16392/Y (AOI22X4MTR)                                  0.072      1.198 f
  U16386/Y (OAI2B1X8MTR)                                 0.058      1.257 r
  U9873/Y (MXI2X8MTR)                                    0.066      1.323 f
  U11518/Y (OAI22X2MTR)                                  0.060      1.383 r
  U0_BANK_TOP/vACC_3_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U5453/Y (OAI2BB1X4MTR)                                 0.103      1.054 r
  U10364/Y (XNOR2X2MTR)                                  0.073      1.127 r
  U16392/Y (AOI22X4MTR)                                  0.072      1.198 f
  U16386/Y (OAI2B1X8MTR)                                 0.058      1.257 r
  U9873/Y (MXI2X8MTR)                                    0.066      1.323 f
  U13040/Y (OAI22X2MTR)                                  0.060      1.383 r
  U0_BANK_TOP/vACC_0_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.134      0.134 r
  U9283/Y (INVX8MTR)                                     0.037      0.170 f
  U10159/Y (AND2X4MTR)                                   0.085      0.255 f
  U2423/Y (INVX8MTR)                                     0.035      0.291 r
  U5783/Y (OAI22X2MTR)                                   0.039      0.329 f
  U15954/Y (NAND3BX2MTR)                                 0.125      0.455 f
  U10034/Y (NOR2X4MTR)                                   0.065      0.519 r
  U9036/Y (CLKNAND2X4MTR)                                0.065      0.585 f
  U2449/Y (INVX4MTR)                                     0.041      0.626 r
  U9597/Y (NAND2X4MTR)                                   0.041      0.667 f
  U11315/Y (INVX4MTR)                                    0.043      0.710 r
  U12049/Y (AOI2BB1X4MTR)                                0.086      0.796 r
  U3283/Y (NAND3X4MTR)                                   0.065      0.861 f
  U12179/Y (BUFX3MTR)                                    0.102      0.963 f
  U1503/Y (AOI21X2MTR)                                   0.091      1.054 r
  U2658/Y (CLKNAND2X4MTR)                                0.059      1.114 f
  U12053/Y (NAND3X4MTR)                                  0.058      1.172 r
  U4950/Y (NAND2X2MTR)                                   0.056      1.228 f
  U4811/Y (CLKNAND2X4MTR)                                0.043      1.271 r
  U2618/Y (INVX5MTR)                                     0.035      1.306 f
  U5836/Y (OAI22X2MTR)                                   0.052      1.358 r
  U0_BANK_TOP/vACC_2_reg_3__21_/D (DFFRHQX1MTR)          0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.153      1.362
  data required time                                                1.362
  --------------------------------------------------------------------------
  data required time                                                1.362
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U2352/Y (INVX8MTR)                                     0.036      0.175 f
  U10160/Y (CLKNAND2X2MTR)                               0.033      0.208 r
  U1273/Y (INVX2MTR)                                     0.041      0.249 f
  U12226/Y (INVX1MTR)                                    0.048      0.297 r
  U10944/Y (OAI22X1MTR)                                  0.065      0.361 f
  U7709/Y (NOR2X1MTR)                                    0.078      0.440 r
  U16648/Y (OAI2BB1X2MTR)                                0.058      0.497 f
  U3836/Y (INVX3MTR)                                     0.048      0.545 r
  U12522/Y (NAND2BX8MTR)                                 0.063      0.608 f
  U817/Y (NOR2BX4MTR)                                    0.085      0.693 f
  U720/Y (NAND2X2MTR)                                    0.041      0.733 r
  U9887/Y (AND2X8MTR)                                    0.087      0.820 r
  U1726/Y (NAND2X6MTR)                                   0.052      0.872 f
  U2187/Y (NAND2X8MTR)                                   0.041      0.913 r
  U2118/Y (NAND2X4MTR)                                   0.048      0.962 f
  U5290/Y (XNOR2X1MTR)                                   0.108      1.070 f
  U5272/Y (AOI22X2MTR)                                   0.088      1.158 r
  U2704/Y (CLKNAND2X4MTR)                                0.069      1.227 f
  U2246/Y (AOI21X4MTR)                                   0.100      1.327 r
  U16073/Y (OAI22X2MTR)                                  0.059      1.385 f
  U0_BANK_TOP/vACC_1_reg_0__0_/D (DFFRHQX1MTR)           0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U11153/Y (NAND2X2MTR)                                  0.038      0.444 f
  U12643/Y (OAI2BB1X2MTR)                                0.038      0.482 r
  U1482/Y (INVX2MTR)                                     0.034      0.516 f
  U1489/Y (NAND2X4MTR)                                   0.034      0.549 r
  U1928/Y (NAND2X4MTR)                                   0.040      0.589 f
  U11378/Y (CLKNAND2X4MTR)                               0.052      0.641 r
  U1525/Y (INVX4MTR)                                     0.037      0.677 f
  U9453/Y (NOR2X4MTR)                                    0.050      0.728 r
  U9156/Y (INVX2MTR)                                     0.048      0.775 f
  U7036/Y (CLKNAND2X4MTR)                                0.036      0.812 r
  U1588/Y (NOR2X4MTR)                                    0.032      0.844 f
  U1466/Y (NOR2X6MTR)                                    0.057      0.900 r
  U2526/Y (NAND2X8MTR)                                   0.068      0.968 f
  U2615/Y (INVX3MTR)                                     0.050      1.017 r
  U8681/Y (MXI2X2MTR)                                    0.084      1.101 r
  U16404/Y (NAND3X4MTR)                                  0.087      1.188 f
  U2620/Y (NOR2X6MTR)                                    0.075      1.264 r
  U7583/Y (BUFX6MTR)                                     0.081      1.344 r
  U17480/Y (OAI22X2MTR)                                  0.043      1.387 f
  U0_BANK_TOP/vACC_1_reg_6__12_/D (DFFRHQX1MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__12_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U9190/Y (CLKNAND2X16MTR)                               0.061      0.304 f
  U5566/Y (INVX14MTR)                                    0.060      0.364 r
  U10082/Y (NAND2X12MTR)                                 0.056      0.419 f
  U7068/Y (NOR2X8MTR)                                    0.070      0.490 r
  U5919/Y (XOR2X2MTR)                                    0.103      0.593 r
  U7929/Y (XNOR2X1MTR)                                   0.101      0.694 r
  U13279/Y (XOR2X2MTR)                                   0.111      0.805 r
  U13273/Y (XOR2X4MTR)                                   0.111      0.916 r
  U4771/Y (NAND2X3MTR)                                   0.056      0.972 f
  U3234/Y (INVX3MTR)                                     0.053      1.024 r
  U16870/Y (OAI21X6MTR)                                  0.053      1.077 f
  U5665/Y (OAI21X8MTR)                                   0.078      1.155 r
  U2186/Y (INVX1MTR)                                     0.049      1.204 f
  U5349/Y (XOR2X1MTR)                                    0.102      1.305 f
  U12735/Y (NOR2BX2MTR)                                  0.092      1.398 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U12919/Y (NOR2BX4MTR)                                  0.051      0.459 r
  U1892/Y (NOR2X2MTR)                                    0.035      0.495 f
  U6991/Y (CLKNAND2X4MTR)                                0.041      0.535 r
  U7856/Y (NAND2BX2MTR)                                  0.059      0.595 f
  U12008/Y (INVX3MTR)                                    0.046      0.640 r
  U890/Y (NAND2X2MTR)                                    0.059      0.699 f
  U6533/Y (INVX2MTR)                                     0.051      0.751 r
  U9687/Y (OAI21X2MTR)                                   0.072      0.823 f
  U16175/Y (CLKNAND2X2MTR)                               0.052      0.874 r
  U5930/Y (NAND4X4MTR)                                   0.067      0.941 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.017 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.088 f
  U8602/Y (NAND2X6MTR)                                   0.058      1.146 r
  U8732/Y (NOR2X12MTR)                                   0.033      1.179 f
  U1907/Y (INVX8MTR)                                     0.039      1.218 r
  U13863/Y (OAI21BX4MTR)                                 0.054      1.271 f
  U5508/Y (OAI22X1MTR)                                   0.058      1.329 r
  U0_BANK_TOP/vACC_0_reg_7__18_/D (DFFRQX4MTR)           0.000      1.329 r
  data arrival time                                                 1.329

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__18_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.182      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.329
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1443/Y (BUFX4MTR)                                     0.069      0.422 f
  U5260/Y (AOI2BB2X2MTR)                                 0.113      0.536 f
  U6320/Y (NAND2BX4MTR)                                  0.048      0.583 r
  U844/Y (NAND2X6MTR)                                    0.049      0.632 f
  U1684/Y (NOR2X4MTR)                                    0.068      0.700 r
  U737/Y (INVX4MTR)                                      0.050      0.750 f
  U583/Y (AOI21X6MTR)                                    0.079      0.829 r
  U1700/Y (OAI21X6MTR)                                   0.062      0.892 f
  U398/Y (OAI2BB1X2MTR)                                  0.095      0.987 f
  U1742/Y (AOI21X2MTR)                                   0.074      1.060 r
  U1412/Y (XNOR2X2MTR)                                   0.081      1.142 r
  U224/Y (CLKNAND2X2MTR)                                 0.068      1.209 f
  U9881/Y (NAND3X4MTR)                                   0.052      1.262 r
  U1622/Y (OAI21X4MTR)                                   0.058      1.320 f
  U13054/Y (OAI22X2MTR)                                  0.064      1.383 r
  U0_BANK_TOP/vACC_0_reg_4__5_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U12919/Y (NOR2BX4MTR)                                  0.051      0.459 r
  U1892/Y (NOR2X2MTR)                                    0.035      0.495 f
  U6991/Y (CLKNAND2X4MTR)                                0.041      0.535 r
  U7856/Y (NAND2BX2MTR)                                  0.059      0.595 f
  U12008/Y (INVX3MTR)                                    0.046      0.640 r
  U890/Y (NAND2X2MTR)                                    0.059      0.699 f
  U6533/Y (INVX2MTR)                                     0.051      0.751 r
  U9687/Y (OAI21X2MTR)                                   0.072      0.823 f
  U16175/Y (CLKNAND2X2MTR)                               0.052      0.874 r
  U5930/Y (NAND4X4MTR)                                   0.067      0.941 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.017 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.088 f
  U8602/Y (NAND2X6MTR)                                   0.058      1.146 r
  U8732/Y (NOR2X12MTR)                                   0.033      1.179 f
  U1907/Y (INVX8MTR)                                     0.039      1.218 r
  U13863/Y (OAI21BX4MTR)                                 0.054      1.271 f
  U5510/Y (OAI22X1MTR)                                   0.058      1.329 r
  U0_BANK_TOP/vACC_3_reg_7__18_/D (DFFRQX4MTR)           0.000      1.329 r
  data arrival time                                                 1.329

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__18_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.182      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.329
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 f
  U1286/Y (INVX4MTR)                                     0.046      0.171 r
  U1274/Y (INVX4MTR)                                     0.039      0.210 f
  U1189/Y (NOR2BX4MTR)                                   0.080      0.291 r
  U15929/Y (AOI22X1MTR)                                  0.090      0.381 f
  U9303/Y (NAND3BX4MTR)                                  0.074      0.455 r
  U12727/Y (OAI2BB2X8MTR)                                0.107      0.562 r
  U6704/Y (INVX2MTR)                                     0.039      0.600 f
  U7752/Y (CLKNAND2X2MTR)                                0.044      0.644 r
  U1952/Y (INVX2MTR)                                     0.043      0.687 f
  U12368/Y (NOR2X2MTR)                                   0.090      0.777 r
  U12355/Y (NAND2X2MTR)                                  0.088      0.865 f
  U10901/Y (NOR2X1MTR)                                   0.082      0.947 r
  U2009/Y (NAND2X2MTR)                                   0.062      1.009 f
  U4846/Y (NAND2X4MTR)                                   0.053      1.062 r
  U8915/Y (NAND2X4MTR)                                   0.050      1.112 f
  U10054/Y (NAND3X8MTR)                                  0.049      1.161 r
  U4438/Y (CLKNAND2X2MTR)                                0.055      1.216 f
  U8617/Y (CLKNAND2X4MTR)                                0.041      1.257 r
  U2614/Y (INVX2MTR)                                     0.048      1.305 f
  U2629/Y (OAI22X1MTR)                                   0.056      1.361 r
  U0_BANK_TOP/vACC_0_reg_0__21_/D (DFFRHQX1MTR)          0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U9208/Y (INVX4MTR)                                     0.048      0.401 r
  U5240/Y (CLKNAND2X2MTR)                                0.057      0.458 f
  U2152/Y (AOI21X2MTR)                                   0.080      0.537 r
  U10742/Y (NOR2X2MTR)                                   0.053      0.590 f
  U16477/Y (NAND3X4MTR)                                  0.056      0.646 r
  U2515/Y (INVX4MTR)                                     0.030      0.676 f
  U10337/Y (CLKNAND2X4MTR)                               0.036      0.712 r
  U5105/Y (INVX4MTR)                                     0.029      0.741 f
  U16153/Y (NOR2X4MTR)                                   0.045      0.787 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U2089/Y (NAND2X4MTR)                                   0.052      0.893 r
  U2087/Y (NAND2X6MTR)                                   0.047      0.940 f
  U7624/Y (INVX2MTR)                                     0.045      0.985 r
  U2140/Y (NAND2X1MTR)                                   0.059      1.044 f
  U10137/Y (OAI2B1X4MTR)                                 0.114      1.157 f
  U1874/Y (NAND2X4MTR)                                   0.037      1.194 r
  U16402/Y (NOR2X4MTR)                                   0.034      1.228 f
  U1863/Y (MXI2X6MTR)                                    0.066      1.295 r
  U4931/Y (CLKNAND2X2MTR)                                0.061      1.356 f
  U10196/Y (CLKNAND2X2MTR)                               0.040      1.396 r
  U0_BANK_TOP/vACC_1_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX2MTR)
                                                         0.157      0.157 r
  U4066/Y (CLKNAND2X2MTR)                                0.098      0.256 f
  U12966/Y (OAI22X1MTR)                                  0.093      0.349 r
  U2558/Y (NOR3X1MTR)                                    0.073      0.422 f
  U13082/Y (AND4X4MTR)                                   0.101      0.523 f
  U5187/Y (NAND2X6MTR)                                   0.047      0.570 r
  U11350/Y (INVX2MTR)                                    0.038      0.608 f
  U4951/Y (CLKNAND2X4MTR)                                0.047      0.655 r
  U5570/Y (INVX4MTR)                                     0.029      0.684 f
  U15831/Y (OAI2B1X4MTR)                                 0.025      0.709 r
  U666/Y (NAND2X2MTR)                                    0.090      0.799 f
  U2168/Y (AOI21X8MTR)                                   0.109      0.908 r
  U1714/Y (NAND2X6MTR)                                   0.062      0.970 f
  U9049/Y (INVX4MTR)                                     0.036      1.006 r
  U476/Y (CLKNAND2X4MTR)                                 0.045      1.051 f
  U1869/Y (OAI2B11X4MTR)                                 0.086      1.137 r
  U1866/Y (OAI21X4MTR)                                   0.061      1.198 f
  U11104/Y (AOI2BB1X2MTR)                                0.101      1.299 r
  U8472/Y (OAI22X1MTR)                                   0.076      1.376 f
  U0_BANK_TOP/vACC_3_reg_3__11_/D (DFFRQX1MTR)           0.000      1.376 f
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__11_/CK (DFFRQX1MTR)          0.000      1.515 r
  library setup time                                    -0.135      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U2257/Y (INVX16MTR)                                    0.032      0.157 f
  U9428/Y (NAND2X12MTR)                                  0.035      0.192 r
  U11441/Y (CLKNAND2X16MTR)                              0.064      0.256 f
  U2033/Y (INVX12MTR)                                    0.072      0.327 r
  U12143/Y (NOR2X12MTR)                                  0.037      0.365 f
  U828/Y (INVX2MTR)                                      0.088      0.452 r
  U6218/Y (NOR2X2MTR)                                    0.050      0.503 f
  U16253/Y (OAI2BB1X2MTR)                                0.042      0.544 r
  U643/Y (OAI2BB1X2MTR)                                  0.062      0.606 f
  U16180/Y (CLKOR2X1MTR)                                 0.120      0.726 f
  U11411/Y (OAI2BB1X2MTR)                                0.100      0.826 f
  U3302/Y (XNOR2X1MTR)                                   0.136      0.962 f
  U4329/Y (NOR2X4MTR)                                    0.112      1.074 r
  U1815/Y (OAI21X6MTR)                                   0.085      1.159 f
  U9348/Y (AOI21X2MTR)                                   0.078      1.237 r
  U15540/Y (OAI21X1MTR)                                  0.070      1.307 f
  U15539/Y (NOR2BX2MTR)                                  0.094      1.401 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_388_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U10941/Y (BUFX10MTR)                                   0.073      0.458 f
  U13830/Y (INVX8MTR)                                    0.035      0.492 r
  U17059/Y (NAND2X2MTR)                                  0.038      0.530 f
  U10793/Y (NAND2X2MTR)                                  0.044      0.574 r
  U9681/Y (AOI2BB1X4MTR)                                 0.035      0.609 f
  U12167/Y (CLKNAND2X4MTR)                               0.052      0.661 r
  U12055/Y (INVX2MTR)                                    0.055      0.716 f
  U8845/Y (AND2X4MTR)                                    0.088      0.804 f
  U13705/Y (AOI22X1MTR)                                  0.057      0.861 r
  U17568/Y (OAI211X1MTR)                                 0.112      0.973 f
  U7616/Y (AOI21X1MTR)                                   0.083      1.057 r
  U11541/Y (NAND3BX2MTR)                                 0.077      1.133 f
  U3702/Y (AOI211X2MTR)                                  0.180      1.313 r
  U4253/Y (NOR2X1MTR)                                    0.068      1.381 f
  PIM_result_reg_388_/D (DFFRHQX1MTR)                    0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_388_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_260_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U10941/Y (BUFX10MTR)                                   0.073      0.458 f
  U13830/Y (INVX8MTR)                                    0.035      0.492 r
  U17059/Y (NAND2X2MTR)                                  0.038      0.530 f
  U10793/Y (NAND2X2MTR)                                  0.044      0.574 r
  U9681/Y (AOI2BB1X4MTR)                                 0.035      0.609 f
  U12167/Y (CLKNAND2X4MTR)                               0.052      0.661 r
  U12055/Y (INVX2MTR)                                    0.055      0.716 f
  U8845/Y (AND2X4MTR)                                    0.088      0.804 f
  U13705/Y (AOI22X1MTR)                                  0.057      0.861 r
  U17568/Y (OAI211X1MTR)                                 0.112      0.973 f
  U7616/Y (AOI21X1MTR)                                   0.083      1.057 r
  U11541/Y (NAND3BX2MTR)                                 0.077      1.133 f
  U3702/Y (AOI211X2MTR)                                  0.180      1.313 r
  U5335/Y (NOR2X1MTR)                                    0.068      1.381 f
  PIM_result_reg_260_/D (DFFRHQX1MTR)                    0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_260_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_132_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U10941/Y (BUFX10MTR)                                   0.073      0.458 f
  U13830/Y (INVX8MTR)                                    0.035      0.492 r
  U17059/Y (NAND2X2MTR)                                  0.038      0.530 f
  U10793/Y (NAND2X2MTR)                                  0.044      0.574 r
  U9681/Y (AOI2BB1X4MTR)                                 0.035      0.609 f
  U12167/Y (CLKNAND2X4MTR)                               0.052      0.661 r
  U12055/Y (INVX2MTR)                                    0.055      0.716 f
  U8845/Y (AND2X4MTR)                                    0.088      0.804 f
  U13705/Y (AOI22X1MTR)                                  0.057      0.861 r
  U17568/Y (OAI211X1MTR)                                 0.112      0.973 f
  U7616/Y (AOI21X1MTR)                                   0.083      1.057 r
  U11541/Y (NAND3BX2MTR)                                 0.077      1.133 f
  U3702/Y (AOI211X2MTR)                                  0.180      1.313 r
  U6810/Y (NOR2X1MTR)                                    0.068      1.381 f
  PIM_result_reg_132_/D (DFFRHQX1MTR)                    0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_132_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U10941/Y (BUFX10MTR)                                   0.073      0.458 f
  U13830/Y (INVX8MTR)                                    0.035      0.492 r
  U17059/Y (NAND2X2MTR)                                  0.038      0.530 f
  U10793/Y (NAND2X2MTR)                                  0.044      0.574 r
  U9681/Y (AOI2BB1X4MTR)                                 0.035      0.609 f
  U12167/Y (CLKNAND2X4MTR)                               0.052      0.661 r
  U12055/Y (INVX2MTR)                                    0.055      0.716 f
  U8845/Y (AND2X4MTR)                                    0.088      0.804 f
  U13705/Y (AOI22X1MTR)                                  0.057      0.861 r
  U17568/Y (OAI211X1MTR)                                 0.112      0.973 f
  U7616/Y (AOI21X1MTR)                                   0.083      1.057 r
  U11541/Y (NAND3BX2MTR)                                 0.077      1.133 f
  U3702/Y (AOI211X2MTR)                                  0.180      1.313 r
  U4256/Y (NOR2X1MTR)                                    0.068      1.381 f
  PIM_result_reg_4_/D (DFFRHQX1MTR)                      0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_4_/CK (DFFRHQX1MTR)                     0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_326_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U1157/Y (BUFX6MTR)                                     0.071      0.392 r
  U16953/Y (INVX2MTR)                                    0.059      0.451 f
  U11463/Y (NAND2X1MTR)                                  0.047      0.498 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.575 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.681 r
  U8286/Y (CLKNAND2X2MTR)                                0.057      0.738 f
  U6402/Y (NOR2X2MTR)                                    0.084      0.822 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3748/Y (INVX1MTR)                                     0.050      1.044 f
  U5887/Y (NOR2X2MTR)                                    0.088      1.132 r
  U5357/Y (OAI21X2MTR)                                   0.073      1.205 f
  U5340/Y (AND3X2MTR)                                    0.129      1.334 f
  U15622/Y (NOR2X1MTR)                                   0.055      1.389 r
  PIM_result_reg_326_/D (DFFRHQX2MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_326_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_70_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U1157/Y (BUFX6MTR)                                     0.071      0.392 r
  U16953/Y (INVX2MTR)                                    0.059      0.451 f
  U11463/Y (NAND2X1MTR)                                  0.047      0.498 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.575 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.681 r
  U8286/Y (CLKNAND2X2MTR)                                0.057      0.738 f
  U6402/Y (NOR2X2MTR)                                    0.084      0.822 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3748/Y (INVX1MTR)                                     0.050      1.044 f
  U5887/Y (NOR2X2MTR)                                    0.088      1.132 r
  U5357/Y (OAI21X2MTR)                                   0.073      1.205 f
  U5340/Y (AND3X2MTR)                                    0.129      1.334 f
  U15691/Y (NOR2X1MTR)                                   0.055      1.389 r
  PIM_result_reg_70_/D (DFFRHQX2MTR)                     0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_70_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_198_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U1157/Y (BUFX6MTR)                                     0.071      0.392 r
  U16953/Y (INVX2MTR)                                    0.059      0.451 f
  U11463/Y (NAND2X1MTR)                                  0.047      0.498 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.575 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.681 r
  U8286/Y (CLKNAND2X2MTR)                                0.057      0.738 f
  U6402/Y (NOR2X2MTR)                                    0.084      0.822 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3748/Y (INVX1MTR)                                     0.050      1.044 f
  U5887/Y (NOR2X2MTR)                                    0.088      1.132 r
  U5357/Y (OAI21X2MTR)                                   0.073      1.205 f
  U5340/Y (AND3X2MTR)                                    0.129      1.334 f
  U15657/Y (NOR2X1MTR)                                   0.055      1.389 r
  PIM_result_reg_198_/D (DFFRHQX2MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_198_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_454_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U1157/Y (BUFX6MTR)                                     0.071      0.392 r
  U16953/Y (INVX2MTR)                                    0.059      0.451 f
  U11463/Y (NAND2X1MTR)                                  0.047      0.498 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.575 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.681 r
  U8286/Y (CLKNAND2X2MTR)                                0.057      0.738 f
  U6402/Y (NOR2X2MTR)                                    0.084      0.822 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3748/Y (INVX1MTR)                                     0.050      1.044 f
  U5887/Y (NOR2X2MTR)                                    0.088      1.132 r
  U5357/Y (OAI21X2MTR)                                   0.073      1.205 f
  U5340/Y (AND3X2MTR)                                    0.129      1.334 f
  U15587/Y (NOR2X1MTR)                                   0.055      1.389 r
  PIM_result_reg_454_/D (DFFRHQX2MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_454_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U11153/Y (NAND2X2MTR)                                  0.038      0.444 f
  U12643/Y (OAI2BB1X2MTR)                                0.038      0.482 r
  U1482/Y (INVX2MTR)                                     0.034      0.516 f
  U1489/Y (NAND2X4MTR)                                   0.034      0.549 r
  U1928/Y (NAND2X4MTR)                                   0.040      0.589 f
  U11378/Y (CLKNAND2X4MTR)                               0.052      0.641 r
  U1525/Y (INVX4MTR)                                     0.037      0.677 f
  U9453/Y (NOR2X4MTR)                                    0.050      0.728 r
  U9156/Y (INVX2MTR)                                     0.048      0.775 f
  U7036/Y (CLKNAND2X4MTR)                                0.036      0.812 r
  U1588/Y (NOR2X4MTR)                                    0.032      0.844 f
  U1466/Y (NOR2X6MTR)                                    0.057      0.900 r
  U2526/Y (NAND2X8MTR)                                   0.068      0.968 f
  U2615/Y (INVX3MTR)                                     0.050      1.017 r
  U8681/Y (MXI2X2MTR)                                    0.084      1.101 r
  U16404/Y (NAND3X4MTR)                                  0.087      1.188 f
  U2620/Y (NOR2X6MTR)                                    0.075      1.264 r
  U7583/Y (BUFX6MTR)                                     0.081      1.344 r
  U6959/Y (OAI22X2MTR)                                   0.043      1.387 f
  U0_BANK_TOP/vACC_2_reg_6__12_/D (DFFRHQX1MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__12_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U15989/Y (CLKNAND2X16MTR)                              0.058      0.301 f
  U13267/Y (INVX24MTR)                                   0.050      0.351 r
  U7271/Y (NAND2X8MTR)                                   0.054      0.405 f
  U11752/Y (NOR2X3MTR)                                   0.093      0.498 r
  U9098/Y (XNOR2X4MTR)                                   0.119      0.618 r
  U16684/Y (XNOR2X8MTR)                                  0.111      0.729 r
  U16676/Y (OAI21X4MTR)                                  0.060      0.789 f
  U16202/Y (OAI2BB1X4MTR)                                0.054      0.844 r
  U9299/Y (XOR2X8MTR)                                    0.069      0.913 r
  U1867/Y (XNOR2X4MTR)                                   0.112      1.025 r
  U12761/Y (NAND2X4MTR)                                  0.078      1.103 f
  U9300/Y (OAI21X3MTR)                                   0.090      1.193 r
  U11681/Y (AOI21X2MTR)                                  0.060      1.253 f
  U15187/Y (OAI21X1MTR)                                  0.039      1.292 r
  U70/Y (NOR2BX2MTR)                                     0.096      1.389 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1520/Y (INVX8MTR)                                     0.035      0.410 f
  U1233/Y (INVX3MTR)                                     0.030      0.440 r
  U1612/Y (AOI21X4MTR)                                   0.045      0.485 f
  U1550/Y (NAND2X4MTR)                                   0.037      0.522 r
  U1093/Y (CLKNAND2X2MTR)                                0.051      0.573 f
  U8678/Y (OAI2BB1X4MTR)                                 0.062      0.635 r
  U10615/Y (NOR2X2MTR)                                   0.041      0.676 f
  U821/Y (INVX2MTR)                                      0.038      0.715 r
  U9196/Y (NAND2X2MTR)                                   0.071      0.785 f
  U9040/Y (OAI21X4MTR)                                   0.098      0.883 r
  U3278/Y (INVX4MTR)                                     0.050      0.932 f
  U1295/Y (NAND2X12MTR)                                  0.047      0.980 r
  U460/Y (INVX8MTR)                                      0.036      1.015 f
  U9471/Y (OAI21X8MTR)                                   0.073      1.088 r
  U6246/Y (NAND3X12MTR)                                  0.096      1.184 f
  U1772/Y (NAND2X6MTR)                                   0.055      1.239 r
  U90/Y (CLKNAND2X2MTR)                                  0.068      1.307 f
  U6976/Y (OAI22X1MTR)                                   0.075      1.382 r
  U0_BANK_TOP/vACC_2_reg_1__18_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U2031/Y (INVX14MTR)                                    0.043      0.293 f
  U7079/Y (INVX3MTR)                                     0.068      0.361 r
  U10601/Y (NAND2X2MTR)                                  0.072      0.433 f
  U11273/Y (NOR2X4MTR)                                   0.078      0.511 r
  U7696/Y (OAI21X6MTR)                                   0.069      0.580 f
  U685/Y (OAI2BB1X2MTR)                                  0.093      0.673 f
  U7355/Y (XOR2X1MTR)                                    0.074      0.747 f
  U11818/Y (NAND2BX2MTR)                                 0.070      0.817 r
  U11807/Y (CLKNAND2X4MTR)                               0.062      0.879 f
  U11830/Y (OAI21X3MTR)                                  0.087      0.966 r
  U1776/Y (OAI2BB1X4MTR)                                 0.067      1.033 f
  U6409/Y (OAI2BB1X4MTR)                                 0.094      1.127 f
  U10147/Y (XOR2X8MTR)                                   0.075      1.202 f
  U6829/Y (NAND3BX2MTR)                                  0.118      1.320 f
  U6364/Y (NOR2X1MTR)                                    0.069      1.389 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U12231/Y (INVX3MTR)                                    0.064      0.395 r
  U16151/Y (OAI2BB1X2MTR)                                0.111      0.506 r
  U5776/Y (AOI21X2MTR)                                   0.061      0.567 f
  U5291/Y (CLKNAND2X4MTR)                                0.066      0.633 r
  U2263/Y (INVX4MTR)                                     0.031      0.664 f
  U5285/Y (NAND2X4MTR)                                   0.043      0.707 r
  U13120/Y (NAND2X1MTR)                                  0.097      0.804 f
  U18977/Y (XNOR2X1MTR)                                  0.092      0.897 f
  U7649/Y (AO22X2MTR)                                    0.162      1.058 f
  U6858/Y (AOI21X1MTR)                                   0.064      1.122 r
  U8673/Y (NOR2BX4MTR)                                   0.126      1.249 r
  U11654/Y (NOR2X2MTR)                                   0.044      1.292 f
  U10243/Y (CLKNAND2X2MTR)                               0.038      1.330 r
  U11407/Y (OAI211X2MTR)                                 0.061      1.391 f
  U0_BANK_TOP/vACC_0_reg_4__1_/D (DFFRHQX2MTR)           0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__1_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U1259/Y (NOR2X4MTR)                                    0.042      0.445 r
  U10001/Y (INVX2MTR)                                    0.036      0.481 f
  U2693/Y (NAND4X2MTR)                                   0.037      0.518 r
  U792/Y (AND2X4MTR)                                     0.108      0.625 r
  U4548/Y (NAND2X2MTR)                                   0.071      0.697 f
  U3904/Y (INVX2MTR)                                     0.046      0.743 r
  U7731/Y (OAI21X2MTR)                                   0.068      0.811 f
  U10797/Y (CLKNAND2X2MTR)                               0.040      0.852 r
  U5945/Y (AND2X2MTR)                                    0.102      0.954 r
  U4867/Y (AND2X2MTR)                                    0.099      1.053 r
  U8098/Y (NAND2BX4MTR)                                  0.073      1.126 r
  U10058/Y (OAI21X6MTR)                                  0.052      1.178 f
  U13163/Y (OAI21X4MTR)                                  0.087      1.266 r
  U13257/Y (OAI2B2X2MTR)                                 0.116      1.382 r
  U0_BANK_TOP/vACC_0_reg_5__15_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U620/Y (NAND2X2MTR)                                    0.066      0.688 f
  U10175/Y (AOI21X4MTR)                                  0.115      0.803 r
  U1458/Y (OAI21X4MTR)                                   0.077      0.880 f
  U397/Y (OAI2BB1X2MTR)                                  0.103      0.983 f
  U6235/Y (AOI22X1MTR)                                   0.098      1.081 r
  U15938/Y (NOR2X2MTR)                                   0.049      1.129 f
  U2240/Y (AOI2BB1X4MTR)                                 0.061      1.191 r
  U8362/Y (INVX1MTR)                                     0.053      1.244 f
  U2676/Y (NOR2X4MTR)                                    0.074      1.319 r
  U6506/Y (OAI22X1MTR)                                   0.071      1.390 f
  U0_BANK_TOP/vACC_2_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U1259/Y (NOR2X4MTR)                                    0.042      0.445 r
  U10001/Y (INVX2MTR)                                    0.036      0.481 f
  U2693/Y (NAND4X2MTR)                                   0.037      0.518 r
  U792/Y (AND2X4MTR)                                     0.108      0.625 r
  U4548/Y (NAND2X2MTR)                                   0.071      0.697 f
  U3904/Y (INVX2MTR)                                     0.046      0.743 r
  U7731/Y (OAI21X2MTR)                                   0.068      0.811 f
  U10797/Y (CLKNAND2X2MTR)                               0.040      0.852 r
  U5945/Y (AND2X2MTR)                                    0.102      0.954 r
  U4867/Y (AND2X2MTR)                                    0.099      1.053 r
  U8098/Y (NAND2BX4MTR)                                  0.073      1.126 r
  U10058/Y (OAI21X6MTR)                                  0.052      1.178 f
  U13163/Y (OAI21X4MTR)                                  0.087      1.266 r
  U13256/Y (OAI2B2X2MTR)                                 0.116      1.382 r
  U0_BANK_TOP/vACC_3_reg_5__15_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U9280/Y (INVX8MTR)                                     0.044      0.171 f
  U9259/Y (CLKNAND2X4MTR)                                0.043      0.214 r
  U12825/Y (INVX1MTR)                                    0.054      0.268 f
  U4175/Y (AOI22X1MTR)                                   0.096      0.364 r
  U12696/Y (NAND3BX2MTR)                                 0.076      0.440 f
  U13164/Y (NAND3BX4MTR)                                 0.117      0.558 f
  U1010/Y (BUFX3MTR)                                     0.102      0.659 f
  U1901/Y (NAND2X6MTR)                                   0.051      0.711 r
  U15978/Y (NOR2BX4MTR)                                  0.087      0.798 r
  U2369/Y (NAND2X4MTR)                                   0.052      0.849 f
  U2302/Y (NAND2X6MTR)                                   0.042      0.892 r
  U2360/Y (NAND2X8MTR)                                   0.045      0.936 f
  U8496/Y (NAND2X6MTR)                                   0.045      0.981 r
  U9245/Y (AOI2B1X4MTR)                                  0.045      1.026 f
  U2574/Y (XNOR2X2MTR)                                   0.073      1.100 f
  U9743/Y (OAI22X4MTR)                                   0.080      1.180 r
  U6011/Y (MXI2X4MTR)                                    0.080      1.260 f
  U2066/Y (NAND2X4MTR)                                   0.053      1.313 r
  U2098/Y (NAND2X2MTR)                                   0.043      1.356 f
  U16421/Y (OAI2BB1X2MTR)                                0.041      1.396 r
  U0_BANK_TOP/vACC_2_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.396 r
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U9208/Y (INVX4MTR)                                     0.048      0.401 r
  U5240/Y (CLKNAND2X2MTR)                                0.057      0.458 f
  U2152/Y (AOI21X2MTR)                                   0.080      0.537 r
  U10742/Y (NOR2X2MTR)                                   0.053      0.590 f
  U16477/Y (NAND3X4MTR)                                  0.056      0.646 r
  U2515/Y (INVX4MTR)                                     0.030      0.676 f
  U10337/Y (CLKNAND2X4MTR)                               0.036      0.712 r
  U5105/Y (INVX4MTR)                                     0.029      0.741 f
  U16153/Y (NOR2X4MTR)                                   0.045      0.787 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U2089/Y (NAND2X4MTR)                                   0.052      0.893 r
  U2087/Y (NAND2X6MTR)                                   0.047      0.940 f
  U4851/Y (CLKNAND2X8MTR)                                0.052      0.992 r
  U9142/Y (NAND3X4MTR)                                   0.056      1.048 f
  U17061/Y (NAND2BX4MTR)                                 0.093      1.142 f
  U16452/Y (OAI211X4MTR)                                 0.044      1.186 r
  U9129/Y (NAND2X4MTR)                                   0.053      1.239 f
  U17060/Y (OAI22X4MTR)                                  0.082      1.321 r
  U11755/Y (OAI22X1MTR)                                  0.082      1.403 f
  U0_BANK_TOP/vACC_3_reg_6__5_/D (DFFRHQX4MTR)           0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U9190/Y (CLKNAND2X16MTR)                               0.061      0.304 f
  U5566/Y (INVX14MTR)                                    0.060      0.364 r
  U10444/Y (NAND2X8MTR)                                  0.056      0.420 f
  U1063/Y (NOR2X3MTR)                                    0.076      0.496 r
  U16234/Y (XNOR2X2MTR)                                  0.088      0.584 r
  U12683/Y (XNOR2X2MTR)                                  0.102      0.686 r
  U12680/Y (OAI2BB1X4MTR)                                0.124      0.810 r
  U8651/Y (XOR2X4MTR)                                    0.087      0.897 r
  U10939/Y (XOR2X8MTR)                                   0.111      1.008 r
  U273/Y (NOR2X8MTR)                                     0.042      1.050 f
  U1505/Y (OAI21X6MTR)                                   0.093      1.143 r
  U16230/Y (OAI2BB1X2MTR)                                0.117      1.259 r
  U117/Y (INVX1MTR)                                      0.041      1.301 f
  U1732/Y (CLKNAND2X2MTR)                                0.032      1.333 r
  U10064/Y (AOI21X1MTR)                                  0.060      1.392 f
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.392 f
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U2352/Y (INVX8MTR)                                     0.036      0.175 f
  U10160/Y (CLKNAND2X2MTR)                               0.033      0.208 r
  U1273/Y (INVX2MTR)                                     0.041      0.249 f
  U12226/Y (INVX1MTR)                                    0.048      0.297 r
  U10944/Y (OAI22X1MTR)                                  0.065      0.361 f
  U7709/Y (NOR2X1MTR)                                    0.078      0.440 r
  U16648/Y (OAI2BB1X2MTR)                                0.058      0.497 f
  U3836/Y (INVX3MTR)                                     0.048      0.545 r
  U12522/Y (NAND2BX8MTR)                                 0.063      0.608 f
  U817/Y (NOR2BX4MTR)                                    0.085      0.693 f
  U7031/Y (NOR2X2MTR)                                    0.070      0.762 r
  U11796/Y (NAND2X4MTR)                                  0.065      0.828 f
  U2237/Y (NAND2X8MTR)                                   0.045      0.873 r
  U1980/Y (NAND2X8MTR)                                   0.049      0.922 f
  U11124/Y (CLKOR2X4MTR)                                 0.086      1.008 f
  U1760/Y (NAND2X2MTR)                                   0.035      1.043 r
  U4380/Y (XOR2X2MTR)                                    0.074      1.117 r
  U16330/Y (OAI22X4MTR)                                  0.067      1.185 f
  U1763/Y (NOR2X4MTR)                                    0.077      1.261 r
  U2419/Y (MXI2X6MTR)                                    0.069      1.331 f
  U5070/Y (CLKNAND2X2MTR)                                0.043      1.374 r
  U2133/Y (OAI2BB1X2MTR)                                 0.041      1.416 f
  U0_BANK_TOP/vACC_3_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.416 f
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_206_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U1081/Y (BUFX8MTR)                                     0.080      0.427 r
  U10949/Y (INVX6MTR)                                    0.039      0.466 f
  U4010/Y (NAND2X1MTR)                                   0.035      0.501 r
  U8291/Y (NAND3X2MTR)                                   0.057      0.558 f
  U626/Y (NOR2X2MTR)                                     0.105      0.663 r
  U2264/Y (NAND2BX2MTR)                                  0.075      0.738 f
  U3016/Y (NOR2X4MTR)                                    0.078      0.815 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.949 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.015 f
  U16172/Y (CLKNAND2X2MTR)                               0.044      1.058 r
  U11171/Y (NAND3BX4MTR)                                 0.073      1.131 r
  U2744/Y (NOR2X4MTR)                                    0.039      1.170 f
  U9017/Y (OAI2BB1X4MTR)                                 0.038      1.209 r
  U9352/Y (AND2X4MTR)                                    0.093      1.302 r
  U1933/Y (NOR2X4MTR)                                    0.034      1.336 f
  U15460/Y (NOR2X1MTR)                                   0.053      1.389 r
  PIM_result_reg_206_/D (DFFRHQX2MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_206_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U1358/Y (INVX8MTR)                                     0.046      0.163 r
  U1185/Y (INVX2MTR)                                     0.047      0.210 f
  U15538/Y (NOR2X3MTR)                                   0.098      0.308 r
  U14492/Y (AOI21X1MTR)                                  0.089      0.397 f
  U9160/Y (AND3X2MTR)                                    0.134      0.531 f
  U9096/Y (NAND3X4MTR)                                   0.052      0.584 r
  U8969/Y (INVX3MTR)                                     0.044      0.627 f
  U10012/Y (NOR2X4MTR)                                   0.091      0.718 r
  U9112/Y (OAI21X6MTR)                                   0.074      0.792 f
  U12898/Y (AOI21X8MTR)                                  0.079      0.871 r
  U2643/Y (OAI21X6MTR)                                   0.071      0.942 f
  U5934/Y (AOI21X2MTR)                                   0.088      1.030 r
  U2429/Y (XNOR2X2MTR)                                   0.092      1.123 r
  U2428/Y (NAND2X4MTR)                                   0.067      1.189 f
  U16133/Y (OAI211X8MTR)                                 0.058      1.247 r
  U87/Y (MXI2X6MTR)                                      0.074      1.321 f
  U17748/Y (OAI22X2MTR)                                  0.061      1.383 r
  U0_BANK_TOP/vACC_0_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_78_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U1081/Y (BUFX8MTR)                                     0.080      0.427 r
  U10949/Y (INVX6MTR)                                    0.039      0.466 f
  U4010/Y (NAND2X1MTR)                                   0.035      0.501 r
  U8291/Y (NAND3X2MTR)                                   0.057      0.558 f
  U626/Y (NOR2X2MTR)                                     0.105      0.663 r
  U2264/Y (NAND2BX2MTR)                                  0.075      0.738 f
  U3016/Y (NOR2X4MTR)                                    0.078      0.815 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.949 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.015 f
  U16172/Y (CLKNAND2X2MTR)                               0.044      1.058 r
  U11171/Y (NAND3BX4MTR)                                 0.073      1.131 r
  U2744/Y (NOR2X4MTR)                                    0.039      1.170 f
  U9017/Y (OAI2BB1X4MTR)                                 0.038      1.209 r
  U9352/Y (AND2X4MTR)                                    0.093      1.302 r
  U1933/Y (NOR2X4MTR)                                    0.034      1.336 f
  U2633/Y (NOR2X1MTR)                                    0.053      1.389 r
  PIM_result_reg_78_/D (DFFRHQX2MTR)                     0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_78_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 f
  U1286/Y (INVX4MTR)                                     0.046      0.171 r
  U1274/Y (INVX4MTR)                                     0.039      0.210 f
  U1189/Y (NOR2BX4MTR)                                   0.080      0.291 r
  U15929/Y (AOI22X1MTR)                                  0.090      0.381 f
  U9303/Y (NAND3BX4MTR)                                  0.074      0.455 r
  U12727/Y (OAI2BB2X8MTR)                                0.107      0.562 r
  U6704/Y (INVX2MTR)                                     0.039      0.600 f
  U7752/Y (CLKNAND2X2MTR)                                0.044      0.644 r
  U1952/Y (INVX2MTR)                                     0.043      0.687 f
  U12368/Y (NOR2X2MTR)                                   0.090      0.777 r
  U12355/Y (NAND2X2MTR)                                  0.088      0.865 f
  U10901/Y (NOR2X1MTR)                                   0.082      0.947 r
  U2009/Y (NAND2X2MTR)                                   0.062      1.009 f
  U4846/Y (NAND2X4MTR)                                   0.053      1.062 r
  U8915/Y (NAND2X4MTR)                                   0.050      1.112 f
  U10054/Y (NAND3X8MTR)                                  0.049      1.161 r
  U4438/Y (CLKNAND2X2MTR)                                0.055      1.216 f
  U8617/Y (CLKNAND2X4MTR)                                0.041      1.257 r
  U2614/Y (INVX2MTR)                                     0.048      1.305 f
  U2627/Y (OAI22X1MTR)                                   0.056      1.361 r
  U0_BANK_TOP/vACC_3_reg_0__21_/D (DFFRHQX1MTR)          0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U1259/Y (NOR2X4MTR)                                    0.042      0.445 r
  U10001/Y (INVX2MTR)                                    0.036      0.481 f
  U2693/Y (NAND4X2MTR)                                   0.037      0.518 r
  U792/Y (AND2X4MTR)                                     0.108      0.625 r
  U4548/Y (NAND2X2MTR)                                   0.071      0.697 f
  U3904/Y (INVX2MTR)                                     0.046      0.743 r
  U7731/Y (OAI21X2MTR)                                   0.068      0.811 f
  U10797/Y (CLKNAND2X2MTR)                               0.040      0.852 r
  U5945/Y (AND2X2MTR)                                    0.102      0.954 r
  U4867/Y (AND2X2MTR)                                    0.099      1.053 r
  U8098/Y (NAND2BX4MTR)                                  0.073      1.126 r
  U10058/Y (OAI21X6MTR)                                  0.052      1.178 f
  U13163/Y (OAI21X4MTR)                                  0.087      1.266 r
  U13255/Y (OAI2B2X2MTR)                                 0.116      1.382 r
  U0_BANK_TOP/vACC_1_reg_5__15_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U10083/Y (INVX14MTR)                                   0.058      0.327 r
  U1974/Y (INVX16MTR)                                    0.034      0.362 f
  U9649/Y (INVX6MTR)                                     0.039      0.400 r
  U14384/Y (AOI21X1MTR)                                  0.084      0.484 f
  U7860/Y (NAND3X4MTR)                                   0.059      0.543 r
  U948/Y (CLKNAND2X4MTR)                                 0.054      0.597 f
  U947/Y (NAND2X4MTR)                                    0.057      0.655 r
  U10066/Y (INVX4MTR)                                    0.035      0.689 f
  U2011/Y (NOR2X8MTR)                                    0.058      0.748 r
  U8440/Y (NOR2X4MTR)                                    0.045      0.793 f
  U1870/Y (AOI21X6MTR)                                   0.086      0.879 r
  U1640/Y (OAI21X8MTR)                                   0.069      0.948 f
  U9664/Y (INVX8MTR)                                     0.048      0.995 r
  U1862/Y (INVX8MTR)                                     0.027      1.022 f
  U314/Y (AOI21X2MTR)                                    0.071      1.093 r
  U8025/Y (XNOR2X2MTR)                                   0.063      1.156 f
  U2037/Y (AOI2BB1X4MTR)                                 0.122      1.278 f
  U17547/Y (OAI22X2MTR)                                  0.056      1.334 r
  U0_BANK_TOP/vACC_1_reg_4__11_/D (DFFRQX2MTR)           0.000      1.334 r
  data arrival time                                                 1.334

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__11_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.334
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_334_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U1081/Y (BUFX8MTR)                                     0.080      0.427 r
  U10949/Y (INVX6MTR)                                    0.039      0.466 f
  U4010/Y (NAND2X1MTR)                                   0.035      0.501 r
  U8291/Y (NAND3X2MTR)                                   0.057      0.558 f
  U626/Y (NOR2X2MTR)                                     0.105      0.663 r
  U2264/Y (NAND2BX2MTR)                                  0.075      0.738 f
  U3016/Y (NOR2X4MTR)                                    0.078      0.815 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.949 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.015 f
  U16172/Y (CLKNAND2X2MTR)                               0.044      1.058 r
  U11171/Y (NAND3BX4MTR)                                 0.073      1.131 r
  U2744/Y (NOR2X4MTR)                                    0.039      1.170 f
  U9017/Y (OAI2BB1X4MTR)                                 0.038      1.209 r
  U9352/Y (AND2X4MTR)                                    0.093      1.302 r
  U1933/Y (NOR2X4MTR)                                    0.034      1.336 f
  U3670/Y (NOR2X1MTR)                                    0.053      1.389 r
  PIM_result_reg_334_/D (DFFRHQX2MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_334_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 f
  U1286/Y (INVX4MTR)                                     0.046      0.171 r
  U1274/Y (INVX4MTR)                                     0.039      0.210 f
  U1189/Y (NOR2BX4MTR)                                   0.080      0.291 r
  U15929/Y (AOI22X1MTR)                                  0.090      0.381 f
  U9303/Y (NAND3BX4MTR)                                  0.074      0.455 r
  U12727/Y (OAI2BB2X8MTR)                                0.107      0.562 r
  U6704/Y (INVX2MTR)                                     0.039      0.600 f
  U7752/Y (CLKNAND2X2MTR)                                0.044      0.644 r
  U1952/Y (INVX2MTR)                                     0.043      0.687 f
  U12368/Y (NOR2X2MTR)                                   0.090      0.777 r
  U12355/Y (NAND2X2MTR)                                  0.088      0.865 f
  U10901/Y (NOR2X1MTR)                                   0.082      0.947 r
  U2009/Y (NAND2X2MTR)                                   0.062      1.009 f
  U4846/Y (NAND2X4MTR)                                   0.053      1.062 r
  U8915/Y (NAND2X4MTR)                                   0.050      1.112 f
  U10054/Y (NAND3X8MTR)                                  0.049      1.161 r
  U4438/Y (CLKNAND2X2MTR)                                0.055      1.216 f
  U8617/Y (CLKNAND2X4MTR)                                0.041      1.257 r
  U2614/Y (INVX2MTR)                                     0.048      1.305 f
  U2628/Y (OAI22X1MTR)                                   0.056      1.361 r
  U0_BANK_TOP/vACC_1_reg_0__21_/D (DFFRHQX1MTR)          0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_462_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U1081/Y (BUFX8MTR)                                     0.080      0.427 r
  U10949/Y (INVX6MTR)                                    0.039      0.466 f
  U4010/Y (NAND2X1MTR)                                   0.035      0.501 r
  U8291/Y (NAND3X2MTR)                                   0.057      0.558 f
  U626/Y (NOR2X2MTR)                                     0.105      0.663 r
  U2264/Y (NAND2BX2MTR)                                  0.075      0.738 f
  U3016/Y (NOR2X4MTR)                                    0.078      0.815 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.949 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.015 f
  U16172/Y (CLKNAND2X2MTR)                               0.044      1.058 r
  U11171/Y (NAND3BX4MTR)                                 0.073      1.131 r
  U2744/Y (NOR2X4MTR)                                    0.039      1.170 f
  U9017/Y (OAI2BB1X4MTR)                                 0.038      1.209 r
  U9352/Y (AND2X4MTR)                                    0.093      1.302 r
  U1933/Y (NOR2X4MTR)                                    0.034      1.336 f
  U15426/Y (NOR2X1MTR)                                   0.053      1.389 r
  PIM_result_reg_462_/D (DFFRHQX2MTR)                    0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_462_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U1358/Y (INVX8MTR)                                     0.046      0.163 r
  U1185/Y (INVX2MTR)                                     0.047      0.210 f
  U15538/Y (NOR2X3MTR)                                   0.098      0.308 r
  U14492/Y (AOI21X1MTR)                                  0.089      0.397 f
  U9160/Y (AND3X2MTR)                                    0.134      0.531 f
  U9096/Y (NAND3X4MTR)                                   0.052      0.584 r
  U8969/Y (INVX3MTR)                                     0.044      0.627 f
  U10012/Y (NOR2X4MTR)                                   0.091      0.718 r
  U9112/Y (OAI21X6MTR)                                   0.074      0.792 f
  U12898/Y (AOI21X8MTR)                                  0.079      0.871 r
  U2643/Y (OAI21X6MTR)                                   0.071      0.942 f
  U5934/Y (AOI21X2MTR)                                   0.088      1.030 r
  U2429/Y (XNOR2X2MTR)                                   0.092      1.123 r
  U2428/Y (NAND2X4MTR)                                   0.067      1.189 f
  U16133/Y (OAI211X8MTR)                                 0.058      1.247 r
  U87/Y (MXI2X6MTR)                                      0.074      1.321 f
  U10277/Y (OAI22X2MTR)                                  0.061      1.383 r
  U0_BANK_TOP/vACC_1_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U10083/Y (INVX14MTR)                                   0.040      0.287 f
  U1974/Y (INVX16MTR)                                    0.037      0.324 r
  U1752/Y (INVX12MTR)                                    0.033      0.357 f
  U9922/Y (INVX4MTR)                                     0.031      0.388 r
  U7930/Y (OAI2B2X2MTR)                                  0.051      0.439 f
  U9652/Y (OAI21X4MTR)                                   0.108      0.547 r
  U977/Y (CLKNAND2X4MTR)                                 0.069      0.616 f
  U922/Y (NOR2X4MTR)                                     0.070      0.687 r
  U16231/Y (OAI21X2MTR)                                  0.059      0.746 f
  U9713/Y (INVX2MTR)                                     0.044      0.790 r
  U1471/Y (CLKNAND2X4MTR)                                0.053      0.843 f
  U1986/Y (NAND2X6MTR)                                   0.045      0.888 r
  U1398/Y (NAND2X12MTR)                                  0.050      0.937 f
  U5491/Y (AOI21X2MTR)                                   0.084      1.022 r
  U1379/Y (XNOR2X2MTR)                                   0.092      1.114 r
  U16652/Y (OAI22X4MTR)                                  0.083      1.198 f
  U12873/Y (NOR3X4MTR)                                   0.095      1.293 r
  U9619/Y (NOR2X4MTR)                                    0.046      1.339 f
  U6142/Y (CLKNAND2X2MTR)                                0.038      1.376 r
  U9546/Y (OAI2BB1X2MTR)                                 0.040      1.416 f
  U0_BANK_TOP/vACC_0_reg_1__2_/D (DFFRHQX4MTR)           0.000      1.416 f
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U5722/Y (AOI21X4MTR)                                   0.063      1.013 f
  U2417/Y (XNOR2X2MTR)                                   0.080      1.093 f
  U16246/Y (AOI22X4MTR)                                  0.122      1.215 r
  U13161/Y (OAI21X6MTR)                                  0.063      1.278 f
  U16545/Y (MXI2X6MTR)                                   0.073      1.352 r
  U11388/Y (OAI22X2MTR)                                  0.057      1.409 f
  U0_BANK_TOP/vACC_0_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U10466/Y (INVX3MTR)                                    0.051      0.907 f
  U11859/Y (AOI21X2MTR)                                  0.081      0.987 r
  U10469/Y (XOR2X1MTR)                                   0.082      1.069 r
  U12802/Y (AO2B2X4MTR)                                  0.145      1.214 r
  U1762/Y (NOR2X3MTR)                                    0.031      1.245 f
  U12132/Y (NAND2BX4MTR)                                 0.041      1.286 r
  U12131/Y (OAI2B1X8MTR)                                 0.045      1.331 f
  U11525/Y (OAI2BB2X4MTR)                                0.059      1.390 r
  U0_BANK_TOP/vACC_2_reg_4__6_/D (DFFRHQX4MTR)           0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1520/Y (INVX8MTR)                                     0.035      0.410 f
  U1233/Y (INVX3MTR)                                     0.030      0.440 r
  U1612/Y (AOI21X4MTR)                                   0.045      0.485 f
  U1550/Y (NAND2X4MTR)                                   0.037      0.522 r
  U1093/Y (CLKNAND2X2MTR)                                0.051      0.573 f
  U8678/Y (OAI2BB1X4MTR)                                 0.062      0.635 r
  U10615/Y (NOR2X2MTR)                                   0.041      0.676 f
  U821/Y (INVX2MTR)                                      0.038      0.715 r
  U9196/Y (NAND2X2MTR)                                   0.071      0.785 f
  U9040/Y (OAI21X4MTR)                                   0.098      0.883 r
  U3278/Y (INVX4MTR)                                     0.050      0.932 f
  U1295/Y (NAND2X12MTR)                                  0.047      0.980 r
  U460/Y (INVX8MTR)                                      0.036      1.015 f
  U9471/Y (OAI21X8MTR)                                   0.073      1.088 r
  U6246/Y (NAND3X12MTR)                                  0.096      1.184 f
  U1772/Y (NAND2X6MTR)                                   0.055      1.239 r
  U90/Y (CLKNAND2X2MTR)                                  0.068      1.307 f
  U1706/Y (OAI22X1MTR)                                   0.075      1.382 r
  U0_BANK_TOP/vACC_3_reg_1__18_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_140_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U10941/Y (BUFX10MTR)                                   0.073      0.458 f
  U9722/Y (INVX4MTR)                                     0.046      0.503 r
  U9866/Y (CLKNAND2X2MTR)                                0.043      0.546 f
  U10817/Y (OAI2B1X1MTR)                                 0.037      0.583 r
  U9787/Y (NOR2X2MTR)                                    0.044      0.627 f
  U5973/Y (OAI2B1X2MTR)                                  0.053      0.680 r
  U6472/Y (INVX2MTR)                                     0.088      0.768 f
  U9682/Y (AND3X2MTR)                                    0.122      0.890 f
  U7637/Y (AND2X4MTR)                                    0.084      0.974 f
  U10578/Y (AOI21X2MTR)                                  0.077      1.051 r
  U995/Y (NAND3X2MTR)                                    0.118      1.169 f
  U2707/Y (AND2X2MTR)                                    0.126      1.295 f
  U101/Y (NOR2X4MTR)                                     0.073      1.368 r
  U11440/Y (NOR2X1MTR)                                   0.045      1.412 f
  PIM_result_reg_140_/D (DFFRHQX4MTR)                    0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_140_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5129/Y (INVX12MTR)                                    0.035      0.364 f
  U6757/Y (NOR2X2MTR)                                    0.084      0.448 r
  U1780/Y (AOI21X6MTR)                                   0.040      0.488 f
  U9390/Y (NAND3X4MTR)                                   0.044      0.532 r
  U1116/Y (NAND2X2MTR)                                   0.052      0.584 f
  U4871/Y (INVX4MTR)                                     0.045      0.628 r
  U9084/Y (NOR2X2MTR)                                    0.045      0.674 f
  U9108/Y (OAI21X2MTR)                                   0.123      0.797 r
  U5143/Y (AOI21X4MTR)                                   0.090      0.887 f
  U10464/Y (NOR2X1MTR)                                   0.077      0.964 r
  U2884/Y (NOR2X2MTR)                                    0.042      1.006 f
  U6774/Y (OAI21X4MTR)                                   0.041      1.047 r
  U8602/Y (NAND2X6MTR)                                   0.060      1.107 f
  U8732/Y (NOR2X12MTR)                                   0.067      1.173 r
  U4395/Y (NOR2X3MTR)                                    0.036      1.210 f
  U2501/Y (NOR2X4MTR)                                    0.043      1.252 r
  U77/Y (OAI2BB1X2MTR)                                   0.063      1.315 f
  U11995/Y (OAI22X1MTR)                                  0.063      1.378 r
  U0_BANK_TOP/vACC_2_reg_7__17_/D (DFFRHQX2MTR)          0.000      1.378 r
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_289_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U10397/Y (BUFX8MTR)                                    0.073      0.419 r
  U8442/Y (INVX6MTR)                                     0.033      0.451 f
  U10910/Y (NAND2X2MTR)                                  0.030      0.481 r
  U6174/Y (INVX1MTR)                                     0.036      0.517 f
  U8331/Y (AOI21X2MTR)                                   0.060      0.578 r
  U8965/Y (NAND3X2MTR)                                   0.098      0.676 f
  U447/Y (INVX2MTR)                                      0.079      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.062      0.816 f
  U5447/Y (NOR2X6MTR)                                    0.077      0.894 r
  U2927/Y (NAND3X2MTR)                                   0.124      1.018 f
  U13710/Y (INVX2MTR)                                    0.082      1.100 r
  U2843/Y (AOI22X1MTR)                                   0.067      1.168 f
  U6884/Y (OAI211X1MTR)                                  0.061      1.229 r
  U11593/Y (NOR2X2MTR)                                   0.060      1.289 f
  U15629/Y (NOR2X1MTR)                                   0.052      1.340 r
  PIM_result_reg_289_/D (DFFRQX1MTR)                     0.000      1.340 r
  data arrival time                                                 1.340

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_289_/CK (DFFRQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.170      1.345
  data required time                                                1.345
  --------------------------------------------------------------------------
  data required time                                                1.345
  data arrival time                                                -1.340
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_417_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U10397/Y (BUFX8MTR)                                    0.073      0.419 r
  U8442/Y (INVX6MTR)                                     0.033      0.451 f
  U10910/Y (NAND2X2MTR)                                  0.030      0.481 r
  U6174/Y (INVX1MTR)                                     0.036      0.517 f
  U8331/Y (AOI21X2MTR)                                   0.060      0.578 r
  U8965/Y (NAND3X2MTR)                                   0.098      0.676 f
  U447/Y (INVX2MTR)                                      0.079      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.062      0.816 f
  U5447/Y (NOR2X6MTR)                                    0.077      0.894 r
  U2927/Y (NAND3X2MTR)                                   0.124      1.018 f
  U13710/Y (INVX2MTR)                                    0.082      1.100 r
  U2843/Y (AOI22X1MTR)                                   0.067      1.168 f
  U6884/Y (OAI211X1MTR)                                  0.061      1.229 r
  U11593/Y (NOR2X2MTR)                                   0.060      1.289 f
  U15596/Y (NOR2X1MTR)                                   0.052      1.340 r
  PIM_result_reg_417_/D (DFFRQX1MTR)                     0.000      1.340 r
  data arrival time                                                 1.340

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_417_/CK (DFFRQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.170      1.345
  data required time                                                1.345
  --------------------------------------------------------------------------
  data required time                                                1.345
  data arrival time                                                -1.340
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U1585/Y (INVX14MTR)                                    0.055      0.270 r
  U1268/Y (INVX16MTR)                                    0.037      0.306 f
  U1238/Y (INVX18MTR)                                    0.039      0.345 r
  U8763/Y (INVX8MTR)                                     0.032      0.377 f
  U13750/Y (AND2X1MTR)                                   0.091      0.468 f
  U8363/Y (OAI21BX2MTR)                                  0.085      0.553 r
  U8359/Y (NAND2X4MTR)                                   0.067      0.620 f
  U5995/Y (NAND2X2MTR)                                   0.066      0.686 r
  U687/Y (OAI21X3MTR)                                    0.068      0.754 f
  U632/Y (AOI21X4MTR)                                    0.114      0.868 r
  U2514/Y (NAND2X4MTR)                                   0.066      0.934 f
  U9307/Y (AOI21X2MTR)                                   0.083      1.017 r
  U2459/Y (XNOR2X2MTR)                                   0.092      1.109 r
  U2555/Y (OAI22X4MTR)                                   0.085      1.195 f
  U2554/Y (NOR2X6MTR)                                    0.070      1.265 r
  U12929/Y (MXI2X6MTR)                                   0.066      1.330 f
  U13179/Y (CLKNAND2X2MTR)                               0.044      1.374 r
  U13237/Y (OAI2BB1X2MTR)                                0.042      1.416 f
  U0_BANK_TOP/vACC_3_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.416 f
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_276_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U10397/Y (BUFX8MTR)                                    0.080      0.452 f
  U11025/Y (INVX4MTR)                                    0.048      0.500 r
  U3352/Y (NAND2X1MTR)                                   0.056      0.556 f
  U4573/Y (AND2X2MTR)                                    0.102      0.658 f
  U8308/Y (NAND3X4MTR)                                   0.053      0.711 r
  U7746/Y (INVX2MTR)                                     0.042      0.753 f
  U6915/Y (NAND2X2MTR)                                   0.046      0.798 r
  U6462/Y (INVX2MTR)                                     0.035      0.834 f
  U7242/Y (CLKNAND2X2MTR)                                0.042      0.875 r
  U9581/Y (NOR2X4MTR)                                    0.037      0.912 f
  U9535/Y (CLKNAND2X2MTR)                                0.051      0.963 r
  U14914/Y (NOR2X1MTR)                                   0.046      1.010 f
  U11561/Y (NAND4BX2MTR)                                 0.130      1.140 f
  U4834/Y (NOR3X2MTR)                                    0.175      1.315 r
  U15633/Y (NOR2X1MTR)                                   0.066      1.381 f
  PIM_result_reg_276_/D (DFFRHQX1MTR)                    0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_276_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U10397/Y (BUFX8MTR)                                    0.080      0.452 f
  U11025/Y (INVX4MTR)                                    0.048      0.500 r
  U3352/Y (NAND2X1MTR)                                   0.056      0.556 f
  U4573/Y (AND2X2MTR)                                    0.102      0.658 f
  U8308/Y (NAND3X4MTR)                                   0.053      0.711 r
  U7746/Y (INVX2MTR)                                     0.042      0.753 f
  U6915/Y (NAND2X2MTR)                                   0.046      0.798 r
  U6462/Y (INVX2MTR)                                     0.035      0.834 f
  U7242/Y (CLKNAND2X2MTR)                                0.042      0.875 r
  U9581/Y (NOR2X4MTR)                                    0.037      0.912 f
  U9535/Y (CLKNAND2X2MTR)                                0.051      0.963 r
  U14914/Y (NOR2X1MTR)                                   0.046      1.010 f
  U11561/Y (NAND4BX2MTR)                                 0.130      1.140 f
  U4834/Y (NOR3X2MTR)                                    0.175      1.315 r
  U15703/Y (NOR2X1MTR)                                   0.066      1.381 f
  PIM_result_reg_20_/D (DFFRHQX1MTR)                     0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_20_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_148_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U10397/Y (BUFX8MTR)                                    0.080      0.452 f
  U11025/Y (INVX4MTR)                                    0.048      0.500 r
  U3352/Y (NAND2X1MTR)                                   0.056      0.556 f
  U4573/Y (AND2X2MTR)                                    0.102      0.658 f
  U8308/Y (NAND3X4MTR)                                   0.053      0.711 r
  U7746/Y (INVX2MTR)                                     0.042      0.753 f
  U6915/Y (NAND2X2MTR)                                   0.046      0.798 r
  U6462/Y (INVX2MTR)                                     0.035      0.834 f
  U7242/Y (CLKNAND2X2MTR)                                0.042      0.875 r
  U9581/Y (NOR2X4MTR)                                    0.037      0.912 f
  U9535/Y (CLKNAND2X2MTR)                                0.051      0.963 r
  U14914/Y (NOR2X1MTR)                                   0.046      1.010 f
  U11561/Y (NAND4BX2MTR)                                 0.130      1.140 f
  U4834/Y (NOR3X2MTR)                                    0.175      1.315 r
  U11449/Y (NOR2X1MTR)                                   0.066      1.381 f
  PIM_result_reg_148_/D (DFFRHQX1MTR)                    0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_148_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_404_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U10397/Y (BUFX8MTR)                                    0.080      0.452 f
  U11025/Y (INVX4MTR)                                    0.048      0.500 r
  U3352/Y (NAND2X1MTR)                                   0.056      0.556 f
  U4573/Y (AND2X2MTR)                                    0.102      0.658 f
  U8308/Y (NAND3X4MTR)                                   0.053      0.711 r
  U7746/Y (INVX2MTR)                                     0.042      0.753 f
  U6915/Y (NAND2X2MTR)                                   0.046      0.798 r
  U6462/Y (INVX2MTR)                                     0.035      0.834 f
  U7242/Y (CLKNAND2X2MTR)                                0.042      0.875 r
  U9581/Y (NOR2X4MTR)                                    0.037      0.912 f
  U9535/Y (CLKNAND2X2MTR)                                0.051      0.963 r
  U14914/Y (NOR2X1MTR)                                   0.046      1.010 f
  U11561/Y (NAND4BX2MTR)                                 0.130      1.140 f
  U4834/Y (NOR3X2MTR)                                    0.175      1.315 r
  U15600/Y (NOR2X1MTR)                                   0.066      1.381 f
  PIM_result_reg_404_/D (DFFRHQX1MTR)                    0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_404_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U1327/Y (INVX8MTR)                                     0.039      0.365 f
  U1149/Y (CLKNAND2X2MTR)                                0.035      0.400 r
  U793/Y (OAI2B1X2MTR)                                   0.053      0.452 f
  U8855/Y (OAI21X3MTR)                                   0.106      0.559 r
  U4079/Y (NAND2X1MTR)                                   0.097      0.655 f
  U1744/Y (NAND2X4MTR)                                   0.064      0.719 r
  U11413/Y (AOI21X8MTR)                                  0.051      0.770 f
  U2758/Y (OAI21X6MTR)                                   0.076      0.846 r
  U1317/Y (NAND2X4MTR)                                   0.064      0.910 f
  U1542/Y (NAND2X8MTR)                                   0.048      0.958 r
  U430/Y (INVX5MTR)                                      0.034      0.992 f
  U1679/Y (OAI21X4MTR)                                   0.065      1.057 r
  U9540/Y (XNOR2X2MTR)                                   0.084      1.141 r
  U1316/Y (NOR2X3MTR)                                    0.046      1.187 f
  U10282/Y (NOR2X4MTR)                                   0.086      1.273 r
  U12583/Y (BUFX4MTR)                                    0.092      1.365 r
  U17372/Y (OAI22X2MTR)                                  0.049      1.414 f
  U0_BANK_TOP/vACC_2_reg_1__11_/D (DFFRHQX4MTR)          0.000      1.414 f
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.097      1.418
  data required time                                                1.418
  --------------------------------------------------------------------------
  data required time                                                1.418
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U12919/Y (NOR2BX4MTR)                                  0.051      0.459 r
  U1892/Y (NOR2X2MTR)                                    0.035      0.495 f
  U6991/Y (CLKNAND2X4MTR)                                0.041      0.535 r
  U7856/Y (NAND2BX2MTR)                                  0.059      0.595 f
  U12008/Y (INVX3MTR)                                    0.046      0.640 r
  U890/Y (NAND2X2MTR)                                    0.059      0.699 f
  U6533/Y (INVX2MTR)                                     0.051      0.751 r
  U9687/Y (OAI21X2MTR)                                   0.072      0.823 f
  U16175/Y (CLKNAND2X2MTR)                               0.052      0.874 r
  U5930/Y (NAND4X4MTR)                                   0.067      0.941 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.017 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.088 f
  U8602/Y (NAND2X6MTR)                                   0.058      1.146 r
  U8732/Y (NOR2X12MTR)                                   0.033      1.179 f
  U1907/Y (INVX8MTR)                                     0.039      1.218 r
  U13863/Y (OAI21BX4MTR)                                 0.054      1.271 f
  U5514/Y (OAI22X1MTR)                                   0.058      1.329 r
  U0_BANK_TOP/vACC_1_reg_7__18_/D (DFFRQX4MTR)           0.000      1.329 r
  data arrival time                                                 1.329

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__18_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.181      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.329
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1520/Y (INVX8MTR)                                     0.035      0.410 f
  U1233/Y (INVX3MTR)                                     0.030      0.440 r
  U1612/Y (AOI21X4MTR)                                   0.045      0.485 f
  U1550/Y (NAND2X4MTR)                                   0.037      0.522 r
  U1093/Y (CLKNAND2X2MTR)                                0.051      0.573 f
  U8678/Y (OAI2BB1X4MTR)                                 0.062      0.635 r
  U10615/Y (NOR2X2MTR)                                   0.041      0.676 f
  U821/Y (INVX2MTR)                                      0.038      0.715 r
  U9196/Y (NAND2X2MTR)                                   0.071      0.785 f
  U9040/Y (OAI21X4MTR)                                   0.098      0.883 r
  U3278/Y (INVX4MTR)                                     0.050      0.932 f
  U1295/Y (NAND2X12MTR)                                  0.047      0.980 r
  U460/Y (INVX8MTR)                                      0.036      1.015 f
  U9471/Y (OAI21X8MTR)                                   0.073      1.088 r
  U6246/Y (NAND3X12MTR)                                  0.096      1.184 f
  U1772/Y (NAND2X6MTR)                                   0.055      1.239 r
  U90/Y (CLKNAND2X2MTR)                                  0.068      1.307 f
  U11415/Y (OAI22X1MTR)                                  0.075      1.382 r
  U0_BANK_TOP/vACC_0_reg_1__18_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_502_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U13184/Y (BUFX14MTR)                                   0.071      0.455 f
  U1129/Y (INVX4MTR)                                     0.047      0.502 r
  U10063/Y (CLKNAND2X2MTR)                               0.065      0.567 f
  U3381/Y (NAND4X6MTR)                                   0.070      0.637 r
  U11168/Y (INVX2MTR)                                    0.035      0.672 f
  U7138/Y (INVX1MTR)                                     0.040      0.712 r
  U7139/Y (INVX2MTR)                                     0.043      0.755 f
  U12164/Y (CLKNAND2X2MTR)                               0.048      0.803 r
  U3019/Y (NAND2X1MTR)                                   0.065      0.867 f
  U14516/Y (AOI22X1MTR)                                  0.101      0.968 r
  U2821/Y (OAI2B1X2MTR)                                  0.061      1.029 f
  U13372/Y (AOI211X2MTR)                                 0.103      1.132 r
  U17434/Y (CLKNAND2X2MTR)                               0.069      1.201 f
  U17435/Y (AOI211X4MTR)                                 0.124      1.324 r
  U8647/Y (NOR2X1MTR)                                    0.060      1.384 f
  PIM_result_reg_502_/D (DFFRHQX1MTR)                    0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_502_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_374_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U13184/Y (BUFX14MTR)                                   0.071      0.455 f
  U1129/Y (INVX4MTR)                                     0.047      0.502 r
  U10063/Y (CLKNAND2X2MTR)                               0.065      0.567 f
  U3381/Y (NAND4X6MTR)                                   0.070      0.637 r
  U11168/Y (INVX2MTR)                                    0.035      0.672 f
  U7138/Y (INVX1MTR)                                     0.040      0.712 r
  U7139/Y (INVX2MTR)                                     0.043      0.755 f
  U12164/Y (CLKNAND2X2MTR)                               0.048      0.803 r
  U3019/Y (NAND2X1MTR)                                   0.065      0.867 f
  U14516/Y (AOI22X1MTR)                                  0.101      0.968 r
  U2821/Y (OAI2B1X2MTR)                                  0.061      1.029 f
  U13372/Y (AOI211X2MTR)                                 0.103      1.132 r
  U17434/Y (CLKNAND2X2MTR)                               0.069      1.201 f
  U17435/Y (AOI211X4MTR)                                 0.124      1.324 r
  U8646/Y (NOR2X1MTR)                                    0.060      1.384 f
  PIM_result_reg_374_/D (DFFRHQX1MTR)                    0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_374_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_246_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U13184/Y (BUFX14MTR)                                   0.071      0.455 f
  U1129/Y (INVX4MTR)                                     0.047      0.502 r
  U10063/Y (CLKNAND2X2MTR)                               0.065      0.567 f
  U3381/Y (NAND4X6MTR)                                   0.070      0.637 r
  U11168/Y (INVX2MTR)                                    0.035      0.672 f
  U7138/Y (INVX1MTR)                                     0.040      0.712 r
  U7139/Y (INVX2MTR)                                     0.043      0.755 f
  U12164/Y (CLKNAND2X2MTR)                               0.048      0.803 r
  U3019/Y (NAND2X1MTR)                                   0.065      0.867 f
  U14516/Y (AOI22X1MTR)                                  0.101      0.968 r
  U2821/Y (OAI2B1X2MTR)                                  0.061      1.029 f
  U13372/Y (AOI211X2MTR)                                 0.103      1.132 r
  U17434/Y (CLKNAND2X2MTR)                               0.069      1.201 f
  U17435/Y (AOI211X4MTR)                                 0.124      1.324 r
  U8648/Y (NOR2X1MTR)                                    0.060      1.384 f
  PIM_result_reg_246_/D (DFFRHQX1MTR)                    0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_246_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_118_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U13184/Y (BUFX14MTR)                                   0.071      0.455 f
  U1129/Y (INVX4MTR)                                     0.047      0.502 r
  U10063/Y (CLKNAND2X2MTR)                               0.065      0.567 f
  U3381/Y (NAND4X6MTR)                                   0.070      0.637 r
  U11168/Y (INVX2MTR)                                    0.035      0.672 f
  U7138/Y (INVX1MTR)                                     0.040      0.712 r
  U7139/Y (INVX2MTR)                                     0.043      0.755 f
  U12164/Y (CLKNAND2X2MTR)                               0.048      0.803 r
  U3019/Y (NAND2X1MTR)                                   0.065      0.867 f
  U14516/Y (AOI22X1MTR)                                  0.101      0.968 r
  U2821/Y (OAI2B1X2MTR)                                  0.061      1.029 f
  U13372/Y (AOI211X2MTR)                                 0.103      1.132 r
  U17434/Y (CLKNAND2X2MTR)                               0.069      1.201 f
  U17435/Y (AOI211X4MTR)                                 0.124      1.324 r
  U8649/Y (NOR2X1MTR)                                    0.060      1.384 f
  PIM_result_reg_118_/D (DFFRHQX1MTR)                    0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_118_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U1585/Y (INVX14MTR)                                    0.055      0.270 r
  U1268/Y (INVX16MTR)                                    0.037      0.306 f
  U1238/Y (INVX18MTR)                                    0.039      0.345 r
  U8763/Y (INVX8MTR)                                     0.032      0.377 f
  U13750/Y (AND2X1MTR)                                   0.091      0.468 f
  U8363/Y (OAI21BX2MTR)                                  0.085      0.553 r
  U8359/Y (NAND2X4MTR)                                   0.067      0.620 f
  U5995/Y (NAND2X2MTR)                                   0.066      0.686 r
  U687/Y (OAI21X3MTR)                                    0.068      0.754 f
  U632/Y (AOI21X4MTR)                                    0.114      0.868 r
  U2514/Y (NAND2X4MTR)                                   0.066      0.934 f
  U9307/Y (AOI21X2MTR)                                   0.083      1.017 r
  U2459/Y (XNOR2X2MTR)                                   0.092      1.109 r
  U2555/Y (OAI22X4MTR)                                   0.085      1.195 f
  U2554/Y (NOR2X6MTR)                                    0.070      1.265 r
  U16206/Y (BUFX4MTR)                                    0.085      1.349 r
  U15889/Y (OAI22X2MTR)                                  0.043      1.393 f
  U0_BANK_TOP/vACC_0_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U9208/Y (INVX4MTR)                                     0.048      0.401 r
  U5240/Y (CLKNAND2X2MTR)                                0.057      0.458 f
  U2152/Y (AOI21X2MTR)                                   0.080      0.537 r
  U10742/Y (NOR2X2MTR)                                   0.053      0.590 f
  U16477/Y (NAND3X4MTR)                                  0.056      0.646 r
  U2515/Y (INVX4MTR)                                     0.030      0.676 f
  U10337/Y (CLKNAND2X4MTR)                               0.036      0.712 r
  U5105/Y (INVX4MTR)                                     0.029      0.741 f
  U16153/Y (NOR2X4MTR)                                   0.045      0.787 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U2089/Y (NAND2X4MTR)                                   0.052      0.893 r
  U2087/Y (NAND2X6MTR)                                   0.047      0.940 f
  U4851/Y (CLKNAND2X8MTR)                                0.052      0.992 r
  U9142/Y (NAND3X4MTR)                                   0.056      1.048 f
  U17061/Y (NAND2BX4MTR)                                 0.093      1.142 f
  U16452/Y (OAI211X4MTR)                                 0.044      1.186 r
  U9129/Y (NAND2X4MTR)                                   0.053      1.239 f
  U17060/Y (OAI22X4MTR)                                  0.082      1.321 r
  U11097/Y (OAI22X1MTR)                                  0.082      1.403 f
  U0_BANK_TOP/vACC_0_reg_6__5_/D (DFFRHQX4MTR)           0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1520/Y (INVX8MTR)                                     0.035      0.410 f
  U1233/Y (INVX3MTR)                                     0.030      0.440 r
  U1612/Y (AOI21X4MTR)                                   0.045      0.485 f
  U1550/Y (NAND2X4MTR)                                   0.037      0.522 r
  U1093/Y (CLKNAND2X2MTR)                                0.051      0.573 f
  U8678/Y (OAI2BB1X4MTR)                                 0.062      0.635 r
  U10615/Y (NOR2X2MTR)                                   0.041      0.676 f
  U821/Y (INVX2MTR)                                      0.038      0.715 r
  U9196/Y (NAND2X2MTR)                                   0.071      0.785 f
  U9040/Y (OAI21X4MTR)                                   0.098      0.883 r
  U3278/Y (INVX4MTR)                                     0.050      0.932 f
  U1295/Y (NAND2X12MTR)                                  0.047      0.980 r
  U460/Y (INVX8MTR)                                      0.036      1.015 f
  U9471/Y (OAI21X8MTR)                                   0.073      1.088 r
  U6246/Y (NAND3X12MTR)                                  0.096      1.184 f
  U1772/Y (NAND2X6MTR)                                   0.055      1.239 r
  U90/Y (CLKNAND2X2MTR)                                  0.068      1.307 f
  U11156/Y (OAI22X1MTR)                                  0.075      1.382 r
  U0_BANK_TOP/vACC_1_reg_1__18_/D (DFFRHQX2MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U11153/Y (NAND2X2MTR)                                  0.038      0.444 f
  U12643/Y (OAI2BB1X2MTR)                                0.038      0.482 r
  U1482/Y (INVX2MTR)                                     0.034      0.516 f
  U1489/Y (NAND2X4MTR)                                   0.034      0.549 r
  U1928/Y (NAND2X4MTR)                                   0.040      0.589 f
  U11378/Y (CLKNAND2X4MTR)                               0.052      0.641 r
  U1525/Y (INVX4MTR)                                     0.037      0.677 f
  U9453/Y (NOR2X4MTR)                                    0.050      0.728 r
  U9156/Y (INVX2MTR)                                     0.048      0.775 f
  U7036/Y (CLKNAND2X4MTR)                                0.036      0.812 r
  U1588/Y (NOR2X4MTR)                                    0.032      0.844 f
  U1466/Y (NOR2X6MTR)                                    0.057      0.900 r
  U2526/Y (NAND2X8MTR)                                   0.068      0.968 f
  U1470/Y (CLKNAND2X4MTR)                                0.043      1.011 r
  U2521/Y (NAND2X4MTR)                                   0.037      1.048 f
  U1479/Y (OAI21X3MTR)                                   0.063      1.111 r
  U9327/Y (AOI2BB2X4MTR)                                 0.108      1.219 r
  U8883/Y (OAI2BB1X4MTR)                                 0.064      1.283 f
  U6455/Y (INVX2MTR)                                     0.056      1.339 r
  U6490/Y (OAI22X1MTR)                                   0.065      1.404 f
  U0_BANK_TOP/vACC_0_reg_6__15_/D (DFFRHQX4MTR)          0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U12919/Y (NOR2BX4MTR)                                  0.051      0.459 r
  U1892/Y (NOR2X2MTR)                                    0.035      0.495 f
  U6991/Y (CLKNAND2X4MTR)                                0.041      0.535 r
  U7856/Y (NAND2BX2MTR)                                  0.059      0.595 f
  U12008/Y (INVX3MTR)                                    0.046      0.640 r
  U890/Y (NAND2X2MTR)                                    0.059      0.699 f
  U6533/Y (INVX2MTR)                                     0.051      0.751 r
  U9687/Y (OAI21X2MTR)                                   0.072      0.823 f
  U16175/Y (CLKNAND2X2MTR)                               0.052      0.874 r
  U5930/Y (NAND4X4MTR)                                   0.067      0.941 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.017 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.088 f
  U8602/Y (NAND2X6MTR)                                   0.058      1.146 r
  U8732/Y (NOR2X12MTR)                                   0.033      1.179 f
  U1907/Y (INVX8MTR)                                     0.039      1.218 r
  U3983/Y (NAND2X3MTR)                                   0.041      1.259 f
  U2022/Y (OAI2B1X4MTR)                                  0.046      1.306 r
  U8428/Y (OAI22X1MTR)                                   0.080      1.385 f
  U0_BANK_TOP/vACC_3_reg_7__19_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.004


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U5722/Y (AOI21X4MTR)                                   0.063      1.013 f
  U2417/Y (XNOR2X2MTR)                                   0.080      1.093 f
  U16246/Y (AOI22X4MTR)                                  0.122      1.215 r
  U13161/Y (OAI21X6MTR)                                  0.063      1.278 f
  U16545/Y (MXI2X6MTR)                                   0.073      1.352 r
  U8006/Y (OAI22X2MTR)                                   0.057      1.409 f
  U0_BANK_TOP/vACC_2_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U2031/Y (INVX14MTR)                                    0.043      0.293 f
  U1121/Y (INVX6MTR)                                     0.065      0.358 r
  U9931/Y (CLKNAND2X2MTR)                                0.062      0.420 f
  U7072/Y (NOR2X2MTR)                                    0.093      0.513 r
  U6651/Y (OAI21X2MTR)                                   0.077      0.590 f
  U953/Y (AOI21X4MTR)                                    0.085      0.675 r
  U16543/Y (XNOR2X2MTR)                                  0.121      0.796 r
  U3561/Y (NAND2X4MTR)                                   0.065      0.860 f
  U8201/Y (INVX2MTR)                                     0.053      0.914 r
  U17071/Y (NAND2X2MTR)                                  0.050      0.964 f
  U9620/Y (OAI2BB1X2MTR)                                 0.054      1.018 r
  U10546/Y (NAND2X2MTR)                                  0.045      1.064 f
  U407/Y (NAND2X2MTR)                                    0.055      1.119 r
  U8036/Y (AOI21X4MTR)                                   0.061      1.180 f
  U8061/Y (NAND2X2MTR)                                   0.056      1.236 r
  U8653/Y (NAND3X2MTR)                                   0.071      1.307 f
  U103/Y (NOR2X2MTR)                                     0.077      1.383 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX2MTR)
                                                         0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U11153/Y (NAND2X2MTR)                                  0.038      0.444 f
  U12643/Y (OAI2BB1X2MTR)                                0.038      0.482 r
  U1482/Y (INVX2MTR)                                     0.034      0.516 f
  U1489/Y (NAND2X4MTR)                                   0.034      0.549 r
  U1928/Y (NAND2X4MTR)                                   0.040      0.589 f
  U11378/Y (CLKNAND2X4MTR)                               0.052      0.641 r
  U1525/Y (INVX4MTR)                                     0.037      0.677 f
  U9453/Y (NOR2X4MTR)                                    0.050      0.728 r
  U9156/Y (INVX2MTR)                                     0.048      0.775 f
  U7036/Y (CLKNAND2X4MTR)                                0.036      0.812 r
  U1588/Y (NOR2X4MTR)                                    0.032      0.844 f
  U1466/Y (NOR2X6MTR)                                    0.057      0.900 r
  U2526/Y (NAND2X8MTR)                                   0.068      0.968 f
  U1470/Y (CLKNAND2X4MTR)                                0.043      1.011 r
  U2521/Y (NAND2X4MTR)                                   0.037      1.048 f
  U1479/Y (OAI21X3MTR)                                   0.063      1.111 r
  U9327/Y (AOI2BB2X4MTR)                                 0.108      1.219 r
  U8883/Y (OAI2BB1X4MTR)                                 0.064      1.283 f
  U6455/Y (INVX2MTR)                                     0.056      1.339 r
  U6491/Y (OAI22X1MTR)                                   0.065      1.404 f
  U0_BANK_TOP/vACC_3_reg_6__15_/D (DFFRHQX4MTR)          0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U10168/Y (INVX10MTR)                                   0.038      0.166 f
  U13027/Y (CLKNAND2X2MTR)                               0.061      0.227 r
  U1183/Y (INVX2MTR)                                     0.066      0.292 f
  U14444/Y (AOI22X1MTR)                                  0.095      0.388 r
  U8814/Y (NAND3X2MTR)                                   0.074      0.461 f
  U8769/Y (OR3X4MTR)                                     0.108      0.569 f
  U2114/Y (BUFX4MTR)                                     0.081      0.650 f
  U2138/Y (NOR2X8MTR)                                    0.071      0.721 r
  U12722/Y (OAI21X4MTR)                                  0.065      0.785 f
  U1741/Y (AOI21X8MTR)                                   0.071      0.856 r
  U2504/Y (OAI21X8MTR)                                   0.074      0.930 f
  U10172/Y (AOI21X8MTR)                                  0.098      1.028 r
  U16600/Y (OR2X8MTR)                                    0.099      1.127 r
  U4847/Y (INVX4MTR)                                     0.041      1.168 f
  U180/Y (INVX4MTR)                                      0.064      1.232 r
  U2285/Y (NAND2X4MTR)                                   0.071      1.303 f
  U2690/Y (OAI22X1MTR)                                   0.078      1.381 r
  U0_BANK_TOP/vACC_2_reg_5__9_/D (DFFRHQX2MTR)           0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1520/Y (INVX8MTR)                                     0.035      0.410 f
  U1233/Y (INVX3MTR)                                     0.030      0.440 r
  U1612/Y (AOI21X4MTR)                                   0.045      0.485 f
  U1550/Y (NAND2X4MTR)                                   0.037      0.522 r
  U1093/Y (CLKNAND2X2MTR)                                0.051      0.573 f
  U8678/Y (OAI2BB1X4MTR)                                 0.062      0.635 r
  U10615/Y (NOR2X2MTR)                                   0.041      0.676 f
  U821/Y (INVX2MTR)                                      0.038      0.715 r
  U9196/Y (NAND2X2MTR)                                   0.071      0.785 f
  U9040/Y (OAI21X4MTR)                                   0.098      0.883 r
  U3278/Y (INVX4MTR)                                     0.050      0.932 f
  U1295/Y (NAND2X12MTR)                                  0.047      0.980 r
  U460/Y (INVX8MTR)                                      0.036      1.015 f
  U9471/Y (OAI21X8MTR)                                   0.073      1.088 r
  U6246/Y (NAND3X12MTR)                                  0.096      1.184 f
  U5045/Y (CLKNAND2X12MTR)                               0.055      1.238 r
  U9699/Y (CLKNAND2X4MTR)                                0.070      1.308 f
  U10209/Y (OAI22X2MTR)                                  0.074      1.382 r
  U0_BANK_TOP/vACC_0_reg_1__11_/D (DFFRHQX4MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U12919/Y (NOR2BX4MTR)                                  0.051      0.459 r
  U1892/Y (NOR2X2MTR)                                    0.035      0.495 f
  U6991/Y (CLKNAND2X4MTR)                                0.041      0.535 r
  U7856/Y (NAND2BX2MTR)                                  0.059      0.595 f
  U12008/Y (INVX3MTR)                                    0.046      0.640 r
  U890/Y (NAND2X2MTR)                                    0.059      0.699 f
  U6533/Y (INVX2MTR)                                     0.051      0.751 r
  U9687/Y (OAI21X2MTR)                                   0.072      0.823 f
  U16175/Y (CLKNAND2X2MTR)                               0.052      0.874 r
  U5930/Y (NAND4X4MTR)                                   0.067      0.941 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.017 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.088 f
  U8602/Y (NAND2X6MTR)                                   0.058      1.146 r
  U8732/Y (NOR2X12MTR)                                   0.033      1.179 f
  U4815/Y (OAI21X3MTR)                                   0.073      1.253 r
  U4807/Y (INVX3MTR)                                     0.049      1.302 f
  U2634/Y (OAI22X1MTR)                                   0.056      1.358 r
  U0_BANK_TOP/vACC_3_reg_7__21_/D (DFFRHQX1MTR)          0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U2856/Y (NAND2X8MTR)                                   0.044      0.966 f
  U10721/Y (CLKNAND2X4MTR)                               0.045      1.011 r
  U1932/Y (NAND2X8MTR)                                   0.051      1.061 f
  U11793/Y (NAND2X12MTR)                                 0.044      1.106 r
  U168/Y (BUFX8MTR)                                      0.089      1.195 r
  U4558/Y (NAND2X5MTR)                                   0.060      1.255 f
  U1477/Y (OAI22X2MTR)                                   0.072      1.327 r
  U0_BANK_TOP/vACC_2_reg_6__10_/D (DFFRQX4MTR)           0.000      1.327 r
  data arrival time                                                 1.327

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__10_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.183      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.327
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U1247/Y (BUFX6MTR)                                     0.082      0.199 f
  U1222/Y (NOR2X6MTR)                                    0.090      0.289 r
  U4170/Y (INVX4MTR)                                     0.041      0.330 f
  U3512/Y (INVX3MTR)                                     0.038      0.369 r
  U12674/Y (AOI22X2MTR)                                  0.045      0.414 f
  U3649/Y (AND3X4MTR)                                    0.122      0.536 f
  U721/Y (NAND2X4MTR)                                    0.049      0.585 r
  U9853/Y (INVX3MTR)                                     0.053      0.639 f
  U6730/Y (CLKOR2X4MTR)                                  0.104      0.743 f
  U9124/Y (OAI2BB1X4MTR)                                 0.041      0.784 r
  U10099/Y (NAND3X4MTR)                                  0.058      0.842 f
  U1382/Y (NAND3X6MTR)                                   0.053      0.895 r
  U6256/Y (NAND2X6MTR)                                   0.060      0.955 f
  U1613/Y (NAND2X12MTR)                                  0.047      1.003 r
  U309/Y (XNOR2X2MTR)                                    0.068      1.070 r
  U252/Y (AND2X4MTR)                                     0.126      1.196 r
  U13011/Y (NOR2X8MTR)                                   0.034      1.230 f
  U144/Y (NAND2X2MTR)                                    0.044      1.274 r
  U10071/Y (INVX3MTR)                                    0.034      1.308 f
  U17145/Y (OAI22X2MTR)                                  0.051      1.359 r
  U0_BANK_TOP/vACC_0_reg_5__8_/D (DFFRHQX1MTR)           0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__8_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U1247/Y (BUFX6MTR)                                     0.082      0.199 f
  U1222/Y (NOR2X6MTR)                                    0.090      0.289 r
  U4170/Y (INVX4MTR)                                     0.041      0.330 f
  U3512/Y (INVX3MTR)                                     0.038      0.369 r
  U12674/Y (AOI22X2MTR)                                  0.045      0.414 f
  U3649/Y (AND3X4MTR)                                    0.122      0.536 f
  U721/Y (NAND2X4MTR)                                    0.049      0.585 r
  U9853/Y (INVX3MTR)                                     0.053      0.639 f
  U6730/Y (CLKOR2X4MTR)                                  0.104      0.743 f
  U9124/Y (OAI2BB1X4MTR)                                 0.041      0.784 r
  U10099/Y (NAND3X4MTR)                                  0.058      0.842 f
  U1382/Y (NAND3X6MTR)                                   0.053      0.895 r
  U6256/Y (NAND2X6MTR)                                   0.060      0.955 f
  U1613/Y (NAND2X12MTR)                                  0.047      1.003 r
  U309/Y (XNOR2X2MTR)                                    0.068      1.070 r
  U252/Y (AND2X4MTR)                                     0.126      1.196 r
  U13011/Y (NOR2X8MTR)                                   0.034      1.230 f
  U144/Y (NAND2X2MTR)                                    0.044      1.274 r
  U10071/Y (INVX3MTR)                                    0.034      1.308 f
  U17200/Y (OAI22X2MTR)                                  0.051      1.359 r
  U0_BANK_TOP/vACC_1_reg_5__8_/D (DFFRHQX1MTR)           0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__8_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1256/Y (INVX8MTR)                                     0.033      0.366 f
  U4531/Y (CLKNAND2X2MTR)                                0.030      0.396 r
  U1169/Y (NAND3X2MTR)                                   0.074      0.470 f
  U8546/Y (OAI21BX4MTR)                                  0.081      0.551 r
  U8517/Y (NAND2X4MTR)                                   0.061      0.612 f
  U8283/Y (INVX4MTR)                                     0.043      0.655 r
  U4232/Y (CLKNAND2X4MTR)                                0.043      0.698 f
  U2374/Y (NAND2X4MTR)                                   0.041      0.739 r
  U2069/Y (NAND2X4MTR)                                   0.041      0.780 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.826 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.870 f
  U2360/Y (NAND2X8MTR)                                   0.041      0.910 r
  U5477/Y (NAND2X8MTR)                                   0.053      0.964 f
  U8077/Y (XNOR2X2MTR)                                   0.076      1.039 f
  U9235/Y (AOI22X2MTR)                                   0.096      1.135 r
  U154/Y (OAI21X2MTR)                                    0.074      1.209 f
  U7187/Y (MXI2X2MTR)                                    0.109      1.318 r
  U6972/Y (OAI2BB2X1MTR)                                 0.088      1.406 f
  U0_BANK_TOP/vACC_3_reg_4__0_/D (DFFRHQX4MTR)           0.000      1.406 f
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.114      0.114 f
  U3893/Y (INVX14MTR)                                    0.038      0.152 r
  U4134/Y (CLKNAND2X4MTR)                                0.051      0.203 f
  U15387/Y (CLKNAND2X8MTR)                               0.053      0.256 r
  U9895/Y (INVX8MTR)                                     0.042      0.298 f
  U7110/Y (INVX4MTR)                                     0.052      0.350 r
  U15894/Y (NAND2BX2MTR)                                 0.059      0.408 f
  U7778/Y (NOR2X2MTR)                                    0.091      0.499 r
  U926/Y (OAI21X4MTR)                                    0.071      0.570 f
  U781/Y (AOI21X4MTR)                                    0.104      0.674 r
  U10663/Y (XNOR2X1MTR)                                  0.067      0.741 f
  U2350/Y (NOR2X3MTR)                                    0.102      0.843 r
  U5465/Y (CLKNAND2X2MTR)                                0.094      0.937 f
  U12716/Y (OAI21X6MTR)                                  0.056      0.993 r
  U7781/Y (XNOR2X2MTR)                                   0.123      1.116 r
  U7219/Y (NOR2BX2MTR)                                   0.132      1.248 r
  U13521/Y (NAND3X4MTR)                                  0.072      1.320 f
  U16074/Y (AOI21X1MTR)                                  0.075      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U11153/Y (NAND2X2MTR)                                  0.038      0.444 f
  U12643/Y (OAI2BB1X2MTR)                                0.038      0.482 r
  U1482/Y (INVX2MTR)                                     0.034      0.516 f
  U1489/Y (NAND2X4MTR)                                   0.034      0.549 r
  U1928/Y (NAND2X4MTR)                                   0.040      0.589 f
  U11378/Y (CLKNAND2X4MTR)                               0.052      0.641 r
  U1525/Y (INVX4MTR)                                     0.037      0.677 f
  U9453/Y (NOR2X4MTR)                                    0.050      0.728 r
  U9156/Y (INVX2MTR)                                     0.048      0.775 f
  U7036/Y (CLKNAND2X4MTR)                                0.036      0.812 r
  U1588/Y (NOR2X4MTR)                                    0.032      0.844 f
  U1466/Y (NOR2X6MTR)                                    0.057      0.900 r
  U2526/Y (NAND2X8MTR)                                   0.068      0.968 f
  U1470/Y (CLKNAND2X4MTR)                                0.043      1.011 r
  U2521/Y (NAND2X4MTR)                                   0.037      1.048 f
  U1479/Y (OAI21X3MTR)                                   0.063      1.111 r
  U9327/Y (AOI2BB2X4MTR)                                 0.108      1.219 r
  U8883/Y (OAI2BB1X4MTR)                                 0.064      1.283 f
  U6455/Y (INVX2MTR)                                     0.056      1.339 r
  U6480/Y (OAI22X1MTR)                                   0.065      1.404 f
  U0_BANK_TOP/vACC_1_reg_6__15_/D (DFFRHQX4MTR)          0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U10941/Y (BUFX10MTR)                                   0.073      0.458 f
  U9722/Y (INVX4MTR)                                     0.046      0.503 r
  U9866/Y (CLKNAND2X2MTR)                                0.043      0.546 f
  U10817/Y (OAI2B1X1MTR)                                 0.037      0.583 r
  U9787/Y (NOR2X2MTR)                                    0.044      0.627 f
  U5973/Y (OAI2B1X2MTR)                                  0.053      0.680 r
  U6472/Y (INVX2MTR)                                     0.088      0.768 f
  U9682/Y (AND3X2MTR)                                    0.122      0.890 f
  U7637/Y (AND2X4MTR)                                    0.084      0.974 f
  U10578/Y (AOI21X2MTR)                                  0.077      1.051 r
  U995/Y (NAND3X2MTR)                                    0.118      1.169 f
  U2707/Y (AND2X2MTR)                                    0.126      1.295 f
  U101/Y (NOR2X4MTR)                                     0.073      1.368 r
  U11438/Y (NOR2X1MTR)                                   0.045      1.412 f
  PIM_result_reg_12_/D (DFFRHQX4MTR)                     0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_12_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U4763/Y (AOI21X2MTR)                                   0.066      1.016 f
  U247/Y (XNOR2X1MTR)                                    0.080      1.096 f
  U5666/Y (NAND2X2MTR)                                   0.056      1.152 r
  U1350/Y (NAND3X4MTR)                                   0.095      1.248 f
  U88/Y (AOI21X6MTR)                                     0.102      1.350 r
  U13288/Y (OAI22X2MTR)                                  0.055      1.405 f
  U0_BANK_TOP/vACC_3_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U9431/Y (NAND2X4MTR)                                   0.054      0.956 f
  U11997/Y (AOI21X2MTR)                                  0.095      1.050 r
  U249/Y (XNOR2X1MTR)                                    0.084      1.134 r
  U218/Y (NAND2X2MTR)                                    0.072      1.206 f
  U16280/Y (NAND3X4MTR)                                  0.066      1.273 r
  U7415/Y (INVX2MTR)                                     0.050      1.323 f
  U17309/Y (OAI22X2MTR)                                  0.057      1.380 r
  U0_BANK_TOP/vACC_2_reg_7__15_/D (DFFRHQX2MTR)          0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/Q (DFFRHQX1MTR)
                                                         0.147      0.147 f
  U882/Y (AND2X4MTR)                                     0.106      0.253 f
  U3578/Y (INVX3MTR)                                     0.048      0.301 r
  U9233/Y (OAI22X1MTR)                                   0.073      0.374 f
  U13060/Y (NOR2X1MTR)                                   0.088      0.463 r
  U1604/Y (NAND4X4MTR)                                   0.098      0.561 f
  U8831/Y (INVX3MTR)                                     0.083      0.644 r
  U1374/Y (NAND2X6MTR)                                   0.063      0.706 f
  U648/Y (AOI21X4MTR)                                    0.105      0.811 r
  U15068/Y (AOI2BB1X1MTR)                                0.116      0.928 r
  U17759/Y (XNOR2X1MTR)                                  0.048      0.976 f
  U4865/Y (AOI22X1MTR)                                   0.101      1.077 r
  U9059/Y (OAI2BB1X2MTR)                                 0.053      1.130 f
  U1409/Y (NAND2BX1MTR)                                  0.147      1.276 f
  U8785/Y (OAI21X6MTR)                                   0.060      1.336 r
  U8811/Y (OAI22X2MTR)                                   0.056      1.393 f
  U0_BANK_TOP/vACC_2_reg_2__3_/D (DFFRHQX2MTR)           0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__3_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U5722/Y (AOI21X4MTR)                                   0.063      1.013 f
  U2417/Y (XNOR2X2MTR)                                   0.080      1.093 f
  U16246/Y (AOI22X4MTR)                                  0.122      1.215 r
  U13161/Y (OAI21X6MTR)                                  0.063      1.278 f
  U16545/Y (MXI2X6MTR)                                   0.073      1.352 r
  U11387/Y (OAI22X2MTR)                                  0.057      1.409 f
  U0_BANK_TOP/vACC_3_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.409 f
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U2257/Y (INVX16MTR)                                    0.032      0.157 f
  U9428/Y (NAND2X12MTR)                                  0.035      0.192 r
  U11441/Y (CLKNAND2X16MTR)                              0.064      0.256 f
  U6309/Y (INVX14MTR)                                    0.070      0.326 r
  U1966/Y (INVX12MTR)                                    0.049      0.375 f
  U2095/Y (INVX8MTR)                                     0.035      0.410 r
  U3497/Y (NOR2X4MTR)                                    0.024      0.433 f
  U4127/Y (INVX2MTR)                                     0.038      0.472 r
  U6960/Y (CLKNAND2X4MTR)                                0.050      0.521 f
  U912/Y (OAI21X2MTR)                                    0.084      0.605 r
  U12339/Y (OAI2BB2X2MTR)                                0.132      0.737 r
  U13292/Y (NAND2X2MTR)                                  0.067      0.804 f
  U12161/Y (OAI2B11X4MTR)                                0.046      0.850 r
  U12068/Y (XNOR2X2MTR)                                  0.096      0.947 r
  U1627/Y (NOR2X4MTR)                                    0.053      0.999 f
  U1626/Y (NAND2X3MTR)                                   0.054      1.054 r
  U16286/Y (NOR2X1MTR)                                   0.043      1.097 f
  U11768/Y (NAND3BX4MTR)                                 0.099      1.196 f
  U3707/Y (NOR2X4MTR)                                    0.068      1.264 r
  U7721/Y (NAND3BX4MTR)                                  0.066      1.330 f
  U15357/Y (CLKNAND2X2MTR)                               0.043      1.373 r
  U18881/Y (INVX2MTR)                                    0.029      1.402 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX2MTR)
                                                         0.000      1.402 f
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U9508/Y (NAND2X12MTR)                                  0.047      1.121 f
  U233/Y (BUFX10MTR)                                     0.087      1.208 f
  U8171/Y (NAND2X1MTR)                                   0.033      1.241 r
  U3032/Y (NAND2X2MTR)                                   0.056      1.297 f
  U4247/Y (OAI22X1MTR)                                   0.062      1.360 r
  U0_BANK_TOP/vACC_0_reg_1__16_/D (DFFRHQX1MTR)          0.000      1.360 r
  data arrival time                                                 1.360

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.360
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_314_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U5207/Y (INVX4MTR)                                     0.056      0.400 f
  U711/Y (INVX8MTR)                                      0.047      0.447 r
  U5197/Y (INVX2MTR)                                     0.062      0.509 f
  U16526/Y (CLKNAND2X2MTR)                               0.054      0.563 r
  U810/Y (NAND4X4MTR)                                    0.115      0.678 f
  U10684/Y (NOR2X3MTR)                                   0.083      0.761 r
  U16092/Y (NAND3BX4MTR)                                 0.070      0.831 f
  U3068/Y (NAND2BX8MTR)                                  0.099      0.929 f
  U446/Y (NOR2X4MTR)                                     0.080      1.009 r
  U4859/Y (NAND2X2MTR)                                   0.064      1.073 f
  U4850/Y (NAND3BX4MTR)                                  0.054      1.128 r
  U2750/Y (NOR2X4MTR)                                    0.039      1.166 f
  U10905/Y (CLKNAND2X2MTR)                               0.043      1.209 r
  U173/Y (MXI2X2MTR)                                     0.073      1.282 f
  U15366/Y (NOR2X1MTR)                                   0.060      1.342 r
  PIM_result_reg_314_/D (DFFRQX2MTR)                     0.000      1.342 r
  data arrival time                                                 1.342

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_314_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.342
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_186_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U5207/Y (INVX4MTR)                                     0.056      0.400 f
  U711/Y (INVX8MTR)                                      0.047      0.447 r
  U5197/Y (INVX2MTR)                                     0.062      0.509 f
  U16526/Y (CLKNAND2X2MTR)                               0.054      0.563 r
  U810/Y (NAND4X4MTR)                                    0.115      0.678 f
  U10684/Y (NOR2X3MTR)                                   0.083      0.761 r
  U16092/Y (NAND3BX4MTR)                                 0.070      0.831 f
  U3068/Y (NAND2BX8MTR)                                  0.099      0.929 f
  U446/Y (NOR2X4MTR)                                     0.080      1.009 r
  U4859/Y (NAND2X2MTR)                                   0.064      1.073 f
  U4850/Y (NAND3BX4MTR)                                  0.054      1.128 r
  U2750/Y (NOR2X4MTR)                                    0.039      1.166 f
  U10905/Y (CLKNAND2X2MTR)                               0.043      1.209 r
  U173/Y (MXI2X2MTR)                                     0.073      1.282 f
  U15367/Y (NOR2X1MTR)                                   0.060      1.342 r
  PIM_result_reg_186_/D (DFFRQX2MTR)                     0.000      1.342 r
  data arrival time                                                 1.342

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_186_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.342
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_58_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U5207/Y (INVX4MTR)                                     0.056      0.400 f
  U711/Y (INVX8MTR)                                      0.047      0.447 r
  U5197/Y (INVX2MTR)                                     0.062      0.509 f
  U16526/Y (CLKNAND2X2MTR)                               0.054      0.563 r
  U810/Y (NAND4X4MTR)                                    0.115      0.678 f
  U10684/Y (NOR2X3MTR)                                   0.083      0.761 r
  U16092/Y (NAND3BX4MTR)                                 0.070      0.831 f
  U3068/Y (NAND2BX8MTR)                                  0.099      0.929 f
  U446/Y (NOR2X4MTR)                                     0.080      1.009 r
  U4859/Y (NAND2X2MTR)                                   0.064      1.073 f
  U4850/Y (NAND3BX4MTR)                                  0.054      1.128 r
  U2750/Y (NOR2X4MTR)                                    0.039      1.166 f
  U10905/Y (CLKNAND2X2MTR)                               0.043      1.209 r
  U173/Y (MXI2X2MTR)                                     0.073      1.282 f
  U15368/Y (NOR2X1MTR)                                   0.060      1.342 r
  PIM_result_reg_58_/D (DFFRQX2MTR)                      0.000      1.342 r
  data arrival time                                                 1.342

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_58_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.342
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.114      0.114 f
  U3893/Y (INVX14MTR)                                    0.038      0.152 r
  U4134/Y (CLKNAND2X4MTR)                                0.051      0.203 f
  U15387/Y (CLKNAND2X8MTR)                               0.053      0.256 r
  U9895/Y (INVX8MTR)                                     0.042      0.298 f
  U3519/Y (INVX4MTR)                                     0.052      0.350 r
  U12684/Y (NAND2BX2MTR)                                 0.067      0.417 f
  U15987/Y (NOR2X3MTR)                                   0.086      0.503 r
  U11363/Y (OAI21X4MTR)                                  0.071      0.574 f
  U7955/Y (AOI21X6MTR)                                   0.098      0.672 r
  U708/Y (OAI21X2MTR)                                    0.068      0.740 f
  U10645/Y (XNOR2X2MTR)                                  0.080      0.820 f
  U3128/Y (NOR2X4MTR)                                    0.081      0.900 r
  U8813/Y (NAND2BX4MTR)                                  0.090      0.990 r
  U499/Y (CLKNAND2X2MTR)                                 0.044      1.034 f
  U405/Y (INVX2MTR)                                      0.039      1.073 r
  U2373/Y (AOI21X3MTR)                                   0.052      1.125 f
  U1848/Y (OAI2BB1X4MTR)                                 0.098      1.223 f
  U8028/Y (INVX4MTR)                                     0.044      1.267 r
  U10302/Y (NAND3X4MTR)                                  0.059      1.325 f
  U1860/Y (NOR2X4MTR)                                    0.061      1.386 r
  U1859/Y (NOR2X2MTR)                                    0.032      1.418 f
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.092      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_93_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U3884/Y (INVX4MTR)                                     0.040      0.457 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.491 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.589 f
  U3166/Y (INVX2MTR)                                     0.079      0.667 r
  U11313/Y (CLKNAND2X4MTR)                               0.063      0.731 f
  U12062/Y (INVX4MTR)                                    0.050      0.780 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.868 f
  U16337/Y (NOR2X4MTR)                                   0.107      0.975 r
  U11274/Y (NOR2X1MTR)                                   0.058      1.033 f
  U12310/Y (OAI211X2MTR)                                 0.057      1.090 r
  U11735/Y (NOR2X4MTR)                                   0.062      1.153 f
  U10946/Y (OAI21X4MTR)                                  0.048      1.201 r
  U2497/Y (AOI22X2MTR)                                   0.093      1.294 f
  U8528/Y (NOR2X1MTR)                                    0.070      1.364 r
  PIM_result_reg_93_/D (DFFRHQX1MTR)                     0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_93_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.146      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_221_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U3884/Y (INVX4MTR)                                     0.040      0.457 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.491 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.589 f
  U3166/Y (INVX2MTR)                                     0.079      0.667 r
  U11313/Y (CLKNAND2X4MTR)                               0.063      0.731 f
  U12062/Y (INVX4MTR)                                    0.050      0.780 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.868 f
  U16337/Y (NOR2X4MTR)                                   0.107      0.975 r
  U11274/Y (NOR2X1MTR)                                   0.058      1.033 f
  U12310/Y (OAI211X2MTR)                                 0.057      1.090 r
  U11735/Y (NOR2X4MTR)                                   0.062      1.153 f
  U10946/Y (OAI21X4MTR)                                  0.048      1.201 r
  U2497/Y (AOI22X2MTR)                                   0.093      1.294 f
  U15408/Y (NOR2X1MTR)                                   0.070      1.364 r
  PIM_result_reg_221_/D (DFFRHQX1MTR)                    0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_221_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.146      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_349_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U3884/Y (INVX4MTR)                                     0.040      0.457 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.491 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.589 f
  U3166/Y (INVX2MTR)                                     0.079      0.667 r
  U11313/Y (CLKNAND2X4MTR)                               0.063      0.731 f
  U12062/Y (INVX4MTR)                                    0.050      0.780 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.868 f
  U16337/Y (NOR2X4MTR)                                   0.107      0.975 r
  U11274/Y (NOR2X1MTR)                                   0.058      1.033 f
  U12310/Y (OAI211X2MTR)                                 0.057      1.090 r
  U11735/Y (NOR2X4MTR)                                   0.062      1.153 f
  U10946/Y (OAI21X4MTR)                                  0.048      1.201 r
  U2497/Y (AOI22X2MTR)                                   0.093      1.294 f
  U15407/Y (NOR2X1MTR)                                   0.070      1.364 r
  PIM_result_reg_349_/D (DFFRHQX1MTR)                    0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_349_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.146      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_477_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U3884/Y (INVX4MTR)                                     0.040      0.457 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.491 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.589 f
  U3166/Y (INVX2MTR)                                     0.079      0.667 r
  U11313/Y (CLKNAND2X4MTR)                               0.063      0.731 f
  U12062/Y (INVX4MTR)                                    0.050      0.780 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.868 f
  U16337/Y (NOR2X4MTR)                                   0.107      0.975 r
  U11274/Y (NOR2X1MTR)                                   0.058      1.033 f
  U12310/Y (OAI211X2MTR)                                 0.057      1.090 r
  U11735/Y (NOR2X4MTR)                                   0.062      1.153 f
  U10946/Y (OAI21X4MTR)                                  0.048      1.201 r
  U2497/Y (AOI22X2MTR)                                   0.093      1.294 f
  U3704/Y (NOR2X1MTR)                                    0.070      1.364 r
  PIM_result_reg_477_/D (DFFRHQX1MTR)                    0.000      1.364 r
  data arrival time                                                 1.364

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_477_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.146      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.364
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U2164/Y (NAND2X4MTR)                                   0.043      0.586 f
  U9574/Y (OAI2BB1X4MTR)                                 0.052      0.637 r
  U786/Y (NOR2X2MTR)                                     0.047      0.684 f
  U1958/Y (NOR2X4MTR)                                    0.085      0.769 r
  U2023/Y (NAND2X6MTR)                                   0.064      0.833 f
  U12957/Y (OAI21X8MTR)                                  0.107      0.940 r
  U16065/Y (XNOR2X1MTR)                                  0.089      1.029 r
  U11641/Y (OAI2BB2X2MTR)                                0.134      1.163 r
  U10346/Y (AOI2BB1X4MTR)                                0.046      1.209 f
  U9381/Y (INVX2MTR)                                     0.042      1.251 r
  U11468/Y (NOR2X4MTR)                                   0.032      1.283 f
  U17150/Y (OAI22X2MTR)                                  0.050      1.333 r
  U0_BANK_TOP/vACC_0_reg_3__8_/D (DFFRQX2MTR)            0.000      1.333 r
  data arrival time                                                 1.333

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__8_/CK (DFFRQX2MTR)           0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.333
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U7840/Y (NAND2X4MTR)                                   0.051      0.593 f
  U5040/Y (CLKNAND2X4MTR)                                0.067      0.661 r
  U2143/Y (NOR2X8MTR)                                    0.037      0.698 f
  U2578/Y (NOR2X6MTR)                                    0.075      0.773 r
  U9241/Y (NOR2BX4MTR)                                   0.111      0.884 r
  U8986/Y (NAND2X4MTR)                                   0.063      0.947 f
  U8800/Y (CLKNAND2X8MTR)                                0.046      0.993 r
  U5392/Y (XNOR2X2MTR)                                   0.069      1.062 r
  U2936/Y (NAND2X2MTR)                                   0.057      1.120 f
  U8655/Y (OAI21X2MTR)                                   0.051      1.170 r
  U2939/Y (NOR2X4MTR)                                    0.053      1.223 f
  U2837/Y (MXI2X6MTR)                                    0.070      1.293 r
  U16220/Y (NAND2X2MTR)                                  0.056      1.349 f
  U13203/Y (OAI2BB1X2MTR)                                0.043      1.392 r
  U0_BANK_TOP/vACC_2_reg_2__0_/D (DFFRHQX2MTR)           0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/Q (DFFRHQX1MTR)
                                                         0.147      0.147 f
  U882/Y (AND2X4MTR)                                     0.106      0.253 f
  U3578/Y (INVX3MTR)                                     0.048      0.301 r
  U9233/Y (OAI22X1MTR)                                   0.073      0.374 f
  U13060/Y (NOR2X1MTR)                                   0.088      0.463 r
  U1604/Y (NAND4X4MTR)                                   0.098      0.561 f
  U8831/Y (INVX3MTR)                                     0.083      0.644 r
  U1374/Y (NAND2X6MTR)                                   0.063      0.706 f
  U648/Y (AOI21X4MTR)                                    0.105      0.811 r
  U15068/Y (AOI2BB1X1MTR)                                0.116      0.928 r
  U17759/Y (XNOR2X1MTR)                                  0.048      0.976 f
  U4865/Y (AOI22X1MTR)                                   0.101      1.077 r
  U9059/Y (OAI2BB1X2MTR)                                 0.053      1.130 f
  U1409/Y (NAND2BX1MTR)                                  0.147      1.276 f
  U8785/Y (OAI21X6MTR)                                   0.060      1.336 r
  U10195/Y (OAI22X2MTR)                                  0.056      1.393 f
  U0_BANK_TOP/vACC_1_reg_2__3_/D (DFFRHQX2MTR)           0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__3_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_268_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U10941/Y (BUFX10MTR)                                   0.073      0.458 f
  U9722/Y (INVX4MTR)                                     0.046      0.503 r
  U9866/Y (CLKNAND2X2MTR)                                0.043      0.546 f
  U10817/Y (OAI2B1X1MTR)                                 0.037      0.583 r
  U9787/Y (NOR2X2MTR)                                    0.044      0.627 f
  U5973/Y (OAI2B1X2MTR)                                  0.053      0.680 r
  U6472/Y (INVX2MTR)                                     0.088      0.768 f
  U9682/Y (AND3X2MTR)                                    0.122      0.890 f
  U7637/Y (AND2X4MTR)                                    0.084      0.974 f
  U10578/Y (AOI21X2MTR)                                  0.077      1.051 r
  U995/Y (NAND3X2MTR)                                    0.118      1.169 f
  U2707/Y (AND2X2MTR)                                    0.126      1.295 f
  U101/Y (NOR2X4MTR)                                     0.073      1.368 r
  U10284/Y (NOR2X1MTR)                                   0.045      1.412 f
  PIM_result_reg_268_/D (DFFRHQX4MTR)                    0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_268_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U5687/Y (BUFX16MTR)                                    0.082      0.329 r
  U1506/Y (INVX6MTR)                                     0.034      0.363 f
  U6007/Y (CLKNAND2X2MTR)                                0.031      0.394 r
  U3389/Y (NAND4X2MTR)                                   0.097      0.490 f
  U8702/Y (NAND2X2MTR)                                   0.077      0.568 r
  U3250/Y (INVX4MTR)                                     0.045      0.612 f
  U4150/Y (NOR2X1MTR)                                    0.078      0.690 r
  U8245/Y (NAND2BX4MTR)                                  0.087      0.777 r
  U2057/Y (INVX2MTR)                                     0.037      0.814 f
  U7653/Y (NAND2X4MTR)                                   0.046      0.860 r
  U7638/Y (INVX1MTR)                                     0.048      0.908 f
  U9550/Y (OAI31X2MTR)                                   0.118      1.026 r
  U2800/Y (AOI21X1MTR)                                   0.071      1.097 f
  U11932/Y (NAND3BX4MTR)                                 0.072      1.169 r
  U2587/Y (NAND4X4MTR)                                   0.103      1.272 f
  U19195/Y (OAI2B2X2MTR)                                 0.124      1.395 f
  U0_BANK_TOP/vACC_2_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U7840/Y (NAND2X4MTR)                                   0.051      0.593 f
  U5040/Y (CLKNAND2X4MTR)                                0.067      0.661 r
  U2143/Y (NOR2X8MTR)                                    0.037      0.698 f
  U2578/Y (NOR2X6MTR)                                    0.075      0.773 r
  U9241/Y (NOR2BX4MTR)                                   0.111      0.884 r
  U8986/Y (NAND2X4MTR)                                   0.063      0.947 f
  U8800/Y (CLKNAND2X8MTR)                                0.046      0.993 r
  U5392/Y (XNOR2X2MTR)                                   0.069      1.062 r
  U2936/Y (NAND2X2MTR)                                   0.057      1.120 f
  U8655/Y (OAI21X2MTR)                                   0.051      1.170 r
  U2939/Y (NOR2X4MTR)                                    0.053      1.223 f
  U2837/Y (MXI2X6MTR)                                    0.070      1.293 r
  U19225/Y (NAND2X2MTR)                                  0.056      1.349 f
  U13201/Y (OAI2BB1X2MTR)                                0.043      1.392 r
  U0_BANK_TOP/vACC_3_reg_2__0_/D (DFFRHQX2MTR)           0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U9208/Y (INVX4MTR)                                     0.048      0.401 r
  U5240/Y (CLKNAND2X2MTR)                                0.057      0.458 f
  U2152/Y (AOI21X2MTR)                                   0.080      0.537 r
  U10742/Y (NOR2X2MTR)                                   0.053      0.590 f
  U16477/Y (NAND3X4MTR)                                  0.056      0.646 r
  U2515/Y (INVX4MTR)                                     0.030      0.676 f
  U10337/Y (CLKNAND2X4MTR)                               0.036      0.712 r
  U5105/Y (INVX4MTR)                                     0.029      0.741 f
  U16153/Y (NOR2X4MTR)                                   0.045      0.787 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U2089/Y (NAND2X4MTR)                                   0.052      0.893 r
  U2087/Y (NAND2X6MTR)                                   0.047      0.940 f
  U7624/Y (INVX2MTR)                                     0.045      0.985 r
  U2140/Y (NAND2X1MTR)                                   0.059      1.044 f
  U10137/Y (OAI2B1X4MTR)                                 0.114      1.157 f
  U1874/Y (NAND2X4MTR)                                   0.037      1.194 r
  U16402/Y (NOR2X4MTR)                                   0.034      1.228 f
  U1863/Y (MXI2X6MTR)                                    0.066      1.295 r
  U5533/Y (NAND2X3MTR)                                   0.053      1.347 f
  U11338/Y (OAI21X2MTR)                                  0.039      1.387 r
  U0_BANK_TOP/vACC_0_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_396_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U10941/Y (BUFX10MTR)                                   0.073      0.458 f
  U9722/Y (INVX4MTR)                                     0.046      0.503 r
  U9866/Y (CLKNAND2X2MTR)                                0.043      0.546 f
  U10817/Y (OAI2B1X1MTR)                                 0.037      0.583 r
  U9787/Y (NOR2X2MTR)                                    0.044      0.627 f
  U5973/Y (OAI2B1X2MTR)                                  0.053      0.680 r
  U6472/Y (INVX2MTR)                                     0.088      0.768 f
  U9682/Y (AND3X2MTR)                                    0.122      0.890 f
  U7637/Y (AND2X4MTR)                                    0.084      0.974 f
  U10578/Y (AOI21X2MTR)                                  0.077      1.051 r
  U995/Y (NAND3X2MTR)                                    0.118      1.169 f
  U2707/Y (AND2X2MTR)                                    0.126      1.295 f
  U101/Y (NOR2X4MTR)                                     0.073      1.368 r
  U2686/Y (NOR2X1MTR)                                    0.045      1.412 f
  PIM_result_reg_396_/D (DFFRHQX4MTR)                    0.000      1.412 f
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_396_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_67_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U1081/Y (BUFX8MTR)                                     0.080      0.427 r
  U10949/Y (INVX6MTR)                                    0.039      0.466 f
  U4010/Y (NAND2X1MTR)                                   0.035      0.501 r
  U8291/Y (NAND3X2MTR)                                   0.057      0.558 f
  U626/Y (NOR2X2MTR)                                     0.105      0.663 r
  U2264/Y (NAND2BX2MTR)                                  0.075      0.738 f
  U3016/Y (NOR2X4MTR)                                    0.078      0.815 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.949 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.015 f
  U4866/Y (INVX2MTR)                                     0.058      1.072 r
  U11701/Y (NAND2BX4MTR)                                 0.066      1.138 f
  U11620/Y (OAI211X2MTR)                                 0.096      1.234 r
  U10344/Y (NOR2X2MTR)                                   0.059      1.293 f
  U15693/Y (NOR2X1MTR)                                   0.051      1.344 r
  PIM_result_reg_67_/D (DFFRQX2MTR)                      0.000      1.344 r
  data arrival time                                                 1.344

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_67_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.344
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_195_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U1081/Y (BUFX8MTR)                                     0.080      0.427 r
  U10949/Y (INVX6MTR)                                    0.039      0.466 f
  U4010/Y (NAND2X1MTR)                                   0.035      0.501 r
  U8291/Y (NAND3X2MTR)                                   0.057      0.558 f
  U626/Y (NOR2X2MTR)                                     0.105      0.663 r
  U2264/Y (NAND2BX2MTR)                                  0.075      0.738 f
  U3016/Y (NOR2X4MTR)                                    0.078      0.815 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.949 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.015 f
  U4866/Y (INVX2MTR)                                     0.058      1.072 r
  U11701/Y (NAND2BX4MTR)                                 0.066      1.138 f
  U11620/Y (OAI211X2MTR)                                 0.096      1.234 r
  U10344/Y (NOR2X2MTR)                                   0.059      1.293 f
  U15659/Y (NOR2X1MTR)                                   0.051      1.344 r
  PIM_result_reg_195_/D (DFFRQX2MTR)                     0.000      1.344 r
  data arrival time                                                 1.344

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_195_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.344
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_323_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U1081/Y (BUFX8MTR)                                     0.080      0.427 r
  U10949/Y (INVX6MTR)                                    0.039      0.466 f
  U4010/Y (NAND2X1MTR)                                   0.035      0.501 r
  U8291/Y (NAND3X2MTR)                                   0.057      0.558 f
  U626/Y (NOR2X2MTR)                                     0.105      0.663 r
  U2264/Y (NAND2BX2MTR)                                  0.075      0.738 f
  U3016/Y (NOR2X4MTR)                                    0.078      0.815 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.949 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.015 f
  U4866/Y (INVX2MTR)                                     0.058      1.072 r
  U11701/Y (NAND2BX4MTR)                                 0.066      1.138 f
  U11620/Y (OAI211X2MTR)                                 0.096      1.234 r
  U10344/Y (NOR2X2MTR)                                   0.059      1.293 f
  U15624/Y (NOR2X1MTR)                                   0.051      1.344 r
  PIM_result_reg_323_/D (DFFRQX2MTR)                     0.000      1.344 r
  data arrival time                                                 1.344

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_323_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.344
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/Q (DFFRHQX1MTR)
                                                         0.147      0.147 f
  U882/Y (AND2X4MTR)                                     0.106      0.253 f
  U3578/Y (INVX3MTR)                                     0.048      0.301 r
  U9233/Y (OAI22X1MTR)                                   0.073      0.374 f
  U13060/Y (NOR2X1MTR)                                   0.088      0.463 r
  U1604/Y (NAND4X4MTR)                                   0.098      0.561 f
  U8831/Y (INVX3MTR)                                     0.083      0.644 r
  U1374/Y (NAND2X6MTR)                                   0.063      0.706 f
  U648/Y (AOI21X4MTR)                                    0.105      0.811 r
  U15068/Y (AOI2BB1X1MTR)                                0.116      0.928 r
  U17759/Y (XNOR2X1MTR)                                  0.048      0.976 f
  U4865/Y (AOI22X1MTR)                                   0.101      1.077 r
  U9059/Y (OAI2BB1X2MTR)                                 0.053      1.130 f
  U1409/Y (NAND2BX1MTR)                                  0.147      1.276 f
  U8785/Y (OAI21X6MTR)                                   0.060      1.336 r
  U13240/Y (OAI22X2MTR)                                  0.056      1.393 f
  U0_BANK_TOP/vACC_3_reg_2__3_/D (DFFRHQX2MTR)           0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__3_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U7451/Y (CLKNAND2X16MTR)                               0.059      0.302 f
  U1214/Y (INVX16MTR)                                    0.051      0.353 r
  U16003/Y (AND2X8MTR)                                   0.096      0.450 r
  U12264/Y (INVX6MTR)                                    0.033      0.482 f
  U883/Y (NOR2X6MTR)                                     0.055      0.537 r
  U2013/S (ADDHX4MTR)                                    0.104      0.642 r
  U2012/Y (XNOR2X2MTR)                                   0.095      0.736 r
  U10428/Y (XNOR2X2MTR)                                  0.117      0.853 r
  U13159/Y (NAND2X2MTR)                                  0.099      0.953 f
  U15999/Y (OAI21X6MTR)                                  0.059      1.012 r
  U1564/Y (AOI21X8MTR)                                   0.060      1.072 f
  U7027/Y (OAI21X8MTR)                                   0.080      1.152 r
  U9391/Y (AOI21X8MTR)                                   0.066      1.218 f
  U15952/Y (XNOR2X1MTR)                                  0.107      1.325 f
  U15549/Y (NOR2X1MTR)                                   0.062      1.387 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U4444/Y (INVX2MTR)                                     0.055      1.213 r
  U8806/Y (NOR2X4MTR)                                    0.034      1.247 f
  U10389/Y (NOR2X4MTR)                                   0.060      1.307 r
  U10192/Y (OAI22X1MTR)                                  0.081      1.388 f
  U0_BANK_TOP/vACC_0_reg_0__18_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U9809/Y (AND2X6MTR)                                    0.100      0.643 r
  U6244/Y (NAND2BX4MTR)                                  0.083      0.726 r
  U5426/Y (NAND2X2MTR)                                   0.073      0.799 f
  U5942/Y (NOR2X1MTR)                                    0.083      0.882 r
  U16708/Y (INVX1MTR)                                    0.045      0.927 f
  U11794/Y (AOI2BB1X2MTR)                                0.117      1.044 f
  U9010/Y (OAI2BB1X4MTR)                                 0.049      1.093 r
  U12053/Y (NAND3X4MTR)                                  0.090      1.183 f
  U4950/Y (NAND2X2MTR)                                   0.061      1.244 r
  U4811/Y (CLKNAND2X4MTR)                                0.048      1.291 f
  U2618/Y (INVX5MTR)                                     0.047      1.338 r
  U74/Y (OAI22X2MTR)                                     0.045      1.383 f
  U0_BANK_TOP/vACC_3_reg_3__21_/D (DFFRHQX1MTR)          0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_179_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U700/Y (INVX4MTR)                                      0.043      0.459 f
  U16534/Y (CLKNAND2X2MTR)                               0.036      0.495 r
  U13668/Y (NAND4X2MTR)                                  0.115      0.609 f
  U545/Y (INVX2MTR)                                      0.080      0.689 r
  U7725/Y (CLKNAND2X4MTR)                                0.063      0.752 f
  U8877/Y (NOR2X4MTR)                                    0.077      0.829 r
  U8225/Y (INVX1MTR)                                     0.052      0.882 f
  U2346/Y (NOR2X2MTR)                                    0.122      1.004 r
  U13495/Y (NAND2X1MTR)                                  0.089      1.093 f
  U10492/Y (OAI211X2MTR)                                 0.061      1.154 r
  U2804/Y (AOI21X1MTR)                                   0.051      1.205 f
  U7315/Y (NAND3BX1MTR)                                  0.060      1.265 r
  U7514/Y (NOR2BX2MTR)                                   0.047      1.312 f
  U11481/Y (NOR2X1MTR)                                   0.054      1.366 r
  PIM_result_reg_179_/D (DFFRHQX1MTR)                    0.000      1.366 r
  data arrival time                                                 1.366

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_179_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.366
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_51_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U700/Y (INVX4MTR)                                      0.043      0.459 f
  U16534/Y (CLKNAND2X2MTR)                               0.036      0.495 r
  U13668/Y (NAND4X2MTR)                                  0.115      0.609 f
  U545/Y (INVX2MTR)                                      0.080      0.689 r
  U7725/Y (CLKNAND2X4MTR)                                0.063      0.752 f
  U8877/Y (NOR2X4MTR)                                    0.077      0.829 r
  U8225/Y (INVX1MTR)                                     0.052      0.882 f
  U2346/Y (NOR2X2MTR)                                    0.122      1.004 r
  U13495/Y (NAND2X1MTR)                                  0.089      1.093 f
  U10492/Y (OAI211X2MTR)                                 0.061      1.154 r
  U2804/Y (AOI21X1MTR)                                   0.051      1.205 f
  U7315/Y (NAND3BX1MTR)                                  0.060      1.265 r
  U7514/Y (NOR2BX2MTR)                                   0.047      1.312 f
  U11521/Y (NOR2X1MTR)                                   0.054      1.366 r
  PIM_result_reg_51_/D (DFFRHQX1MTR)                     0.000      1.366 r
  data arrival time                                                 1.366

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_51_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.366
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_307_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U700/Y (INVX4MTR)                                      0.043      0.459 f
  U16534/Y (CLKNAND2X2MTR)                               0.036      0.495 r
  U13668/Y (NAND4X2MTR)                                  0.115      0.609 f
  U545/Y (INVX2MTR)                                      0.080      0.689 r
  U7725/Y (CLKNAND2X4MTR)                                0.063      0.752 f
  U8877/Y (NOR2X4MTR)                                    0.077      0.829 r
  U8225/Y (INVX1MTR)                                     0.052      0.882 f
  U2346/Y (NOR2X2MTR)                                    0.122      1.004 r
  U13495/Y (NAND2X1MTR)                                  0.089      1.093 f
  U10492/Y (OAI211X2MTR)                                 0.061      1.154 r
  U2804/Y (AOI21X1MTR)                                   0.051      1.205 f
  U7315/Y (NAND3BX1MTR)                                  0.060      1.265 r
  U7514/Y (NOR2BX2MTR)                                   0.047      1.312 f
  U11504/Y (NOR2X1MTR)                                   0.054      1.366 r
  PIM_result_reg_307_/D (DFFRHQX1MTR)                    0.000      1.366 r
  data arrival time                                                 1.366

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_307_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.366
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_435_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U700/Y (INVX4MTR)                                      0.043      0.459 f
  U16534/Y (CLKNAND2X2MTR)                               0.036      0.495 r
  U13668/Y (NAND4X2MTR)                                  0.115      0.609 f
  U545/Y (INVX2MTR)                                      0.080      0.689 r
  U7725/Y (CLKNAND2X4MTR)                                0.063      0.752 f
  U8877/Y (NOR2X4MTR)                                    0.077      0.829 r
  U8225/Y (INVX1MTR)                                     0.052      0.882 f
  U2346/Y (NOR2X2MTR)                                    0.122      1.004 r
  U13495/Y (NAND2X1MTR)                                  0.089      1.093 f
  U10492/Y (OAI211X2MTR)                                 0.061      1.154 r
  U2804/Y (AOI21X1MTR)                                   0.051      1.205 f
  U7315/Y (NAND3BX1MTR)                                  0.060      1.265 r
  U7514/Y (NOR2BX2MTR)                                   0.047      1.312 f
  U11520/Y (NOR2X1MTR)                                   0.054      1.366 r
  PIM_result_reg_435_/D (DFFRHQX1MTR)                    0.000      1.366 r
  data arrival time                                                 1.366

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_435_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.366
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.134      0.134 r
  U9283/Y (INVX8MTR)                                     0.037      0.170 f
  U10159/Y (AND2X4MTR)                                   0.085      0.255 f
  U2423/Y (INVX8MTR)                                     0.035      0.291 r
  U5783/Y (OAI22X2MTR)                                   0.039      0.329 f
  U15954/Y (NAND3BX2MTR)                                 0.125      0.455 f
  U10034/Y (NOR2X4MTR)                                   0.065      0.519 r
  U9036/Y (CLKNAND2X4MTR)                                0.065      0.585 f
  U2449/Y (INVX4MTR)                                     0.041      0.626 r
  U9597/Y (NAND2X4MTR)                                   0.041      0.667 f
  U11315/Y (INVX4MTR)                                    0.043      0.710 r
  U12049/Y (AOI2BB1X4MTR)                                0.086      0.796 r
  U3283/Y (NAND3X4MTR)                                   0.065      0.861 f
  U12179/Y (BUFX3MTR)                                    0.102      0.963 f
  U1503/Y (AOI21X2MTR)                                   0.091      1.054 r
  U2658/Y (CLKNAND2X4MTR)                                0.059      1.114 f
  U12053/Y (NAND3X4MTR)                                  0.058      1.172 r
  U9623/Y (NAND2X4MTR)                                   0.051      1.222 f
  U10276/Y (NAND2X2MTR)                                  0.045      1.268 r
  U2624/Y (CLKNAND2X4MTR)                                0.051      1.319 f
  U17620/Y (OAI22X2MTR)                                  0.058      1.377 r
  U0_BANK_TOP/vACC_3_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U1327/Y (INVX8MTR)                                     0.039      0.365 f
  U1149/Y (CLKNAND2X2MTR)                                0.035      0.400 r
  U793/Y (OAI2B1X2MTR)                                   0.053      0.452 f
  U8855/Y (OAI21X3MTR)                                   0.106      0.559 r
  U4079/Y (NAND2X1MTR)                                   0.097      0.655 f
  U1744/Y (NAND2X4MTR)                                   0.064      0.719 r
  U11413/Y (AOI21X8MTR)                                  0.051      0.770 f
  U2758/Y (OAI21X6MTR)                                   0.076      0.846 r
  U1317/Y (NAND2X4MTR)                                   0.064      0.910 f
  U1542/Y (NAND2X8MTR)                                   0.048      0.958 r
  U430/Y (INVX5MTR)                                      0.034      0.992 f
  U1679/Y (OAI21X4MTR)                                   0.065      1.057 r
  U9540/Y (XNOR2X2MTR)                                   0.084      1.141 r
  U1316/Y (NOR2X3MTR)                                    0.046      1.187 f
  U10282/Y (NOR2X4MTR)                                   0.086      1.273 r
  U9164/Y (OAI22X8MTR)                                   0.061      1.334 f
  U1509/Y (NAND2X2MTR)                                   0.041      1.376 r
  U9173/Y (NAND2X2MTR)                                   0.040      1.416 f
  U0_BANK_TOP/vACC_0_reg_1__3_/D (DFFRHQX4MTR)           0.000      1.416 f
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.094      1.421
  data required time                                                1.421
  --------------------------------------------------------------------------
  data required time                                                1.421
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U9431/Y (NAND2X4MTR)                                   0.054      0.956 f
  U11997/Y (AOI21X2MTR)                                  0.095      1.050 r
  U249/Y (XNOR2X1MTR)                                    0.084      1.134 r
  U218/Y (NAND2X2MTR)                                    0.072      1.206 f
  U16280/Y (NAND3X4MTR)                                  0.066      1.273 r
  U7415/Y (INVX2MTR)                                     0.050      1.323 f
  U2647/Y (OAI22X2MTR)                                   0.057      1.380 r
  U0_BANK_TOP/vACC_0_reg_7__15_/D (DFFRHQX2MTR)          0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U9431/Y (NAND2X4MTR)                                   0.054      0.956 f
  U11997/Y (AOI21X2MTR)                                  0.095      1.050 r
  U249/Y (XNOR2X1MTR)                                    0.084      1.134 r
  U218/Y (NAND2X2MTR)                                    0.072      1.206 f
  U16280/Y (NAND3X4MTR)                                  0.066      1.273 r
  U7415/Y (INVX2MTR)                                     0.050      1.323 f
  U17511/Y (OAI22X2MTR)                                  0.057      1.380 r
  U0_BANK_TOP/vACC_1_reg_7__15_/D (DFFRHQX2MTR)          0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U9190/Y (CLKNAND2X16MTR)                               0.061      0.304 f
  U5566/Y (INVX14MTR)                                    0.060      0.364 r
  U10082/Y (NAND2X12MTR)                                 0.056      0.419 f
  U7068/Y (NOR2X8MTR)                                    0.070      0.490 r
  U5919/Y (XOR2X2MTR)                                    0.103      0.593 r
  U7929/Y (XNOR2X1MTR)                                   0.101      0.694 r
  U13279/Y (XOR2X2MTR)                                   0.111      0.805 r
  U13273/Y (XOR2X4MTR)                                   0.111      0.916 r
  U4771/Y (NAND2X3MTR)                                   0.056      0.972 f
  U3234/Y (INVX3MTR)                                     0.053      1.024 r
  U16870/Y (OAI21X6MTR)                                  0.053      1.077 f
  U5665/Y (OAI21X8MTR)                                   0.078      1.155 r
  U16710/Y (AOI21X8MTR)                                  0.066      1.221 f
  U13221/Y (NOR2X1MTR)                                   0.058      1.279 r
  U8540/Y (AOI2B1X1MTR)                                  0.108      1.387 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1256/Y (INVX8MTR)                                     0.033      0.366 f
  U4531/Y (CLKNAND2X2MTR)                                0.030      0.396 r
  U1169/Y (NAND3X2MTR)                                   0.074      0.470 f
  U8546/Y (OAI21BX4MTR)                                  0.081      0.551 r
  U8517/Y (NAND2X4MTR)                                   0.061      0.612 f
  U8283/Y (INVX4MTR)                                     0.043      0.655 r
  U4232/Y (CLKNAND2X4MTR)                                0.043      0.698 f
  U2374/Y (NAND2X4MTR)                                   0.041      0.739 r
  U2069/Y (NAND2X4MTR)                                   0.041      0.780 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.826 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.870 f
  U2360/Y (NAND2X8MTR)                                   0.041      0.910 r
  U5477/Y (NAND2X8MTR)                                   0.053      0.964 f
  U4683/Y (AOI21X4MTR)                                   0.076      1.040 r
  U4370/Y (XOR2X2MTR)                                    0.086      1.126 r
  U1758/Y (NAND2X4MTR)                                   0.059      1.185 f
  U8361/Y (INVX1MTR)                                     0.049      1.234 r
  U11203/Y (NOR2X3MTR)                                   0.040      1.273 f
  U2679/Y (OAI22X1MTR)                                   0.055      1.328 r
  U0_BANK_TOP/vACC_2_reg_4__9_/D (DFFRQX4MTR)            0.000      1.328 r
  data arrival time                                                 1.328

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__9_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.181      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.328
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U9190/Y (CLKNAND2X16MTR)                               0.061      0.304 f
  U12794/Y (NAND2BX4MTR)                                 0.104      0.408 f
  U1584/Y (INVX3MTR)                                     0.057      0.464 r
  U15852/Y (BUFX3MTR)                                    0.089      0.553 r
  U15971/Y (XNOR2X8MTR)                                  0.096      0.649 r
  U11275/Y (XOR2X8MTR)                                   0.099      0.748 r
  U11261/Y (XOR2X8MTR)                                   0.097      0.845 r
  U5433/Y (XOR2X8MTR)                                    0.097      0.941 r
  U16007/Y (XNOR2X8MTR)                                  0.114      1.055 r
  U16064/Y (NOR2X12MTR)                                  0.042      1.098 f
  U16052/Y (NOR2X6MTR)                                   0.061      1.159 r
  U8086/Y (AOI21X8MTR)                                   0.060      1.219 f
  U1831/Y (XNOR2X1MTR)                                   0.106      1.325 f
  U13248/Y (NOR2X1MTR)                                   0.062      1.387 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_205_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U1157/Y (BUFX6MTR)                                     0.071      0.392 r
  U16953/Y (INVX2MTR)                                    0.059      0.451 f
  U11463/Y (NAND2X1MTR)                                  0.047      0.498 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.575 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.681 r
  U8286/Y (CLKNAND2X2MTR)                                0.057      0.738 f
  U6402/Y (NOR2X2MTR)                                    0.084      0.822 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3764/Y (CLKNAND2X4MTR)                                0.060      1.053 f
  U2796/Y (NOR2X3MTR)                                    0.073      1.126 r
  U2771/Y (NOR3X4MTR)                                    0.054      1.179 f
  U2746/Y (NOR2X1MTR)                                    0.072      1.251 r
  U4258/Y (AOI2B1X2MTR)                                  0.050      1.301 f
  U15372/Y (NOR2X1MTR)                                   0.063      1.365 r
  PIM_result_reg_205_/D (DFFRHQX1MTR)                    0.000      1.365 r
  data arrival time                                                 1.365

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_205_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.365
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_77_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U1157/Y (BUFX6MTR)                                     0.071      0.392 r
  U16953/Y (INVX2MTR)                                    0.059      0.451 f
  U11463/Y (NAND2X1MTR)                                  0.047      0.498 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.575 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.681 r
  U8286/Y (CLKNAND2X2MTR)                                0.057      0.738 f
  U6402/Y (NOR2X2MTR)                                    0.084      0.822 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3764/Y (CLKNAND2X4MTR)                                0.060      1.053 f
  U2796/Y (NOR2X3MTR)                                    0.073      1.126 r
  U2771/Y (NOR3X4MTR)                                    0.054      1.179 f
  U2746/Y (NOR2X1MTR)                                    0.072      1.251 r
  U4258/Y (AOI2B1X2MTR)                                  0.050      1.301 f
  U15373/Y (NOR2X1MTR)                                   0.063      1.365 r
  PIM_result_reg_77_/D (DFFRHQX1MTR)                     0.000      1.365 r
  data arrival time                                                 1.365

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_77_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.365
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_461_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U1157/Y (BUFX6MTR)                                     0.071      0.392 r
  U16953/Y (INVX2MTR)                                    0.059      0.451 f
  U11463/Y (NAND2X1MTR)                                  0.047      0.498 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.575 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.681 r
  U8286/Y (CLKNAND2X2MTR)                                0.057      0.738 f
  U6402/Y (NOR2X2MTR)                                    0.084      0.822 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3764/Y (CLKNAND2X4MTR)                                0.060      1.053 f
  U2796/Y (NOR2X3MTR)                                    0.073      1.126 r
  U2771/Y (NOR3X4MTR)                                    0.054      1.179 f
  U2746/Y (NOR2X1MTR)                                    0.072      1.251 r
  U4258/Y (AOI2B1X2MTR)                                  0.050      1.301 f
  U15371/Y (NOR2X1MTR)                                   0.063      1.365 r
  PIM_result_reg_461_/D (DFFRHQX1MTR)                    0.000      1.365 r
  data arrival time                                                 1.365

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_461_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.365
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_333_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U1157/Y (BUFX6MTR)                                     0.071      0.392 r
  U16953/Y (INVX2MTR)                                    0.059      0.451 f
  U11463/Y (NAND2X1MTR)                                  0.047      0.498 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.575 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.681 r
  U8286/Y (CLKNAND2X2MTR)                                0.057      0.738 f
  U6402/Y (NOR2X2MTR)                                    0.084      0.822 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3764/Y (CLKNAND2X4MTR)                                0.060      1.053 f
  U2796/Y (NOR2X3MTR)                                    0.073      1.126 r
  U2771/Y (NOR3X4MTR)                                    0.054      1.179 f
  U2746/Y (NOR2X1MTR)                                    0.072      1.251 r
  U4258/Y (AOI2B1X2MTR)                                  0.050      1.301 f
  U4812/Y (NOR2X1MTR)                                    0.063      1.365 r
  PIM_result_reg_333_/D (DFFRHQX1MTR)                    0.000      1.365 r
  data arrival time                                                 1.365

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_333_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.365
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U11762/Y (BUFX8MTR)                                    0.072      0.286 f
  U6710/Y (INVX10MTR)                                    0.037      0.323 r
  U8847/Y (NOR2X2MTR)                                    0.028      0.351 f
  U12145/Y (NAND3BX2MTR)                                 0.125      0.475 f
  U8849/Y (OAI21X6MTR)                                   0.094      0.570 r
  U1533/Y (NAND2X8MTR)                                   0.066      0.636 f
  U893/Y (INVX4MTR)                                      0.038      0.674 r
  U4804/Y (NAND2X6MTR)                                   0.050      0.723 f
  U692/Y (AOI21X6MTR)                                    0.091      0.814 r
  U9040/Y (OAI21X4MTR)                                   0.057      0.871 f
  U3278/Y (INVX4MTR)                                     0.052      0.922 r
  U1295/Y (NAND2X12MTR)                                  0.054      0.976 f
  U1300/Y (NAND2X2MTR)                                   0.038      1.015 r
  U1552/Y (NAND2X2MTR)                                   0.046      1.061 f
  U12976/Y (XNOR2X2MTR)                                  0.073      1.134 f
  U12979/Y (OAI22X4MTR)                                  0.076      1.210 r
  U5657/Y (NAND2X4MTR)                                   0.053      1.263 f
  U8336/Y (NAND3X4MTR)                                   0.050      1.313 r
  U11429/Y (NAND2X2MTR)                                  0.044      1.357 f
  U13031/Y (OAI2BB1X2MTR)                                0.038      1.395 r
  U0_BANK_TOP/vACC_0_reg_1__4_/D (DFFRHQX4MTR)           0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U16329/Y (NAND3BX4MTR)                                 0.066      1.161 f
  U7578/Y (OAI2BB1X2MTR)                                 0.112      1.272 f
  U2640/Y (OAI22X1MTR)                                   0.057      1.330 r
  U0_BANK_TOP/vACC_2_reg_2__17_/D (DFFRQX1MTR)           0.000      1.330 r
  data arrival time                                                 1.330

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__17_/CK (DFFRQX1MTR)          0.000      1.515 r
  library setup time                                    -0.180      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.330
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U9508/Y (NAND2X12MTR)                                  0.047      1.121 f
  U8038/Y (INVX10MTR)                                    0.063      1.184 r
  U4827/Y (INVX6MTR)                                     0.047      1.230 f
  U9164/Y (OAI22X8MTR)                                   0.070      1.300 r
  U1305/Y (NAND2X2MTR)                                   0.055      1.356 f
  U1326/Y (NAND2X2MTR)                                   0.038      1.394 r
  U0_BANK_TOP/vACC_2_reg_1__3_/D (DFFRHQX4MTR)           0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U11762/Y (BUFX8MTR)                                    0.072      0.286 f
  U6710/Y (INVX10MTR)                                    0.037      0.323 r
  U8847/Y (NOR2X2MTR)                                    0.028      0.351 f
  U12145/Y (NAND3BX2MTR)                                 0.125      0.475 f
  U8849/Y (OAI21X6MTR)                                   0.094      0.570 r
  U1533/Y (NAND2X8MTR)                                   0.066      0.636 f
  U893/Y (INVX4MTR)                                      0.038      0.674 r
  U4804/Y (NAND2X6MTR)                                   0.050      0.723 f
  U692/Y (AOI21X6MTR)                                    0.091      0.814 r
  U9040/Y (OAI21X4MTR)                                   0.057      0.871 f
  U3278/Y (INVX4MTR)                                     0.052      0.922 r
  U1295/Y (NAND2X12MTR)                                  0.054      0.976 f
  U1300/Y (NAND2X2MTR)                                   0.038      1.015 r
  U1552/Y (NAND2X2MTR)                                   0.046      1.061 f
  U12976/Y (XNOR2X2MTR)                                  0.073      1.134 f
  U12979/Y (OAI22X4MTR)                                  0.076      1.210 r
  U5657/Y (NAND2X4MTR)                                   0.053      1.263 f
  U8336/Y (NAND3X4MTR)                                   0.050      1.313 r
  U11418/Y (NAND2X2MTR)                                  0.044      1.357 f
  U1665/Y (OAI2BB1X2MTR)                                 0.038      1.395 r
  U0_BANK_TOP/vACC_1_reg_1__4_/D (DFFRHQX4MTR)           0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.005


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U12919/Y (NOR2BX4MTR)                                  0.051      0.459 r
  U1892/Y (NOR2X2MTR)                                    0.035      0.495 f
  U6991/Y (CLKNAND2X4MTR)                                0.041      0.535 r
  U7856/Y (NAND2BX2MTR)                                  0.059      0.595 f
  U12008/Y (INVX3MTR)                                    0.046      0.640 r
  U890/Y (NAND2X2MTR)                                    0.059      0.699 f
  U6533/Y (INVX2MTR)                                     0.051      0.751 r
  U9687/Y (OAI21X2MTR)                                   0.072      0.823 f
  U16175/Y (CLKNAND2X2MTR)                               0.052      0.874 r
  U5930/Y (NAND4X4MTR)                                   0.067      0.941 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.017 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.088 f
  U8602/Y (NAND2X6MTR)                                   0.058      1.146 r
  U8732/Y (NOR2X12MTR)                                   0.033      1.179 f
  U4815/Y (OAI21X3MTR)                                   0.073      1.253 r
  U4807/Y (INVX3MTR)                                     0.049      1.302 f
  U10222/Y (OAI22X2MTR)                                  0.056      1.358 r
  U0_BANK_TOP/vACC_1_reg_7__21_/D (DFFRHQX1MTR)          0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U11762/Y (BUFX8MTR)                                    0.072      0.286 f
  U6710/Y (INVX10MTR)                                    0.037      0.323 r
  U8847/Y (NOR2X2MTR)                                    0.028      0.351 f
  U12145/Y (NAND3BX2MTR)                                 0.125      0.475 f
  U8849/Y (OAI21X6MTR)                                   0.094      0.570 r
  U1533/Y (NAND2X8MTR)                                   0.066      0.636 f
  U893/Y (INVX4MTR)                                      0.038      0.674 r
  U4804/Y (NAND2X6MTR)                                   0.050      0.723 f
  U692/Y (AOI21X6MTR)                                    0.091      0.814 r
  U9040/Y (OAI21X4MTR)                                   0.057      0.871 f
  U3278/Y (INVX4MTR)                                     0.052      0.922 r
  U1295/Y (NAND2X12MTR)                                  0.054      0.976 f
  U1300/Y (NAND2X2MTR)                                   0.038      1.015 r
  U1552/Y (NAND2X2MTR)                                   0.046      1.061 f
  U12976/Y (XNOR2X2MTR)                                  0.073      1.134 f
  U12979/Y (OAI22X4MTR)                                  0.076      1.210 r
  U5657/Y (NAND2X4MTR)                                   0.053      1.263 f
  U8336/Y (NAND3X4MTR)                                   0.050      1.313 r
  U8325/Y (NAND2X2MTR)                                   0.044      1.357 f
  U1664/Y (OAI2BB1X2MTR)                                 0.038      1.395 r
  U0_BANK_TOP/vACC_3_reg_1__4_/D (DFFRHQX4MTR)           0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U1419/Y (NAND2X6MTR)                                   0.053      0.975 f
  U1912/Y (AOI21X4MTR)                                   0.079      1.054 r
  U2375/Y (XNOR2X2MTR)                                   0.079      1.133 r
  U16479/Y (AOI2BB1X4MTR)                                0.122      1.255 r
  U4313/Y (BUFX4MTR)                                     0.087      1.342 r
  U17284/Y (OAI22X2MTR)                                  0.044      1.386 f
  U0_BANK_TOP/vACC_3_reg_6__11_/D (DFFRHQX1MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U9809/Y (AND2X6MTR)                                    0.100      0.643 r
  U6244/Y (NAND2BX4MTR)                                  0.083      0.726 r
  U5426/Y (NAND2X2MTR)                                   0.073      0.799 f
  U5942/Y (NOR2X1MTR)                                    0.083      0.882 r
  U16708/Y (INVX1MTR)                                    0.045      0.927 f
  U11794/Y (AOI2BB1X2MTR)                                0.117      1.044 f
  U9010/Y (OAI2BB1X4MTR)                                 0.049      1.093 r
  U12056/Y (NAND3X3MTR)                                  0.089      1.182 f
  U7082/Y (INVX4MTR)                                     0.048      1.230 r
  U130/Y (CLKNAND2X2MTR)                                 0.052      1.282 f
  U109/Y (NAND2X4MTR)                                    0.052      1.334 r
  U12948/Y (OAI22X2MTR)                                  0.048      1.382 f
  U0_BANK_TOP/vACC_3_reg_3__16_/D (DFFRHQX1MTR)          0.000      1.382 f
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U9190/Y (CLKNAND2X16MTR)                               0.061      0.304 f
  U12776/Y (NAND2BX4MTR)                                 0.095      0.398 f
  U1004/Y (INVX4MTR)                                     0.054      0.453 r
  U10916/Y (XNOR2X1MTR)                                  0.083      0.535 r
  U16289/Y (XNOR2X2MTR)                                  0.087      0.622 f
  U10768/Y (CLKOR2X1MTR)                                 0.143      0.765 f
  U7493/Y (OAI2BB1X4MTR)                                 0.100      0.866 f
  U13046/Y (OAI2B1X2MTR)                                 0.044      0.909 r
  U1829/Y (NAND2X2MTR)                                   0.093      1.002 f
  U7716/Y (NOR2X8MTR)                                    0.093      1.095 r
  U13183/Y (OAI21X6MTR)                                  0.066      1.161 f
  U16606/Y (AOI21X2MTR)                                  0.077      1.238 r
  U13002/Y (OAI21X1MTR)                                  0.068      1.306 f
  U6964/Y (NOR2BX1MTR)                                   0.104      1.410 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U12919/Y (NOR2BX4MTR)                                  0.051      0.459 r
  U1892/Y (NOR2X2MTR)                                    0.035      0.495 f
  U6991/Y (CLKNAND2X4MTR)                                0.041      0.535 r
  U7856/Y (NAND2BX2MTR)                                  0.059      0.595 f
  U12008/Y (INVX3MTR)                                    0.046      0.640 r
  U890/Y (NAND2X2MTR)                                    0.059      0.699 f
  U6533/Y (INVX2MTR)                                     0.051      0.751 r
  U9687/Y (OAI21X2MTR)                                   0.072      0.823 f
  U16175/Y (CLKNAND2X2MTR)                               0.052      0.874 r
  U5930/Y (NAND4X4MTR)                                   0.067      0.941 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.017 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.088 f
  U8602/Y (NAND2X6MTR)                                   0.058      1.146 r
  U8732/Y (NOR2X12MTR)                                   0.033      1.179 f
  U4815/Y (OAI21X3MTR)                                   0.073      1.253 r
  U4807/Y (INVX3MTR)                                     0.049      1.302 f
  U5325/Y (OAI22X1MTR)                                   0.056      1.358 r
  U0_BANK_TOP/vACC_0_reg_7__21_/D (DFFRHQX1MTR)          0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U12919/Y (NOR2BX4MTR)                                  0.051      0.459 r
  U1892/Y (NOR2X2MTR)                                    0.035      0.495 f
  U6991/Y (CLKNAND2X4MTR)                                0.041      0.535 r
  U7856/Y (NAND2BX2MTR)                                  0.059      0.595 f
  U12008/Y (INVX3MTR)                                    0.046      0.640 r
  U890/Y (NAND2X2MTR)                                    0.059      0.699 f
  U6533/Y (INVX2MTR)                                     0.051      0.751 r
  U9687/Y (OAI21X2MTR)                                   0.072      0.823 f
  U16175/Y (CLKNAND2X2MTR)                               0.052      0.874 r
  U5930/Y (NAND4X4MTR)                                   0.067      0.941 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.017 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.088 f
  U8602/Y (NAND2X6MTR)                                   0.058      1.146 r
  U8732/Y (NOR2X12MTR)                                   0.033      1.179 f
  U1907/Y (INVX8MTR)                                     0.039      1.218 r
  U3989/Y (NAND2X3MTR)                                   0.048      1.266 f
  U13331/Y (AOI21X6MTR)                                  0.087      1.352 r
  U17253/Y (OAI22X2MTR)                                  0.056      1.408 f
  U0_BANK_TOP/vACC_2_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U9508/Y (NAND2X12MTR)                                  0.047      1.121 f
  U8038/Y (INVX10MTR)                                    0.063      1.184 r
  U4827/Y (INVX6MTR)                                     0.047      1.230 f
  U9164/Y (OAI22X8MTR)                                   0.070      1.300 r
  U8591/Y (NAND2X2MTR)                                   0.055      1.356 f
  U2004/Y (NAND2X2MTR)                                   0.038      1.394 r
  U0_BANK_TOP/vACC_3_reg_1__3_/D (DFFRHQX4MTR)           0.000      1.394 r
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U450/Y (NAND2X4MTR)                                    0.061      0.963 f
  U9528/Y (XNOR2X2MTR)                                   0.083      1.046 f
  U16431/Y (OAI22X2MTR)                                  0.103      1.150 r
  U1524/Y (AOI2BB1X4MTR)                                 0.050      1.199 f
  U8017/Y (INVX2MTR)                                     0.044      1.244 r
  U16095/Y (NOR2X4MTR)                                   0.033      1.276 f
  U17206/Y (OAI22X2MTR)                                  0.050      1.326 r
  U0_BANK_TOP/vACC_2_reg_7__8_/D (DFFRQX4MTR)            0.000      1.326 r
  data arrival time                                                 1.326

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.183      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.326
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U9809/Y (AND2X6MTR)                                    0.100      0.643 r
  U6244/Y (NAND2BX4MTR)                                  0.083      0.726 r
  U5426/Y (NAND2X2MTR)                                   0.073      0.799 f
  U5942/Y (NOR2X1MTR)                                    0.083      0.882 r
  U16708/Y (INVX1MTR)                                    0.045      0.927 f
  U11794/Y (AOI2BB1X2MTR)                                0.117      1.044 f
  U9010/Y (OAI2BB1X4MTR)                                 0.049      1.093 r
  U12053/Y (NAND3X4MTR)                                  0.090      1.183 f
  U4950/Y (NAND2X2MTR)                                   0.061      1.244 r
  U4811/Y (CLKNAND2X4MTR)                                0.048      1.291 f
  U2618/Y (INVX5MTR)                                     0.047      1.338 r
  U8604/Y (OAI22X2MTR)                                   0.045      1.383 f
  U0_BANK_TOP/vACC_0_reg_3__21_/D (DFFRHQX1MTR)          0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.114      0.114 f
  U3893/Y (INVX14MTR)                                    0.038      0.152 r
  U4134/Y (CLKNAND2X4MTR)                                0.051      0.203 f
  U15387/Y (CLKNAND2X8MTR)                               0.053      0.256 r
  U9895/Y (INVX8MTR)                                     0.042      0.298 f
  U15370/Y (INVX4MTR)                                    0.042      0.340 r
  U6315/Y (NAND2BX2MTR)                                  0.055      0.395 f
  U1654/Y (NOR2X2MTR)                                    0.098      0.494 r
  U7614/Y (OAI21X4MTR)                                   0.066      0.560 f
  U7062/Y (CLKNAND2X2MTR)                                0.047      0.607 r
  U764/Y (NAND2X4MTR)                                    0.053      0.659 f
  U644/Y (XNOR2X2MTR)                                    0.099      0.758 f
  U1657/Y (NOR2BX8MTR)                                   0.088      0.846 f
  U8146/Y (OAI2B1X8MTR)                                  0.064      0.911 r
  U8781/Y (NAND2X4MTR)                                   0.053      0.963 f
  U1941/Y (AOI21X4MTR)                                   0.082      1.045 r
  U11693/Y (XNOR2X2MTR)                                  0.115      1.160 r
  U11637/Y (AND3X4MTR)                                   0.112      1.273 r
  U1649/Y (NAND3X4MTR)                                   0.055      1.328 f
  U4257/Y (NOR2X1MTR)                                    0.059      1.387 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_30_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U1081/Y (BUFX8MTR)                                     0.080      0.427 r
  U3376/Y (INVX2MTR)                                     0.053      0.480 f
  U3320/Y (INVX4MTR)                                     0.053      0.532 r
  U3237/Y (INVX2MTR)                                     0.066      0.598 f
  U10828/Y (CLKNAND2X2MTR)                               0.045      0.644 r
  U6008/Y (NAND4X2MTR)                                   0.112      0.756 f
  U5996/Y (NOR2X2MTR)                                    0.135      0.891 r
  U4989/Y (CLKNAND2X2MTR)                                0.085      0.975 f
  U8176/Y (CLKOR2X1MTR)                                  0.136      1.111 f
  U9632/Y (XNOR2X1MTR)                                   0.069      1.180 r
  U9420/Y (NAND2X2MTR)                                   0.074      1.254 f
  U138/Y (NAND3X4MTR)                                    0.049      1.303 r
  U3669/Y (AND2X2MTR)                                    0.092      1.395 r
  PIM_result_reg_30_/D (DFFRHQX4MTR)                     0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_30_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U6309/Y (INVX14MTR)                                    0.052      0.302 f
  U1966/Y (INVX12MTR)                                    0.053      0.355 r
  U2095/Y (INVX8MTR)                                     0.029      0.385 f
  U8547/Y (INVX4MTR)                                     0.032      0.416 r
  U1254/Y (CLKNAND2X4MTR)                                0.039      0.455 f
  U8305/Y (AND2X2MTR)                                    0.095      0.550 f
  U1156/Y (NOR2X4MTR)                                    0.064      0.614 r
  U2094/Y (NAND2X4MTR)                                   0.054      0.668 f
  U797/Y (NAND2X2MTR)                                    0.056      0.724 r
  U11306/Y (NAND2X4MTR)                                  0.048      0.773 f
  U10042/Y (XOR2X8MTR)                                   0.080      0.853 f
  U11340/Y (NOR2X8MTR)                                   0.061      0.914 r
  U10554/Y (NOR2X4MTR)                                   0.036      0.950 f
  U9225/Y (NOR2X3MTR)                                    0.058      1.008 r
  U403/Y (NAND2X2MTR)                                    0.056      1.063 f
  U16282/Y (NAND3BX4MTR)                                 0.053      1.117 r
  U11912/Y (INVX2MTR)                                    0.043      1.159 f
  U7333/Y (OAI21X3MTR)                                   0.087      1.246 r
  U2082/Y (NAND3BX4MTR)                                  0.083      1.330 f
  U2075/Y (NOR2X4MTR)                                    0.060      1.390 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1256/Y (INVX8MTR)                                     0.033      0.366 f
  U4531/Y (CLKNAND2X2MTR)                                0.030      0.396 r
  U1169/Y (NAND3X2MTR)                                   0.074      0.470 f
  U8546/Y (OAI21BX4MTR)                                  0.081      0.551 r
  U8517/Y (NAND2X4MTR)                                   0.061      0.612 f
  U8283/Y (INVX4MTR)                                     0.043      0.655 r
  U4232/Y (CLKNAND2X4MTR)                                0.043      0.698 f
  U2374/Y (NAND2X4MTR)                                   0.041      0.739 r
  U2069/Y (NAND2X4MTR)                                   0.041      0.780 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.826 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.870 f
  U2360/Y (NAND2X8MTR)                                   0.041      0.910 r
  U5477/Y (NAND2X8MTR)                                   0.053      0.964 f
  U4683/Y (AOI21X4MTR)                                   0.076      1.040 r
  U4370/Y (XOR2X2MTR)                                    0.086      1.126 r
  U1758/Y (NAND2X4MTR)                                   0.059      1.185 f
  U8361/Y (INVX1MTR)                                     0.049      1.234 r
  U11203/Y (NOR2X3MTR)                                   0.040      1.273 f
  U11201/Y (OAI22X1MTR)                                  0.055      1.328 r
  U0_BANK_TOP/vACC_1_reg_4__9_/D (DFFRQX4MTR)            0.000      1.328 r
  data arrival time                                                 1.328

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__9_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.181      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.328
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U2352/Y (INVX8MTR)                                     0.036      0.175 f
  U10160/Y (CLKNAND2X2MTR)                               0.033      0.208 r
  U1273/Y (INVX2MTR)                                     0.041      0.249 f
  U12226/Y (INVX1MTR)                                    0.048      0.297 r
  U10944/Y (OAI22X1MTR)                                  0.065      0.361 f
  U7709/Y (NOR2X1MTR)                                    0.078      0.440 r
  U16648/Y (OAI2BB1X2MTR)                                0.058      0.497 f
  U3836/Y (INVX3MTR)                                     0.048      0.545 r
  U12522/Y (NAND2BX8MTR)                                 0.063      0.608 f
  U817/Y (NOR2BX4MTR)                                    0.085      0.693 f
  U7031/Y (NOR2X2MTR)                                    0.070      0.762 r
  U11796/Y (NAND2X4MTR)                                  0.065      0.828 f
  U2237/Y (NAND2X8MTR)                                   0.045      0.873 r
  U1980/Y (NAND2X8MTR)                                   0.049      0.922 f
  U11124/Y (CLKOR2X4MTR)                                 0.086      1.008 f
  U1760/Y (NAND2X2MTR)                                   0.035      1.043 r
  U4380/Y (XOR2X2MTR)                                    0.074      1.117 r
  U16330/Y (OAI22X4MTR)                                  0.067      1.185 f
  U1763/Y (NOR2X4MTR)                                    0.077      1.261 r
  U12574/Y (BUFX4MTR)                                    0.089      1.351 r
  U9302/Y (OAI22X2MTR)                                   0.043      1.394 f
  U0_BANK_TOP/vACC_2_reg_0__10_/D (DFFRHQX2MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U1419/Y (NAND2X6MTR)                                   0.053      0.975 f
  U1912/Y (AOI21X4MTR)                                   0.079      1.054 r
  U2375/Y (XNOR2X2MTR)                                   0.079      1.133 r
  U16479/Y (AOI2BB1X4MTR)                                0.122      1.255 r
  U4313/Y (BUFX4MTR)                                     0.087      1.342 r
  U17388/Y (OAI22X2MTR)                                  0.044      1.386 f
  U0_BANK_TOP/vACC_1_reg_6__11_/D (DFFRHQX1MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U5224/Y (NOR2BX4MTR)                                   0.050      0.453 r
  U1018/Y (INVX2MTR)                                     0.035      0.488 f
  U5362/Y (NAND3X2MTR)                                   0.039      0.527 r
  U8736/Y (AND2X4MTR)                                    0.112      0.639 r
  U490/Y (NOR2X2MTR)                                     0.051      0.690 f
  U3927/Y (NOR2X3MTR)                                    0.099      0.789 r
  U8758/Y (NAND2X4MTR)                                   0.084      0.873 f
  U16368/Y (NOR2X4MTR)                                   0.094      0.967 r
  U10172/Y (AOI21X8MTR)                                  0.060      1.027 f
  U16600/Y (OR2X8MTR)                                    0.102      1.128 f
  U4847/Y (INVX4MTR)                                     0.048      1.177 r
  U3738/Y (OR2X2MTR)                                     0.119      1.296 r
  U3672/Y (OAI22X1MTR)                                   0.090      1.386 f
  U0_BANK_TOP/vACC_3_reg_5__12_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U12919/Y (NOR2BX4MTR)                                  0.051      0.459 r
  U1892/Y (NOR2X2MTR)                                    0.035      0.495 f
  U6991/Y (CLKNAND2X4MTR)                                0.041      0.535 r
  U7856/Y (NAND2BX2MTR)                                  0.059      0.595 f
  U12008/Y (INVX3MTR)                                    0.046      0.640 r
  U890/Y (NAND2X2MTR)                                    0.059      0.699 f
  U6533/Y (INVX2MTR)                                     0.051      0.751 r
  U9687/Y (OAI21X2MTR)                                   0.072      0.823 f
  U16175/Y (CLKNAND2X2MTR)                               0.052      0.874 r
  U5930/Y (NAND4X4MTR)                                   0.067      0.941 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.017 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.088 f
  U8602/Y (NAND2X6MTR)                                   0.058      1.146 r
  U8732/Y (NOR2X12MTR)                                   0.033      1.179 f
  U4815/Y (OAI21X3MTR)                                   0.073      1.253 r
  U4807/Y (INVX3MTR)                                     0.049      1.302 f
  U2646/Y (OAI22X1MTR)                                   0.056      1.358 r
  U0_BANK_TOP/vACC_2_reg_7__21_/D (DFFRHQX1MTR)          0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U16491/Y (CLKNAND2X2MTR)                               0.058      0.461 f
  U11815/Y (OAI2B11X4MTR)                                0.051      0.512 r
  U1856/Y (OAI2B1X4MTR)                                  0.062      0.573 f
  U6133/Y (CLKNAND2X4MTR)                                0.054      0.627 r
  U5397/Y (NOR2X1MTR)                                    0.053      0.680 f
  U6711/Y (NOR2X3MTR)                                    0.092      0.772 r
  U2398/Y (AOI21X8MTR)                                   0.074      0.846 f
  U6632/Y (OAI21X6MTR)                                   0.091      0.937 r
  U8656/Y (NAND2X4MTR)                                   0.065      1.003 f
  U1579/Y (NAND2X6MTR)                                   0.062      1.065 r
  U10081/Y (NAND2X4MTR)                                  0.044      1.109 f
  U9218/Y (NAND3X4MTR)                                   0.051      1.160 r
  U9560/Y (NAND2X4MTR)                                   0.044      1.204 f
  U1315/Y (NAND2X4MTR)                                   0.037      1.242 r
  U8618/Y (INVX4MTR)                                     0.041      1.283 f
  U17402/Y (OAI22X2MTR)                                  0.048      1.331 r
  U0_BANK_TOP/vACC_3_reg_4__21_/D (DFFRQX2MTR)           0.000      1.331 r
  data arrival time                                                 1.331

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__21_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.178      1.337
  data required time                                                1.337
  --------------------------------------------------------------------------
  data required time                                                1.337
  data arrival time                                                -1.331
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.134      0.134 r
  U9283/Y (INVX8MTR)                                     0.037      0.170 f
  U10159/Y (AND2X4MTR)                                   0.085      0.255 f
  U2423/Y (INVX8MTR)                                     0.035      0.291 r
  U5783/Y (OAI22X2MTR)                                   0.039      0.329 f
  U15954/Y (NAND3BX2MTR)                                 0.125      0.455 f
  U10034/Y (NOR2X4MTR)                                   0.065      0.519 r
  U9036/Y (CLKNAND2X4MTR)                                0.065      0.585 f
  U2449/Y (INVX4MTR)                                     0.041      0.626 r
  U9597/Y (NAND2X4MTR)                                   0.041      0.667 f
  U11315/Y (INVX4MTR)                                    0.043      0.710 r
  U12049/Y (AOI2BB1X4MTR)                                0.086      0.796 r
  U3283/Y (NAND3X4MTR)                                   0.065      0.861 f
  U12179/Y (BUFX3MTR)                                    0.102      0.963 f
  U1503/Y (AOI21X2MTR)                                   0.091      1.054 r
  U2658/Y (CLKNAND2X4MTR)                                0.059      1.114 f
  U12053/Y (NAND3X4MTR)                                  0.058      1.172 r
  U4950/Y (NAND2X2MTR)                                   0.056      1.228 f
  U4811/Y (CLKNAND2X4MTR)                                0.043      1.271 r
  U2618/Y (INVX5MTR)                                     0.035      1.306 f
  U9310/Y (OAI22X2MTR)                                   0.052      1.358 r
  U0_BANK_TOP/vACC_1_reg_3__21_/D (DFFRHQX1MTR)          0.000      1.358 r
  data arrival time                                                 1.358

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__21_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.358
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_507_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U13184/Y (BUFX14MTR)                                   0.071      0.455 f
  U10948/Y (INVX6MTR)                                    0.039      0.494 r
  U16979/Y (NAND2X2MTR)                                  0.050      0.544 f
  U15961/Y (NAND4X4MTR)                                  0.052      0.597 r
  U16982/Y (INVX2MTR)                                    0.057      0.653 f
  U17209/Y (AND2X4MTR)                                   0.085      0.738 f
  U4396/Y (AND2X2MTR)                                    0.085      0.823 f
  U10500/Y (CLKNAND2X2MTR)                               0.075      0.898 r
  U10491/Y (NAND3X3MTR)                                  0.065      0.964 f
  U10983/Y (OAI21BX4MTR)                                 0.099      1.063 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.121 r
  U2721/Y (INVX2MTR)                                     0.046      1.167 f
  U11551/Y (CLKNAND2X2MTR)                               0.036      1.203 r
  U11514/Y (NAND2X2MTR)                                  0.046      1.249 f
  U4248/Y (NOR2X2MTR)                                    0.092      1.340 r
  U13111/Y (NOR2X1MTR)                                   0.054      1.394 f
  PIM_result_reg_507_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_507_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_379_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U13184/Y (BUFX14MTR)                                   0.071      0.455 f
  U10948/Y (INVX6MTR)                                    0.039      0.494 r
  U16979/Y (NAND2X2MTR)                                  0.050      0.544 f
  U15961/Y (NAND4X4MTR)                                  0.052      0.597 r
  U16982/Y (INVX2MTR)                                    0.057      0.653 f
  U17209/Y (AND2X4MTR)                                   0.085      0.738 f
  U4396/Y (AND2X2MTR)                                    0.085      0.823 f
  U10500/Y (CLKNAND2X2MTR)                               0.075      0.898 r
  U10491/Y (NAND3X3MTR)                                  0.065      0.964 f
  U10983/Y (OAI21BX4MTR)                                 0.099      1.063 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.121 r
  U2721/Y (INVX2MTR)                                     0.046      1.167 f
  U11551/Y (CLKNAND2X2MTR)                               0.036      1.203 r
  U11514/Y (NAND2X2MTR)                                  0.046      1.249 f
  U4248/Y (NOR2X2MTR)                                    0.092      1.340 r
  U13110/Y (NOR2X1MTR)                                   0.054      1.394 f
  PIM_result_reg_379_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_379_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_251_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U13184/Y (BUFX14MTR)                                   0.071      0.455 f
  U10948/Y (INVX6MTR)                                    0.039      0.494 r
  U16979/Y (NAND2X2MTR)                                  0.050      0.544 f
  U15961/Y (NAND4X4MTR)                                  0.052      0.597 r
  U16982/Y (INVX2MTR)                                    0.057      0.653 f
  U17209/Y (AND2X4MTR)                                   0.085      0.738 f
  U4396/Y (AND2X2MTR)                                    0.085      0.823 f
  U10500/Y (CLKNAND2X2MTR)                               0.075      0.898 r
  U10491/Y (NAND3X3MTR)                                  0.065      0.964 f
  U10983/Y (OAI21BX4MTR)                                 0.099      1.063 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.121 r
  U2721/Y (INVX2MTR)                                     0.046      1.167 f
  U11551/Y (CLKNAND2X2MTR)                               0.036      1.203 r
  U11514/Y (NAND2X2MTR)                                  0.046      1.249 f
  U4248/Y (NOR2X2MTR)                                    0.092      1.340 r
  U13113/Y (NOR2X1MTR)                                   0.054      1.394 f
  PIM_result_reg_251_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_251_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_123_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U13184/Y (BUFX14MTR)                                   0.071      0.455 f
  U10948/Y (INVX6MTR)                                    0.039      0.494 r
  U16979/Y (NAND2X2MTR)                                  0.050      0.544 f
  U15961/Y (NAND4X4MTR)                                  0.052      0.597 r
  U16982/Y (INVX2MTR)                                    0.057      0.653 f
  U17209/Y (AND2X4MTR)                                   0.085      0.738 f
  U4396/Y (AND2X2MTR)                                    0.085      0.823 f
  U10500/Y (CLKNAND2X2MTR)                               0.075      0.898 r
  U10491/Y (NAND3X3MTR)                                  0.065      0.964 f
  U10983/Y (OAI21BX4MTR)                                 0.099      1.063 f
  U10980/Y (NOR2X3MTR)                                   0.058      1.121 r
  U2721/Y (INVX2MTR)                                     0.046      1.167 f
  U11551/Y (CLKNAND2X2MTR)                               0.036      1.203 r
  U11514/Y (NAND2X2MTR)                                  0.046      1.249 f
  U4248/Y (NOR2X2MTR)                                    0.092      1.340 r
  U13112/Y (NOR2X1MTR)                                   0.054      1.394 f
  PIM_result_reg_123_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_123_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U1607/Y (NOR2BX1MTR)                                   0.039      0.365 f
  U6739/Y (NOR2X2MTR)                                    0.073      0.438 r
  U2110/Y (OAI2B11X4MTR)                                 0.091      0.528 f
  U10249/Y (NAND2X4MTR)                                  0.053      0.581 r
  U858/Y (NAND2X6MTR)                                    0.060      0.641 f
  U9573/Y (NOR2X4MTR)                                    0.075      0.715 r
  U503/Y (OAI21X2MTR)                                    0.088      0.803 f
  U13532/Y (AOI21X8MTR)                                  0.084      0.887 r
  U1617/Y (OAI21X4MTR)                                   0.060      0.947 f
  U9552/Y (AOI21X2MTR)                                   0.084      1.031 r
  U9217/Y (XNOR2X1MTR)                                   0.085      1.116 r
  U10706/Y (NAND2X2MTR)                                  0.089      1.205 f
  U8850/Y (NAND3X4MTR)                                   0.060      1.265 r
  U8785/Y (OAI21X6MTR)                                   0.057      1.322 f
  U9169/Y (OAI22X2MTR)                                   0.058      1.380 r
  U0_BANK_TOP/vACC_0_reg_2__3_/D (DFFRHQX4MTR)           0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U12919/Y (NOR2BX4MTR)                                  0.051      0.459 r
  U1892/Y (NOR2X2MTR)                                    0.035      0.495 f
  U6991/Y (CLKNAND2X4MTR)                                0.041      0.535 r
  U7856/Y (NAND2BX2MTR)                                  0.059      0.595 f
  U12008/Y (INVX3MTR)                                    0.046      0.640 r
  U890/Y (NAND2X2MTR)                                    0.059      0.699 f
  U6533/Y (INVX2MTR)                                     0.051      0.751 r
  U9687/Y (OAI21X2MTR)                                   0.072      0.823 f
  U16175/Y (CLKNAND2X2MTR)                               0.052      0.874 r
  U5930/Y (NAND4X4MTR)                                   0.067      0.941 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.017 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.088 f
  U8602/Y (NAND2X6MTR)                                   0.058      1.146 r
  U8732/Y (NOR2X12MTR)                                   0.033      1.179 f
  U1907/Y (INVX8MTR)                                     0.039      1.218 r
  U3989/Y (NAND2X3MTR)                                   0.048      1.266 f
  U13331/Y (AOI21X6MTR)                                  0.087      1.352 r
  U17251/Y (OAI22X2MTR)                                  0.056      1.408 f
  U0_BANK_TOP/vACC_0_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U2352/Y (INVX8MTR)                                     0.036      0.175 f
  U10160/Y (CLKNAND2X2MTR)                               0.033      0.208 r
  U1273/Y (INVX2MTR)                                     0.041      0.249 f
  U12226/Y (INVX1MTR)                                    0.048      0.297 r
  U10944/Y (OAI22X1MTR)                                  0.065      0.361 f
  U7709/Y (NOR2X1MTR)                                    0.078      0.440 r
  U16648/Y (OAI2BB1X2MTR)                                0.058      0.497 f
  U3836/Y (INVX3MTR)                                     0.048      0.545 r
  U12522/Y (NAND2BX8MTR)                                 0.063      0.608 f
  U817/Y (NOR2BX4MTR)                                    0.085      0.693 f
  U7031/Y (NOR2X2MTR)                                    0.070      0.762 r
  U11796/Y (NAND2X4MTR)                                  0.065      0.828 f
  U2237/Y (NAND2X8MTR)                                   0.045      0.873 r
  U1980/Y (NAND2X8MTR)                                   0.049      0.922 f
  U11124/Y (CLKOR2X4MTR)                                 0.086      1.008 f
  U1760/Y (NAND2X2MTR)                                   0.035      1.043 r
  U4380/Y (XOR2X2MTR)                                    0.074      1.117 r
  U16330/Y (OAI22X4MTR)                                  0.067      1.185 f
  U1763/Y (NOR2X4MTR)                                    0.077      1.261 r
  U12574/Y (BUFX4MTR)                                    0.089      1.351 r
  U2045/Y (OAI22X2MTR)                                   0.043      1.394 f
  U0_BANK_TOP/vACC_0_reg_0__10_/D (DFFRHQX2MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U2352/Y (INVX8MTR)                                     0.036      0.175 f
  U10160/Y (CLKNAND2X2MTR)                               0.033      0.208 r
  U1273/Y (INVX2MTR)                                     0.041      0.249 f
  U12226/Y (INVX1MTR)                                    0.048      0.297 r
  U10944/Y (OAI22X1MTR)                                  0.065      0.361 f
  U7709/Y (NOR2X1MTR)                                    0.078      0.440 r
  U16648/Y (OAI2BB1X2MTR)                                0.058      0.497 f
  U3836/Y (INVX3MTR)                                     0.048      0.545 r
  U12522/Y (NAND2BX8MTR)                                 0.063      0.608 f
  U817/Y (NOR2BX4MTR)                                    0.085      0.693 f
  U7031/Y (NOR2X2MTR)                                    0.070      0.762 r
  U11796/Y (NAND2X4MTR)                                  0.065      0.828 f
  U2237/Y (NAND2X8MTR)                                   0.045      0.873 r
  U1980/Y (NAND2X8MTR)                                   0.049      0.922 f
  U11124/Y (CLKOR2X4MTR)                                 0.086      1.008 f
  U1760/Y (NAND2X2MTR)                                   0.035      1.043 r
  U4380/Y (XOR2X2MTR)                                    0.074      1.117 r
  U16330/Y (OAI22X4MTR)                                  0.067      1.185 f
  U1763/Y (NOR2X4MTR)                                    0.077      1.261 r
  U12574/Y (BUFX4MTR)                                    0.089      1.351 r
  U4242/Y (OAI22X2MTR)                                   0.043      1.394 f
  U0_BANK_TOP/vACC_1_reg_0__10_/D (DFFRHQX2MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U11153/Y (NAND2X2MTR)                                  0.038      0.444 f
  U12643/Y (OAI2BB1X2MTR)                                0.038      0.482 r
  U1482/Y (INVX2MTR)                                     0.034      0.516 f
  U1489/Y (NAND2X4MTR)                                   0.034      0.549 r
  U1928/Y (NAND2X4MTR)                                   0.040      0.589 f
  U11378/Y (CLKNAND2X4MTR)                               0.052      0.641 r
  U1525/Y (INVX4MTR)                                     0.037      0.677 f
  U9453/Y (NOR2X4MTR)                                    0.050      0.728 r
  U9156/Y (INVX2MTR)                                     0.048      0.775 f
  U7036/Y (CLKNAND2X4MTR)                                0.036      0.812 r
  U1588/Y (NOR2X4MTR)                                    0.032      0.844 f
  U1466/Y (NOR2X6MTR)                                    0.057      0.900 r
  U2526/Y (NAND2X8MTR)                                   0.068      0.968 f
  U2615/Y (INVX3MTR)                                     0.050      1.017 r
  U8681/Y (MXI2X2MTR)                                    0.084      1.101 r
  U16404/Y (NAND3X4MTR)                                  0.087      1.188 f
  U2620/Y (NOR2X6MTR)                                    0.075      1.264 r
  U9339/Y (MXI2X6MTR)                                    0.066      1.330 f
  U11304/Y (CLKNAND2X2MTR)                               0.043      1.373 r
  U13191/Y (OAI2BB1X2MTR)                                0.042      1.415 f
  U0_BANK_TOP/vACC_0_reg_6__4_/D (DFFRHQX4MTR)           0.000      1.415 f
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U2031/Y (INVX14MTR)                                    0.043      0.293 f
  U2056/Y (INVX8MTR)                                     0.043      0.335 r
  U1014/Y (NAND2X6MTR)                                   0.060      0.395 f
  U8954/Y (NOR2X3MTR)                                    0.086      0.481 r
  U7492/Y (XNOR2X2MTR)                                   0.112      0.593 r
  U1092/Y (XNOR2X2MTR)                                   0.066      0.659 f
  U11170/Y (OR2X2MTR)                                    0.112      0.770 f
  U348/Y (AOI21X2MTR)                                    0.119      0.889 r
  U10463/Y (OAI21X6MTR)                                  0.078      0.967 f
  U16698/Y (AOI21X8MTR)                                  0.090      1.057 r
  U12923/Y (OAI21X8MTR)                                  0.069      1.126 f
  U15962/Y (AOI21X8MTR)                                  0.089      1.215 r
  U13560/Y (OAI21X1MTR)                                  0.075      1.290 f
  U9981/Y (NOR2BX1MTR)                                   0.105      1.395 f
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U9809/Y (AND2X6MTR)                                    0.100      0.643 r
  U6244/Y (NAND2BX4MTR)                                  0.083      0.726 r
  U5426/Y (NAND2X2MTR)                                   0.073      0.799 f
  U5942/Y (NOR2X1MTR)                                    0.083      0.882 r
  U16708/Y (INVX1MTR)                                    0.045      0.927 f
  U11794/Y (AOI2BB1X2MTR)                                0.117      1.044 f
  U9010/Y (OAI2BB1X4MTR)                                 0.049      1.093 r
  U12056/Y (NAND3X3MTR)                                  0.089      1.182 f
  U7082/Y (INVX4MTR)                                     0.048      1.230 r
  U130/Y (CLKNAND2X2MTR)                                 0.052      1.282 f
  U109/Y (NAND2X4MTR)                                    0.052      1.334 r
  U11357/Y (OAI22X2MTR)                                  0.048      1.382 f
  U0_BANK_TOP/vACC_0_reg_3__16_/D (DFFRHQX1MTR)          0.000      1.382 f
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U2352/Y (INVX8MTR)                                     0.036      0.175 f
  U10160/Y (CLKNAND2X2MTR)                               0.033      0.208 r
  U1273/Y (INVX2MTR)                                     0.041      0.249 f
  U12226/Y (INVX1MTR)                                    0.048      0.297 r
  U10944/Y (OAI22X1MTR)                                  0.065      0.361 f
  U7709/Y (NOR2X1MTR)                                    0.078      0.440 r
  U16648/Y (OAI2BB1X2MTR)                                0.058      0.497 f
  U3836/Y (INVX3MTR)                                     0.048      0.545 r
  U12522/Y (NAND2BX8MTR)                                 0.063      0.608 f
  U817/Y (NOR2BX4MTR)                                    0.085      0.693 f
  U7031/Y (NOR2X2MTR)                                    0.070      0.762 r
  U11796/Y (NAND2X4MTR)                                  0.065      0.828 f
  U2237/Y (NAND2X8MTR)                                   0.045      0.873 r
  U1980/Y (NAND2X8MTR)                                   0.049      0.922 f
  U11124/Y (CLKOR2X4MTR)                                 0.086      1.008 f
  U1760/Y (NAND2X2MTR)                                   0.035      1.043 r
  U4380/Y (XOR2X2MTR)                                    0.074      1.117 r
  U16330/Y (OAI22X4MTR)                                  0.067      1.185 f
  U1763/Y (NOR2X4MTR)                                    0.077      1.261 r
  U12574/Y (BUFX4MTR)                                    0.089      1.351 r
  U15862/Y (OAI22X2MTR)                                  0.043      1.394 f
  U0_BANK_TOP/vACC_3_reg_0__10_/D (DFFRHQX2MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 f
  U1286/Y (INVX4MTR)                                     0.046      0.171 r
  U1274/Y (INVX4MTR)                                     0.039      0.210 f
  U1189/Y (NOR2BX4MTR)                                   0.080      0.291 r
  U15929/Y (AOI22X1MTR)                                  0.090      0.381 f
  U9303/Y (NAND3BX4MTR)                                  0.074      0.455 r
  U12727/Y (OAI2BB2X8MTR)                                0.107      0.562 r
  U6704/Y (INVX2MTR)                                     0.039      0.600 f
  U7752/Y (CLKNAND2X2MTR)                                0.044      0.644 r
  U1952/Y (INVX2MTR)                                     0.043      0.687 f
  U12368/Y (NOR2X2MTR)                                   0.090      0.777 r
  U12355/Y (NAND2X2MTR)                                  0.088      0.865 f
  U10901/Y (NOR2X1MTR)                                   0.082      0.947 r
  U2009/Y (NAND2X2MTR)                                   0.062      1.009 f
  U4846/Y (NAND2X4MTR)                                   0.053      1.062 r
  U8915/Y (NAND2X4MTR)                                   0.050      1.112 f
  U10054/Y (NAND3X8MTR)                                  0.049      1.161 r
  U4438/Y (CLKNAND2X2MTR)                                0.055      1.216 f
  U8617/Y (CLKNAND2X4MTR)                                0.041      1.257 r
  U5835/Y (AND2X1MTR)                                    0.086      1.343 r
  U0_BANK_TOP/detect_pos_edge_reg_0_/D (DFFRQX4MTR)      0.000      1.343 r
  data arrival time                                                 1.343

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_0_/CK (DFFRQX4MTR)     0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.343
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U1561/Y (NAND2X8MTR)                                   0.045      1.119 f
  U6246/Y (NAND3X12MTR)                                  0.066      1.185 r
  U5192/Y (CLKNAND2X4MTR)                                0.051      1.236 f
  U5191/Y (XNOR2X2MTR)                                   0.078      1.314 f
  U17399/Y (OAI22X2MTR)                                  0.065      1.379 r
  U0_BANK_TOP/vACC_3_reg_1__20_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_418_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U10397/Y (BUFX8MTR)                                    0.073      0.419 r
  U8442/Y (INVX6MTR)                                     0.033      0.451 f
  U10910/Y (NAND2X2MTR)                                  0.030      0.481 r
  U6174/Y (INVX1MTR)                                     0.036      0.517 f
  U8331/Y (AOI21X2MTR)                                   0.060      0.578 r
  U8965/Y (NAND3X2MTR)                                   0.098      0.676 f
  U447/Y (INVX2MTR)                                      0.079      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.062      0.816 f
  U5447/Y (NOR2X6MTR)                                    0.077      0.894 r
  U2924/Y (OAI21X3MTR)                                   0.068      0.962 f
  U212/Y (NOR2X2MTR)                                     0.123      1.085 r
  U2844/Y (INVX2MTR)                                     0.070      1.154 f
  U17164/Y (OAI211X2MTR)                                 0.107      1.261 r
  U2723/Y (AOI21X2MTR)                                   0.060      1.321 f
  U11510/Y (NOR2X1MTR)                                   0.066      1.386 r
  PIM_result_reg_418_/D (DFFRHQX2MTR)                    0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_418_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_290_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U10397/Y (BUFX8MTR)                                    0.073      0.419 r
  U8442/Y (INVX6MTR)                                     0.033      0.451 f
  U10910/Y (NAND2X2MTR)                                  0.030      0.481 r
  U6174/Y (INVX1MTR)                                     0.036      0.517 f
  U8331/Y (AOI21X2MTR)                                   0.060      0.578 r
  U8965/Y (NAND3X2MTR)                                   0.098      0.676 f
  U447/Y (INVX2MTR)                                      0.079      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.062      0.816 f
  U5447/Y (NOR2X6MTR)                                    0.077      0.894 r
  U2924/Y (OAI21X3MTR)                                   0.068      0.962 f
  U212/Y (NOR2X2MTR)                                     0.123      1.085 r
  U2844/Y (INVX2MTR)                                     0.070      1.154 f
  U17164/Y (OAI211X2MTR)                                 0.107      1.261 r
  U2723/Y (AOI21X2MTR)                                   0.060      1.321 f
  U11508/Y (NOR2X1MTR)                                   0.066      1.386 r
  PIM_result_reg_290_/D (DFFRHQX2MTR)                    0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_290_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_162_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U10397/Y (BUFX8MTR)                                    0.073      0.419 r
  U8442/Y (INVX6MTR)                                     0.033      0.451 f
  U10910/Y (NAND2X2MTR)                                  0.030      0.481 r
  U6174/Y (INVX1MTR)                                     0.036      0.517 f
  U8331/Y (AOI21X2MTR)                                   0.060      0.578 r
  U8965/Y (NAND3X2MTR)                                   0.098      0.676 f
  U447/Y (INVX2MTR)                                      0.079      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.062      0.816 f
  U5447/Y (NOR2X6MTR)                                    0.077      0.894 r
  U2924/Y (OAI21X3MTR)                                   0.068      0.962 f
  U212/Y (NOR2X2MTR)                                     0.123      1.085 r
  U2844/Y (INVX2MTR)                                     0.070      1.154 f
  U17164/Y (OAI211X2MTR)                                 0.107      1.261 r
  U2723/Y (AOI21X2MTR)                                   0.060      1.321 f
  U11509/Y (NOR2X1MTR)                                   0.066      1.386 r
  PIM_result_reg_162_/D (DFFRHQX2MTR)                    0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_162_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_34_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U10397/Y (BUFX8MTR)                                    0.073      0.419 r
  U8442/Y (INVX6MTR)                                     0.033      0.451 f
  U10910/Y (NAND2X2MTR)                                  0.030      0.481 r
  U6174/Y (INVX1MTR)                                     0.036      0.517 f
  U8331/Y (AOI21X2MTR)                                   0.060      0.578 r
  U8965/Y (NAND3X2MTR)                                   0.098      0.676 f
  U447/Y (INVX2MTR)                                      0.079      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.062      0.816 f
  U5447/Y (NOR2X6MTR)                                    0.077      0.894 r
  U2924/Y (OAI21X3MTR)                                   0.068      0.962 f
  U212/Y (NOR2X2MTR)                                     0.123      1.085 r
  U2844/Y (INVX2MTR)                                     0.070      1.154 f
  U17164/Y (OAI211X2MTR)                                 0.107      1.261 r
  U2723/Y (AOI21X2MTR)                                   0.060      1.321 f
  U11511/Y (NOR2X1MTR)                                   0.066      1.386 r
  PIM_result_reg_34_/D (DFFRHQX2MTR)                     0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_34_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_155_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U12074/Y (BUFX16MTR)                                   0.079      0.451 f
  U12076/Y (INVX6MTR)                                    0.039      0.490 r
  U9924/Y (CLKNAND2X2MTR)                                0.042      0.532 f
  U3287/Y (AND2X4MTR)                                    0.077      0.609 f
  U3887/Y (AND2X4MTR)                                    0.079      0.688 f
  U10274/Y (INVX5MTR)                                    0.047      0.735 r
  U10271/Y (NOR2X2MTR)                                   0.031      0.766 f
  U10269/Y (NAND2X1MTR)                                  0.037      0.803 r
  U7641/Y (INVX2MTR)                                     0.036      0.839 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.880 r
  U380/Y (INVX4MTR)                                      0.037      0.918 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.970 r
  U2651/Y (NAND3X2MTR)                                   0.076      1.046 f
  U2464/Y (AOI2BB1X4MTR)                                 0.099      1.145 r
  U6838/Y (OAI21BX1MTR)                                  0.084      1.229 f
  U10242/Y (NOR2X2MTR)                                   0.111      1.340 r
  U11402/Y (NOR2X1MTR)                                   0.054      1.394 f
  PIM_result_reg_155_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_155_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_283_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U12074/Y (BUFX16MTR)                                   0.079      0.451 f
  U12076/Y (INVX6MTR)                                    0.039      0.490 r
  U9924/Y (CLKNAND2X2MTR)                                0.042      0.532 f
  U3287/Y (AND2X4MTR)                                    0.077      0.609 f
  U3887/Y (AND2X4MTR)                                    0.079      0.688 f
  U10274/Y (INVX5MTR)                                    0.047      0.735 r
  U10271/Y (NOR2X2MTR)                                   0.031      0.766 f
  U10269/Y (NAND2X1MTR)                                  0.037      0.803 r
  U7641/Y (INVX2MTR)                                     0.036      0.839 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.880 r
  U380/Y (INVX4MTR)                                      0.037      0.918 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.970 r
  U2651/Y (NAND3X2MTR)                                   0.076      1.046 f
  U2464/Y (AOI2BB1X4MTR)                                 0.099      1.145 r
  U6838/Y (OAI21BX1MTR)                                  0.084      1.229 f
  U10242/Y (NOR2X2MTR)                                   0.111      1.340 r
  U11404/Y (NOR2X1MTR)                                   0.054      1.394 f
  PIM_result_reg_283_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_283_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_411_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U12074/Y (BUFX16MTR)                                   0.079      0.451 f
  U12076/Y (INVX6MTR)                                    0.039      0.490 r
  U9924/Y (CLKNAND2X2MTR)                                0.042      0.532 f
  U3287/Y (AND2X4MTR)                                    0.077      0.609 f
  U3887/Y (AND2X4MTR)                                    0.079      0.688 f
  U10274/Y (INVX5MTR)                                    0.047      0.735 r
  U10271/Y (NOR2X2MTR)                                   0.031      0.766 f
  U10269/Y (NAND2X1MTR)                                  0.037      0.803 r
  U7641/Y (INVX2MTR)                                     0.036      0.839 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.880 r
  U380/Y (INVX4MTR)                                      0.037      0.918 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.970 r
  U2651/Y (NAND3X2MTR)                                   0.076      1.046 f
  U2464/Y (AOI2BB1X4MTR)                                 0.099      1.145 r
  U6838/Y (OAI21BX1MTR)                                  0.084      1.229 f
  U10242/Y (NOR2X2MTR)                                   0.111      1.340 r
  U11399/Y (NOR2X1MTR)                                   0.054      1.394 f
  PIM_result_reg_411_/D (DFFRHQX2MTR)                    0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_411_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_27_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U12074/Y (BUFX16MTR)                                   0.079      0.451 f
  U12076/Y (INVX6MTR)                                    0.039      0.490 r
  U9924/Y (CLKNAND2X2MTR)                                0.042      0.532 f
  U3287/Y (AND2X4MTR)                                    0.077      0.609 f
  U3887/Y (AND2X4MTR)                                    0.079      0.688 f
  U10274/Y (INVX5MTR)                                    0.047      0.735 r
  U10271/Y (NOR2X2MTR)                                   0.031      0.766 f
  U10269/Y (NAND2X1MTR)                                  0.037      0.803 r
  U7641/Y (INVX2MTR)                                     0.036      0.839 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.880 r
  U380/Y (INVX4MTR)                                      0.037      0.918 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.970 r
  U2651/Y (NAND3X2MTR)                                   0.076      1.046 f
  U2464/Y (AOI2BB1X4MTR)                                 0.099      1.145 r
  U6838/Y (OAI21BX1MTR)                                  0.084      1.229 f
  U10242/Y (NOR2X2MTR)                                   0.111      1.340 r
  U11397/Y (NOR2X1MTR)                                   0.054      1.394 f
  PIM_result_reg_27_/D (DFFRHQX2MTR)                     0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_27_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U9431/Y (NAND2X4MTR)                                   0.054      0.956 f
  U13494/Y (AOI21X2MTR)                                  0.088      1.044 r
  U1320/Y (XNOR2X2MTR)                                   0.092      1.136 r
  U1319/Y (OAI22X4MTR)                                   0.098      1.234 f
  U82/Y (AOI21X4MTR)                                     0.095      1.329 r
  U17230/Y (OAI22X2MTR)                                  0.059      1.388 f
  U0_BANK_TOP/vACC_3_reg_7__9_/D (DFFRHQX2MTR)           0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U2856/Y (NAND2X8MTR)                                   0.044      0.966 f
  U10721/Y (CLKNAND2X4MTR)                               0.045      1.011 r
  U1932/Y (NAND2X8MTR)                                   0.051      1.061 f
  U9643/Y (CLKNAND2X4MTR)                                0.043      1.104 r
  U1313/Y (NAND3X6MTR)                                   0.066      1.170 f
  U9382/Y (CLKNAND2X4MTR)                                0.060      1.231 r
  U6909/Y (OAI2BB1X4MTR)                                 0.053      1.283 f
  U5840/Y (OAI22X1MTR)                                   0.051      1.334 r
  U0_BANK_TOP/vACC_3_reg_6__18_/D (DFFRQX2MTR)           0.000      1.334 r
  data arrival time                                                 1.334

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__18_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.175      1.340
  data required time                                                1.340
  --------------------------------------------------------------------------
  data required time                                                1.340
  data arrival time                                                -1.334
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U2882/Y (NAND2X12MTR)                                  0.054      1.149 f
  U171/Y (BUFX10MTR)                                     0.102      1.251 f
  U118/Y (NAND2X4MTR)                                    0.040      1.291 r
  U10266/Y (INVX2MTR)                                    0.036      1.327 f
  U17461/Y (OAI22X2MTR)                                  0.052      1.380 r
  U0_BANK_TOP/vACC_0_reg_2__8_/D (DFFRHQX2MTR)           0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U1419/Y (NAND2X6MTR)                                   0.053      0.975 f
  U1912/Y (AOI21X4MTR)                                   0.079      1.054 r
  U2375/Y (XNOR2X2MTR)                                   0.079      1.133 r
  U16479/Y (AOI2BB1X4MTR)                                0.122      1.255 r
  U7174/Y (OAI22X4MTR)                                   0.059      1.314 f
  U1861/Y (NAND2X2MTR)                                   0.041      1.355 r
  U9437/Y (OAI2BB1X2MTR)                                 0.042      1.398 f
  U0_BANK_TOP/vACC_0_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.111      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U1561/Y (NAND2X8MTR)                                   0.045      1.119 f
  U6246/Y (NAND3X12MTR)                                  0.066      1.185 r
  U5192/Y (CLKNAND2X4MTR)                                0.051      1.236 f
  U5188/Y (XNOR2X2MTR)                                   0.078      1.314 f
  U4109/Y (OAI22X2MTR)                                   0.065      1.379 r
  U0_BANK_TOP/vACC_1_reg_1__20_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U2856/Y (NAND2X8MTR)                                   0.044      0.966 f
  U10721/Y (CLKNAND2X4MTR)                               0.045      1.011 r
  U1932/Y (NAND2X8MTR)                                   0.051      1.061 f
  U9643/Y (CLKNAND2X4MTR)                                0.043      1.104 r
  U1313/Y (NAND3X6MTR)                                   0.066      1.170 f
  U9382/Y (CLKNAND2X4MTR)                                0.060      1.231 r
  U6909/Y (OAI2BB1X4MTR)                                 0.053      1.283 f
  U5838/Y (OAI22X1MTR)                                   0.051      1.334 r
  U0_BANK_TOP/vACC_1_reg_6__18_/D (DFFRQX2MTR)           0.000      1.334 r
  data arrival time                                                 1.334

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__18_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.175      1.340
  data required time                                                1.340
  --------------------------------------------------------------------------
  data required time                                                1.340
  data arrival time                                                -1.334
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U2882/Y (NAND2X12MTR)                                  0.054      1.149 f
  U171/Y (BUFX10MTR)                                     0.102      1.251 f
  U118/Y (NAND2X4MTR)                                    0.040      1.291 r
  U10266/Y (INVX2MTR)                                    0.036      1.327 f
  U17459/Y (OAI22X2MTR)                                  0.052      1.380 r
  U0_BANK_TOP/vACC_3_reg_2__8_/D (DFFRHQX2MTR)           0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1520/Y (INVX8MTR)                                     0.035      0.410 f
  U1233/Y (INVX3MTR)                                     0.030      0.440 r
  U1612/Y (AOI21X4MTR)                                   0.045      0.485 f
  U1550/Y (NAND2X4MTR)                                   0.037      0.522 r
  U1093/Y (CLKNAND2X2MTR)                                0.051      0.573 f
  U8678/Y (OAI2BB1X4MTR)                                 0.062      0.635 r
  U10615/Y (NOR2X2MTR)                                   0.041      0.676 f
  U821/Y (INVX2MTR)                                      0.038      0.715 r
  U9196/Y (NAND2X2MTR)                                   0.071      0.785 f
  U9040/Y (OAI21X4MTR)                                   0.098      0.883 r
  U3278/Y (INVX4MTR)                                     0.050      0.932 f
  U1295/Y (NAND2X12MTR)                                  0.047      0.980 r
  U460/Y (INVX8MTR)                                      0.036      1.015 f
  U9471/Y (OAI21X8MTR)                                   0.073      1.088 r
  U6246/Y (NAND3X12MTR)                                  0.096      1.184 f
  U5045/Y (CLKNAND2X12MTR)                               0.055      1.238 r
  U9699/Y (CLKNAND2X4MTR)                                0.070      1.308 f
  U8493/Y (OAI22X1MTR)                                   0.074      1.382 r
  U0_BANK_TOP/vACC_0_reg_1__12_/D (DFFRHQX4MTR)          0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U4444/Y (INVX2MTR)                                     0.055      1.213 r
  U8806/Y (NOR2X4MTR)                                    0.034      1.247 f
  U1539/Y (INVX3MTR)                                     0.034      1.281 r
  U9140/Y (NAND2X4MTR)                                   0.041      1.322 f
  U19442/Y (OAI22X2MTR)                                  0.057      1.379 r
  U0_BANK_TOP/vACC_0_reg_0__16_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_241_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U13184/Y (BUFX14MTR)                                   0.071      0.418 r
  U1129/Y (INVX4MTR)                                     0.040      0.458 f
  U10063/Y (CLKNAND2X2MTR)                               0.049      0.507 r
  U3381/Y (NAND4X6MTR)                                   0.113      0.620 f
  U8706/Y (INVX3MTR)                                     0.056      0.676 r
  U10711/Y (CLKNAND2X4MTR)                               0.051      0.727 f
  U3062/Y (NOR2X4MTR)                                    0.094      0.821 r
  U4367/Y (NAND3X2MTR)                                   0.129      0.950 f
  U270/Y (INVX4MTR)                                      0.083      1.033 r
  U10536/Y (AOI211X1MTR)                                 0.089      1.122 f
  U8365/Y (OAI211X1MTR)                                  0.057      1.179 r
  U6389/Y (AOI211X1MTR)                                  0.080      1.259 f
  U6825/Y (NOR2X1MTR)                                    0.073      1.332 r
  PIM_result_reg_241_/D (DFFRQX1MTR)                     0.000      1.332 r
  data arrival time                                                 1.332

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_241_/CK (DFFRQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.332
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U2257/Y (INVX16MTR)                                    0.032      0.157 f
  U9428/Y (NAND2X12MTR)                                  0.035      0.192 r
  U11441/Y (CLKNAND2X16MTR)                              0.064      0.256 f
  U6292/Y (INVX8MTR)                                     0.075      0.331 r
  U5668/Y (NOR2X4MTR)                                    0.047      0.378 f
  U7476/Y (INVX2MTR)                                     0.056      0.434 r
  U9932/Y (NOR2X4MTR)                                    0.043      0.478 f
  U8623/Y (OAI21X4MTR)                                   0.083      0.561 r
  U13250/Y (OAI2BB1X4MTR)                                0.078      0.638 f
  U9400/Y (OAI21X4MTR)                                   0.086      0.724 r
  U1773/Y (OAI2BB1X2MTR)                                 0.068      0.792 f
  U3449/Y (INVX3MTR)                                     0.055      0.847 r
  U5115/Y (XOR2X8MTR)                                    0.072      0.918 r
  U5113/Y (XOR2X8MTR)                                    0.103      1.021 r
  U1676/Y (NAND2X8MTR)                                   0.059      1.081 f
  U16215/Y (OAI21X6MTR)                                  0.093      1.173 r
  U17128/Y (AOI21X8MTR)                                  0.044      1.218 f
  U15967/Y (OAI2B1X4MTR)                                 0.072      1.290 r
  U16167/Y (XNOR2X2MTR)                                  0.045      1.335 f
  U16030/Y (NOR2X2MTR)                                   0.055      1.390 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U2856/Y (NAND2X8MTR)                                   0.044      0.966 f
  U10721/Y (CLKNAND2X4MTR)                               0.045      1.011 r
  U1932/Y (NAND2X8MTR)                                   0.051      1.061 f
  U9643/Y (CLKNAND2X4MTR)                                0.043      1.104 r
  U1313/Y (NAND3X6MTR)                                   0.066      1.170 f
  U9382/Y (CLKNAND2X4MTR)                                0.060      1.231 r
  U6909/Y (OAI2BB1X4MTR)                                 0.053      1.283 f
  U5839/Y (OAI22X1MTR)                                   0.051      1.334 r
  U0_BANK_TOP/vACC_0_reg_6__18_/D (DFFRQX2MTR)           0.000      1.334 r
  data arrival time                                                 1.334

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__18_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.175      1.340
  data required time                                                1.340
  --------------------------------------------------------------------------
  data required time                                                1.340
  data arrival time                                                -1.334
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U2882/Y (NAND2X12MTR)                                  0.054      1.149 f
  U171/Y (BUFX10MTR)                                     0.102      1.251 f
  U118/Y (NAND2X4MTR)                                    0.040      1.291 r
  U10266/Y (INVX2MTR)                                    0.036      1.327 f
  U17490/Y (OAI22X2MTR)                                  0.052      1.380 r
  U0_BANK_TOP/vACC_1_reg_2__8_/D (DFFRHQX2MTR)           0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U1561/Y (NAND2X8MTR)                                   0.045      1.119 f
  U6246/Y (NAND3X12MTR)                                  0.066      1.185 r
  U5192/Y (CLKNAND2X4MTR)                                0.051      1.236 f
  U5188/Y (XNOR2X2MTR)                                   0.078      1.314 f
  U10252/Y (OAI22X2MTR)                                  0.065      1.379 r
  U0_BANK_TOP/vACC_2_reg_1__20_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U7840/Y (NAND2X4MTR)                                   0.051      0.593 f
  U5040/Y (CLKNAND2X4MTR)                                0.067      0.661 r
  U2143/Y (NOR2X8MTR)                                    0.037      0.698 f
  U2578/Y (NOR2X6MTR)                                    0.075      0.773 r
  U9241/Y (NOR2BX4MTR)                                   0.111      0.884 r
  U8986/Y (NAND2X4MTR)                                   0.063      0.947 f
  U8800/Y (CLKNAND2X8MTR)                                0.046      0.993 r
  U350/Y (AOI21X2MTR)                                    0.055      1.048 f
  U8690/Y (XNOR2X2MTR)                                   0.082      1.131 f
  U11178/Y (NAND2X4MTR)                                  0.047      1.178 r
  U1642/Y (NAND3X6MTR)                                   0.079      1.257 f
  U5048/Y (OAI2B2X1MTR)                                  0.144      1.401 f
  U0_BANK_TOP/vACC_0_reg_2__10_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U450/Y (NAND2X4MTR)                                    0.061      0.963 f
  U9528/Y (XNOR2X2MTR)                                   0.083      1.046 f
  U16431/Y (OAI22X2MTR)                                  0.103      1.150 r
  U1524/Y (AOI2BB1X4MTR)                                 0.050      1.199 f
  U8017/Y (INVX2MTR)                                     0.044      1.244 r
  U16095/Y (NOR2X4MTR)                                   0.033      1.276 f
  U10872/Y (OAI2BB2X1MTR)                                0.058      1.334 r
  U0_BANK_TOP/vACC_0_reg_7__8_/D (DFFRQX4MTR)            0.000      1.334 r
  data arrival time                                                 1.334

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.175      1.340
  data required time                                                1.340
  --------------------------------------------------------------------------
  data required time                                                1.340
  data arrival time                                                -1.334
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U10083/Y (INVX14MTR)                                   0.058      0.327 r
  U1974/Y (INVX16MTR)                                    0.034      0.362 f
  U9649/Y (INVX6MTR)                                     0.039      0.400 r
  U14384/Y (AOI21X1MTR)                                  0.084      0.484 f
  U7860/Y (NAND3X4MTR)                                   0.059      0.543 r
  U948/Y (CLKNAND2X4MTR)                                 0.054      0.597 f
  U947/Y (NAND2X4MTR)                                    0.057      0.655 r
  U10066/Y (INVX4MTR)                                    0.035      0.689 f
  U2011/Y (NOR2X8MTR)                                    0.058      0.748 r
  U8440/Y (NOR2X4MTR)                                    0.045      0.793 f
  U1870/Y (AOI21X6MTR)                                   0.086      0.879 r
  U1640/Y (OAI21X8MTR)                                   0.069      0.948 f
  U9664/Y (INVX8MTR)                                     0.048      0.995 r
  U1862/Y (INVX8MTR)                                     0.027      1.022 f
  U314/Y (AOI21X2MTR)                                    0.071      1.093 r
  U8025/Y (XNOR2X2MTR)                                   0.096      1.189 r
  U2037/Y (AOI2BB1X4MTR)                                 0.135      1.324 r
  U13266/Y (OAI22X2MTR)                                  0.056      1.380 f
  U0_BANK_TOP/vACC_0_reg_4__11_/D (DFFRHQX1MTR)          0.000      1.380 f
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U12919/Y (NOR2BX4MTR)                                  0.051      0.459 r
  U1892/Y (NOR2X2MTR)                                    0.035      0.495 f
  U6991/Y (CLKNAND2X4MTR)                                0.041      0.535 r
  U7856/Y (NAND2BX2MTR)                                  0.059      0.595 f
  U12008/Y (INVX3MTR)                                    0.046      0.640 r
  U890/Y (NAND2X2MTR)                                    0.059      0.699 f
  U6533/Y (INVX2MTR)                                     0.051      0.751 r
  U9687/Y (OAI21X2MTR)                                   0.072      0.823 f
  U16175/Y (CLKNAND2X2MTR)                               0.052      0.874 r
  U5930/Y (NAND4X4MTR)                                   0.067      0.941 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.017 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.088 f
  U8602/Y (NAND2X6MTR)                                   0.058      1.146 r
  U8732/Y (NOR2X12MTR)                                   0.033      1.179 f
  U1907/Y (INVX8MTR)                                     0.039      1.218 r
  U13863/Y (OAI21BX4MTR)                                 0.054      1.271 f
  U5494/Y (OAI22X1MTR)                                   0.057      1.329 r
  U0_BANK_TOP/vACC_2_reg_7__18_/D (DFFRQX1MTR)           0.000      1.329 r
  data arrival time                                                 1.329

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__18_/CK (DFFRQX1MTR)          0.000      1.515 r
  library setup time                                    -0.180      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.329
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U1561/Y (NAND2X8MTR)                                   0.045      1.119 f
  U6246/Y (NAND3X12MTR)                                  0.066      1.185 r
  U5192/Y (CLKNAND2X4MTR)                                0.051      1.236 f
  U5191/Y (XNOR2X2MTR)                                   0.078      1.314 f
  U11467/Y (OAI22X2MTR)                                  0.065      1.379 r
  U0_BANK_TOP/vACC_0_reg_1__20_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1256/Y (INVX8MTR)                                     0.033      0.366 f
  U4531/Y (CLKNAND2X2MTR)                                0.030      0.396 r
  U1169/Y (NAND3X2MTR)                                   0.074      0.470 f
  U8546/Y (OAI21BX4MTR)                                  0.081      0.551 r
  U8517/Y (NAND2X4MTR)                                   0.061      0.612 f
  U8283/Y (INVX4MTR)                                     0.043      0.655 r
  U4232/Y (CLKNAND2X4MTR)                                0.043      0.698 f
  U2374/Y (NAND2X4MTR)                                   0.041      0.739 r
  U2069/Y (NAND2X4MTR)                                   0.041      0.780 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.826 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.870 f
  U2360/Y (NAND2X8MTR)                                   0.041      0.910 r
  U5477/Y (NAND2X8MTR)                                   0.053      0.964 f
  U4683/Y (AOI21X4MTR)                                   0.076      1.040 r
  U4370/Y (XOR2X2MTR)                                    0.086      1.126 r
  U1758/Y (NAND2X4MTR)                                   0.059      1.185 f
  U8361/Y (INVX1MTR)                                     0.049      1.234 r
  U11203/Y (NOR2X3MTR)                                   0.040      1.273 f
  U2685/Y (OAI22X1MTR)                                   0.055      1.328 r
  U0_BANK_TOP/vACC_3_reg_4__9_/D (DFFRQX4MTR)            0.000      1.328 r
  data arrival time                                                 1.328

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__9_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.180      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.328
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U2856/Y (NAND2X8MTR)                                   0.044      0.966 f
  U10721/Y (CLKNAND2X4MTR)                               0.045      1.011 r
  U1932/Y (NAND2X8MTR)                                   0.051      1.061 f
  U9643/Y (CLKNAND2X4MTR)                                0.043      1.104 r
  U1313/Y (NAND3X6MTR)                                   0.066      1.170 f
  U9382/Y (CLKNAND2X4MTR)                                0.060      1.231 r
  U11884/Y (XOR2X8MTR)                                   0.074      1.305 r
  U11880/Y (OAI22X1MTR)                                  0.080      1.385 f
  U0_BANK_TOP/vACC_3_reg_6__19_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_340_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U3884/Y (INVX4MTR)                                     0.040      0.457 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.491 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.589 f
  U3166/Y (INVX2MTR)                                     0.079      0.667 r
  U11313/Y (CLKNAND2X4MTR)                               0.063      0.731 f
  U12062/Y (INVX4MTR)                                    0.050      0.780 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.868 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.953 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.008 f
  U17396/Y (INVX4MTR)                                    0.046      1.054 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.129 f
  U15153/Y (OAI22X1MTR)                                  0.088      1.217 r
  U2715/Y (NOR3X2MTR)                                    0.068      1.285 f
  U15617/Y (NOR2X1MTR)                                   0.053      1.338 r
  PIM_result_reg_340_/D (DFFRQX1MTR)                     0.000      1.338 r
  data arrival time                                                 1.338

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_340_/CK (DFFRQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.171      1.344
  data required time                                                1.344
  --------------------------------------------------------------------------
  data required time                                                1.344
  data arrival time                                                -1.338
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX2MTR)
                                                         0.157      0.157 r
  U4066/Y (CLKNAND2X2MTR)                                0.098      0.256 f
  U12966/Y (OAI22X1MTR)                                  0.093      0.349 r
  U2558/Y (NOR3X1MTR)                                    0.073      0.422 f
  U13082/Y (AND4X4MTR)                                   0.101      0.523 f
  U5187/Y (NAND2X6MTR)                                   0.047      0.570 r
  U11350/Y (INVX2MTR)                                    0.038      0.608 f
  U4951/Y (CLKNAND2X4MTR)                                0.047      0.655 r
  U5570/Y (INVX4MTR)                                     0.029      0.684 f
  U15831/Y (OAI2B1X4MTR)                                 0.025      0.709 r
  U666/Y (NAND2X2MTR)                                    0.090      0.799 f
  U2168/Y (AOI21X8MTR)                                   0.109      0.908 r
  U1714/Y (NAND2X6MTR)                                   0.062      0.970 f
  U9049/Y (INVX4MTR)                                     0.036      1.006 r
  U476/Y (CLKNAND2X4MTR)                                 0.045      1.051 f
  U1869/Y (OAI2B11X4MTR)                                 0.086      1.137 r
  U1866/Y (OAI21X4MTR)                                   0.061      1.198 f
  U11104/Y (AOI2BB1X2MTR)                                0.101      1.299 r
  U11595/Y (OAI22X1MTR)                                  0.076      1.376 f
  U0_BANK_TOP/vACC_2_reg_3__11_/D (DFFRQX2MTR)           0.000      1.376 f
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__11_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U4444/Y (INVX2MTR)                                     0.055      1.213 r
  U8806/Y (NOR2X4MTR)                                    0.034      1.247 f
  U1539/Y (INVX3MTR)                                     0.034      1.281 r
  U9140/Y (NAND2X4MTR)                                   0.041      1.322 f
  U19435/Y (OAI22X2MTR)                                  0.057      1.379 r
  U0_BANK_TOP/vACC_2_reg_0__16_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U16491/Y (CLKNAND2X2MTR)                               0.058      0.461 f
  U11815/Y (OAI2B11X4MTR)                                0.051      0.512 r
  U1856/Y (OAI2B1X4MTR)                                  0.062      0.573 f
  U6133/Y (CLKNAND2X4MTR)                                0.054      0.627 r
  U5397/Y (NOR2X1MTR)                                    0.053      0.680 f
  U6711/Y (NOR2X3MTR)                                    0.092      0.772 r
  U2398/Y (AOI21X8MTR)                                   0.074      0.846 f
  U6632/Y (OAI21X6MTR)                                   0.091      0.937 r
  U8656/Y (NAND2X4MTR)                                   0.065      1.003 f
  U1579/Y (NAND2X6MTR)                                   0.062      1.065 r
  U10081/Y (NAND2X4MTR)                                  0.044      1.109 f
  U9218/Y (NAND3X4MTR)                                   0.051      1.160 r
  U9560/Y (NAND2X4MTR)                                   0.044      1.204 f
  U1315/Y (NAND2X4MTR)                                   0.037      1.242 r
  U8618/Y (INVX4MTR)                                     0.041      1.283 f
  U17389/Y (OAI22X2MTR)                                  0.048      1.331 r
  U0_BANK_TOP/vACC_2_reg_4__21_/D (DFFRQX2MTR)           0.000      1.331 r
  data arrival time                                                 1.331

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__21_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.178      1.337
  data required time                                                1.337
  --------------------------------------------------------------------------
  data required time                                                1.337
  data arrival time                                                -1.331
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U4448/Y (NAND2X6MTR)                                   0.065      1.223 r
  U9326/Y (INVX2MTR)                                     0.041      1.264 f
  U1816/Y (NOR2X4MTR)                                    0.063      1.327 r
  U6974/Y (OAI22X1MTR)                                   0.072      1.399 f
  U0_BANK_TOP/vACC_0_reg_0__8_/D (DFFRHQX4MTR)           0.000      1.399 f
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U5224/Y (NOR2BX4MTR)                                   0.050      0.453 r
  U1018/Y (INVX2MTR)                                     0.035      0.488 f
  U5362/Y (NAND3X2MTR)                                   0.039      0.527 r
  U8736/Y (AND2X4MTR)                                    0.112      0.639 r
  U490/Y (NOR2X2MTR)                                     0.051      0.690 f
  U3927/Y (NOR2X3MTR)                                    0.099      0.789 r
  U8758/Y (NAND2X4MTR)                                   0.084      0.873 f
  U16368/Y (NOR2X4MTR)                                   0.094      0.967 r
  U10172/Y (AOI21X8MTR)                                  0.060      1.027 f
  U2407/Y (NAND2BX12MTR)                                 0.090      1.117 f
  U3129/Y (NAND3X8MTR)                                   0.049      1.166 r
  U1573/Y (CLKNAND2X2MTR)                                0.057      1.223 f
  U13182/Y (NAND2X4MTR)                                  0.047      1.269 r
  U11457/Y (NAND2X2MTR)                                  0.048      1.318 f
  U6957/Y (INVX1MTR)                                     0.032      1.349 r
  U0_BANK_TOP/detect_pos_edge_reg_5_/D (DFFRQX2MTR)      0.000      1.349 r
  data arrival time                                                 1.349

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_5_/CK (DFFRQX2MTR)     0.000      1.515 r
  library setup time                                    -0.159      1.356
  data required time                                                1.356
  --------------------------------------------------------------------------
  data required time                                                1.356
  data arrival time                                                -1.349
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U4763/Y (AOI21X2MTR)                                   0.066      1.016 f
  U247/Y (XNOR2X1MTR)                                    0.080      1.096 f
  U5666/Y (NAND2X2MTR)                                   0.056      1.152 r
  U1350/Y (NAND3X4MTR)                                   0.095      1.248 f
  U88/Y (AOI21X6MTR)                                     0.102      1.350 r
  U8612/Y (OAI2BB2X2MTR)                                 0.060      1.410 f
  U0_BANK_TOP/vACC_1_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U1712/Y (BUFX14MTR)                                    0.096      0.366 f
  U2445/Y (INVX4MTR)                                     0.041      0.407 r
  U8520/Y (OAI2BB1X2MTR)                                 0.093      0.500 r
  U9568/Y (NAND3BX4MTR)                                  0.076      0.577 r
  U1371/Y (NAND2X6MTR)                                   0.047      0.624 f
  U1538/Y (AND3X4MTR)                                    0.107      0.731 f
  U1457/Y (NOR2X8MTR)                                    0.054      0.785 r
  U16450/Y (AOI21X8MTR)                                  0.057      0.842 f
  U2504/Y (OAI21X8MTR)                                   0.102      0.944 r
  U10300/Y (OAI2BB1X2MTR)                                0.119      1.063 r
  U254/Y (XNOR2X1MTR)                                    0.072      1.135 r
  U10799/Y (NAND2X2MTR)                                  0.071      1.205 f
  U5975/Y (CLKNAND2X2MTR)                                0.057      1.262 r
  U1698/Y (OAI22X4MTR)                                   0.057      1.319 f
  U11372/Y (OAI22X2MTR)                                  0.061      1.380 r
  U0_BANK_TOP/vACC_3_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U7840/Y (NAND2X4MTR)                                   0.051      0.593 f
  U5040/Y (CLKNAND2X4MTR)                                0.067      0.661 r
  U2143/Y (NOR2X8MTR)                                    0.037      0.698 f
  U2578/Y (NOR2X6MTR)                                    0.075      0.773 r
  U9241/Y (NOR2BX4MTR)                                   0.111      0.884 r
  U8986/Y (NAND2X4MTR)                                   0.063      0.947 f
  U8800/Y (CLKNAND2X8MTR)                                0.046      0.993 r
  U350/Y (AOI21X2MTR)                                    0.055      1.048 f
  U8690/Y (XNOR2X2MTR)                                   0.082      1.131 f
  U11178/Y (NAND2X4MTR)                                  0.047      1.178 r
  U1642/Y (NAND3X6MTR)                                   0.079      1.257 f
  U5050/Y (OAI2B2X1MTR)                                  0.144      1.401 f
  U0_BANK_TOP/vACC_3_reg_2__10_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U450/Y (NAND2X4MTR)                                    0.061      0.963 f
  U9528/Y (XNOR2X2MTR)                                   0.083      1.046 f
  U16431/Y (OAI22X2MTR)                                  0.103      1.150 r
  U1524/Y (AOI2BB1X4MTR)                                 0.050      1.199 f
  U8017/Y (INVX2MTR)                                     0.044      1.244 r
  U16095/Y (NOR2X4MTR)                                   0.033      1.276 f
  U17205/Y (OAI22X2MTR)                                  0.050      1.326 r
  U0_BANK_TOP/vACC_3_reg_7__8_/D (DFFRQX4MTR)            0.000      1.326 r
  data arrival time                                                 1.326

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.183      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.326
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_190_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.098      0.313 r
  U8516/Y (INVX8MTR)                                     0.057      0.369 f
  U5207/Y (INVX4MTR)                                     0.071      0.440 r
  U711/Y (INVX8MTR)                                      0.043      0.483 f
  U11050/Y (INVX4MTR)                                    0.051      0.534 r
  U1009/Y (CLKNAND2X2MTR)                                0.054      0.588 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.638 r
  U12172/Y (INVX2MTR)                                    0.062      0.701 f
  U10698/Y (AND2X2MTR)                                   0.101      0.802 f
  U8186/Y (CLKNAND2X4MTR)                                0.047      0.849 r
  U7658/Y (NOR2X3MTR)                                    0.033      0.882 f
  U10689/Y (NAND2X3MTR)                                  0.060      0.942 r
  U4850/Y (NAND3BX4MTR)                                  0.083      1.025 f
  U2750/Y (NOR2X4MTR)                                    0.078      1.103 r
  U2718/Y (CLKNAND2X4MTR)                                0.051      1.154 f
  U16262/Y (NOR3X4MTR)                                   0.110      1.264 r
  U4810/Y (NOR2X4MTR)                                    0.038      1.302 f
  U4805/Y (NOR2X3MTR)                                    0.065      1.366 r
  U11379/Y (NOR2X1MTR)                                   0.044      1.411 f
  PIM_result_reg_190_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_190_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.006


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_318_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.098      0.313 r
  U8516/Y (INVX8MTR)                                     0.057      0.369 f
  U5207/Y (INVX4MTR)                                     0.071      0.440 r
  U711/Y (INVX8MTR)                                      0.043      0.483 f
  U11050/Y (INVX4MTR)                                    0.051      0.534 r
  U1009/Y (CLKNAND2X2MTR)                                0.054      0.588 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.638 r
  U12172/Y (INVX2MTR)                                    0.062      0.701 f
  U10698/Y (AND2X2MTR)                                   0.101      0.802 f
  U8186/Y (CLKNAND2X4MTR)                                0.047      0.849 r
  U7658/Y (NOR2X3MTR)                                    0.033      0.882 f
  U10689/Y (NAND2X3MTR)                                  0.060      0.942 r
  U4850/Y (NAND3BX4MTR)                                  0.083      1.025 f
  U2750/Y (NOR2X4MTR)                                    0.078      1.103 r
  U2718/Y (CLKNAND2X4MTR)                                0.051      1.154 f
  U16262/Y (NOR3X4MTR)                                   0.110      1.264 r
  U4810/Y (NOR2X4MTR)                                    0.038      1.302 f
  U4805/Y (NOR2X3MTR)                                    0.065      1.366 r
  U11428/Y (NOR2X1MTR)                                   0.044      1.411 f
  PIM_result_reg_318_/D (DFFRHQX4MTR)                    0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_318_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_62_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.098      0.313 r
  U8516/Y (INVX8MTR)                                     0.057      0.369 f
  U5207/Y (INVX4MTR)                                     0.071      0.440 r
  U711/Y (INVX8MTR)                                      0.043      0.483 f
  U11050/Y (INVX4MTR)                                    0.051      0.534 r
  U1009/Y (CLKNAND2X2MTR)                                0.054      0.588 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.638 r
  U12172/Y (INVX2MTR)                                    0.062      0.701 f
  U10698/Y (AND2X2MTR)                                   0.101      0.802 f
  U8186/Y (CLKNAND2X4MTR)                                0.047      0.849 r
  U7658/Y (NOR2X3MTR)                                    0.033      0.882 f
  U10689/Y (NAND2X3MTR)                                  0.060      0.942 r
  U4850/Y (NAND3BX4MTR)                                  0.083      1.025 f
  U2750/Y (NOR2X4MTR)                                    0.078      1.103 r
  U2718/Y (CLKNAND2X4MTR)                                0.051      1.154 f
  U16262/Y (NOR3X4MTR)                                   0.110      1.264 r
  U4810/Y (NOR2X4MTR)                                    0.038      1.302 f
  U4805/Y (NOR2X3MTR)                                    0.065      1.366 r
  U4241/Y (NOR2X1MTR)                                    0.044      1.411 f
  PIM_result_reg_62_/D (DFFRHQX4MTR)                     0.000      1.411 f
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_62_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U6309/Y (INVX14MTR)                                    0.052      0.302 f
  U1966/Y (INVX12MTR)                                    0.053      0.355 r
  U2095/Y (INVX8MTR)                                     0.029      0.385 f
  U8547/Y (INVX4MTR)                                     0.032      0.416 r
  U1254/Y (CLKNAND2X4MTR)                                0.039      0.455 f
  U8305/Y (AND2X2MTR)                                    0.095      0.550 f
  U1156/Y (NOR2X4MTR)                                    0.064      0.614 r
  U2094/Y (NAND2X4MTR)                                   0.054      0.668 f
  U797/Y (NAND2X2MTR)                                    0.056      0.724 r
  U11306/Y (NAND2X4MTR)                                  0.048      0.773 f
  U10042/Y (XOR2X8MTR)                                   0.080      0.853 f
  U11340/Y (NOR2X8MTR)                                   0.061      0.914 r
  U10554/Y (NOR2X4MTR)                                   0.036      0.950 f
  U9225/Y (NOR2X3MTR)                                    0.058      1.008 r
  U403/Y (NAND2X2MTR)                                    0.056      1.063 f
  U16282/Y (NAND3BX4MTR)                                 0.053      1.117 r
  U11912/Y (INVX2MTR)                                    0.043      1.159 f
  U7333/Y (OAI21X3MTR)                                   0.087      1.246 r
  U2082/Y (NAND3BX4MTR)                                  0.083      1.330 f
  U15547/Y (NOR2X1MTR)                                   0.059      1.389 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U9809/Y (AND2X6MTR)                                    0.100      0.643 r
  U6244/Y (NAND2BX4MTR)                                  0.083      0.726 r
  U5426/Y (NAND2X2MTR)                                   0.073      0.799 f
  U5942/Y (NOR2X1MTR)                                    0.083      0.882 r
  U16708/Y (INVX1MTR)                                    0.045      0.927 f
  U11794/Y (AOI2BB1X2MTR)                                0.117      1.044 f
  U9010/Y (OAI2BB1X4MTR)                                 0.049      1.093 r
  U12056/Y (NAND3X3MTR)                                  0.089      1.182 f
  U7082/Y (INVX4MTR)                                     0.048      1.230 r
  U130/Y (CLKNAND2X2MTR)                                 0.052      1.282 f
  U109/Y (NAND2X4MTR)                                    0.052      1.334 r
  U12950/Y (OAI22X2MTR)                                  0.048      1.382 f
  U0_BANK_TOP/vACC_1_reg_3__16_/D (DFFRHQX1MTR)          0.000      1.382 f
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U7451/Y (CLKNAND2X16MTR)                               0.059      0.302 f
  U1214/Y (INVX16MTR)                                    0.051      0.353 r
  U7106/Y (NAND2X6MTR)                                   0.058      0.412 f
  U766/Y (INVX3MTR)                                      0.048      0.460 r
  U739/Y (XNOR2X4MTR)                                    0.084      0.544 r
  U12122/Y (XOR2X8MTR)                                   0.107      0.650 r
  U10378/Y (XOR2X8MTR)                                   0.093      0.743 r
  U10359/Y (XOR2X8MTR)                                   0.098      0.841 r
  U13596/Y (XOR2X8MTR)                                   0.096      0.937 r
  U13590/Y (XNOR2X8MTR)                                  0.100      1.037 r
  U17110/Y (NOR2X8MTR)                                   0.048      1.085 f
  U2366/Y (INVX2MTR)                                     0.036      1.121 r
  U9800/Y (CLKNAND2X2MTR)                                0.050      1.171 f
  U7656/Y (NOR2BX2MTR)                                   0.093      1.264 f
  U11149/Y (OAI21X2MTR)                                  0.035      1.299 r
  U13178/Y (AND3X4MTR)                                   0.096      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U450/Y (NAND2X4MTR)                                    0.061      0.963 f
  U9528/Y (XNOR2X2MTR)                                   0.083      1.046 f
  U16431/Y (OAI22X2MTR)                                  0.103      1.150 r
  U1524/Y (AOI2BB1X4MTR)                                 0.050      1.199 f
  U8017/Y (INVX2MTR)                                     0.044      1.244 r
  U16095/Y (NOR2X4MTR)                                   0.033      1.276 f
  U17289/Y (OAI22X2MTR)                                  0.050      1.326 r
  U0_BANK_TOP/vACC_1_reg_7__8_/D (DFFRQX4MTR)            0.000      1.326 r
  data arrival time                                                 1.326

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.182      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.326
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_273_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.059 f
  U5369/Y (INVX3MTR)                                     0.059      1.118 r
  U8295/Y (NAND2X1MTR)                                   0.062      1.180 f
  U8024/Y (NAND4BBX2MTR)                                 0.059      1.239 r
  U9346/Y (NOR2X2MTR)                                    0.050      1.289 f
  U15635/Y (NOR2X1MTR)                                   0.049      1.339 r
  PIM_result_reg_273_/D (DFFRQX1MTR)                     0.000      1.339 r
  data arrival time                                                 1.339

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_273_/CK (DFFRQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.170      1.345
  data required time                                                1.345
  --------------------------------------------------------------------------
  data required time                                                1.345
  data arrival time                                                -1.339
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_445_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U700/Y (INVX4MTR)                                      0.043      0.459 f
  U16534/Y (CLKNAND2X2MTR)                               0.036      0.495 r
  U13668/Y (NAND4X2MTR)                                  0.115      0.609 f
  U545/Y (INVX2MTR)                                      0.080      0.689 r
  U7725/Y (CLKNAND2X4MTR)                                0.063      0.752 f
  U8877/Y (NOR2X4MTR)                                    0.077      0.829 r
  U8186/Y (CLKNAND2X4MTR)                                0.065      0.895 f
  U7658/Y (NOR2X3MTR)                                    0.072      0.967 r
  U2914/Y (NAND2X2MTR)                                   0.092      1.058 f
  U2335/Y (INVX4MTR)                                     0.058      1.117 r
  U13702/Y (AOI2BB1X2MTR)                                0.041      1.158 f
  U2718/Y (CLKNAND2X4MTR)                                0.046      1.203 r
  U14688/Y (INVX2MTR)                                    0.028      1.232 f
  U15082/Y (CLKNAND2X2MTR)                               0.028      1.260 r
  U15081/Y (AOI21X2MTR)                                  0.064      1.323 f
  U15196/Y (NOR2X1MTR)                                   0.062      1.386 r
  PIM_result_reg_445_/D (DFFRHQX2MTR)                    0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_445_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_317_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U700/Y (INVX4MTR)                                      0.043      0.459 f
  U16534/Y (CLKNAND2X2MTR)                               0.036      0.495 r
  U13668/Y (NAND4X2MTR)                                  0.115      0.609 f
  U545/Y (INVX2MTR)                                      0.080      0.689 r
  U7725/Y (CLKNAND2X4MTR)                                0.063      0.752 f
  U8877/Y (NOR2X4MTR)                                    0.077      0.829 r
  U8186/Y (CLKNAND2X4MTR)                                0.065      0.895 f
  U7658/Y (NOR2X3MTR)                                    0.072      0.967 r
  U2914/Y (NAND2X2MTR)                                   0.092      1.058 f
  U2335/Y (INVX4MTR)                                     0.058      1.117 r
  U13702/Y (AOI2BB1X2MTR)                                0.041      1.158 f
  U2718/Y (CLKNAND2X4MTR)                                0.046      1.203 r
  U14688/Y (INVX2MTR)                                    0.028      1.232 f
  U15082/Y (CLKNAND2X2MTR)                               0.028      1.260 r
  U15081/Y (AOI21X2MTR)                                  0.064      1.323 f
  U15255/Y (NOR2X1MTR)                                   0.062      1.386 r
  PIM_result_reg_317_/D (DFFRHQX2MTR)                    0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_317_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_189_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U700/Y (INVX4MTR)                                      0.043      0.459 f
  U16534/Y (CLKNAND2X2MTR)                               0.036      0.495 r
  U13668/Y (NAND4X2MTR)                                  0.115      0.609 f
  U545/Y (INVX2MTR)                                      0.080      0.689 r
  U7725/Y (CLKNAND2X4MTR)                                0.063      0.752 f
  U8877/Y (NOR2X4MTR)                                    0.077      0.829 r
  U8186/Y (CLKNAND2X4MTR)                                0.065      0.895 f
  U7658/Y (NOR2X3MTR)                                    0.072      0.967 r
  U2914/Y (NAND2X2MTR)                                   0.092      1.058 f
  U2335/Y (INVX4MTR)                                     0.058      1.117 r
  U13702/Y (AOI2BB1X2MTR)                                0.041      1.158 f
  U2718/Y (CLKNAND2X4MTR)                                0.046      1.203 r
  U14688/Y (INVX2MTR)                                    0.028      1.232 f
  U15082/Y (CLKNAND2X2MTR)                               0.028      1.260 r
  U15081/Y (AOI21X2MTR)                                  0.064      1.323 f
  U15256/Y (NOR2X1MTR)                                   0.062      1.386 r
  PIM_result_reg_189_/D (DFFRHQX2MTR)                    0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_189_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_61_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U700/Y (INVX4MTR)                                      0.043      0.459 f
  U16534/Y (CLKNAND2X2MTR)                               0.036      0.495 r
  U13668/Y (NAND4X2MTR)                                  0.115      0.609 f
  U545/Y (INVX2MTR)                                      0.080      0.689 r
  U7725/Y (CLKNAND2X4MTR)                                0.063      0.752 f
  U8877/Y (NOR2X4MTR)                                    0.077      0.829 r
  U8186/Y (CLKNAND2X4MTR)                                0.065      0.895 f
  U7658/Y (NOR2X3MTR)                                    0.072      0.967 r
  U2914/Y (NAND2X2MTR)                                   0.092      1.058 f
  U2335/Y (INVX4MTR)                                     0.058      1.117 r
  U13702/Y (AOI2BB1X2MTR)                                0.041      1.158 f
  U2718/Y (CLKNAND2X4MTR)                                0.046      1.203 r
  U14688/Y (INVX2MTR)                                    0.028      1.232 f
  U15082/Y (CLKNAND2X2MTR)                               0.028      1.260 r
  U15081/Y (AOI21X2MTR)                                  0.064      1.323 f
  U15195/Y (NOR2X1MTR)                                   0.062      1.386 r
  PIM_result_reg_61_/D (DFFRHQX2MTR)                     0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_61_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U2882/Y (NAND2X12MTR)                                  0.054      1.149 f
  U8324/Y (CLKNAND2X2MTR)                                0.099      1.248 r
  U7584/Y (INVX1MTR)                                     0.054      1.302 f
  U6918/Y (NAND2X2MTR)                                   0.043      1.345 r
  U11344/Y (OAI2BB1X2MTR)                                0.043      1.388 f
  U0_BANK_TOP/vACC_1_reg_2__11_/D (DFFRHQX1MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U2856/Y (NAND2X8MTR)                                   0.044      0.966 f
  U10721/Y (CLKNAND2X4MTR)                               0.045      1.011 r
  U1932/Y (NAND2X8MTR)                                   0.051      1.061 f
  U9643/Y (CLKNAND2X4MTR)                                0.043      1.104 r
  U1313/Y (NAND3X6MTR)                                   0.066      1.170 f
  U9382/Y (CLKNAND2X4MTR)                                0.060      1.231 r
  U11884/Y (XOR2X8MTR)                                   0.074      1.305 r
  U11873/Y (OAI22X1MTR)                                  0.080      1.385 f
  U0_BANK_TOP/vACC_2_reg_6__19_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U9809/Y (AND2X6MTR)                                    0.100      0.643 r
  U6244/Y (NAND2BX4MTR)                                  0.083      0.726 r
  U5426/Y (NAND2X2MTR)                                   0.073      0.799 f
  U5942/Y (NOR2X1MTR)                                    0.083      0.882 r
  U16708/Y (INVX1MTR)                                    0.045      0.927 f
  U11794/Y (AOI2BB1X2MTR)                                0.117      1.044 f
  U9010/Y (OAI2BB1X4MTR)                                 0.049      1.093 r
  U12056/Y (NAND3X3MTR)                                  0.089      1.182 f
  U7082/Y (INVX4MTR)                                     0.048      1.230 r
  U130/Y (CLKNAND2X2MTR)                                 0.052      1.282 f
  U109/Y (NAND2X4MTR)                                    0.052      1.334 r
  U12949/Y (OAI22X2MTR)                                  0.048      1.382 f
  U0_BANK_TOP/vACC_2_reg_3__16_/D (DFFRHQX1MTR)          0.000      1.382 f
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U9809/Y (AND2X6MTR)                                    0.100      0.643 r
  U6244/Y (NAND2BX4MTR)                                  0.083      0.726 r
  U5426/Y (NAND2X2MTR)                                   0.073      0.799 f
  U5942/Y (NOR2X1MTR)                                    0.083      0.882 r
  U16708/Y (INVX1MTR)                                    0.045      0.927 f
  U11794/Y (AOI2BB1X2MTR)                                0.117      1.044 f
  U9010/Y (OAI2BB1X4MTR)                                 0.049      1.093 r
  U12053/Y (NAND3X4MTR)                                  0.090      1.183 f
  U9623/Y (NAND2X4MTR)                                   0.057      1.241 r
  U12965/Y (NAND3BX4MTR)                                 0.073      1.314 f
  U11779/Y (OAI22X1MTR)                                  0.063      1.377 r
  U0_BANK_TOP/vACC_0_reg_3__18_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U9208/Y (INVX4MTR)                                     0.048      0.401 r
  U5240/Y (CLKNAND2X2MTR)                                0.057      0.458 f
  U2152/Y (AOI21X2MTR)                                   0.080      0.537 r
  U10742/Y (NOR2X2MTR)                                   0.053      0.590 f
  U16477/Y (NAND3X4MTR)                                  0.056      0.646 r
  U2515/Y (INVX4MTR)                                     0.030      0.676 f
  U10337/Y (CLKNAND2X4MTR)                               0.036      0.712 r
  U5105/Y (INVX4MTR)                                     0.029      0.741 f
  U16153/Y (NOR2X4MTR)                                   0.045      0.787 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U2089/Y (NAND2X4MTR)                                   0.052      0.893 r
  U2087/Y (NAND2X6MTR)                                   0.047      0.940 f
  U7624/Y (INVX2MTR)                                     0.045      0.985 r
  U9521/Y (AND3X4MTR)                                    0.089      1.074 r
  U1950/Y (NOR2X3MTR)                                    0.032      1.106 f
  U10137/Y (OAI2B1X4MTR)                                 0.029      1.135 r
  U1874/Y (NAND2X4MTR)                                   0.046      1.181 f
  U16402/Y (NOR2X4MTR)                                   0.068      1.249 r
  U6713/Y (BUFX3MTR)                                     0.095      1.344 r
  U4939/Y (OAI2BB2X2MTR)                                 0.051      1.395 f
  U0_BANK_TOP/vACC_2_reg_6__9_/D (DFFRHQX2MTR)           0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1256/Y (INVX8MTR)                                     0.033      0.366 f
  U4607/Y (CLKNAND2X2MTR)                                0.030      0.396 r
  U4519/Y (NAND4X2MTR)                                   0.084      0.480 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.601 f
  U1817/Y (NOR2X4MTR)                                    0.069      0.670 r
  U843/Y (OAI21X3MTR)                                    0.067      0.737 f
  U11326/Y (NAND2X2MTR)                                  0.050      0.787 r
  U6316/Y (NAND2X4MTR)                                   0.052      0.839 f
  U277/Y (BUFX4MTR)                                      0.082      0.921 f
  U327/Y (AO21X2MTR)                                     0.126      1.047 f
  U6091/Y (XNOR2X2MTR)                                   0.069      1.116 f
  U7272/Y (AOI22X2MTR)                                   0.070      1.186 r
  U2631/Y (OAI2BB1X2MTR)                                 0.077      1.263 f
  U1828/Y (MXI2X6MTR)                                    0.084      1.346 r
  U10363/Y (OAI22X2MTR)                                  0.058      1.404 f
  U0_BANK_TOP/vACC_0_reg_0__5_/D (DFFRHQX4MTR)           0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U1607/Y (NOR2BX1MTR)                                   0.039      0.365 f
  U6739/Y (NOR2X2MTR)                                    0.073      0.438 r
  U2110/Y (OAI2B11X4MTR)                                 0.091      0.528 f
  U10249/Y (NAND2X4MTR)                                  0.053      0.581 r
  U858/Y (NAND2X6MTR)                                    0.060      0.641 f
  U1800/Y (NOR2X4MTR)                                    0.089      0.730 r
  U516/Y (OAI21X4MTR)                                    0.072      0.801 f
  U9844/Y (AOI21X8MTR)                                   0.084      0.885 r
  U8800/Y (CLKNAND2X8MTR)                                0.071      0.956 f
  U1708/Y (NAND2X6MTR)                                   0.043      1.000 r
  U2201/Y (NAND2X8MTR)                                   0.060      1.060 f
  U16329/Y (NAND3BX4MTR)                                 0.051      1.111 r
  U8632/Y (INVX2MTR)                                     0.030      1.142 f
  U191/Y (NOR2X2MTR)                                     0.071      1.212 r
  U8281/Y (OAI2B1X4MTR)                                  0.063      1.275 f
  U9295/Y (OAI22X2MTR)                                   0.056      1.330 r
  U0_BANK_TOP/vACC_3_reg_2__16_/D (DFFRQX2MTR)           0.000      1.330 r
  data arrival time                                                 1.330

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__16_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.178      1.337
  data required time                                                1.337
  --------------------------------------------------------------------------
  data required time                                                1.337
  data arrival time                                                -1.330
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U10083/Y (INVX14MTR)                                   0.040      0.287 f
  U1974/Y (INVX16MTR)                                    0.037      0.324 r
  U1752/Y (INVX12MTR)                                    0.033      0.357 f
  U9922/Y (INVX4MTR)                                     0.031      0.388 r
  U7930/Y (OAI2B2X2MTR)                                  0.051      0.439 f
  U9652/Y (OAI21X4MTR)                                   0.108      0.547 r
  U977/Y (CLKNAND2X4MTR)                                 0.069      0.616 f
  U922/Y (NOR2X4MTR)                                     0.070      0.687 r
  U16231/Y (OAI21X2MTR)                                  0.059      0.746 f
  U9713/Y (INVX2MTR)                                     0.044      0.790 r
  U1471/Y (CLKNAND2X4MTR)                                0.053      0.843 f
  U1986/Y (NAND2X6MTR)                                   0.045      0.888 r
  U1398/Y (NAND2X12MTR)                                  0.050      0.937 f
  U5491/Y (AOI21X2MTR)                                   0.084      1.022 r
  U1379/Y (XNOR2X2MTR)                                   0.092      1.114 r
  U16652/Y (OAI22X4MTR)                                  0.083      1.198 f
  U12873/Y (NOR3X4MTR)                                   0.095      1.293 r
  U9619/Y (NOR2X4MTR)                                    0.046      1.339 f
  U12470/Y (CLKNAND2X2MTR)                               0.037      1.376 r
  U6170/Y (CLKNAND2X2MTR)                                0.038      1.414 f
  U0_BANK_TOP/vACC_3_reg_1__2_/D (DFFRHQX4MTR)           0.000      1.414 f
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.094      1.421
  data required time                                                1.421
  --------------------------------------------------------------------------
  data required time                                                1.421
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U7840/Y (NAND2X4MTR)                                   0.051      0.593 f
  U5040/Y (CLKNAND2X4MTR)                                0.067      0.661 r
  U2143/Y (NOR2X8MTR)                                    0.037      0.698 f
  U2578/Y (NOR2X6MTR)                                    0.075      0.773 r
  U9241/Y (NOR2BX4MTR)                                   0.111      0.884 r
  U8986/Y (NAND2X4MTR)                                   0.063      0.947 f
  U8800/Y (CLKNAND2X8MTR)                                0.046      0.993 r
  U350/Y (AOI21X2MTR)                                    0.055      1.048 f
  U8690/Y (XNOR2X2MTR)                                   0.082      1.131 f
  U11178/Y (NAND2X4MTR)                                  0.047      1.178 r
  U1642/Y (NAND3X6MTR)                                   0.079      1.257 f
  U5052/Y (OAI2B2X1MTR)                                  0.144      1.401 f
  U0_BANK_TOP/vACC_1_reg_2__10_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_446_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U5207/Y (INVX4MTR)                                     0.056      0.400 f
  U711/Y (INVX8MTR)                                      0.047      0.447 r
  U5197/Y (INVX2MTR)                                     0.062      0.509 f
  U16526/Y (CLKNAND2X2MTR)                               0.054      0.563 r
  U810/Y (NAND4X4MTR)                                    0.115      0.678 f
  U10684/Y (NOR2X3MTR)                                   0.083      0.761 r
  U16092/Y (NAND3BX4MTR)                                 0.070      0.831 f
  U3068/Y (NAND2BX8MTR)                                  0.099      0.929 f
  U446/Y (NOR2X4MTR)                                     0.080      1.009 r
  U13319/Y (NAND2X3MTR)                                  0.062      1.071 f
  U13371/Y (NAND3X4MTR)                                  0.054      1.125 r
  U6831/Y (INVX4MTR)                                     0.041      1.166 f
  U5856/Y (OAI21X2MTR)                                   0.100      1.266 r
  U4818/Y (OAI2BB2X1MTR)                                 0.118      1.384 r
  PIM_result_reg_446_/D (DFFRHQX2MTR)                    0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_446_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.114      0.114 f
  U3893/Y (INVX14MTR)                                    0.038      0.152 r
  U4134/Y (CLKNAND2X4MTR)                                0.051      0.203 f
  U15387/Y (CLKNAND2X8MTR)                               0.053      0.256 r
  U9895/Y (INVX8MTR)                                     0.042      0.298 f
  U7110/Y (INVX4MTR)                                     0.052      0.350 r
  U15894/Y (NAND2BX2MTR)                                 0.059      0.408 f
  U7778/Y (NOR2X2MTR)                                    0.091      0.499 r
  U926/Y (OAI21X4MTR)                                    0.071      0.570 f
  U781/Y (AOI21X4MTR)                                    0.104      0.674 r
  U7767/Y (OAI21X2MTR)                                   0.071      0.745 f
  U3584/Y (XNOR2X2MTR)                                   0.081      0.826 f
  U3510/Y (NOR2X4MTR)                                    0.071      0.897 r
  U4928/Y (INVX2MTR)                                     0.049      0.945 f
  U2338/Y (CLKNAND2X4MTR)                                0.044      0.990 r
  U12717/Y (NAND2X2MTR)                                  0.047      1.036 f
  U7781/Y (XNOR2X2MTR)                                   0.078      1.115 f
  U8438/Y (OR3X1MTR)                                     0.158      1.272 f
  U17217/Y (NOR3X1MTR)                                   0.083      1.356 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX1MTR)
                                                         0.000      1.356 r
  data arrival time                                                 1.356

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.356
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 f
  U9283/Y (INVX8MTR)                                     0.040      0.163 r
  U10159/Y (AND2X4MTR)                                   0.111      0.274 r
  U2423/Y (INVX8MTR)                                     0.033      0.307 f
  U16702/Y (OAI22X2MTR)                                  0.064      0.370 r
  U16703/Y (NOR2X2MTR)                                   0.042      0.412 f
  U1476/Y (CLKAND2X2MTR)                                 0.074      0.486 f
  U3425/Y (NAND2X2MTR)                                   0.065      0.551 r
  U732/Y (NAND3X2MTR)                                    0.111      0.661 f
  U1736/Y (INVX2MTR)                                     0.070      0.731 r
  U2528/Y (NAND3X4MTR)                                   0.072      0.803 f
  U3283/Y (NAND3X4MTR)                                   0.059      0.862 r
  U1571/Y (CLKNAND2X4MTR)                                0.053      0.915 f
  U9187/Y (NAND2X8MTR)                                   0.049      0.964 r
  U5373/Y (CLKNAND2X2MTR)                                0.043      1.008 f
  U3149/Y (NAND2BX2MTR)                                  0.043      1.050 r
  U11960/Y (XNOR2X2MTR)                                  0.088      1.139 r
  U12721/Y (OAI21X6MTR)                                  0.072      1.210 f
  U13041/Y (AOI2BB1X1MTR)                                0.106      1.316 r
  U3675/Y (OAI22X1MTR)                                   0.084      1.401 f
  U0_BANK_TOP/vACC_1_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 f
  U9283/Y (INVX8MTR)                                     0.040      0.163 r
  U10159/Y (AND2X4MTR)                                   0.111      0.274 r
  U2423/Y (INVX8MTR)                                     0.033      0.307 f
  U16702/Y (OAI22X2MTR)                                  0.064      0.370 r
  U16703/Y (NOR2X2MTR)                                   0.042      0.412 f
  U1476/Y (CLKAND2X2MTR)                                 0.074      0.486 f
  U3425/Y (NAND2X2MTR)                                   0.065      0.551 r
  U732/Y (NAND3X2MTR)                                    0.111      0.661 f
  U1736/Y (INVX2MTR)                                     0.070      0.731 r
  U2528/Y (NAND3X4MTR)                                   0.072      0.803 f
  U3283/Y (NAND3X4MTR)                                   0.059      0.862 r
  U1571/Y (CLKNAND2X4MTR)                                0.053      0.915 f
  U9187/Y (NAND2X8MTR)                                   0.049      0.964 r
  U5373/Y (CLKNAND2X2MTR)                                0.043      1.008 f
  U3149/Y (NAND2BX2MTR)                                  0.043      1.050 r
  U11960/Y (XNOR2X2MTR)                                  0.088      1.139 r
  U12721/Y (OAI21X6MTR)                                  0.072      1.210 f
  U13041/Y (AOI2BB1X1MTR)                                0.106      1.316 r
  U3683/Y (OAI22X1MTR)                                   0.084      1.401 f
  U0_BANK_TOP/vACC_3_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 f
  U9283/Y (INVX8MTR)                                     0.040      0.163 r
  U10159/Y (AND2X4MTR)                                   0.111      0.274 r
  U2423/Y (INVX8MTR)                                     0.033      0.307 f
  U16702/Y (OAI22X2MTR)                                  0.064      0.370 r
  U16703/Y (NOR2X2MTR)                                   0.042      0.412 f
  U1476/Y (CLKAND2X2MTR)                                 0.074      0.486 f
  U3425/Y (NAND2X2MTR)                                   0.065      0.551 r
  U732/Y (NAND3X2MTR)                                    0.111      0.661 f
  U1736/Y (INVX2MTR)                                     0.070      0.731 r
  U2528/Y (NAND3X4MTR)                                   0.072      0.803 f
  U3283/Y (NAND3X4MTR)                                   0.059      0.862 r
  U1571/Y (CLKNAND2X4MTR)                                0.053      0.915 f
  U9187/Y (NAND2X8MTR)                                   0.049      0.964 r
  U5373/Y (CLKNAND2X2MTR)                                0.043      1.008 f
  U3149/Y (NAND2BX2MTR)                                  0.043      1.050 r
  U11960/Y (XNOR2X2MTR)                                  0.088      1.139 r
  U12721/Y (OAI21X6MTR)                                  0.072      1.210 f
  U13041/Y (AOI2BB1X1MTR)                                0.106      1.316 r
  U3671/Y (OAI22X1MTR)                                   0.084      1.401 f
  U0_BANK_TOP/vACC_0_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 f
  U9283/Y (INVX8MTR)                                     0.040      0.163 r
  U10159/Y (AND2X4MTR)                                   0.111      0.274 r
  U2423/Y (INVX8MTR)                                     0.033      0.307 f
  U16702/Y (OAI22X2MTR)                                  0.064      0.370 r
  U16703/Y (NOR2X2MTR)                                   0.042      0.412 f
  U1476/Y (CLKAND2X2MTR)                                 0.074      0.486 f
  U3425/Y (NAND2X2MTR)                                   0.065      0.551 r
  U732/Y (NAND3X2MTR)                                    0.111      0.661 f
  U1736/Y (INVX2MTR)                                     0.070      0.731 r
  U2528/Y (NAND3X4MTR)                                   0.072      0.803 f
  U3283/Y (NAND3X4MTR)                                   0.059      0.862 r
  U1571/Y (CLKNAND2X4MTR)                                0.053      0.915 f
  U9187/Y (NAND2X8MTR)                                   0.049      0.964 r
  U5373/Y (CLKNAND2X2MTR)                                0.043      1.008 f
  U3149/Y (NAND2BX2MTR)                                  0.043      1.050 r
  U11960/Y (XNOR2X2MTR)                                  0.088      1.139 r
  U12721/Y (OAI21X6MTR)                                  0.072      1.210 f
  U13041/Y (AOI2BB1X1MTR)                                0.106      1.316 r
  U2648/Y (OAI22X1MTR)                                   0.084      1.401 f
  U0_BANK_TOP/vACC_2_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U16491/Y (CLKNAND2X2MTR)                               0.058      0.461 f
  U11815/Y (OAI2B11X4MTR)                                0.051      0.512 r
  U1856/Y (OAI2B1X4MTR)                                  0.062      0.573 f
  U6133/Y (CLKNAND2X4MTR)                                0.054      0.627 r
  U5397/Y (NOR2X1MTR)                                    0.053      0.680 f
  U6711/Y (NOR2X3MTR)                                    0.092      0.772 r
  U2398/Y (AOI21X8MTR)                                   0.074      0.846 f
  U6632/Y (OAI21X6MTR)                                   0.091      0.937 r
  U8656/Y (NAND2X4MTR)                                   0.065      1.003 f
  U1579/Y (NAND2X6MTR)                                   0.062      1.065 r
  U10081/Y (NAND2X4MTR)                                  0.044      1.109 f
  U9218/Y (NAND3X4MTR)                                   0.051      1.160 r
  U9560/Y (NAND2X4MTR)                                   0.044      1.204 f
  U1315/Y (NAND2X4MTR)                                   0.037      1.242 r
  U8618/Y (INVX4MTR)                                     0.041      1.283 f
  U17428/Y (OAI22X2MTR)                                  0.048      1.331 r
  U0_BANK_TOP/vACC_1_reg_4__21_/D (DFFRQX2MTR)           0.000      1.331 r
  data arrival time                                                 1.331

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__21_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.331
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U1585/Y (INVX14MTR)                                    0.055      0.270 r
  U1268/Y (INVX16MTR)                                    0.037      0.306 f
  U1238/Y (INVX18MTR)                                    0.039      0.345 r
  U8763/Y (INVX8MTR)                                     0.032      0.377 f
  U13750/Y (AND2X1MTR)                                   0.091      0.468 f
  U8363/Y (OAI21BX2MTR)                                  0.085      0.553 r
  U8359/Y (NAND2X4MTR)                                   0.067      0.620 f
  U5995/Y (NAND2X2MTR)                                   0.066      0.686 r
  U687/Y (OAI21X3MTR)                                    0.068      0.754 f
  U632/Y (AOI21X4MTR)                                    0.114      0.868 r
  U2514/Y (NAND2X4MTR)                                   0.066      0.934 f
  U9307/Y (AOI21X2MTR)                                   0.083      1.017 r
  U2459/Y (XNOR2X2MTR)                                   0.092      1.109 r
  U2555/Y (OAI22X4MTR)                                   0.085      1.195 f
  U2554/Y (NOR2X6MTR)                                    0.070      1.265 r
  U16206/Y (BUFX4MTR)                                    0.085      1.349 r
  U17155/Y (OAI22X2MTR)                                  0.043      1.393 f
  U0_BANK_TOP/vACC_2_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_450_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U1689/Y (BUFX8MTR)                                     0.064      0.409 r
  U1691/Y (INVX6MTR)                                     0.030      0.439 f
  U9114/Y (CLKNAND2X2MTR)                                0.029      0.468 r
  U6180/Y (CLKAND2X2MTR)                                 0.100      0.568 r
  U3897/Y (NAND2X2MTR)                                   0.050      0.619 f
  U3652/Y (INVX2MTR)                                     0.049      0.668 r
  U4988/Y (NOR2X1MTR)                                    0.055      0.724 f
  U6903/Y (AND2X2MTR)                                    0.113      0.837 f
  U2967/Y (NAND2X1MTR)                                   0.042      0.878 r
  U6864/Y (OAI211X2MTR)                                  0.068      0.946 f
  U4887/Y (AOI211X1MTR)                                  0.096      1.042 r
  U8313/Y (OAI211X1MTR)                                  0.137      1.180 f
  U4836/Y (AOI211X4MTR)                                  0.149      1.329 r
  U15590/Y (NOR2X1MTR)                                   0.061      1.390 f
  PIM_result_reg_450_/D (DFFRHQX2MTR)                    0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_450_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_322_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U1689/Y (BUFX8MTR)                                     0.064      0.409 r
  U1691/Y (INVX6MTR)                                     0.030      0.439 f
  U9114/Y (CLKNAND2X2MTR)                                0.029      0.468 r
  U6180/Y (CLKAND2X2MTR)                                 0.100      0.568 r
  U3897/Y (NAND2X2MTR)                                   0.050      0.619 f
  U3652/Y (INVX2MTR)                                     0.049      0.668 r
  U4988/Y (NOR2X1MTR)                                    0.055      0.724 f
  U6903/Y (AND2X2MTR)                                    0.113      0.837 f
  U2967/Y (NAND2X1MTR)                                   0.042      0.878 r
  U6864/Y (OAI211X2MTR)                                  0.068      0.946 f
  U4887/Y (AOI211X1MTR)                                  0.096      1.042 r
  U8313/Y (OAI211X1MTR)                                  0.137      1.180 f
  U4836/Y (AOI211X4MTR)                                  0.149      1.329 r
  U15625/Y (NOR2X1MTR)                                   0.061      1.390 f
  PIM_result_reg_322_/D (DFFRHQX2MTR)                    0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_322_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_194_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U1689/Y (BUFX8MTR)                                     0.064      0.409 r
  U1691/Y (INVX6MTR)                                     0.030      0.439 f
  U9114/Y (CLKNAND2X2MTR)                                0.029      0.468 r
  U6180/Y (CLKAND2X2MTR)                                 0.100      0.568 r
  U3897/Y (NAND2X2MTR)                                   0.050      0.619 f
  U3652/Y (INVX2MTR)                                     0.049      0.668 r
  U4988/Y (NOR2X1MTR)                                    0.055      0.724 f
  U6903/Y (AND2X2MTR)                                    0.113      0.837 f
  U2967/Y (NAND2X1MTR)                                   0.042      0.878 r
  U6864/Y (OAI211X2MTR)                                  0.068      0.946 f
  U4887/Y (AOI211X1MTR)                                  0.096      1.042 r
  U8313/Y (OAI211X1MTR)                                  0.137      1.180 f
  U4836/Y (AOI211X4MTR)                                  0.149      1.329 r
  U15660/Y (NOR2X1MTR)                                   0.061      1.390 f
  PIM_result_reg_194_/D (DFFRHQX2MTR)                    0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_194_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_66_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U1689/Y (BUFX8MTR)                                     0.064      0.409 r
  U1691/Y (INVX6MTR)                                     0.030      0.439 f
  U9114/Y (CLKNAND2X2MTR)                                0.029      0.468 r
  U6180/Y (CLKAND2X2MTR)                                 0.100      0.568 r
  U3897/Y (NAND2X2MTR)                                   0.050      0.619 f
  U3652/Y (INVX2MTR)                                     0.049      0.668 r
  U4988/Y (NOR2X1MTR)                                    0.055      0.724 f
  U6903/Y (AND2X2MTR)                                    0.113      0.837 f
  U2967/Y (NAND2X1MTR)                                   0.042      0.878 r
  U6864/Y (OAI211X2MTR)                                  0.068      0.946 f
  U4887/Y (AOI211X1MTR)                                  0.096      1.042 r
  U8313/Y (OAI211X1MTR)                                  0.137      1.180 f
  U4836/Y (AOI211X4MTR)                                  0.149      1.329 r
  U15694/Y (NOR2X1MTR)                                   0.061      1.390 f
  PIM_result_reg_66_/D (DFFRHQX2MTR)                     0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_66_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U4444/Y (INVX2MTR)                                     0.055      1.213 r
  U8806/Y (NOR2X4MTR)                                    0.034      1.247 f
  U1539/Y (INVX3MTR)                                     0.034      1.281 r
  U9140/Y (NAND2X4MTR)                                   0.041      1.322 f
  U8942/Y (OAI22X2MTR)                                   0.057      1.379 r
  U0_BANK_TOP/vACC_1_reg_0__16_/D (DFFRHQX2MTR)          0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U5687/Y (BUFX16MTR)                                    0.082      0.329 r
  U1473/Y (INVX20MTR)                                    0.032      0.361 f
  U1221/Y (NAND2X2MTR)                                   0.038      0.398 r
  U16097/Y (OAI2BB1X4MTR)                                0.044      0.443 f
  U12116/Y (INVX3MTR)                                    0.032      0.474 r
  U2499/Y (NAND3X4MTR)                                   0.053      0.527 f
  U2005/Y (NAND2X4MTR)                                   0.051      0.579 r
  U9650/Y (NAND2X4MTR)                                   0.054      0.632 f
  U6145/Y (NAND2X4MTR)                                   0.041      0.673 r
  U2743/Y (INVX4MTR)                                     0.035      0.708 f
  U8440/Y (NOR2X4MTR)                                    0.079      0.787 r
  U1378/Y (NAND2X4MTR)                                   0.061      0.848 f
  U1640/Y (OAI21X8MTR)                                   0.103      0.952 r
  U9658/Y (OAI2BB1X4MTR)                                 0.106      1.058 r
  U981/Y (XNOR2X2MTR)                                    0.077      1.135 r
  U9401/Y (OAI22X4MTR)                                   0.081      1.216 f
  U8762/Y (AOI2BB1X8MTR)                                 0.123      1.338 f
  U8804/Y (CLKNAND2X2MTR)                                0.036      1.374 r
  U3012/Y (CLKNAND2X2MTR)                                0.040      1.414 f
  U0_BANK_TOP/vACC_2_reg_4__1_/D (DFFRHQX4MTR)           0.000      1.414 f
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.094      1.421
  data required time                                                1.421
  --------------------------------------------------------------------------
  data required time                                                1.421
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U2856/Y (NAND2X8MTR)                                   0.044      0.966 f
  U10721/Y (CLKNAND2X4MTR)                               0.045      1.011 r
  U1932/Y (NAND2X8MTR)                                   0.051      1.061 f
  U4436/Y (NAND2X1MTR)                                   0.050      1.111 r
  U10304/Y (OA21X4MTR)                                   0.100      1.211 r
  U9261/Y (OAI2B1X2MTR)                                  0.063      1.274 f
  U11673/Y (OAI22X1MTR)                                  0.059      1.332 r
  U0_BANK_TOP/vACC_2_reg_6__16_/D (DFFRQX2MTR)           0.000      1.332 r
  data arrival time                                                 1.332

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__16_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.176      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.332
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U16491/Y (CLKNAND2X2MTR)                               0.058      0.461 f
  U11815/Y (OAI2B11X4MTR)                                0.051      0.512 r
  U1856/Y (OAI2B1X4MTR)                                  0.062      0.573 f
  U6133/Y (CLKNAND2X4MTR)                                0.054      0.627 r
  U5397/Y (NOR2X1MTR)                                    0.053      0.680 f
  U6711/Y (NOR2X3MTR)                                    0.092      0.772 r
  U2398/Y (AOI21X8MTR)                                   0.074      0.846 f
  U6632/Y (OAI21X6MTR)                                   0.091      0.937 r
  U8656/Y (NAND2X4MTR)                                   0.065      1.003 f
  U1579/Y (NAND2X6MTR)                                   0.062      1.065 r
  U10081/Y (NAND2X4MTR)                                  0.044      1.109 f
  U9218/Y (NAND3X4MTR)                                   0.051      1.160 r
  U9560/Y (NAND2X4MTR)                                   0.044      1.204 f
  U1315/Y (NAND2X4MTR)                                   0.037      1.242 r
  U8618/Y (INVX4MTR)                                     0.041      1.283 f
  U17386/Y (OAI22X2MTR)                                  0.048      1.331 r
  U0_BANK_TOP/vACC_0_reg_4__21_/D (DFFRQX2MTR)           0.000      1.331 r
  data arrival time                                                 1.331

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__21_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.331
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U11762/Y (BUFX8MTR)                                    0.077      0.355 r
  U6710/Y (INVX10MTR)                                    0.030      0.385 f
  U774/Y (NAND2BX2MTR)                                   0.096      0.481 f
  U2405/Y (NAND3X2MTR)                                   0.061      0.542 r
  U1727/Y (OAI21BX4MTR)                                  0.055      0.597 f
  U9523/Y (OAI2BB1X4MTR)                                 0.061      0.658 r
  U6067/Y (NOR2X4MTR)                                    0.044      0.703 f
  U575/Y (NOR2X6MTR)                                     0.065      0.767 r
  U11349/Y (NAND3X6MTR)                                  0.077      0.844 f
  U2643/Y (OAI21X6MTR)                                   0.112      0.956 r
  U11789/Y (AOI2B1X2MTR)                                 0.069      1.025 f
  U9504/Y (XNOR2X1MTR)                                   0.081      1.105 f
  U10392/Y (NAND2BX2MTR)                                 0.068      1.174 r
  U5976/Y (NAND2X2MTR)                                   0.062      1.236 f
  U12813/Y (NOR2BX4MTR)                                  0.077      1.313 r
  U2667/Y (OAI22X1MTR)                                   0.072      1.385 f
  U0_BANK_TOP/vACC_1_reg_5__12_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U2257/Y (INVX16MTR)                                    0.032      0.157 f
  U9428/Y (NAND2X12MTR)                                  0.035      0.192 r
  U11441/Y (CLKNAND2X16MTR)                              0.064      0.256 f
  U6309/Y (INVX14MTR)                                    0.070      0.326 r
  U2052/Y (INVX12MTR)                                    0.048      0.374 f
  U1065/Y (NAND2X6MTR)                                   0.052      0.426 r
  U10385/Y (XNOR2X4MTR)                                  0.092      0.518 r
  U16077/Y (XNOR2X8MTR)                                  0.113      0.631 r
  U16700/Y (XNOR2X8MTR)                                  0.107      0.737 r
  U16244/Y (XNOR2X8MTR)                                  0.108      0.845 r
  U11091/Y (XOR2X8MTR)                                   0.096      0.941 r
  U11086/Y (XOR2X8MTR)                                   0.104      1.045 r
  U17062/Y (NOR2X8MTR)                                   0.045      1.090 f
  U16659/Y (NOR2X6MTR)                                   0.062      1.152 r
  U15962/Y (AOI21X8MTR)                                  0.064      1.216 f
  U12455/Y (XNOR2X1MTR)                                  0.107      1.323 f
  U12220/Y (NOR2X1MTR)                                   0.062      1.385 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U1585/Y (INVX14MTR)                                    0.055      0.270 r
  U1268/Y (INVX16MTR)                                    0.037      0.306 f
  U1238/Y (INVX18MTR)                                    0.039      0.345 r
  U8763/Y (INVX8MTR)                                     0.032      0.377 f
  U13750/Y (AND2X1MTR)                                   0.091      0.468 f
  U8363/Y (OAI21BX2MTR)                                  0.085      0.553 r
  U8359/Y (NAND2X4MTR)                                   0.067      0.620 f
  U5995/Y (NAND2X2MTR)                                   0.066      0.686 r
  U687/Y (OAI21X3MTR)                                    0.068      0.754 f
  U632/Y (AOI21X4MTR)                                    0.114      0.868 r
  U2514/Y (NAND2X4MTR)                                   0.066      0.934 f
  U9307/Y (AOI21X2MTR)                                   0.083      1.017 r
  U2459/Y (XNOR2X2MTR)                                   0.092      1.109 r
  U2555/Y (OAI22X4MTR)                                   0.085      1.195 f
  U2554/Y (NOR2X6MTR)                                    0.070      1.265 r
  U16206/Y (BUFX4MTR)                                    0.085      1.349 r
  U17159/Y (OAI22X2MTR)                                  0.043      1.393 f
  U0_BANK_TOP/vACC_1_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U2856/Y (NAND2X8MTR)                                   0.044      0.966 f
  U10721/Y (CLKNAND2X4MTR)                               0.045      1.011 r
  U1932/Y (NAND2X8MTR)                                   0.051      1.061 f
  U9643/Y (CLKNAND2X4MTR)                                0.043      1.104 r
  U1313/Y (NAND3X6MTR)                                   0.066      1.170 f
  U9382/Y (CLKNAND2X4MTR)                                0.060      1.231 r
  U11884/Y (XOR2X8MTR)                                   0.074      1.305 r
  U11878/Y (OAI22X1MTR)                                  0.080      1.385 f
  U0_BANK_TOP/vACC_1_reg_6__19_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U1247/Y (BUFX6MTR)                                     0.082      0.199 f
  U1222/Y (NOR2X6MTR)                                    0.090      0.289 r
  U4170/Y (INVX4MTR)                                     0.041      0.330 f
  U3512/Y (INVX3MTR)                                     0.038      0.369 r
  U12674/Y (AOI22X2MTR)                                  0.045      0.414 f
  U3649/Y (AND3X4MTR)                                    0.122      0.536 f
  U721/Y (NAND2X4MTR)                                    0.049      0.585 r
  U9853/Y (INVX3MTR)                                     0.053      0.639 f
  U6730/Y (CLKOR2X4MTR)                                  0.104      0.743 f
  U9124/Y (OAI2BB1X4MTR)                                 0.041      0.784 r
  U10099/Y (NAND3X4MTR)                                  0.058      0.842 f
  U1382/Y (NAND3X6MTR)                                   0.053      0.895 r
  U9547/Y (INVX2MTR)                                     0.052      0.947 f
  U6260/Y (OAI21X2MTR)                                   0.074      1.021 r
  U9566/Y (OAI2BB1X4MTR)                                 0.108      1.129 r
  U3129/Y (NAND3X8MTR)                                   0.061      1.190 f
  U9600/Y (INVX2MTR)                                     0.042      1.232 r
  U2616/Y (AOI21X2MTR)                                   0.073      1.305 f
  U11444/Y (OAI22X2MTR)                                  0.069      1.375 r
  U0_BANK_TOP/vACC_3_reg_5__20_/D (DFFRHQX2MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U1712/Y (BUFX14MTR)                                    0.096      0.366 f
  U2445/Y (INVX4MTR)                                     0.041      0.407 r
  U8520/Y (OAI2BB1X2MTR)                                 0.093      0.500 r
  U9568/Y (NAND3BX4MTR)                                  0.076      0.577 r
  U1371/Y (NAND2X6MTR)                                   0.047      0.624 f
  U1538/Y (AND3X4MTR)                                    0.107      0.731 f
  U1457/Y (NOR2X8MTR)                                    0.054      0.785 r
  U16450/Y (AOI21X8MTR)                                  0.057      0.842 f
  U2504/Y (OAI21X8MTR)                                   0.102      0.944 r
  U10300/Y (OAI2BB1X2MTR)                                0.119      1.063 r
  U254/Y (XNOR2X1MTR)                                    0.072      1.135 r
  U10799/Y (NAND2X2MTR)                                  0.071      1.205 f
  U5975/Y (CLKNAND2X2MTR)                                0.057      1.262 r
  U1698/Y (OAI22X4MTR)                                   0.057      1.319 f
  U13008/Y (OAI22X2MTR)                                  0.061      1.380 r
  U0_BANK_TOP/vACC_0_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_458_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U1157/Y (BUFX6MTR)                                     0.071      0.392 r
  U16953/Y (INVX2MTR)                                    0.059      0.451 f
  U11463/Y (NAND2X1MTR)                                  0.047      0.498 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.575 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.681 r
  U8286/Y (CLKNAND2X2MTR)                                0.057      0.738 f
  U6402/Y (NOR2X2MTR)                                    0.084      0.822 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3764/Y (CLKNAND2X4MTR)                                0.060      1.053 f
  U2796/Y (NOR2X3MTR)                                    0.073      1.126 r
  U2771/Y (NOR3X4MTR)                                    0.054      1.179 f
  U11663/Y (NAND2X2MTR)                                  0.044      1.223 r
  U15080/Y (MXI2X2MTR)                                   0.072      1.296 f
  U11498/Y (NOR2X1MTR)                                   0.067      1.363 r
  PIM_result_reg_458_/D (DFFRHQX1MTR)                    0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_458_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_330_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U1157/Y (BUFX6MTR)                                     0.071      0.392 r
  U16953/Y (INVX2MTR)                                    0.059      0.451 f
  U11463/Y (NAND2X1MTR)                                  0.047      0.498 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.575 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.681 r
  U8286/Y (CLKNAND2X2MTR)                                0.057      0.738 f
  U6402/Y (NOR2X2MTR)                                    0.084      0.822 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3764/Y (CLKNAND2X4MTR)                                0.060      1.053 f
  U2796/Y (NOR2X3MTR)                                    0.073      1.126 r
  U2771/Y (NOR3X4MTR)                                    0.054      1.179 f
  U11663/Y (NAND2X2MTR)                                  0.044      1.223 r
  U15080/Y (MXI2X2MTR)                                   0.072      1.296 f
  U11478/Y (NOR2X1MTR)                                   0.067      1.363 r
  PIM_result_reg_330_/D (DFFRHQX1MTR)                    0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_330_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_202_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U1157/Y (BUFX6MTR)                                     0.071      0.392 r
  U16953/Y (INVX2MTR)                                    0.059      0.451 f
  U11463/Y (NAND2X1MTR)                                  0.047      0.498 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.575 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.681 r
  U8286/Y (CLKNAND2X2MTR)                                0.057      0.738 f
  U6402/Y (NOR2X2MTR)                                    0.084      0.822 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3764/Y (CLKNAND2X4MTR)                                0.060      1.053 f
  U2796/Y (NOR2X3MTR)                                    0.073      1.126 r
  U2771/Y (NOR3X4MTR)                                    0.054      1.179 f
  U11663/Y (NAND2X2MTR)                                  0.044      1.223 r
  U15080/Y (MXI2X2MTR)                                   0.072      1.296 f
  U11479/Y (NOR2X1MTR)                                   0.067      1.363 r
  PIM_result_reg_202_/D (DFFRHQX1MTR)                    0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_202_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_74_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U1157/Y (BUFX6MTR)                                     0.071      0.392 r
  U16953/Y (INVX2MTR)                                    0.059      0.451 f
  U11463/Y (NAND2X1MTR)                                  0.047      0.498 r
  U8368/Y (NAND3X2MTR)                                   0.077      0.575 f
  U8976/Y (NOR2BX4MTR)                                   0.105      0.681 r
  U8286/Y (CLKNAND2X2MTR)                                0.057      0.738 f
  U6402/Y (NOR2X2MTR)                                    0.084      0.822 r
  U9631/Y (NAND3X4MTR)                                   0.091      0.914 f
  U9604/Y (NOR2X4MTR)                                    0.079      0.993 r
  U3764/Y (CLKNAND2X4MTR)                                0.060      1.053 f
  U2796/Y (NOR2X3MTR)                                    0.073      1.126 r
  U2771/Y (NOR3X4MTR)                                    0.054      1.179 f
  U11663/Y (NAND2X2MTR)                                  0.044      1.223 r
  U15080/Y (MXI2X2MTR)                                   0.072      1.296 f
  U11499/Y (NOR2X1MTR)                                   0.067      1.363 r
  PIM_result_reg_74_/D (DFFRHQX1MTR)                     0.000      1.363 r
  data arrival time                                                 1.363

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_74_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.363
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.114      0.114 f
  U3893/Y (INVX14MTR)                                    0.038      0.152 r
  U4134/Y (CLKNAND2X4MTR)                                0.051      0.203 f
  U15387/Y (CLKNAND2X8MTR)                               0.053      0.256 r
  U9895/Y (INVX8MTR)                                     0.042      0.298 f
  U7933/Y (INVX4MTR)                                     0.051      0.349 r
  U13680/Y (NAND2BX2MTR)                                 0.066      0.415 f
  U4660/Y (NOR2X2MTR)                                    0.102      0.517 r
  U2513/Y (NOR2X2MTR)                                    0.054      0.571 f
  U12535/Y (AOI21X4MTR)                                  0.093      0.664 r
  U13081/Y (XOR2X2MTR)                                   0.107      0.771 r
  U709/Y (NAND2BX2MTR)                                   0.078      0.849 f
  U12669/Y (INVX3MTR)                                    0.055      0.904 r
  U17099/Y (NAND2X2MTR)                                  0.060      0.964 f
  U5914/Y (OAI2BB1X4MTR)                                 0.059      1.023 r
  U11786/Y (AOI21X8MTR)                                  0.057      1.079 f
  U12283/Y (XNOR2X8MTR)                                  0.081      1.161 f
  U12870/Y (AOI21X2MTR)                                  0.086      1.247 r
  U11621/Y (NAND3BX4MTR)                                 0.077      1.324 f
  U4068/Y (NOR2X4MTR)                                    0.060      1.384 r
  U16616/Y (NOR2X2MTR)                                   0.032      1.416 f
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.416 f
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.092      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vecA_temp_timing_reg_79_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.121      0.121 f
  U11174/Y (BUFX4MTR)                                    0.087      0.208 f
  U11243/Y (BUFX2MTR)                                    0.091      0.298 f
  U2544/Y (OAI21X2MTR)                                   0.089      0.387 r
  U382/Y (NOR2X2MTR)                                     0.067      0.454 f
  U3485/Y (CLKNAND2X2MTR)                                0.064      0.518 r
  U9973/Y (OR2X2MTR)                                     0.098      0.615 r
  U12473/Y (INVX2MTR)                                    0.059      0.674 f
  U13439/Y (AOI22X1MTR)                                  0.093      0.768 r
  U8126/Y (NAND4X1MTR)                                   0.133      0.901 f
  U8372/Y (OR4X1MTR)                                     0.282      1.183 f
  U2869/Y (CLKNAND2X2MTR)                                0.092      1.275 r
  U4424/Y (NAND3X1MTR)                                   0.098      1.372 f
  U0_BANK_TOP/vecA_temp_timing_reg_79_/D (DFFRQX1MTR)    0.000      1.372 f
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vecA_temp_timing_reg_79_/CK (DFFRQX1MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.136      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U1712/Y (BUFX14MTR)                                    0.096      0.366 f
  U2445/Y (INVX4MTR)                                     0.041      0.407 r
  U8520/Y (OAI2BB1X2MTR)                                 0.093      0.500 r
  U9568/Y (NAND3BX4MTR)                                  0.076      0.577 r
  U1371/Y (NAND2X6MTR)                                   0.047      0.624 f
  U1538/Y (AND3X4MTR)                                    0.107      0.731 f
  U1457/Y (NOR2X8MTR)                                    0.054      0.785 r
  U16450/Y (AOI21X8MTR)                                  0.057      0.842 f
  U2504/Y (OAI21X8MTR)                                   0.102      0.944 r
  U10300/Y (OAI2BB1X2MTR)                                0.119      1.063 r
  U254/Y (XNOR2X1MTR)                                    0.072      1.135 r
  U10799/Y (NAND2X2MTR)                                  0.071      1.205 f
  U5975/Y (CLKNAND2X2MTR)                                0.057      1.262 r
  U1698/Y (OAI22X4MTR)                                   0.057      1.319 f
  U1693/Y (OAI22X2MTR)                                   0.061      1.380 r
  U0_BANK_TOP/vACC_2_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U7598/Y (NAND2X8MTR)                                   0.048      1.142 f
  U8224/Y (INVX2MTR)                                     0.043      1.185 r
  U11707/Y (NAND2X4MTR)                                  0.048      1.233 f
  U9611/Y (XNOR2X8MTR)                                   0.079      1.313 f
  U17130/Y (OAI22X2MTR)                                  0.062      1.375 r
  U0_BANK_TOP/vACC_0_reg_2__18_/D (DFFRHQX2MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U12919/Y (NOR2BX4MTR)                                  0.051      0.459 r
  U1892/Y (NOR2X2MTR)                                    0.035      0.495 f
  U6991/Y (CLKNAND2X4MTR)                                0.041      0.535 r
  U7856/Y (NAND2BX2MTR)                                  0.059      0.595 f
  U12008/Y (INVX3MTR)                                    0.046      0.640 r
  U890/Y (NAND2X2MTR)                                    0.059      0.699 f
  U6533/Y (INVX2MTR)                                     0.051      0.751 r
  U9687/Y (OAI21X2MTR)                                   0.072      0.823 f
  U16175/Y (CLKNAND2X2MTR)                               0.052      0.874 r
  U5930/Y (NAND4X4MTR)                                   0.067      0.941 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.017 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.088 f
  U8602/Y (NAND2X6MTR)                                   0.058      1.146 r
  U8732/Y (NOR2X12MTR)                                   0.033      1.179 f
  U4395/Y (NOR2X3MTR)                                    0.056      1.236 r
  U2501/Y (NOR2X4MTR)                                    0.029      1.264 f
  U77/Y (OAI2BB1X2MTR)                                   0.051      1.316 r
  U3936/Y (OAI22X1MTR)                                   0.069      1.385 f
  U0_BANK_TOP/vACC_0_reg_7__17_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U1712/Y (BUFX14MTR)                                    0.096      0.366 f
  U2445/Y (INVX4MTR)                                     0.041      0.407 r
  U8520/Y (OAI2BB1X2MTR)                                 0.093      0.500 r
  U9568/Y (NAND3BX4MTR)                                  0.076      0.577 r
  U1371/Y (NAND2X6MTR)                                   0.047      0.624 f
  U1538/Y (AND3X4MTR)                                    0.107      0.731 f
  U1457/Y (NOR2X8MTR)                                    0.054      0.785 r
  U16450/Y (AOI21X8MTR)                                  0.057      0.842 f
  U2504/Y (OAI21X8MTR)                                   0.102      0.944 r
  U10300/Y (OAI2BB1X2MTR)                                0.119      1.063 r
  U254/Y (XNOR2X1MTR)                                    0.072      1.135 r
  U10799/Y (NAND2X2MTR)                                  0.071      1.205 f
  U5975/Y (CLKNAND2X2MTR)                                0.057      1.262 r
  U1698/Y (OAI22X4MTR)                                   0.057      1.319 f
  U11425/Y (OAI22X2MTR)                                  0.061      1.380 r
  U0_BANK_TOP/vACC_1_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.114      0.114 f
  U3893/Y (INVX14MTR)                                    0.038      0.152 r
  U4134/Y (CLKNAND2X4MTR)                                0.051      0.203 f
  U15387/Y (CLKNAND2X8MTR)                               0.053      0.256 r
  U9895/Y (INVX8MTR)                                     0.042      0.298 f
  U7110/Y (INVX4MTR)                                     0.052      0.350 r
  U15894/Y (NAND2BX2MTR)                                 0.059      0.408 f
  U7778/Y (NOR2X2MTR)                                    0.091      0.499 r
  U926/Y (OAI21X4MTR)                                    0.071      0.570 f
  U781/Y (AOI21X4MTR)                                    0.104      0.674 r
  U10663/Y (XNOR2X1MTR)                                  0.067      0.741 f
  U2350/Y (NOR2X3MTR)                                    0.102      0.843 r
  U5465/Y (CLKNAND2X2MTR)                                0.094      0.937 f
  U11039/Y (CLKNAND2X2MTR)                               0.062      0.999 r
  U11031/Y (XNOR2X2MTR)                                  0.058      1.057 f
  U17482/Y (NAND2BX2MTR)                                 0.110      1.167 f
  U16232/Y (NOR2X2MTR)                                   0.067      1.234 r
  U7524/Y (NAND2BX2MTR)                                  0.050      1.285 f
  U16224/Y (NOR2X2MTR)                                   0.076      1.361 r
  U16219/Y (NOR2X2MTR)                                   0.037      1.398 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX2MTR)
                                                         0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U12919/Y (NOR2BX4MTR)                                  0.051      0.459 r
  U1892/Y (NOR2X2MTR)                                    0.035      0.495 f
  U6991/Y (CLKNAND2X4MTR)                                0.041      0.535 r
  U7856/Y (NAND2BX2MTR)                                  0.059      0.595 f
  U12008/Y (INVX3MTR)                                    0.046      0.640 r
  U890/Y (NAND2X2MTR)                                    0.059      0.699 f
  U6533/Y (INVX2MTR)                                     0.051      0.751 r
  U9687/Y (OAI21X2MTR)                                   0.072      0.823 f
  U16175/Y (CLKNAND2X2MTR)                               0.052      0.874 r
  U5930/Y (NAND4X4MTR)                                   0.067      0.941 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.017 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.088 f
  U8602/Y (NAND2X6MTR)                                   0.058      1.146 r
  U8732/Y (NOR2X12MTR)                                   0.033      1.179 f
  U4395/Y (NOR2X3MTR)                                    0.056      1.236 r
  U2501/Y (NOR2X4MTR)                                    0.029      1.264 f
  U77/Y (OAI2BB1X2MTR)                                   0.051      1.316 r
  U16128/Y (OAI22X1MTR)                                  0.069      1.385 f
  U0_BANK_TOP/vACC_1_reg_7__17_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1263/Y (INVX16MTR)                                    0.027      0.360 f
  U1495/Y (NAND2X2MTR)                                   0.028      0.389 r
  U6767/Y (AND2X4MTR)                                    0.095      0.484 r
  U4204/Y (CLKNAND2X4MTR)                                0.047      0.531 f
  U8346/Y (NAND2X4MTR)                                   0.040      0.571 r
  U2451/Y (INVX1MTR)                                     0.057      0.628 f
  U3771/Y (NAND2X4MTR)                                   0.060      0.688 r
  U4874/Y (OAI21X1MTR)                                   0.099      0.787 f
  U13176/Y (AOI21X2MTR)                                  0.097      0.884 r
  U9668/Y (NAND2BX2MTR)                                  0.058      0.942 f
  U9081/Y (AOI2BB1X2MTR)                                 0.082      1.024 r
  U9452/Y (CLKNAND2X4MTR)                                0.074      1.098 f
  U2728/Y (AND2X2MTR)                                    0.094      1.192 f
  U6667/Y (NAND3X2MTR)                                   0.045      1.238 r
  U10259/Y (NAND3X4MTR)                                  0.071      1.309 f
  U7402/Y (OAI22X1MTR)                                   0.067      1.376 r
  U0_BANK_TOP/vACC_0_reg_2__19_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_498_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U5415/Y (NOR2X2MTR)                                    0.098      1.034 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.099 f
  U2824/Y (INVX2MTR)                                     0.057      1.156 r
  U17633/Y (CLKNAND2X2MTR)                               0.046      1.202 f
  U17634/Y (OAI211X2MTR)                                 0.048      1.250 r
  U5859/Y (AOI211X2MTR)                                  0.066      1.316 f
  U8468/Y (NOR2X1MTR)                                    0.068      1.384 r
  PIM_result_reg_498_/D (DFFRHQX2MTR)                    0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_498_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_370_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U5415/Y (NOR2X2MTR)                                    0.098      1.034 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.099 f
  U2824/Y (INVX2MTR)                                     0.057      1.156 r
  U17633/Y (CLKNAND2X2MTR)                               0.046      1.202 f
  U17634/Y (OAI211X2MTR)                                 0.048      1.250 r
  U5859/Y (AOI211X2MTR)                                  0.066      1.316 f
  U6381/Y (NOR2X1MTR)                                    0.068      1.384 r
  PIM_result_reg_370_/D (DFFRHQX2MTR)                    0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_370_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_242_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U5415/Y (NOR2X2MTR)                                    0.098      1.034 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.099 f
  U2824/Y (INVX2MTR)                                     0.057      1.156 r
  U17633/Y (CLKNAND2X2MTR)                               0.046      1.202 f
  U17634/Y (OAI211X2MTR)                                 0.048      1.250 r
  U5859/Y (AOI211X2MTR)                                  0.066      1.316 f
  U6377/Y (NOR2X1MTR)                                    0.068      1.384 r
  PIM_result_reg_242_/D (DFFRHQX2MTR)                    0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_242_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_114_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U5415/Y (NOR2X2MTR)                                    0.098      1.034 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.099 f
  U2824/Y (INVX2MTR)                                     0.057      1.156 r
  U17633/Y (CLKNAND2X2MTR)                               0.046      1.202 f
  U17634/Y (OAI211X2MTR)                                 0.048      1.250 r
  U5859/Y (AOI211X2MTR)                                  0.066      1.316 f
  U6373/Y (NOR2X1MTR)                                    0.068      1.384 r
  PIM_result_reg_114_/D (DFFRHQX2MTR)                    0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_114_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1263/Y (INVX16MTR)                                    0.027      0.360 f
  U1495/Y (NAND2X2MTR)                                   0.028      0.389 r
  U6767/Y (AND2X4MTR)                                    0.095      0.484 r
  U4204/Y (CLKNAND2X4MTR)                                0.047      0.531 f
  U8346/Y (NAND2X4MTR)                                   0.040      0.571 r
  U2451/Y (INVX1MTR)                                     0.057      0.628 f
  U3771/Y (NAND2X4MTR)                                   0.060      0.688 r
  U4874/Y (OAI21X1MTR)                                   0.099      0.787 f
  U13176/Y (AOI21X2MTR)                                  0.097      0.884 r
  U9668/Y (NAND2BX2MTR)                                  0.058      0.942 f
  U9081/Y (AOI2BB1X2MTR)                                 0.082      1.024 r
  U9452/Y (CLKNAND2X4MTR)                                0.074      1.098 f
  U2728/Y (AND2X2MTR)                                    0.094      1.192 f
  U6667/Y (NAND3X2MTR)                                   0.045      1.238 r
  U10259/Y (NAND3X4MTR)                                  0.071      1.309 f
  U6920/Y (OAI22X1MTR)                                   0.067      1.376 r
  U0_BANK_TOP/vACC_3_reg_2__19_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_286_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U12074/Y (BUFX16MTR)                                   0.079      0.451 f
  U12076/Y (INVX6MTR)                                    0.039      0.490 r
  U9924/Y (CLKNAND2X2MTR)                                0.042      0.532 f
  U3287/Y (AND2X4MTR)                                    0.077      0.609 f
  U3887/Y (AND2X4MTR)                                    0.079      0.688 f
  U10274/Y (INVX5MTR)                                    0.047      0.735 r
  U10271/Y (NOR2X2MTR)                                   0.031      0.766 f
  U10269/Y (NAND2X1MTR)                                  0.037      0.803 r
  U7641/Y (INVX2MTR)                                     0.036      0.839 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.880 r
  U380/Y (INVX4MTR)                                      0.037      0.918 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.970 r
  U2651/Y (NAND3X2MTR)                                   0.076      1.046 f
  U2464/Y (AOI2BB1X4MTR)                                 0.099      1.145 r
  U4821/Y (OAI2B1X4MTR)                                  0.068      1.213 f
  U7065/Y (NAND2X4MTR)                                   0.043      1.256 r
  U138/Y (NAND3X4MTR)                                    0.065      1.321 f
  U9294/Y (INVX2MTR)                                     0.051      1.372 r
  U16160/Y (NOR2X1MTR)                                   0.038      1.410 f
  PIM_result_reg_286_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_286_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_158_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U12074/Y (BUFX16MTR)                                   0.079      0.451 f
  U12076/Y (INVX6MTR)                                    0.039      0.490 r
  U9924/Y (CLKNAND2X2MTR)                                0.042      0.532 f
  U3287/Y (AND2X4MTR)                                    0.077      0.609 f
  U3887/Y (AND2X4MTR)                                    0.079      0.688 f
  U10274/Y (INVX5MTR)                                    0.047      0.735 r
  U10271/Y (NOR2X2MTR)                                   0.031      0.766 f
  U10269/Y (NAND2X1MTR)                                  0.037      0.803 r
  U7641/Y (INVX2MTR)                                     0.036      0.839 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.880 r
  U380/Y (INVX4MTR)                                      0.037      0.918 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.970 r
  U2651/Y (NAND3X2MTR)                                   0.076      1.046 f
  U2464/Y (AOI2BB1X4MTR)                                 0.099      1.145 r
  U4821/Y (OAI2B1X4MTR)                                  0.068      1.213 f
  U7065/Y (NAND2X4MTR)                                   0.043      1.256 r
  U138/Y (NAND3X4MTR)                                    0.065      1.321 f
  U9294/Y (INVX2MTR)                                     0.051      1.372 r
  U16161/Y (NOR2X1MTR)                                   0.038      1.410 f
  PIM_result_reg_158_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_158_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1520/Y (INVX8MTR)                                     0.035      0.410 f
  U1233/Y (INVX3MTR)                                     0.030      0.440 r
  U1612/Y (AOI21X4MTR)                                   0.045      0.485 f
  U1550/Y (NAND2X4MTR)                                   0.037      0.522 r
  U1093/Y (CLKNAND2X2MTR)                                0.051      0.573 f
  U8678/Y (OAI2BB1X4MTR)                                 0.062      0.635 r
  U10615/Y (NOR2X2MTR)                                   0.041      0.676 f
  U821/Y (INVX2MTR)                                      0.038      0.715 r
  U9196/Y (NAND2X2MTR)                                   0.071      0.785 f
  U9040/Y (OAI21X4MTR)                                   0.098      0.883 r
  U3278/Y (INVX4MTR)                                     0.050      0.932 f
  U1295/Y (NAND2X12MTR)                                  0.047      0.980 r
  U460/Y (INVX8MTR)                                      0.036      1.015 f
  U9471/Y (OAI21X8MTR)                                   0.073      1.088 r
  U6246/Y (NAND3X12MTR)                                  0.096      1.184 f
  U5045/Y (CLKNAND2X12MTR)                               0.055      1.238 r
  U5755/Y (NAND2X4MTR)                                   0.066      1.305 f
  U17351/Y (OAI22X2MTR)                                  0.073      1.378 r
  U0_BANK_TOP/vACC_1_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.378 r
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U10083/Y (INVX14MTR)                                   0.040      0.287 f
  U1974/Y (INVX16MTR)                                    0.037      0.324 r
  U1752/Y (INVX12MTR)                                    0.033      0.357 f
  U9922/Y (INVX4MTR)                                     0.031      0.388 r
  U7930/Y (OAI2B2X2MTR)                                  0.051      0.439 f
  U9652/Y (OAI21X4MTR)                                   0.108      0.547 r
  U977/Y (CLKNAND2X4MTR)                                 0.069      0.616 f
  U922/Y (NOR2X4MTR)                                     0.070      0.687 r
  U16231/Y (OAI21X2MTR)                                  0.059      0.746 f
  U9713/Y (INVX2MTR)                                     0.044      0.790 r
  U1471/Y (CLKNAND2X4MTR)                                0.053      0.843 f
  U1986/Y (NAND2X6MTR)                                   0.045      0.888 r
  U1398/Y (NAND2X12MTR)                                  0.050      0.937 f
  U5491/Y (AOI21X2MTR)                                   0.084      1.022 r
  U1379/Y (XNOR2X2MTR)                                   0.092      1.114 r
  U16652/Y (OAI22X4MTR)                                  0.083      1.198 f
  U1528/Y (NOR2X1MTR)                                    0.103      1.301 r
  U10923/Y (OAI22X1MTR)                                  0.085      1.385 f
  U0_BANK_TOP/vACC_2_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U10083/Y (INVX14MTR)                                   0.040      0.287 f
  U1974/Y (INVX16MTR)                                    0.037      0.324 r
  U1752/Y (INVX12MTR)                                    0.033      0.357 f
  U9922/Y (INVX4MTR)                                     0.031      0.388 r
  U7930/Y (OAI2B2X2MTR)                                  0.051      0.439 f
  U9652/Y (OAI21X4MTR)                                   0.108      0.547 r
  U977/Y (CLKNAND2X4MTR)                                 0.069      0.616 f
  U922/Y (NOR2X4MTR)                                     0.070      0.687 r
  U16231/Y (OAI21X2MTR)                                  0.059      0.746 f
  U9713/Y (INVX2MTR)                                     0.044      0.790 r
  U1471/Y (CLKNAND2X4MTR)                                0.053      0.843 f
  U1986/Y (NAND2X6MTR)                                   0.045      0.888 r
  U1398/Y (NAND2X12MTR)                                  0.050      0.937 f
  U5491/Y (AOI21X2MTR)                                   0.084      1.022 r
  U1379/Y (XNOR2X2MTR)                                   0.092      1.114 r
  U16652/Y (OAI22X4MTR)                                  0.083      1.198 f
  U1528/Y (NOR2X1MTR)                                    0.103      1.301 r
  U12468/Y (OAI22X1MTR)                                  0.085      1.385 f
  U0_BANK_TOP/vACC_1_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U10083/Y (INVX14MTR)                                   0.040      0.287 f
  U1974/Y (INVX16MTR)                                    0.037      0.324 r
  U1752/Y (INVX12MTR)                                    0.033      0.357 f
  U9922/Y (INVX4MTR)                                     0.031      0.388 r
  U7930/Y (OAI2B2X2MTR)                                  0.051      0.439 f
  U9652/Y (OAI21X4MTR)                                   0.108      0.547 r
  U977/Y (CLKNAND2X4MTR)                                 0.069      0.616 f
  U922/Y (NOR2X4MTR)                                     0.070      0.687 r
  U16231/Y (OAI21X2MTR)                                  0.059      0.746 f
  U9713/Y (INVX2MTR)                                     0.044      0.790 r
  U1471/Y (CLKNAND2X4MTR)                                0.053      0.843 f
  U1986/Y (NAND2X6MTR)                                   0.045      0.888 r
  U1398/Y (NAND2X12MTR)                                  0.050      0.937 f
  U5491/Y (AOI21X2MTR)                                   0.084      1.022 r
  U1379/Y (XNOR2X2MTR)                                   0.092      1.114 r
  U16652/Y (OAI22X4MTR)                                  0.083      1.198 f
  U1528/Y (NOR2X1MTR)                                    0.103      1.301 r
  U10922/Y (OAI22X1MTR)                                  0.085      1.385 f
  U0_BANK_TOP/vACC_3_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_414_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U12074/Y (BUFX16MTR)                                   0.079      0.451 f
  U12076/Y (INVX6MTR)                                    0.039      0.490 r
  U9924/Y (CLKNAND2X2MTR)                                0.042      0.532 f
  U3287/Y (AND2X4MTR)                                    0.077      0.609 f
  U3887/Y (AND2X4MTR)                                    0.079      0.688 f
  U10274/Y (INVX5MTR)                                    0.047      0.735 r
  U10271/Y (NOR2X2MTR)                                   0.031      0.766 f
  U10269/Y (NAND2X1MTR)                                  0.037      0.803 r
  U7641/Y (INVX2MTR)                                     0.036      0.839 f
  U2841/Y (CLKNAND2X4MTR)                                0.042      0.880 r
  U380/Y (INVX4MTR)                                      0.037      0.918 f
  U8713/Y (NOR2X2MTR)                                    0.052      0.970 r
  U2651/Y (NAND3X2MTR)                                   0.076      1.046 f
  U2464/Y (AOI2BB1X4MTR)                                 0.099      1.145 r
  U4821/Y (OAI2B1X4MTR)                                  0.068      1.213 f
  U7065/Y (NAND2X4MTR)                                   0.043      1.256 r
  U138/Y (NAND3X4MTR)                                    0.065      1.321 f
  U9294/Y (INVX2MTR)                                     0.051      1.372 r
  U16162/Y (NOR2X1MTR)                                   0.038      1.410 f
  PIM_result_reg_414_/D (DFFRHQX4MTR)                    0.000      1.410 f
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_414_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U12919/Y (NOR2BX4MTR)                                  0.051      0.459 r
  U1892/Y (NOR2X2MTR)                                    0.035      0.495 f
  U6991/Y (CLKNAND2X4MTR)                                0.041      0.535 r
  U7856/Y (NAND2BX2MTR)                                  0.059      0.595 f
  U12008/Y (INVX3MTR)                                    0.046      0.640 r
  U890/Y (NAND2X2MTR)                                    0.059      0.699 f
  U6533/Y (INVX2MTR)                                     0.051      0.751 r
  U9687/Y (OAI21X2MTR)                                   0.072      0.823 f
  U16175/Y (CLKNAND2X2MTR)                               0.052      0.874 r
  U5930/Y (NAND4X4MTR)                                   0.067      0.941 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.017 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.088 f
  U8602/Y (NAND2X6MTR)                                   0.058      1.146 r
  U8732/Y (NOR2X12MTR)                                   0.033      1.179 f
  U4395/Y (NOR2X3MTR)                                    0.056      1.236 r
  U2501/Y (NOR2X4MTR)                                    0.029      1.264 f
  U77/Y (OAI2BB1X2MTR)                                   0.051      1.316 r
  U15377/Y (OAI22X1MTR)                                  0.069      1.385 f
  U0_BANK_TOP/vACC_3_reg_7__17_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U7840/Y (NAND2X4MTR)                                   0.051      0.593 f
  U5040/Y (CLKNAND2X4MTR)                                0.067      0.661 r
  U2143/Y (NOR2X8MTR)                                    0.037      0.698 f
  U2578/Y (NOR2X6MTR)                                    0.075      0.773 r
  U9241/Y (NOR2BX4MTR)                                   0.111      0.884 r
  U8986/Y (NAND2X4MTR)                                   0.063      0.947 f
  U8800/Y (CLKNAND2X8MTR)                                0.046      0.993 r
  U350/Y (AOI21X2MTR)                                    0.055      1.048 f
  U8690/Y (XNOR2X2MTR)                                   0.082      1.131 f
  U11178/Y (NAND2X4MTR)                                  0.047      1.178 r
  U1642/Y (NAND3X6MTR)                                   0.079      1.257 f
  U5055/Y (OAI2B2X1MTR)                                  0.144      1.401 f
  U0_BANK_TOP/vACC_2_reg_2__10_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1520/Y (INVX8MTR)                                     0.035      0.410 f
  U1233/Y (INVX3MTR)                                     0.030      0.440 r
  U1612/Y (AOI21X4MTR)                                   0.045      0.485 f
  U1550/Y (NAND2X4MTR)                                   0.037      0.522 r
  U1093/Y (CLKNAND2X2MTR)                                0.051      0.573 f
  U8678/Y (OAI2BB1X4MTR)                                 0.062      0.635 r
  U10615/Y (NOR2X2MTR)                                   0.041      0.676 f
  U821/Y (INVX2MTR)                                      0.038      0.715 r
  U9196/Y (NAND2X2MTR)                                   0.071      0.785 f
  U9040/Y (OAI21X4MTR)                                   0.098      0.883 r
  U3278/Y (INVX4MTR)                                     0.050      0.932 f
  U1295/Y (NAND2X12MTR)                                  0.047      0.980 r
  U1300/Y (NAND2X2MTR)                                   0.042      1.021 f
  U1552/Y (NAND2X2MTR)                                   0.044      1.065 r
  U12976/Y (XNOR2X2MTR)                                  0.074      1.140 r
  U12979/Y (OAI22X4MTR)                                  0.074      1.214 f
  U5748/Y (AOI2BB1X2MTR)                                 0.106      1.320 r
  U8508/Y (OAI22X1MTR)                                   0.081      1.401 f
  U0_BANK_TOP/vACC_2_reg_1__12_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1520/Y (INVX8MTR)                                     0.035      0.410 f
  U1233/Y (INVX3MTR)                                     0.030      0.440 r
  U1612/Y (AOI21X4MTR)                                   0.045      0.485 f
  U1550/Y (NAND2X4MTR)                                   0.037      0.522 r
  U1093/Y (CLKNAND2X2MTR)                                0.051      0.573 f
  U8678/Y (OAI2BB1X4MTR)                                 0.062      0.635 r
  U10615/Y (NOR2X2MTR)                                   0.041      0.676 f
  U821/Y (INVX2MTR)                                      0.038      0.715 r
  U9196/Y (NAND2X2MTR)                                   0.071      0.785 f
  U9040/Y (OAI21X4MTR)                                   0.098      0.883 r
  U3278/Y (INVX4MTR)                                     0.050      0.932 f
  U1295/Y (NAND2X12MTR)                                  0.047      0.980 r
  U1300/Y (NAND2X2MTR)                                   0.042      1.021 f
  U1552/Y (NAND2X2MTR)                                   0.044      1.065 r
  U12976/Y (XNOR2X2MTR)                                  0.074      1.140 r
  U12979/Y (OAI22X4MTR)                                  0.074      1.214 f
  U5748/Y (AOI2BB1X2MTR)                                 0.106      1.320 r
  U6304/Y (OAI22X1MTR)                                   0.081      1.401 f
  U0_BANK_TOP/vACC_3_reg_1__12_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1520/Y (INVX8MTR)                                     0.035      0.410 f
  U1233/Y (INVX3MTR)                                     0.030      0.440 r
  U1612/Y (AOI21X4MTR)                                   0.045      0.485 f
  U1550/Y (NAND2X4MTR)                                   0.037      0.522 r
  U1093/Y (CLKNAND2X2MTR)                                0.051      0.573 f
  U8678/Y (OAI2BB1X4MTR)                                 0.062      0.635 r
  U10615/Y (NOR2X2MTR)                                   0.041      0.676 f
  U821/Y (INVX2MTR)                                      0.038      0.715 r
  U9196/Y (NAND2X2MTR)                                   0.071      0.785 f
  U9040/Y (OAI21X4MTR)                                   0.098      0.883 r
  U3278/Y (INVX4MTR)                                     0.050      0.932 f
  U1295/Y (NAND2X12MTR)                                  0.047      0.980 r
  U1300/Y (NAND2X2MTR)                                   0.042      1.021 f
  U1552/Y (NAND2X2MTR)                                   0.044      1.065 r
  U12976/Y (XNOR2X2MTR)                                  0.074      1.140 r
  U12979/Y (OAI22X4MTR)                                  0.074      1.214 f
  U5748/Y (AOI2BB1X2MTR)                                 0.106      1.320 r
  U6303/Y (OAI22X1MTR)                                   0.081      1.401 f
  U0_BANK_TOP/vACC_1_reg_1__12_/D (DFFRHQX4MTR)          0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (MET)                                                       0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U2856/Y (NAND2X8MTR)                                   0.044      0.966 f
  U10721/Y (CLKNAND2X4MTR)                               0.045      1.011 r
  U1932/Y (NAND2X8MTR)                                   0.051      1.061 f
  U11793/Y (NAND2X12MTR)                                 0.044      1.106 r
  U4666/Y (INVX6MTR)                                     0.046      1.152 f
  U12906/Y (NAND2BX4MTR)                                 0.108      1.260 f
  U17142/Y (OAI22X2MTR)                                  0.071      1.331 r
  U0_BANK_TOP/vACC_3_reg_6__10_/D (DFFRQX2MTR)           0.000      1.331 r
  data arrival time                                                 1.331

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__10_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.331
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1208/Y (INVX6MTR)                                     0.035      0.368 f
  U8826/Y (OAI2BB1X4MTR)                                 0.077      0.445 f
  U1083/Y (OAI21X3MTR)                                   0.095      0.540 r
  U9031/Y (NAND2X6MTR)                                   0.077      0.617 f
  U9100/Y (NOR2X4MTR)                                    0.094      0.711 r
  U11937/Y (OAI21X4MTR)                                  0.076      0.787 f
  U1951/Y (AOI21X8MTR)                                   0.081      0.868 r
  U12957/Y (OAI21X8MTR)                                  0.071      0.939 f
  U1699/Y (NAND2X3MTR)                                   0.053      0.992 r
  U481/Y (NAND2X6MTR)                                    0.052      1.043 f
  U2134/Y (NAND2X8MTR)                                   0.044      1.088 r
  U6735/Y (INVX8MTR)                                     0.044      1.132 f
  U2136/Y (INVX6MTR)                                     0.062      1.193 r
  U13522/Y (CLKNAND2X4MTR)                               0.070      1.263 f
  U8482/Y (OAI22X1MTR)                                   0.069      1.333 r
  U0_BANK_TOP/vACC_0_reg_3__9_/D (DFFRQX2MTR)            0.000      1.333 r
  data arrival time                                                 1.333

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__9_/CK (DFFRQX2MTR)           0.000      1.515 r
  library setup time                                    -0.175      1.340
  data required time                                                1.340
  --------------------------------------------------------------------------
  data required time                                                1.340
  data arrival time                                                -1.333
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U9431/Y (NAND2X4MTR)                                   0.054      0.956 f
  U13494/Y (AOI21X2MTR)                                  0.088      1.044 r
  U1320/Y (XNOR2X2MTR)                                   0.092      1.136 r
  U1319/Y (OAI22X4MTR)                                   0.098      1.234 f
  U82/Y (AOI21X4MTR)                                     0.095      1.329 r
  U1386/Y (OAI2BB2X2MTR)                                 0.064      1.393 f
  U0_BANK_TOP/vACC_0_reg_7__9_/D (DFFRHQX2MTR)           0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U5687/Y (BUFX16MTR)                                    0.082      0.329 r
  U1473/Y (INVX20MTR)                                    0.032      0.361 f
  U1221/Y (NAND2X2MTR)                                   0.038      0.398 r
  U16097/Y (OAI2BB1X4MTR)                                0.044      0.443 f
  U12116/Y (INVX3MTR)                                    0.032      0.474 r
  U2499/Y (NAND3X4MTR)                                   0.053      0.527 f
  U2005/Y (NAND2X4MTR)                                   0.051      0.579 r
  U9650/Y (NAND2X4MTR)                                   0.054      0.632 f
  U6145/Y (NAND2X4MTR)                                   0.041      0.673 r
  U2743/Y (INVX4MTR)                                     0.035      0.708 f
  U8440/Y (NOR2X4MTR)                                    0.079      0.787 r
  U1378/Y (NAND2X4MTR)                                   0.061      0.848 f
  U1640/Y (OAI21X8MTR)                                   0.103      0.952 r
  U9664/Y (INVX8MTR)                                     0.044      0.996 f
  U15950/Y (OAI21BX4MTR)                                 0.064      1.060 r
  U15945/Y (XNOR2X1MTR)                                  0.097      1.157 r
  U2713/Y (NOR2X2MTR)                                    0.059      1.216 f
  U13234/Y (NOR2X3MTR)                                   0.090      1.307 r
  U8627/Y (OAI22X1MTR)                                   0.072      1.379 f
  U0_BANK_TOP/vACC_0_reg_4__12_/D (DFFRQX1MTR)           0.000      1.379 f
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__12_/CK (DFFRQX1MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.134      0.134 r
  U9283/Y (INVX8MTR)                                     0.037      0.170 f
  U10159/Y (AND2X4MTR)                                   0.085      0.255 f
  U2423/Y (INVX8MTR)                                     0.035      0.291 r
  U5783/Y (OAI22X2MTR)                                   0.039      0.329 f
  U15954/Y (NAND3BX2MTR)                                 0.125      0.455 f
  U10034/Y (NOR2X4MTR)                                   0.065      0.519 r
  U9036/Y (CLKNAND2X4MTR)                                0.065      0.585 f
  U2449/Y (INVX4MTR)                                     0.041      0.626 r
  U9597/Y (NAND2X4MTR)                                   0.041      0.667 f
  U11315/Y (INVX4MTR)                                    0.043      0.710 r
  U12049/Y (AOI2BB1X4MTR)                                0.086      0.796 r
  U3283/Y (NAND3X4MTR)                                   0.065      0.861 f
  U12179/Y (BUFX3MTR)                                    0.102      0.963 f
  U1503/Y (AOI21X2MTR)                                   0.091      1.054 r
  U2658/Y (CLKNAND2X4MTR)                                0.059      1.114 f
  U12053/Y (NAND3X4MTR)                                  0.058      1.172 r
  U9623/Y (NAND2X4MTR)                                   0.051      1.222 f
  U10276/Y (NAND2X2MTR)                                  0.045      1.268 r
  U2624/Y (CLKNAND2X4MTR)                                0.051      1.319 f
  U17597/Y (OAI22X2MTR)                                  0.058      1.377 r
  U0_BANK_TOP/vACC_0_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.134      0.134 r
  U9283/Y (INVX8MTR)                                     0.037      0.170 f
  U10159/Y (AND2X4MTR)                                   0.085      0.255 f
  U2423/Y (INVX8MTR)                                     0.035      0.291 r
  U5783/Y (OAI22X2MTR)                                   0.039      0.329 f
  U15954/Y (NAND3BX2MTR)                                 0.125      0.455 f
  U10034/Y (NOR2X4MTR)                                   0.065      0.519 r
  U9036/Y (CLKNAND2X4MTR)                                0.065      0.585 f
  U2449/Y (INVX4MTR)                                     0.041      0.626 r
  U9597/Y (NAND2X4MTR)                                   0.041      0.667 f
  U11315/Y (INVX4MTR)                                    0.043      0.710 r
  U12049/Y (AOI2BB1X4MTR)                                0.086      0.796 r
  U3283/Y (NAND3X4MTR)                                   0.065      0.861 f
  U12179/Y (BUFX3MTR)                                    0.102      0.963 f
  U1503/Y (AOI21X2MTR)                                   0.091      1.054 r
  U2658/Y (CLKNAND2X4MTR)                                0.059      1.114 f
  U12053/Y (NAND3X4MTR)                                  0.058      1.172 r
  U9623/Y (NAND2X4MTR)                                   0.051      1.222 f
  U10276/Y (NAND2X2MTR)                                  0.045      1.268 r
  U2624/Y (CLKNAND2X4MTR)                                0.051      1.319 f
  U16100/Y (OAI22X2MTR)                                  0.058      1.377 r
  U0_BANK_TOP/vACC_1_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_52_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.098      0.313 r
  U8516/Y (INVX8MTR)                                     0.057      0.369 f
  U5207/Y (INVX4MTR)                                     0.071      0.440 r
  U711/Y (INVX8MTR)                                      0.043      0.483 f
  U11050/Y (INVX4MTR)                                    0.051      0.534 r
  U1009/Y (CLKNAND2X2MTR)                                0.054      0.588 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.638 r
  U12172/Y (INVX2MTR)                                    0.062      0.701 f
  U10698/Y (AND2X2MTR)                                   0.101      0.802 f
  U8186/Y (CLKNAND2X4MTR)                                0.047      0.849 r
  U7658/Y (NOR2X3MTR)                                    0.033      0.882 f
  U2914/Y (NAND2X2MTR)                                   0.067      0.949 r
  U2335/Y (INVX4MTR)                                     0.044      0.994 f
  U9492/Y (INVX2MTR)                                     0.048      1.042 r
  U6780/Y (NOR2X1MTR)                                    0.040      1.082 f
  U9432/Y (NOR4X1MTR)                                    0.221      1.303 r
  U15276/Y (NOR2X1MTR)                                   0.072      1.374 f
  PIM_result_reg_52_/D (DFFRHQX1MTR)                     0.000      1.374 f
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_52_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_180_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.098      0.313 r
  U8516/Y (INVX8MTR)                                     0.057      0.369 f
  U5207/Y (INVX4MTR)                                     0.071      0.440 r
  U711/Y (INVX8MTR)                                      0.043      0.483 f
  U11050/Y (INVX4MTR)                                    0.051      0.534 r
  U1009/Y (CLKNAND2X2MTR)                                0.054      0.588 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.638 r
  U12172/Y (INVX2MTR)                                    0.062      0.701 f
  U10698/Y (AND2X2MTR)                                   0.101      0.802 f
  U8186/Y (CLKNAND2X4MTR)                                0.047      0.849 r
  U7658/Y (NOR2X3MTR)                                    0.033      0.882 f
  U2914/Y (NAND2X2MTR)                                   0.067      0.949 r
  U2335/Y (INVX4MTR)                                     0.044      0.994 f
  U9492/Y (INVX2MTR)                                     0.048      1.042 r
  U6780/Y (NOR2X1MTR)                                    0.040      1.082 f
  U9432/Y (NOR4X1MTR)                                    0.221      1.303 r
  U15663/Y (NOR2X1MTR)                                   0.072      1.374 f
  PIM_result_reg_180_/D (DFFRHQX1MTR)                    0.000      1.374 f
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_180_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_308_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.098      0.313 r
  U8516/Y (INVX8MTR)                                     0.057      0.369 f
  U5207/Y (INVX4MTR)                                     0.071      0.440 r
  U711/Y (INVX8MTR)                                      0.043      0.483 f
  U11050/Y (INVX4MTR)                                    0.051      0.534 r
  U1009/Y (CLKNAND2X2MTR)                                0.054      0.588 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.638 r
  U12172/Y (INVX2MTR)                                    0.062      0.701 f
  U10698/Y (AND2X2MTR)                                   0.101      0.802 f
  U8186/Y (CLKNAND2X4MTR)                                0.047      0.849 r
  U7658/Y (NOR2X3MTR)                                    0.033      0.882 f
  U2914/Y (NAND2X2MTR)                                   0.067      0.949 r
  U2335/Y (INVX4MTR)                                     0.044      0.994 f
  U9492/Y (INVX2MTR)                                     0.048      1.042 r
  U6780/Y (NOR2X1MTR)                                    0.040      1.082 f
  U9432/Y (NOR4X1MTR)                                    0.221      1.303 r
  U15626/Y (NOR2X1MTR)                                   0.072      1.374 f
  PIM_result_reg_308_/D (DFFRHQX1MTR)                    0.000      1.374 f
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_308_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_436_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13109/Y (OAI22X8MTR)                                  0.098      0.313 r
  U8516/Y (INVX8MTR)                                     0.057      0.369 f
  U5207/Y (INVX4MTR)                                     0.071      0.440 r
  U711/Y (INVX8MTR)                                      0.043      0.483 f
  U11050/Y (INVX4MTR)                                    0.051      0.534 r
  U1009/Y (CLKNAND2X2MTR)                                0.054      0.588 f
  U16178/Y (NAND4X4MTR)                                  0.050      0.638 r
  U12172/Y (INVX2MTR)                                    0.062      0.701 f
  U10698/Y (AND2X2MTR)                                   0.101      0.802 f
  U8186/Y (CLKNAND2X4MTR)                                0.047      0.849 r
  U7658/Y (NOR2X3MTR)                                    0.033      0.882 f
  U2914/Y (NAND2X2MTR)                                   0.067      0.949 r
  U2335/Y (INVX4MTR)                                     0.044      0.994 f
  U9492/Y (INVX2MTR)                                     0.048      1.042 r
  U6780/Y (NOR2X1MTR)                                    0.040      1.082 f
  U9432/Y (NOR4X1MTR)                                    0.221      1.303 r
  U15593/Y (NOR2X1MTR)                                   0.072      1.374 f
  PIM_result_reg_436_/D (DFFRHQX1MTR)                    0.000      1.374 f
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_436_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1238/Y (INVX18MTR)                                    0.034      0.408 f
  U12919/Y (NOR2BX4MTR)                                  0.051      0.459 r
  U1892/Y (NOR2X2MTR)                                    0.035      0.495 f
  U6991/Y (CLKNAND2X4MTR)                                0.041      0.535 r
  U7856/Y (NAND2BX2MTR)                                  0.059      0.595 f
  U12008/Y (INVX3MTR)                                    0.046      0.640 r
  U890/Y (NAND2X2MTR)                                    0.059      0.699 f
  U6533/Y (INVX2MTR)                                     0.051      0.751 r
  U9687/Y (OAI21X2MTR)                                   0.072      0.823 f
  U16175/Y (CLKNAND2X2MTR)                               0.052      0.874 r
  U5930/Y (NAND4X4MTR)                                   0.067      0.941 f
  U8572/Y (AOI2BB1X4MTR)                                 0.076      1.017 r
  U8448/Y (NAND3X4MTR)                                   0.071      1.088 f
  U8602/Y (NAND2X6MTR)                                   0.058      1.146 r
  U8732/Y (NOR2X12MTR)                                   0.033      1.179 f
  U1907/Y (INVX8MTR)                                     0.039      1.218 r
  U3983/Y (NAND2X3MTR)                                   0.041      1.259 f
  U2022/Y (OAI2B1X4MTR)                                  0.046      1.306 r
  U8454/Y (OAI22X1MTR)                                   0.080      1.385 f
  U0_BANK_TOP/vACC_2_reg_7__19_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U6851/Y (AOI2B1X1MTR)                                  0.094      1.045 f
  U8770/Y (XNOR2X2MTR)                                   0.096      1.140 f
  U5422/Y (OAI2B1X4MTR)                                  0.094      1.234 r
  U1825/Y (OAI22X4MTR)                                   0.078      1.312 f
  U17363/Y (OAI22X2MTR)                                  0.065      1.377 r
  U0_BANK_TOP/vACC_2_reg_5__1_/D (DFFRHQX2MTR)           0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__1_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.134      0.134 r
  U9283/Y (INVX8MTR)                                     0.037      0.170 f
  U10159/Y (AND2X4MTR)                                   0.085      0.255 f
  U2423/Y (INVX8MTR)                                     0.035      0.291 r
  U5783/Y (OAI22X2MTR)                                   0.039      0.329 f
  U15954/Y (NAND3BX2MTR)                                 0.125      0.455 f
  U10034/Y (NOR2X4MTR)                                   0.065      0.519 r
  U9036/Y (CLKNAND2X4MTR)                                0.065      0.585 f
  U2449/Y (INVX4MTR)                                     0.041      0.626 r
  U9597/Y (NAND2X4MTR)                                   0.041      0.667 f
  U11315/Y (INVX4MTR)                                    0.043      0.710 r
  U12049/Y (AOI2BB1X4MTR)                                0.086      0.796 r
  U3283/Y (NAND3X4MTR)                                   0.065      0.861 f
  U12179/Y (BUFX3MTR)                                    0.102      0.963 f
  U1503/Y (AOI21X2MTR)                                   0.091      1.054 r
  U2658/Y (CLKNAND2X4MTR)                                0.059      1.114 f
  U12053/Y (NAND3X4MTR)                                  0.058      1.172 r
  U9623/Y (NAND2X4MTR)                                   0.051      1.222 f
  U10276/Y (NAND2X2MTR)                                  0.045      1.268 r
  U2624/Y (CLKNAND2X4MTR)                                0.051      1.319 f
  U16148/Y (OAI22X2MTR)                                  0.058      1.377 r
  U0_BANK_TOP/vACC_2_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/Q (DFFRHQX1MTR)
                                                         0.147      0.147 f
  U882/Y (AND2X4MTR)                                     0.106      0.253 f
  U3578/Y (INVX3MTR)                                     0.048      0.301 r
  U9233/Y (OAI22X1MTR)                                   0.073      0.374 f
  U13060/Y (NOR2X1MTR)                                   0.088      0.463 r
  U1604/Y (NAND4X4MTR)                                   0.098      0.561 f
  U8831/Y (INVX3MTR)                                     0.083      0.644 r
  U1374/Y (NAND2X6MTR)                                   0.063      0.706 f
  U648/Y (AOI21X4MTR)                                    0.105      0.811 r
  U2000/Y (OAI21X6MTR)                                   0.077      0.888 f
  U2508/Y (NAND3X8MTR)                                   0.055      0.943 r
  U9674/Y (NAND2X12MTR)                                  0.050      0.992 f
  U12403/Y (INVX2MTR)                                    0.043      1.036 r
  U2593/Y (INVX2MTR)                                     0.028      1.064 f
  U2184/Y (NAND2X2MTR)                                   0.028      1.092 r
  U8641/Y (NAND3X2MTR)                                   0.094      1.186 f
  U8820/Y (NAND3X4MTR)                                   0.080      1.266 r
  U8843/Y (OAI2BB1X2MTR)                                 0.101      1.367 r
  U0_BANK_TOP/vACC_2_reg_2__11_/D (DFFRHQX1MTR)          0.000      1.367 r
  data arrival time                                                 1.367

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.140      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.367
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/vecB_reg_103_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/vecB_reg_103_/CK (DFFRQX2MTR)              0.000 #    0.000 r
  U0_BANK_TOP/vecB_reg_103_/Q (DFFRQX2MTR)               0.242      0.242 f
  U16388/Y (NOR4X1MTR)                                   0.138      0.380 r
  U4637/Y (AOI21X1MTR)                                   0.093      0.473 f
  U2026/Y (AOI2BB1X4MTR)                                 0.141      0.614 f
  U7245/Y (AND2X1MTR)                                    0.111      0.726 f
  U16631/Y (CLKNAND2X2MTR)                               0.039      0.765 r
  U9000/Y (NAND2X2MTR)                                   0.043      0.808 f
  U8999/Y (XNOR2X2MTR)                                   0.053      0.861 r
  U537/Y (NOR2BX4MTR)                                    0.117      0.978 r
  U4362/Y (OR2X2MTR)                                     0.102      1.080 r
  U8988/Y (NOR2BX4MTR)                                   0.089      1.170 r
  U1918/Y (MXI2X4MTR)                                    0.065      1.234 f
  U1734/Y (INVX3MTR)                                     0.050      1.285 r
  U1840/Y (NAND2BX4MTR)                                  0.048      1.333 f
  U1723/Y (NOR2X4MTR)                                    0.053      1.386 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX2MTR)
                                                         0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.114      0.114 f
  U3893/Y (INVX14MTR)                                    0.038      0.152 r
  U4134/Y (CLKNAND2X4MTR)                                0.051      0.203 f
  U15387/Y (CLKNAND2X8MTR)                               0.053      0.256 r
  U9895/Y (INVX8MTR)                                     0.042      0.298 f
  U7933/Y (INVX4MTR)                                     0.051      0.349 r
  U13680/Y (NAND2BX2MTR)                                 0.066      0.415 f
  U4660/Y (NOR2X2MTR)                                    0.102      0.517 r
  U2513/Y (NOR2X2MTR)                                    0.054      0.571 f
  U12535/Y (AOI21X4MTR)                                  0.093      0.664 r
  U13081/Y (XOR2X2MTR)                                   0.107      0.771 r
  U709/Y (NAND2BX2MTR)                                   0.078      0.849 f
  U12669/Y (INVX3MTR)                                    0.055      0.904 r
  U17099/Y (NAND2X2MTR)                                  0.060      0.964 f
  U5914/Y (OAI2BB1X4MTR)                                 0.059      1.023 r
  U11786/Y (AOI21X8MTR)                                  0.057      1.079 f
  U12283/Y (XNOR2X8MTR)                                  0.081      1.161 f
  U12870/Y (AOI21X2MTR)                                  0.086      1.247 r
  U11621/Y (NAND3BX4MTR)                                 0.077      1.324 f
  U16288/Y (NOR2X1MTR)                                   0.061      1.385 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U7598/Y (NAND2X8MTR)                                   0.048      1.142 f
  U8224/Y (INVX2MTR)                                     0.043      1.185 r
  U11707/Y (NAND2X4MTR)                                  0.048      1.233 f
  U9611/Y (XNOR2X8MTR)                                   0.079      1.313 f
  U13304/Y (OAI22X1MTR)                                  0.062      1.375 r
  U0_BANK_TOP/vACC_3_reg_2__18_/D (DFFRHQX2MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U1607/Y (NOR2BX1MTR)                                   0.039      0.365 f
  U6739/Y (NOR2X2MTR)                                    0.073      0.438 r
  U2110/Y (OAI2B11X4MTR)                                 0.091      0.528 f
  U10249/Y (NAND2X4MTR)                                  0.053      0.581 r
  U858/Y (NAND2X6MTR)                                    0.060      0.641 f
  U1800/Y (NOR2X4MTR)                                    0.089      0.730 r
  U516/Y (OAI21X4MTR)                                    0.072      0.801 f
  U9844/Y (AOI21X8MTR)                                   0.084      0.885 r
  U1788/Y (NAND2X8MTR)                                   0.063      0.948 f
  U371/Y (AOI21X2MTR)                                    0.082      1.030 r
  U8686/Y (XNOR2X2MTR)                                   0.081      1.111 r
  U2990/Y (CLKNAND2X2MTR)                                0.081      1.192 f
  U12920/Y (NAND3X4MTR)                                  0.061      1.253 r
  U19233/Y (OAI2B2X2MTR)                                 0.103      1.356 r
  U0_BANK_TOP/vACC_0_reg_2__14_/D (DFFRHQX1MTR)          0.000      1.356 r
  data arrival time                                                 1.356

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__14_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.356
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U4448/Y (NAND2X6MTR)                                   0.065      1.223 r
  U9326/Y (INVX2MTR)                                     0.041      1.264 f
  U1816/Y (NOR2X4MTR)                                    0.063      1.327 r
  U6952/Y (OAI22X1MTR)                                   0.072      1.399 f
  U0_BANK_TOP/vACC_3_reg_0__8_/D (DFFRHQX4MTR)           0.000      1.399 f
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U11762/Y (BUFX8MTR)                                    0.077      0.355 r
  U6710/Y (INVX10MTR)                                    0.030      0.385 f
  U774/Y (NAND2BX2MTR)                                   0.096      0.481 f
  U11096/Y (CLKNAND2X2MTR)                               0.041      0.523 r
  U8393/Y (NOR2X2MTR)                                    0.034      0.556 f
  U8337/Y (NOR2X4MTR)                                    0.066      0.622 r
  U8923/Y (NAND2X2MTR)                                   0.093      0.715 f
  U10002/Y (OAI21X2MTR)                                  0.126      0.841 r
  U17376/Y (INVX1MTR)                                    0.065      0.906 f
  U2142/Y (OAI21X3MTR)                                   0.045      0.951 r
  U413/Y (INVX2MTR)                                      0.052      1.003 f
  U1719/Y (OAI21BX4MTR)                                  0.063      1.066 r
  U269/Y (AOI2BB1X2MTR)                                  0.045      1.110 f
  U10786/Y (OAI211X4MTR)                                 0.045      1.156 r
  U11941/Y (NAND3X4MTR)                                  0.087      1.243 f
  U11918/Y (OAI2B2X1MTR)                                 0.141      1.384 f
  U0_BANK_TOP/vACC_0_reg_5__14_/D (DFFRHQX2MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_475_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U6055/Y (CLKNAND2X2MTR)                                0.029      0.481 r
  U4013/Y (AND2X2MTR)                                    0.100      0.580 r
  U12206/Y (OAI211X4MTR)                                 0.086      0.666 f
  U12322/Y (NOR2X2MTR)                                   0.084      0.750 r
  U16155/Y (NAND2X2MTR)                                  0.065      0.815 f
  U13205/Y (NOR2X2MTR)                                   0.076      0.891 r
  U1521/Y (NAND3X4MTR)                                   0.068      0.958 f
  U12312/Y (INVX2MTR)                                    0.064      1.022 r
  U7642/Y (NAND2X2MTR)                                   0.061      1.083 f
  U1512/Y (NAND2X2MTR)                                   0.058      1.141 r
  U9541/Y (NOR3X4MTR)                                    0.039      1.180 f
  U11007/Y (INVX1MTR)                                    0.050      1.230 r
  U13102/Y (AOI21X2MTR)                                  0.069      1.299 f
  U15397/Y (NOR2X1MTR)                                   0.063      1.362 r
  PIM_result_reg_475_/D (DFFRHQX1MTR)                    0.000      1.362 r
  data arrival time                                                 1.362

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_475_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.362
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_347_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U6055/Y (CLKNAND2X2MTR)                                0.029      0.481 r
  U4013/Y (AND2X2MTR)                                    0.100      0.580 r
  U12206/Y (OAI211X4MTR)                                 0.086      0.666 f
  U12322/Y (NOR2X2MTR)                                   0.084      0.750 r
  U16155/Y (NAND2X2MTR)                                  0.065      0.815 f
  U13205/Y (NOR2X2MTR)                                   0.076      0.891 r
  U1521/Y (NAND3X4MTR)                                   0.068      0.958 f
  U12312/Y (INVX2MTR)                                    0.064      1.022 r
  U7642/Y (NAND2X2MTR)                                   0.061      1.083 f
  U1512/Y (NAND2X2MTR)                                   0.058      1.141 r
  U9541/Y (NOR3X4MTR)                                    0.039      1.180 f
  U11007/Y (INVX1MTR)                                    0.050      1.230 r
  U13102/Y (AOI21X2MTR)                                  0.069      1.299 f
  U15398/Y (NOR2X1MTR)                                   0.063      1.362 r
  PIM_result_reg_347_/D (DFFRHQX1MTR)                    0.000      1.362 r
  data arrival time                                                 1.362

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_347_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.362
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_219_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U6055/Y (CLKNAND2X2MTR)                                0.029      0.481 r
  U4013/Y (AND2X2MTR)                                    0.100      0.580 r
  U12206/Y (OAI211X4MTR)                                 0.086      0.666 f
  U12322/Y (NOR2X2MTR)                                   0.084      0.750 r
  U16155/Y (NAND2X2MTR)                                  0.065      0.815 f
  U13205/Y (NOR2X2MTR)                                   0.076      0.891 r
  U1521/Y (NAND3X4MTR)                                   0.068      0.958 f
  U12312/Y (INVX2MTR)                                    0.064      1.022 r
  U7642/Y (NAND2X2MTR)                                   0.061      1.083 f
  U1512/Y (NAND2X2MTR)                                   0.058      1.141 r
  U9541/Y (NOR3X4MTR)                                    0.039      1.180 f
  U11007/Y (INVX1MTR)                                    0.050      1.230 r
  U13102/Y (AOI21X2MTR)                                  0.069      1.299 f
  U15399/Y (NOR2X1MTR)                                   0.063      1.362 r
  PIM_result_reg_219_/D (DFFRHQX1MTR)                    0.000      1.362 r
  data arrival time                                                 1.362

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_219_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.362
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_91_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U6055/Y (CLKNAND2X2MTR)                                0.029      0.481 r
  U4013/Y (AND2X2MTR)                                    0.100      0.580 r
  U12206/Y (OAI211X4MTR)                                 0.086      0.666 f
  U12322/Y (NOR2X2MTR)                                   0.084      0.750 r
  U16155/Y (NAND2X2MTR)                                  0.065      0.815 f
  U13205/Y (NOR2X2MTR)                                   0.076      0.891 r
  U1521/Y (NAND3X4MTR)                                   0.068      0.958 f
  U12312/Y (INVX2MTR)                                    0.064      1.022 r
  U7642/Y (NAND2X2MTR)                                   0.061      1.083 f
  U1512/Y (NAND2X2MTR)                                   0.058      1.141 r
  U9541/Y (NOR3X4MTR)                                    0.039      1.180 f
  U11007/Y (INVX1MTR)                                    0.050      1.230 r
  U13102/Y (AOI21X2MTR)                                  0.069      1.299 f
  U15400/Y (NOR2X1MTR)                                   0.063      1.362 r
  PIM_result_reg_91_/D (DFFRHQX1MTR)                     0.000      1.362 r
  data arrival time                                                 1.362

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_91_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.362
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_275_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.059 f
  U5369/Y (INVX3MTR)                                     0.059      1.118 r
  U2776/Y (NAND2X1MTR)                                   0.061      1.179 f
  U11586/Y (NAND4X2MTR)                                  0.059      1.238 r
  U11559/Y (NOR2X2MTR)                                   0.047      1.285 f
  U15634/Y (NOR2X1MTR)                                   0.051      1.337 r
  PIM_result_reg_275_/D (DFFRQX1MTR)                     0.000      1.337 r
  data arrival time                                                 1.337

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_275_/CK (DFFRQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.170      1.345
  data required time                                                1.345
  --------------------------------------------------------------------------
  data required time                                                1.345
  data arrival time                                                -1.337
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.059 f
  U5369/Y (INVX3MTR)                                     0.059      1.118 r
  U2776/Y (NAND2X1MTR)                                   0.061      1.179 f
  U11586/Y (NAND4X2MTR)                                  0.059      1.238 r
  U11559/Y (NOR2X2MTR)                                   0.047      1.285 f
  U15704/Y (NOR2X1MTR)                                   0.051      1.337 r
  PIM_result_reg_19_/D (DFFRQX1MTR)                      0.000      1.337 r
  data arrival time                                                 1.337

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_19_/CK (DFFRQX1MTR)                     0.000      1.515 r
  library setup time                                    -0.170      1.345
  data required time                                                1.345
  --------------------------------------------------------------------------
  data required time                                                1.345
  data arrival time                                                -1.337
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U6851/Y (AOI2B1X1MTR)                                  0.094      1.045 f
  U8770/Y (XNOR2X2MTR)                                   0.096      1.140 f
  U5422/Y (OAI2B1X4MTR)                                  0.094      1.234 r
  U1825/Y (OAI22X4MTR)                                   0.078      1.312 f
  U12992/Y (OAI22X2MTR)                                  0.065      1.377 r
  U0_BANK_TOP/vACC_1_reg_5__1_/D (DFFRHQX2MTR)           0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__1_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U11153/Y (NAND2X2MTR)                                  0.038      0.444 f
  U12643/Y (OAI2BB1X2MTR)                                0.038      0.482 r
  U1482/Y (INVX2MTR)                                     0.034      0.516 f
  U1489/Y (NAND2X4MTR)                                   0.034      0.549 r
  U1928/Y (NAND2X4MTR)                                   0.040      0.589 f
  U11378/Y (CLKNAND2X4MTR)                               0.052      0.641 r
  U1525/Y (INVX4MTR)                                     0.037      0.677 f
  U9453/Y (NOR2X4MTR)                                    0.050      0.728 r
  U9156/Y (INVX2MTR)                                     0.048      0.775 f
  U7036/Y (CLKNAND2X4MTR)                                0.036      0.812 r
  U1588/Y (NOR2X4MTR)                                    0.032      0.844 f
  U1466/Y (NOR2X6MTR)                                    0.057      0.900 r
  U2526/Y (NAND2X8MTR)                                   0.068      0.968 f
  U2615/Y (INVX3MTR)                                     0.050      1.017 r
  U8681/Y (MXI2X2MTR)                                    0.084      1.101 r
  U16404/Y (NAND3X4MTR)                                  0.087      1.188 f
  U2620/Y (NOR2X6MTR)                                    0.075      1.264 r
  U7583/Y (BUFX6MTR)                                     0.081      1.344 r
  U17419/Y (OAI22X2MTR)                                  0.042      1.387 f
  U0_BANK_TOP/vACC_0_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.139      0.139 f
  U1703/Y (NAND2X12MTR)                                  0.043      0.182 r
  U1833/Y (NOR2X12MTR)                                   0.032      0.215 f
  U1585/Y (INVX14MTR)                                    0.055      0.270 r
  U1268/Y (INVX16MTR)                                    0.037      0.306 f
  U1238/Y (INVX18MTR)                                    0.039      0.345 r
  U8763/Y (INVX8MTR)                                     0.032      0.377 f
  U13750/Y (AND2X1MTR)                                   0.091      0.468 f
  U8363/Y (OAI21BX2MTR)                                  0.085      0.553 r
  U8359/Y (NAND2X4MTR)                                   0.067      0.620 f
  U5995/Y (NAND2X2MTR)                                   0.066      0.686 r
  U687/Y (OAI21X3MTR)                                    0.068      0.754 f
  U632/Y (AOI21X4MTR)                                    0.114      0.868 r
  U2514/Y (NAND2X4MTR)                                   0.066      0.934 f
  U9307/Y (AOI21X2MTR)                                   0.083      1.017 r
  U2459/Y (XNOR2X2MTR)                                   0.092      1.109 r
  U2555/Y (OAI22X4MTR)                                   0.085      1.195 f
  U2554/Y (NOR2X6MTR)                                    0.070      1.265 r
  U16206/Y (BUFX4MTR)                                    0.085      1.349 r
  U17158/Y (OAI22X2MTR)                                  0.043      1.393 f
  U0_BANK_TOP/vACC_3_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U1327/Y (INVX8MTR)                                     0.039      0.365 f
  U1149/Y (CLKNAND2X2MTR)                                0.035      0.400 r
  U793/Y (OAI2B1X2MTR)                                   0.053      0.452 f
  U8855/Y (OAI21X3MTR)                                   0.106      0.559 r
  U4079/Y (NAND2X1MTR)                                   0.097      0.655 f
  U1744/Y (NAND2X4MTR)                                   0.064      0.719 r
  U11413/Y (AOI21X8MTR)                                  0.051      0.770 f
  U2758/Y (OAI21X6MTR)                                   0.076      0.846 r
  U1317/Y (NAND2X4MTR)                                   0.064      0.910 f
  U1542/Y (NAND2X8MTR)                                   0.048      0.958 r
  U430/Y (INVX5MTR)                                      0.034      0.992 f
  U1679/Y (OAI21X4MTR)                                   0.065      1.057 r
  U9540/Y (XNOR2X2MTR)                                   0.084      1.141 r
  U1316/Y (NOR2X3MTR)                                    0.046      1.187 f
  U10282/Y (NOR2X4MTR)                                   0.086      1.273 r
  U12583/Y (BUFX4MTR)                                    0.092      1.365 r
  U9308/Y (OAI22X2MTR)                                   0.043      1.408 f
  U0_BANK_TOP/vACC_1_reg_1__11_/D (DFFRHQX4MTR)          0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U9809/Y (AND2X6MTR)                                    0.100      0.643 r
  U6244/Y (NAND2BX4MTR)                                  0.083      0.726 r
  U5426/Y (NAND2X2MTR)                                   0.073      0.799 f
  U5942/Y (NOR2X1MTR)                                    0.083      0.882 r
  U16708/Y (INVX1MTR)                                    0.045      0.927 f
  U11794/Y (AOI2BB1X2MTR)                                0.117      1.044 f
  U9010/Y (OAI2BB1X4MTR)                                 0.049      1.093 r
  U12056/Y (NAND3X3MTR)                                  0.089      1.182 f
  U7082/Y (INVX4MTR)                                     0.048      1.230 r
  U9338/Y (NAND2X3MTR)                                   0.042      1.273 f
  U12965/Y (NAND3BX4MTR)                                 0.047      1.320 r
  U10036/Y (OAI22X1MTR)                                  0.064      1.384 f
  U0_BANK_TOP/vACC_2_reg_3__18_/D (DFFRHQX2MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1256/Y (INVX8MTR)                                     0.033      0.366 f
  U4607/Y (CLKNAND2X2MTR)                                0.030      0.396 r
  U4519/Y (NAND4X2MTR)                                   0.084      0.480 f
  U10372/Y (OAI2BB1X4MTR)                                0.121      0.601 f
  U1817/Y (NOR2X4MTR)                                    0.069      0.670 r
  U843/Y (OAI21X3MTR)                                    0.067      0.737 f
  U11326/Y (NAND2X2MTR)                                  0.050      0.787 r
  U6316/Y (NAND2X4MTR)                                   0.052      0.839 f
  U277/Y (BUFX4MTR)                                      0.082      0.921 f
  U327/Y (AO21X2MTR)                                     0.126      1.047 f
  U6091/Y (XNOR2X2MTR)                                   0.069      1.116 f
  U7272/Y (AOI22X2MTR)                                   0.070      1.186 r
  U2631/Y (OAI2BB1X2MTR)                                 0.077      1.263 f
  U1828/Y (MXI2X6MTR)                                    0.084      1.346 r
  U12986/Y (OAI22X2MTR)                                  0.058      1.404 f
  U0_BANK_TOP/vACC_2_reg_0__5_/D (DFFRHQX4MTR)           0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1256/Y (INVX8MTR)                                     0.033      0.366 f
  U4531/Y (CLKNAND2X2MTR)                                0.030      0.396 r
  U1169/Y (NAND3X2MTR)                                   0.074      0.470 f
  U8546/Y (OAI21BX4MTR)                                  0.081      0.551 r
  U8517/Y (NAND2X4MTR)                                   0.061      0.612 f
  U8283/Y (INVX4MTR)                                     0.043      0.655 r
  U4232/Y (CLKNAND2X4MTR)                                0.043      0.698 f
  U2374/Y (NAND2X4MTR)                                   0.041      0.739 r
  U2069/Y (NAND2X4MTR)                                   0.041      0.780 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.826 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.870 f
  U2360/Y (NAND2X8MTR)                                   0.041      0.910 r
  U5477/Y (NAND2X8MTR)                                   0.053      0.964 f
  U8077/Y (XNOR2X2MTR)                                   0.076      1.039 f
  U9235/Y (AOI22X2MTR)                                   0.096      1.135 r
  U154/Y (OAI21X2MTR)                                    0.074      1.209 f
  U5338/Y (NOR2X2MTR)                                    0.098      1.307 r
  U3697/Y (OAI22X1MTR)                                   0.077      1.384 f
  U0_BANK_TOP/vACC_2_reg_4__8_/D (DFFRQX4MTR)            0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/Q (DFFRHQX1MTR)
                                                         0.152      0.152 r
  U1280/Y (INVX2MTR)                                     0.052      0.203 f
  U14515/Y (NOR2X4MTR)                                   0.092      0.296 r
  U14548/Y (INVX2MTR)                                    0.055      0.351 f
  U14421/Y (INVX2MTR)                                    0.042      0.392 r
  U12896/Y (OAI2BB1X2MTR)                                0.094      0.486 r
  U1143/Y (AOI2B1X2MTR)                                  0.037      0.523 f
  U11176/Y (NAND3X4MTR)                                  0.051      0.574 r
  U10892/Y (INVX3MTR)                                    0.033      0.607 f
  U4290/Y (NAND2BX4MTR)                                  0.086      0.693 f
  U4533/Y (OA21X2MTR)                                    0.177      0.870 f
  U14809/Y (OAI21X1MTR)                                  0.083      0.952 r
  U16468/Y (XNOR2X1MTR)                                  0.082      1.034 r
  U244/Y (OAI2BB1X2MTR)                                  0.113      1.147 r
  U142/Y (INVX2MTR)                                      0.039      1.186 f
  U8343/Y (NAND3BX1MTR)                                  0.132      1.318 f
  U12677/Y (OAI211X1MTR)                                 0.060      1.379 r
  U0_BANK_TOP/vACC_1_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U11762/Y (BUFX8MTR)                                    0.077      0.355 r
  U6710/Y (INVX10MTR)                                    0.030      0.385 f
  U774/Y (NAND2BX2MTR)                                   0.096      0.481 f
  U2405/Y (NAND3X2MTR)                                   0.061      0.542 r
  U1727/Y (OAI21BX4MTR)                                  0.055      0.597 f
  U9523/Y (OAI2BB1X4MTR)                                 0.061      0.658 r
  U6067/Y (NOR2X4MTR)                                    0.044      0.703 f
  U575/Y (NOR2X6MTR)                                     0.065      0.767 r
  U11349/Y (NAND3X6MTR)                                  0.077      0.844 f
  U2643/Y (OAI21X6MTR)                                   0.112      0.956 r
  U11789/Y (AOI2B1X2MTR)                                 0.069      1.025 f
  U9504/Y (XNOR2X1MTR)                                   0.081      1.105 f
  U10392/Y (NAND2BX2MTR)                                 0.068      1.174 r
  U5976/Y (NAND2X2MTR)                                   0.062      1.236 f
  U12813/Y (NOR2BX4MTR)                                  0.077      1.313 r
  U10223/Y (OAI22X1MTR)                                  0.072      1.385 f
  U0_BANK_TOP/vACC_0_reg_5__12_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U620/Y (NAND2X2MTR)                                    0.066      0.688 f
  U10175/Y (AOI21X4MTR)                                  0.115      0.803 r
  U1458/Y (OAI21X4MTR)                                   0.077      0.880 f
  U431/Y (OAI2BB1X2MTR)                                  0.102      0.982 f
  U2382/Y (AOI21X2MTR)                                   0.075      1.057 r
  U8676/Y (XNOR2X2MTR)                                   0.093      1.150 r
  U6139/Y (AOI21X4MTR)                                   0.076      1.226 f
  U4507/Y (AND2X4MTR)                                    0.098      1.325 f
  U6684/Y (OAI22X2MTR)                                   0.052      1.377 r
  U0_BANK_TOP/vACC_2_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U6851/Y (AOI2B1X1MTR)                                  0.094      1.045 f
  U8770/Y (XNOR2X2MTR)                                   0.096      1.140 f
  U5422/Y (OAI2B1X4MTR)                                  0.094      1.234 r
  U1825/Y (OAI22X4MTR)                                   0.078      1.312 f
  U17429/Y (OAI22X2MTR)                                  0.065      1.377 r
  U0_BANK_TOP/vACC_0_reg_5__1_/D (DFFRHQX2MTR)           0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__1_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U6851/Y (AOI2B1X1MTR)                                  0.094      1.045 f
  U8770/Y (XNOR2X2MTR)                                   0.096      1.140 f
  U5422/Y (OAI2B1X4MTR)                                  0.094      1.234 r
  U1825/Y (OAI22X4MTR)                                   0.078      1.312 f
  U1824/Y (OAI22X2MTR)                                   0.065      1.377 r
  U0_BANK_TOP/vACC_3_reg_5__1_/D (DFFRHQX2MTR)           0.000      1.377 r
  data arrival time                                                 1.377

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__1_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.377
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U1327/Y (INVX8MTR)                                     0.039      0.365 f
  U1149/Y (CLKNAND2X2MTR)                                0.035      0.400 r
  U793/Y (OAI2B1X2MTR)                                   0.053      0.452 f
  U8855/Y (OAI21X3MTR)                                   0.106      0.559 r
  U4079/Y (NAND2X1MTR)                                   0.097      0.655 f
  U1744/Y (NAND2X4MTR)                                   0.064      0.719 r
  U11413/Y (AOI21X8MTR)                                  0.051      0.770 f
  U2758/Y (OAI21X6MTR)                                   0.076      0.846 r
  U1317/Y (NAND2X4MTR)                                   0.064      0.910 f
  U1542/Y (NAND2X8MTR)                                   0.048      0.958 r
  U430/Y (INVX5MTR)                                      0.034      0.992 f
  U1679/Y (OAI21X4MTR)                                   0.065      1.057 r
  U9540/Y (XNOR2X2MTR)                                   0.084      1.141 r
  U1316/Y (NOR2X3MTR)                                    0.046      1.187 f
  U10282/Y (NOR2X4MTR)                                   0.086      1.273 r
  U12583/Y (BUFX4MTR)                                    0.092      1.365 r
  U10210/Y (OAI22X2MTR)                                  0.043      1.408 f
  U0_BANK_TOP/vACC_3_reg_1__11_/D (DFFRHQX4MTR)          0.000      1.408 f
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 f
  U9283/Y (INVX8MTR)                                     0.040      0.163 r
  U10159/Y (AND2X4MTR)                                   0.111      0.274 r
  U2423/Y (INVX8MTR)                                     0.033      0.307 f
  U16702/Y (OAI22X2MTR)                                  0.064      0.370 r
  U16703/Y (NOR2X2MTR)                                   0.042      0.412 f
  U1476/Y (CLKAND2X2MTR)                                 0.074      0.486 f
  U3425/Y (NAND2X2MTR)                                   0.065      0.551 r
  U732/Y (NAND3X2MTR)                                    0.111      0.661 f
  U1527/Y (OAI2BB1X4MTR)                                 0.116      0.777 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.863 f
  U4171/Y (NAND2X6MTR)                                   0.052      0.915 r
  U2107/Y (NAND2X6MTR)                                   0.058      0.973 f
  U2476/Y (NAND3X4MTR)                                   0.045      1.019 r
  U211/Y (OAI2BB1X4MTR)                                  0.085      1.104 r
  U1785/Y (OAI2B11X4MTR)                                 0.142      1.246 r
  U2650/Y (INVX2MTR)                                     0.067      1.313 f
  U17342/Y (OAI22X2MTR)                                  0.063      1.376 r
  U0_BANK_TOP/vACC_3_reg_3__14_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U4763/Y (AOI21X2MTR)                                   0.066      1.016 f
  U247/Y (XNOR2X1MTR)                                    0.080      1.096 f
  U5666/Y (NAND2X2MTR)                                   0.056      1.152 r
  U1350/Y (NAND3X4MTR)                                   0.095      1.248 f
  U88/Y (AOI21X6MTR)                                     0.102      1.350 r
  U13024/Y (OAI22X2MTR)                                  0.055      1.405 f
  U0_BANK_TOP/vACC_0_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U12118/Y (INVX12MTR)                                   0.041      0.188 f
  U1934/Y (NAND3X12MTR)                                  0.048      0.236 r
  U1728/Y (INVX16MTR)                                    0.046      0.283 f
  U5129/Y (INVX12MTR)                                    0.038      0.321 r
  U2236/Y (INVX8MTR)                                     0.027      0.348 f
  U1186/Y (NAND2X4MTR)                                   0.026      0.373 r
  U2043/Y (OR2X4MTR)                                     0.073      0.447 r
  U8746/Y (NAND3X4MTR)                                   0.056      0.502 f
  U1987/Y (AOI21X4MTR)                                   0.075      0.577 r
  U9367/Y (NAND2X6MTR)                                   0.066      0.642 f
  U9366/Y (INVX8MTR)                                     0.042      0.684 r
  U754/Y (NAND2X5MTR)                                    0.046      0.731 f
  U16989/Y (AOI21X8MTR)                                  0.081      0.812 r
  U11711/Y (OAI21X8MTR)                                  0.069      0.880 f
  U1886/Y (NAND2X8MTR)                                   0.050      0.931 r
  U1738/Y (NAND2X2MTR)                                   0.045      0.976 f
  U9062/Y (OAI2BB1X2MTR)                                 0.041      1.017 r
  U1569/Y (OAI2BB1X2MTR)                                 0.049      1.066 f
  U11857/Y (XNOR2X2MTR)                                  0.079      1.145 f
  U1894/Y (NAND2X4MTR)                                   0.052      1.197 r
  U9095/Y (OAI211X8MTR)                                  0.069      1.266 f
  U5690/Y (INVX3MTR)                                     0.052      1.318 r
  U10953/Y (OAI22X1MTR)                                  0.063      1.381 f
  U0_BANK_TOP/vACC_2_reg_7__13_/D (DFFRHQX2MTR)          0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U9809/Y (AND2X6MTR)                                    0.100      0.643 r
  U6244/Y (NAND2BX4MTR)                                  0.083      0.726 r
  U5426/Y (NAND2X2MTR)                                   0.073      0.799 f
  U5942/Y (NOR2X1MTR)                                    0.083      0.882 r
  U16708/Y (INVX1MTR)                                    0.045      0.927 f
  U11794/Y (AOI2BB1X2MTR)                                0.117      1.044 f
  U9010/Y (OAI2BB1X4MTR)                                 0.049      1.093 r
  U12056/Y (NAND3X3MTR)                                  0.089      1.182 f
  U7082/Y (INVX4MTR)                                     0.048      1.230 r
  U9338/Y (NAND2X3MTR)                                   0.042      1.273 f
  U12965/Y (NAND3BX4MTR)                                 0.047      1.320 r
  U10991/Y (OAI22X1MTR)                                  0.064      1.384 f
  U0_BANK_TOP/vACC_1_reg_3__18_/D (DFFRHQX2MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_305_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U12074/Y (BUFX16MTR)                                   0.079      0.451 f
  U700/Y (INVX4MTR)                                      0.050      0.501 r
  U13626/Y (NAND2X2MTR)                                  0.055      0.555 f
  U10796/Y (NAND4X4MTR)                                  0.065      0.621 r
  U9790/Y (INVX2MTR)                                     0.064      0.685 f
  U16546/Y (CLKNAND2X2MTR)                               0.050      0.735 r
  U6465/Y (INVX1MTR)                                     0.043      0.778 f
  U17223/Y (CLKNAND2X2MTR)                               0.052      0.830 r
  U7423/Y (INVX1MTR)                                     0.050      0.881 f
  U2904/Y (AOI21X1MTR)                                   0.076      0.957 r
  U5384/Y (OAI21X2MTR)                                   0.056      1.013 f
  U11766/Y (AOI21X1MTR)                                  0.065      1.078 r
  U2775/Y (OAI21X2MTR)                                   0.054      1.132 f
  U6833/Y (OAI21BX2MTR)                                  0.103      1.235 f
  U3699/Y (NOR2X2MTR)                                    0.094      1.328 r
  U3688/Y (NOR2X1MTR)                                    0.054      1.383 f
  PIM_result_reg_305_/D (DFFRHQX1MTR)                    0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_305_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_49_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U12074/Y (BUFX16MTR)                                   0.079      0.451 f
  U700/Y (INVX4MTR)                                      0.050      0.501 r
  U13626/Y (NAND2X2MTR)                                  0.055      0.555 f
  U10796/Y (NAND4X4MTR)                                  0.065      0.621 r
  U9790/Y (INVX2MTR)                                     0.064      0.685 f
  U16546/Y (CLKNAND2X2MTR)                               0.050      0.735 r
  U6465/Y (INVX1MTR)                                     0.043      0.778 f
  U17223/Y (CLKNAND2X2MTR)                               0.052      0.830 r
  U7423/Y (INVX1MTR)                                     0.050      0.881 f
  U2904/Y (AOI21X1MTR)                                   0.076      0.957 r
  U5384/Y (OAI21X2MTR)                                   0.056      1.013 f
  U11766/Y (AOI21X1MTR)                                  0.065      1.078 r
  U2775/Y (OAI21X2MTR)                                   0.054      1.132 f
  U6833/Y (OAI21BX2MTR)                                  0.103      1.235 f
  U3699/Y (NOR2X2MTR)                                    0.094      1.328 r
  U4250/Y (NOR2X1MTR)                                    0.054      1.383 f
  PIM_result_reg_49_/D (DFFRHQX1MTR)                     0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_49_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_433_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U12074/Y (BUFX16MTR)                                   0.079      0.451 f
  U700/Y (INVX4MTR)                                      0.050      0.501 r
  U13626/Y (NAND2X2MTR)                                  0.055      0.555 f
  U10796/Y (NAND4X4MTR)                                  0.065      0.621 r
  U9790/Y (INVX2MTR)                                     0.064      0.685 f
  U16546/Y (CLKNAND2X2MTR)                               0.050      0.735 r
  U6465/Y (INVX1MTR)                                     0.043      0.778 f
  U17223/Y (CLKNAND2X2MTR)                               0.052      0.830 r
  U7423/Y (INVX1MTR)                                     0.050      0.881 f
  U2904/Y (AOI21X1MTR)                                   0.076      0.957 r
  U5384/Y (OAI21X2MTR)                                   0.056      1.013 f
  U11766/Y (AOI21X1MTR)                                  0.065      1.078 r
  U2775/Y (OAI21X2MTR)                                   0.054      1.132 f
  U6833/Y (OAI21BX2MTR)                                  0.103      1.235 f
  U3699/Y (NOR2X2MTR)                                    0.094      1.328 r
  U3693/Y (NOR2X1MTR)                                    0.054      1.383 f
  PIM_result_reg_433_/D (DFFRHQX1MTR)                    0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_433_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_177_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U12074/Y (BUFX16MTR)                                   0.079      0.451 f
  U700/Y (INVX4MTR)                                      0.050      0.501 r
  U13626/Y (NAND2X2MTR)                                  0.055      0.555 f
  U10796/Y (NAND4X4MTR)                                  0.065      0.621 r
  U9790/Y (INVX2MTR)                                     0.064      0.685 f
  U16546/Y (CLKNAND2X2MTR)                               0.050      0.735 r
  U6465/Y (INVX1MTR)                                     0.043      0.778 f
  U17223/Y (CLKNAND2X2MTR)                               0.052      0.830 r
  U7423/Y (INVX1MTR)                                     0.050      0.881 f
  U2904/Y (AOI21X1MTR)                                   0.076      0.957 r
  U5384/Y (OAI21X2MTR)                                   0.056      1.013 f
  U11766/Y (AOI21X1MTR)                                  0.065      1.078 r
  U2775/Y (OAI21X2MTR)                                   0.054      1.132 f
  U6833/Y (OAI21BX2MTR)                                  0.103      1.235 f
  U3699/Y (NOR2X2MTR)                                    0.094      1.328 r
  U3692/Y (NOR2X1MTR)                                    0.054      1.383 f
  PIM_result_reg_177_/D (DFFRHQX1MTR)                    0.000      1.383 f
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_177_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U1561/Y (NAND2X8MTR)                                   0.045      1.119 f
  U6246/Y (NAND3X12MTR)                                  0.066      1.185 r
  U1772/Y (NAND2X6MTR)                                   0.049      1.234 f
  U5694/Y (XOR2X8MTR)                                    0.080      1.314 f
  U11471/Y (OAI22X2MTR)                                  0.062      1.376 r
  U0_BANK_TOP/vACC_0_reg_1__19_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U12118/Y (INVX12MTR)                                   0.041      0.188 f
  U1934/Y (NAND3X12MTR)                                  0.048      0.236 r
  U1728/Y (INVX16MTR)                                    0.046      0.283 f
  U5129/Y (INVX12MTR)                                    0.038      0.321 r
  U2236/Y (INVX8MTR)                                     0.027      0.348 f
  U1186/Y (NAND2X4MTR)                                   0.026      0.373 r
  U2043/Y (OR2X4MTR)                                     0.073      0.447 r
  U8746/Y (NAND3X4MTR)                                   0.056      0.502 f
  U1987/Y (AOI21X4MTR)                                   0.075      0.577 r
  U9367/Y (NAND2X6MTR)                                   0.066      0.642 f
  U9366/Y (INVX8MTR)                                     0.042      0.684 r
  U754/Y (NAND2X5MTR)                                    0.046      0.731 f
  U16989/Y (AOI21X8MTR)                                  0.081      0.812 r
  U11711/Y (OAI21X8MTR)                                  0.069      0.880 f
  U1886/Y (NAND2X8MTR)                                   0.050      0.931 r
  U1738/Y (NAND2X2MTR)                                   0.045      0.976 f
  U9062/Y (OAI2BB1X2MTR)                                 0.041      1.017 r
  U1569/Y (OAI2BB1X2MTR)                                 0.049      1.066 f
  U11857/Y (XNOR2X2MTR)                                  0.079      1.145 f
  U1894/Y (NAND2X4MTR)                                   0.052      1.197 r
  U9095/Y (OAI211X8MTR)                                  0.069      1.266 f
  U5690/Y (INVX3MTR)                                     0.052      1.318 r
  U9826/Y (OAI22X1MTR)                                   0.063      1.381 f
  U0_BANK_TOP/vACC_0_reg_7__13_/D (DFFRHQX2MTR)          0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U5479/Y (NAND2X1MTR)                                   0.068      1.141 f
  U8375/Y (XNOR2X1MTR)                                   0.110      1.252 f
  U15478/Y (OAI22X1MTR)                                  0.073      1.325 r
  U0_BANK_TOP/vACC_0_reg_1__17_/D (DFFRQX1MTR)           0.000      1.325 r
  data arrival time                                                 1.325

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__17_/CK (DFFRQX1MTR)          0.000      1.515 r
  library setup time                                    -0.182      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.325
  --------------------------------------------------------------------------
  slack (MET)                                                       0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 f
  U9283/Y (INVX8MTR)                                     0.040      0.163 r
  U10159/Y (AND2X4MTR)                                   0.111      0.274 r
  U2423/Y (INVX8MTR)                                     0.033      0.307 f
  U16702/Y (OAI22X2MTR)                                  0.064      0.370 r
  U16703/Y (NOR2X2MTR)                                   0.042      0.412 f
  U1476/Y (CLKAND2X2MTR)                                 0.074      0.486 f
  U3425/Y (NAND2X2MTR)                                   0.065      0.551 r
  U732/Y (NAND3X2MTR)                                    0.111      0.661 f
  U1527/Y (OAI2BB1X4MTR)                                 0.116      0.777 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.863 f
  U4171/Y (NAND2X6MTR)                                   0.052      0.915 r
  U2107/Y (NAND2X6MTR)                                   0.058      0.973 f
  U2476/Y (NAND3X4MTR)                                   0.045      1.019 r
  U211/Y (OAI2BB1X4MTR)                                  0.085      1.104 r
  U1785/Y (OAI2B11X4MTR)                                 0.142      1.246 r
  U2650/Y (INVX2MTR)                                     0.067      1.313 f
  U17341/Y (OAI22X2MTR)                                  0.063      1.376 r
  U0_BANK_TOP/vACC_0_reg_3__14_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_398_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U6248/Y (BUFX16MTR)                                    0.075      0.396 r
  U8427/Y (INVX4MTR)                                     0.042      0.438 f
  U10580/Y (CLKAND2X2MTR)                                0.068      0.506 f
  U12603/Y (AOI21X1MTR)                                  0.071      0.577 r
  U9845/Y (NAND3X4MTR)                                   0.100      0.676 f
  U8268/Y (NOR2X1MTR)                                    0.087      0.764 r
  U8803/Y (NAND3X2MTR)                                   0.086      0.850 f
  U8779/Y (NOR2X4MTR)                                    0.092      0.942 r
  U9723/Y (NAND2X4MTR)                                   0.057      0.999 f
  U4289/Y (OR2X2MTR)                                     0.109      1.108 f
  U9474/Y (NAND3X4MTR)                                   0.059      1.167 r
  U10374/Y (NAND2X2MTR)                                  0.046      1.214 f
  U11609/Y (CLKNAND2X2MTR)                               0.042      1.256 r
  U10321/Y (AOI2B1X2MTR)                                 0.040      1.296 f
  U9337/Y (NOR2X1MTR)                                    0.066      1.361 r
  PIM_result_reg_398_/D (DFFRHQX1MTR)                    0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_398_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_270_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U6248/Y (BUFX16MTR)                                    0.075      0.396 r
  U8427/Y (INVX4MTR)                                     0.042      0.438 f
  U10580/Y (CLKAND2X2MTR)                                0.068      0.506 f
  U12603/Y (AOI21X1MTR)                                  0.071      0.577 r
  U9845/Y (NAND3X4MTR)                                   0.100      0.676 f
  U8268/Y (NOR2X1MTR)                                    0.087      0.764 r
  U8803/Y (NAND3X2MTR)                                   0.086      0.850 f
  U8779/Y (NOR2X4MTR)                                    0.092      0.942 r
  U9723/Y (NAND2X4MTR)                                   0.057      0.999 f
  U4289/Y (OR2X2MTR)                                     0.109      1.108 f
  U9474/Y (NAND3X4MTR)                                   0.059      1.167 r
  U10374/Y (NAND2X2MTR)                                  0.046      1.214 f
  U11609/Y (CLKNAND2X2MTR)                               0.042      1.256 r
  U10321/Y (AOI2B1X2MTR)                                 0.040      1.296 f
  U11487/Y (NOR2X1MTR)                                   0.066      1.361 r
  PIM_result_reg_270_/D (DFFRHQX1MTR)                    0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_270_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_142_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U6248/Y (BUFX16MTR)                                    0.075      0.396 r
  U8427/Y (INVX4MTR)                                     0.042      0.438 f
  U10580/Y (CLKAND2X2MTR)                                0.068      0.506 f
  U12603/Y (AOI21X1MTR)                                  0.071      0.577 r
  U9845/Y (NAND3X4MTR)                                   0.100      0.676 f
  U8268/Y (NOR2X1MTR)                                    0.087      0.764 r
  U8803/Y (NAND3X2MTR)                                   0.086      0.850 f
  U8779/Y (NOR2X4MTR)                                    0.092      0.942 r
  U9723/Y (NAND2X4MTR)                                   0.057      0.999 f
  U4289/Y (OR2X2MTR)                                     0.109      1.108 f
  U9474/Y (NAND3X4MTR)                                   0.059      1.167 r
  U10374/Y (NAND2X2MTR)                                  0.046      1.214 f
  U11609/Y (CLKNAND2X2MTR)                               0.042      1.256 r
  U10321/Y (AOI2B1X2MTR)                                 0.040      1.296 f
  U11489/Y (NOR2X1MTR)                                   0.066      1.361 r
  PIM_result_reg_142_/D (DFFRHQX1MTR)                    0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_142_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U2151/Y (INVX6MTR)                                     0.035      0.231 r
  U11225/Y (NAND2X5MTR)                                  0.043      0.274 f
  U16146/Y (NAND2X8MTR)                                  0.048      0.322 r
  U6248/Y (BUFX16MTR)                                    0.075      0.396 r
  U8427/Y (INVX4MTR)                                     0.042      0.438 f
  U10580/Y (CLKAND2X2MTR)                                0.068      0.506 f
  U12603/Y (AOI21X1MTR)                                  0.071      0.577 r
  U9845/Y (NAND3X4MTR)                                   0.100      0.676 f
  U8268/Y (NOR2X1MTR)                                    0.087      0.764 r
  U8803/Y (NAND3X2MTR)                                   0.086      0.850 f
  U8779/Y (NOR2X4MTR)                                    0.092      0.942 r
  U9723/Y (NAND2X4MTR)                                   0.057      0.999 f
  U4289/Y (OR2X2MTR)                                     0.109      1.108 f
  U9474/Y (NAND3X4MTR)                                   0.059      1.167 r
  U10374/Y (NAND2X2MTR)                                  0.046      1.214 f
  U11609/Y (CLKNAND2X2MTR)                               0.042      1.256 r
  U10321/Y (AOI2B1X2MTR)                                 0.040      1.296 f
  U9342/Y (NOR2X1MTR)                                    0.066      1.361 r
  PIM_result_reg_14_/D (DFFRHQX1MTR)                     0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_14_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_131_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U10941/Y (BUFX10MTR)                                   0.073      0.458 f
  U13830/Y (INVX8MTR)                                    0.035      0.492 r
  U17059/Y (NAND2X2MTR)                                  0.038      0.530 f
  U10793/Y (NAND2X2MTR)                                  0.044      0.574 r
  U9681/Y (AOI2BB1X4MTR)                                 0.035      0.609 f
  U12167/Y (CLKNAND2X4MTR)                               0.052      0.661 r
  U12055/Y (INVX2MTR)                                    0.055      0.716 f
  U8845/Y (AND2X4MTR)                                    0.088      0.804 f
  U2955/Y (INVX2MTR)                                     0.049      0.853 r
  U13139/Y (OAI22X1MTR)                                  0.075      0.928 f
  U10443/Y (NOR2X1MTR)                                   0.069      0.997 r
  U17587/Y (OAI21X2MTR)                                  0.053      1.051 f
  U3708/Y (NOR3X1MTR)                                    0.087      1.138 r
  U10347/Y (NAND4X2MTR)                                  0.112      1.250 f
  U9667/Y (NOR2X3MTR)                                    0.092      1.342 r
  U13124/Y (NOR2X1MTR)                                   0.050      1.393 f
  PIM_result_reg_131_/D (DFFRHQX2MTR)                    0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_131_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U10941/Y (BUFX10MTR)                                   0.073      0.458 f
  U13830/Y (INVX8MTR)                                    0.035      0.492 r
  U17059/Y (NAND2X2MTR)                                  0.038      0.530 f
  U10793/Y (NAND2X2MTR)                                  0.044      0.574 r
  U9681/Y (AOI2BB1X4MTR)                                 0.035      0.609 f
  U12167/Y (CLKNAND2X4MTR)                               0.052      0.661 r
  U12055/Y (INVX2MTR)                                    0.055      0.716 f
  U8845/Y (AND2X4MTR)                                    0.088      0.804 f
  U2955/Y (INVX2MTR)                                     0.049      0.853 r
  U13139/Y (OAI22X1MTR)                                  0.075      0.928 f
  U10443/Y (NOR2X1MTR)                                   0.069      0.997 r
  U17587/Y (OAI21X2MTR)                                  0.053      1.051 f
  U3708/Y (NOR3X1MTR)                                    0.087      1.138 r
  U10347/Y (NAND4X2MTR)                                  0.112      1.250 f
  U9667/Y (NOR2X3MTR)                                    0.092      1.342 r
  U9344/Y (NOR2X1MTR)                                    0.050      1.393 f
  PIM_result_reg_3_/D (DFFRHQX2MTR)                      0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_3_/CK (DFFRHQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_259_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U10941/Y (BUFX10MTR)                                   0.073      0.458 f
  U13830/Y (INVX8MTR)                                    0.035      0.492 r
  U17059/Y (NAND2X2MTR)                                  0.038      0.530 f
  U10793/Y (NAND2X2MTR)                                  0.044      0.574 r
  U9681/Y (AOI2BB1X4MTR)                                 0.035      0.609 f
  U12167/Y (CLKNAND2X4MTR)                               0.052      0.661 r
  U12055/Y (INVX2MTR)                                    0.055      0.716 f
  U8845/Y (AND2X4MTR)                                    0.088      0.804 f
  U2955/Y (INVX2MTR)                                     0.049      0.853 r
  U13139/Y (OAI22X1MTR)                                  0.075      0.928 f
  U10443/Y (NOR2X1MTR)                                   0.069      0.997 r
  U17587/Y (OAI21X2MTR)                                  0.053      1.051 f
  U3708/Y (NOR3X1MTR)                                    0.087      1.138 r
  U10347/Y (NAND4X2MTR)                                  0.112      1.250 f
  U9667/Y (NOR2X3MTR)                                    0.092      1.342 r
  U13123/Y (NOR2X1MTR)                                   0.050      1.393 f
  PIM_result_reg_259_/D (DFFRHQX2MTR)                    0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_259_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U5687/Y (BUFX16MTR)                                    0.082      0.329 r
  U1473/Y (INVX20MTR)                                    0.032      0.361 f
  U1221/Y (NAND2X2MTR)                                   0.038      0.398 r
  U16097/Y (OAI2BB1X4MTR)                                0.044      0.443 f
  U12116/Y (INVX3MTR)                                    0.032      0.474 r
  U2499/Y (NAND3X4MTR)                                   0.053      0.527 f
  U2005/Y (NAND2X4MTR)                                   0.051      0.579 r
  U9650/Y (NAND2X4MTR)                                   0.054      0.632 f
  U6145/Y (NAND2X4MTR)                                   0.041      0.673 r
  U2743/Y (INVX4MTR)                                     0.035      0.708 f
  U8440/Y (NOR2X4MTR)                                    0.079      0.787 r
  U1378/Y (NAND2X4MTR)                                   0.061      0.848 f
  U1640/Y (OAI21X8MTR)                                   0.103      0.952 r
  U9664/Y (INVX8MTR)                                     0.044      0.996 f
  U352/Y (NOR2X4MTR)                                     0.062      1.058 r
  U279/Y (NOR2X6MTR)                                     0.037      1.094 f
  U10861/Y (XOR2X8MTR)                                   0.071      1.165 f
  U9165/Y (AOI21X8MTR)                                   0.088      1.253 r
  U11302/Y (BUFX3MTR)                                    0.091      1.343 r
  U17301/Y (OAI22X2MTR)                                  0.046      1.389 f
  U0_BANK_TOP/vACC_1_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U4763/Y (AOI21X2MTR)                                   0.066      1.016 f
  U247/Y (XNOR2X1MTR)                                    0.080      1.096 f
  U5666/Y (NAND2X2MTR)                                   0.056      1.152 r
  U1350/Y (NAND3X4MTR)                                   0.095      1.248 f
  U88/Y (AOI21X6MTR)                                     0.102      1.350 r
  U13289/Y (OAI22X2MTR)                                  0.055      1.405 f
  U0_BANK_TOP/vACC_2_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_387_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U2361/Y (INVX4MTR)                                     0.038      0.252 r
  U11231/Y (NAND3X4MTR)                                  0.048      0.300 f
  U10931/Y (CLKNAND2X4MTR)                               0.047      0.347 r
  U11077/Y (INVX8MTR)                                    0.037      0.385 f
  U10941/Y (BUFX10MTR)                                   0.073      0.458 f
  U13830/Y (INVX8MTR)                                    0.035      0.492 r
  U17059/Y (NAND2X2MTR)                                  0.038      0.530 f
  U10793/Y (NAND2X2MTR)                                  0.044      0.574 r
  U9681/Y (AOI2BB1X4MTR)                                 0.035      0.609 f
  U12167/Y (CLKNAND2X4MTR)                               0.052      0.661 r
  U12055/Y (INVX2MTR)                                    0.055      0.716 f
  U8845/Y (AND2X4MTR)                                    0.088      0.804 f
  U2955/Y (INVX2MTR)                                     0.049      0.853 r
  U13139/Y (OAI22X1MTR)                                  0.075      0.928 f
  U10443/Y (NOR2X1MTR)                                   0.069      0.997 r
  U17587/Y (OAI21X2MTR)                                  0.053      1.051 f
  U3708/Y (NOR3X1MTR)                                    0.087      1.138 r
  U10347/Y (NAND4X2MTR)                                  0.112      1.250 f
  U9667/Y (NOR2X3MTR)                                    0.092      1.342 r
  U13122/Y (NOR2X1MTR)                                   0.050      1.393 f
  PIM_result_reg_387_/D (DFFRHQX2MTR)                    0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_387_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U9190/Y (CLKNAND2X16MTR)                               0.061      0.304 f
  U12794/Y (NAND2BX4MTR)                                 0.104      0.408 f
  U1584/Y (INVX3MTR)                                     0.057      0.464 r
  U15852/Y (BUFX3MTR)                                    0.089      0.553 r
  U15971/Y (XNOR2X8MTR)                                  0.096      0.649 r
  U11275/Y (XOR2X8MTR)                                   0.099      0.748 r
  U11261/Y (XOR2X8MTR)                                   0.097      0.845 r
  U5433/Y (XOR2X8MTR)                                    0.097      0.941 r
  U16007/Y (XNOR2X8MTR)                                  0.071      1.012 f
  U16064/Y (NOR2X12MTR)                                  0.065      1.077 r
  U16632/Y (OAI21X6MTR)                                  0.055      1.133 f
  U8086/Y (AOI21X8MTR)                                   0.080      1.213 r
  U13323/Y (OAI21X1MTR)                                  0.075      1.288 f
  U12297/Y (NOR2BX1MTR)                                  0.104      1.393 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_210_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U3884/Y (INVX4MTR)                                     0.040      0.457 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.491 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.589 f
  U3166/Y (INVX2MTR)                                     0.079      0.667 r
  U11313/Y (CLKNAND2X4MTR)                               0.063      0.731 f
  U12062/Y (INVX4MTR)                                    0.050      0.780 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.868 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.953 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.008 f
  U17396/Y (INVX4MTR)                                    0.046      1.054 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.129 f
  U3726/Y (INVX1MTR)                                     0.060      1.189 r
  U3077/Y (OAI2BB1X2MTR)                                 0.098      1.287 r
  U2699/Y (NOR2X2MTR)                                    0.044      1.331 f
  U15652/Y (NOR2X1MTR)                                   0.054      1.385 r
  PIM_result_reg_210_/D (DFFRHQX2MTR)                    0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_210_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_82_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U3884/Y (INVX4MTR)                                     0.040      0.457 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.491 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.589 f
  U3166/Y (INVX2MTR)                                     0.079      0.667 r
  U11313/Y (CLKNAND2X4MTR)                               0.063      0.731 f
  U12062/Y (INVX4MTR)                                    0.050      0.780 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.868 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.953 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.008 f
  U17396/Y (INVX4MTR)                                    0.046      1.054 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.129 f
  U3726/Y (INVX1MTR)                                     0.060      1.189 r
  U3077/Y (OAI2BB1X2MTR)                                 0.098      1.287 r
  U2699/Y (NOR2X2MTR)                                    0.044      1.331 f
  U11575/Y (NOR2X1MTR)                                   0.054      1.385 r
  PIM_result_reg_82_/D (DFFRHQX2MTR)                     0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_82_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_338_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U3884/Y (INVX4MTR)                                     0.040      0.457 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.491 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.589 f
  U3166/Y (INVX2MTR)                                     0.079      0.667 r
  U11313/Y (CLKNAND2X4MTR)                               0.063      0.731 f
  U12062/Y (INVX4MTR)                                    0.050      0.780 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.868 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.953 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.008 f
  U17396/Y (INVX4MTR)                                    0.046      1.054 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.129 f
  U3726/Y (INVX1MTR)                                     0.060      1.189 r
  U3077/Y (OAI2BB1X2MTR)                                 0.098      1.287 r
  U2699/Y (NOR2X2MTR)                                    0.044      1.331 f
  U15618/Y (NOR2X1MTR)                                   0.054      1.385 r
  PIM_result_reg_338_/D (DFFRHQX2MTR)                    0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_338_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U12118/Y (INVX12MTR)                                   0.041      0.188 f
  U1934/Y (NAND3X12MTR)                                  0.048      0.236 r
  U1728/Y (INVX16MTR)                                    0.046      0.283 f
  U5144/Y (INVX12MTR)                                    0.043      0.326 r
  U1227/Y (INVX3MTR)                                     0.035      0.361 f
  U7096/Y (NAND2X2MTR)                                   0.032      0.393 r
  U12687/Y (NAND4X2MTR)                                  0.083      0.476 f
  U1620/Y (OAI2BB1X2MTR)                                 0.116      0.592 f
  U10295/Y (INVX3MTR)                                    0.057      0.649 r
  U10291/Y (NAND2X4MTR)                                  0.046      0.695 f
  U782/Y (NAND2X4MTR)                                    0.036      0.732 r
  U7261/Y (NAND2X4MTR)                                   0.043      0.775 f
  U11796/Y (NAND2X4MTR)                                  0.044      0.818 r
  U2237/Y (NAND2X8MTR)                                   0.046      0.864 f
  U1980/Y (NAND2X8MTR)                                   0.047      0.911 r
  U8998/Y (NAND2X12MTR)                                  0.049      0.960 f
  U8859/Y (AOI31X2MTR)                                   0.095      1.055 r
  U13404/Y (XNOR2X2MTR)                                  0.094      1.149 r
  U2522/Y (NAND2X4MTR)                                   0.054      1.204 f
  U13190/Y (NAND3X4MTR)                                  0.052      1.255 r
  U1828/Y (MXI2X6MTR)                                    0.061      1.316 f
  U16038/Y (OAI22X2MTR)                                  0.061      1.378 r
  U0_BANK_TOP/vACC_1_reg_0__5_/D (DFFRHQX4MTR)           0.000      1.378 r
  data arrival time                                                 1.378

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.378
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U1561/Y (NAND2X8MTR)                                   0.045      1.119 f
  U6246/Y (NAND3X12MTR)                                  0.066      1.185 r
  U1772/Y (NAND2X6MTR)                                   0.049      1.234 f
  U5694/Y (XOR2X8MTR)                                    0.080      1.314 f
  U6356/Y (OAI22X2MTR)                                   0.062      1.376 r
  U0_BANK_TOP/vACC_2_reg_1__19_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U1268/Y (INVX16MTR)                                    0.044      0.375 r
  U1520/Y (INVX8MTR)                                     0.035      0.410 f
  U1233/Y (INVX3MTR)                                     0.030      0.440 r
  U1612/Y (AOI21X4MTR)                                   0.045      0.485 f
  U1550/Y (NAND2X4MTR)                                   0.037      0.522 r
  U1093/Y (CLKNAND2X2MTR)                                0.051      0.573 f
  U8678/Y (OAI2BB1X4MTR)                                 0.062      0.635 r
  U10615/Y (NOR2X2MTR)                                   0.041      0.676 f
  U821/Y (INVX2MTR)                                      0.038      0.715 r
  U9196/Y (NAND2X2MTR)                                   0.071      0.785 f
  U9040/Y (OAI21X4MTR)                                   0.098      0.883 r
  U3278/Y (INVX4MTR)                                     0.050      0.932 f
  U1295/Y (NAND2X12MTR)                                  0.047      0.980 r
  U460/Y (INVX8MTR)                                      0.036      1.015 f
  U9471/Y (OAI21X8MTR)                                   0.073      1.088 r
  U6246/Y (NAND3X12MTR)                                  0.096      1.184 f
  U2389/Y (NAND2X4MTR)                                   0.046      1.229 r
  U4178/Y (CLKNAND2X2MTR)                                0.052      1.282 f
  U7579/Y (INVX3MTR)                                     0.057      1.339 r
  U6801/Y (OAI22X2MTR)                                   0.048      1.387 f
  U0_BANK_TOP/vACC_0_reg_1__21_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.114      0.114 f
  U3893/Y (INVX14MTR)                                    0.038      0.152 r
  U4134/Y (CLKNAND2X4MTR)                                0.051      0.203 f
  U15387/Y (CLKNAND2X8MTR)                               0.053      0.256 r
  U9895/Y (INVX8MTR)                                     0.042      0.298 f
  U15370/Y (INVX4MTR)                                    0.042      0.340 r
  U6315/Y (NAND2BX2MTR)                                  0.055      0.395 f
  U1654/Y (NOR2X2MTR)                                    0.098      0.494 r
  U7614/Y (OAI21X4MTR)                                   0.066      0.560 f
  U7062/Y (CLKNAND2X2MTR)                                0.047      0.607 r
  U764/Y (NAND2X4MTR)                                    0.053      0.659 f
  U644/Y (XNOR2X2MTR)                                    0.099      0.758 f
  U1657/Y (NOR2BX8MTR)                                   0.088      0.846 f
  U8146/Y (OAI2B1X8MTR)                                  0.064      0.911 r
  U8781/Y (NAND2X4MTR)                                   0.053      0.963 f
  U1941/Y (AOI21X4MTR)                                   0.082      1.045 r
  U11693/Y (XNOR2X2MTR)                                  0.115      1.160 r
  U11637/Y (AND3X4MTR)                                   0.112      1.273 r
  U1649/Y (NAND3X4MTR)                                   0.055      1.328 f
  U6329/Y (NOR2X4MTR)                                    0.059      1.387 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_235_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U698/Y (BUFX8MTR)                                      0.080      0.452 f
  U964/Y (INVX4MTR)                                      0.046      0.499 r
  U7155/Y (INVX1MTR)                                     0.041      0.539 f
  U3416/Y (INVX2MTR)                                     0.043      0.582 r
  U5147/Y (NAND2X1MTR)                                   0.058      0.640 f
  U13116/Y (NAND4X2MTR)                                  0.076      0.716 r
  U3407/Y (INVX2MTR)                                     0.064      0.780 f
  U8218/Y (AND2X1MTR)                                    0.118      0.898 f
  U11816/Y (NAND2X4MTR)                                  0.048      0.946 r
  U10549/Y (INVX2MTR)                                    0.029      0.975 f
  U11757/Y (CLKNAND2X2MTR)                               0.028      1.003 r
  U961/Y (CLKNAND2X2MTR)                                 0.072      1.075 f
  U960/Y (NOR3X4MTR)                                     0.093      1.168 r
  U2737/Y (NOR2X1MTR)                                    0.064      1.232 f
  U4833/Y (NOR2BX2MTR)                                   0.105      1.337 r
  U15455/Y (NOR2X1MTR)                                   0.054      1.391 f
  PIM_result_reg_235_/D (DFFRHQX2MTR)                    0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_235_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_363_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U698/Y (BUFX8MTR)                                      0.080      0.452 f
  U964/Y (INVX4MTR)                                      0.046      0.499 r
  U7155/Y (INVX1MTR)                                     0.041      0.539 f
  U3416/Y (INVX2MTR)                                     0.043      0.582 r
  U5147/Y (NAND2X1MTR)                                   0.058      0.640 f
  U13116/Y (NAND4X2MTR)                                  0.076      0.716 r
  U3407/Y (INVX2MTR)                                     0.064      0.780 f
  U8218/Y (AND2X1MTR)                                    0.118      0.898 f
  U11816/Y (NAND2X4MTR)                                  0.048      0.946 r
  U10549/Y (INVX2MTR)                                    0.029      0.975 f
  U11757/Y (CLKNAND2X2MTR)                               0.028      1.003 r
  U961/Y (CLKNAND2X2MTR)                                 0.072      1.075 f
  U960/Y (NOR3X4MTR)                                     0.093      1.168 r
  U2737/Y (NOR2X1MTR)                                    0.064      1.232 f
  U4833/Y (NOR2BX2MTR)                                   0.105      1.337 r
  U15453/Y (NOR2X1MTR)                                   0.054      1.391 f
  PIM_result_reg_363_/D (DFFRHQX2MTR)                    0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_363_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_491_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U698/Y (BUFX8MTR)                                      0.080      0.452 f
  U964/Y (INVX4MTR)                                      0.046      0.499 r
  U7155/Y (INVX1MTR)                                     0.041      0.539 f
  U3416/Y (INVX2MTR)                                     0.043      0.582 r
  U5147/Y (NAND2X1MTR)                                   0.058      0.640 f
  U13116/Y (NAND4X2MTR)                                  0.076      0.716 r
  U3407/Y (INVX2MTR)                                     0.064      0.780 f
  U8218/Y (AND2X1MTR)                                    0.118      0.898 f
  U11816/Y (NAND2X4MTR)                                  0.048      0.946 r
  U10549/Y (INVX2MTR)                                    0.029      0.975 f
  U11757/Y (CLKNAND2X2MTR)                               0.028      1.003 r
  U961/Y (CLKNAND2X2MTR)                                 0.072      1.075 f
  U960/Y (NOR3X4MTR)                                     0.093      1.168 r
  U2737/Y (NOR2X1MTR)                                    0.064      1.232 f
  U4833/Y (NOR2BX2MTR)                                   0.105      1.337 r
  U15452/Y (NOR2X1MTR)                                   0.054      1.391 f
  PIM_result_reg_491_/D (DFFRHQX2MTR)                    0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_491_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_107_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U698/Y (BUFX8MTR)                                      0.080      0.452 f
  U964/Y (INVX4MTR)                                      0.046      0.499 r
  U7155/Y (INVX1MTR)                                     0.041      0.539 f
  U3416/Y (INVX2MTR)                                     0.043      0.582 r
  U5147/Y (NAND2X1MTR)                                   0.058      0.640 f
  U13116/Y (NAND4X2MTR)                                  0.076      0.716 r
  U3407/Y (INVX2MTR)                                     0.064      0.780 f
  U8218/Y (AND2X1MTR)                                    0.118      0.898 f
  U11816/Y (NAND2X4MTR)                                  0.048      0.946 r
  U10549/Y (INVX2MTR)                                    0.029      0.975 f
  U11757/Y (CLKNAND2X2MTR)                               0.028      1.003 r
  U961/Y (CLKNAND2X2MTR)                                 0.072      1.075 f
  U960/Y (NOR3X4MTR)                                     0.093      1.168 r
  U2737/Y (NOR2X1MTR)                                    0.064      1.232 f
  U4833/Y (NOR2BX2MTR)                                   0.105      1.337 r
  U15454/Y (NOR2X1MTR)                                   0.054      1.391 f
  PIM_result_reg_107_/D (DFFRHQX2MTR)                    0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_107_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_466_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U3884/Y (INVX4MTR)                                     0.040      0.457 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.491 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.589 f
  U3166/Y (INVX2MTR)                                     0.079      0.667 r
  U11313/Y (CLKNAND2X4MTR)                               0.063      0.731 f
  U12062/Y (INVX4MTR)                                    0.050      0.780 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.868 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.953 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.008 f
  U17396/Y (INVX4MTR)                                    0.046      1.054 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.129 f
  U3726/Y (INVX1MTR)                                     0.060      1.189 r
  U3077/Y (OAI2BB1X2MTR)                                 0.098      1.287 r
  U2699/Y (NOR2X2MTR)                                    0.044      1.331 f
  U15582/Y (NOR2X1MTR)                                   0.054      1.385 r
  PIM_result_reg_466_/D (DFFRHQX2MTR)                    0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_466_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_33_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U10397/Y (BUFX8MTR)                                    0.073      0.419 r
  U8442/Y (INVX6MTR)                                     0.033      0.451 f
  U10910/Y (NAND2X2MTR)                                  0.030      0.481 r
  U6174/Y (INVX1MTR)                                     0.036      0.517 f
  U8331/Y (AOI21X2MTR)                                   0.060      0.578 r
  U8965/Y (NAND3X2MTR)                                   0.098      0.676 f
  U447/Y (INVX2MTR)                                      0.079      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.062      0.816 f
  U5447/Y (NOR2X6MTR)                                    0.077      0.894 r
  U2927/Y (NAND3X2MTR)                                   0.124      1.018 f
  U13710/Y (INVX2MTR)                                    0.082      1.100 r
  U2843/Y (AOI22X1MTR)                                   0.067      1.168 f
  U6884/Y (OAI211X1MTR)                                  0.061      1.229 r
  U11593/Y (NOR2X2MTR)                                   0.060      1.289 f
  U15699/Y (NOR2X1MTR)                                   0.051      1.340 r
  PIM_result_reg_33_/D (DFFRQX2MTR)                      0.000      1.340 r
  data arrival time                                                 1.340

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_33_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.340
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_161_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U10397/Y (BUFX8MTR)                                    0.073      0.419 r
  U8442/Y (INVX6MTR)                                     0.033      0.451 f
  U10910/Y (NAND2X2MTR)                                  0.030      0.481 r
  U6174/Y (INVX1MTR)                                     0.036      0.517 f
  U8331/Y (AOI21X2MTR)                                   0.060      0.578 r
  U8965/Y (NAND3X2MTR)                                   0.098      0.676 f
  U447/Y (INVX2MTR)                                      0.079      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.062      0.816 f
  U5447/Y (NOR2X6MTR)                                    0.077      0.894 r
  U2927/Y (NAND3X2MTR)                                   0.124      1.018 f
  U13710/Y (INVX2MTR)                                    0.082      1.100 r
  U2843/Y (AOI22X1MTR)                                   0.067      1.168 f
  U6884/Y (OAI211X1MTR)                                  0.061      1.229 r
  U11593/Y (NOR2X2MTR)                                   0.060      1.289 f
  U15666/Y (NOR2X1MTR)                                   0.051      1.340 r
  PIM_result_reg_161_/D (DFFRQX2MTR)                     0.000      1.340 r
  data arrival time                                                 1.340

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_161_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.340
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 f
  U9283/Y (INVX8MTR)                                     0.040      0.163 r
  U10159/Y (AND2X4MTR)                                   0.111      0.274 r
  U2423/Y (INVX8MTR)                                     0.033      0.307 f
  U16702/Y (OAI22X2MTR)                                  0.064      0.370 r
  U16703/Y (NOR2X2MTR)                                   0.042      0.412 f
  U1476/Y (CLKAND2X2MTR)                                 0.074      0.486 f
  U3425/Y (NAND2X2MTR)                                   0.065      0.551 r
  U732/Y (NAND3X2MTR)                                    0.111      0.661 f
  U1736/Y (INVX2MTR)                                     0.070      0.731 r
  U2528/Y (NAND3X4MTR)                                   0.072      0.803 f
  U3283/Y (NAND3X4MTR)                                   0.059      0.862 r
  U1571/Y (CLKNAND2X4MTR)                                0.053      0.915 f
  U9187/Y (NAND2X8MTR)                                   0.049      0.964 r
  U5172/Y (AOI21X1MTR)                                   0.081      1.046 f
  U1422/Y (XNOR2X2MTR)                                   0.087      1.133 f
  U10080/Y (NAND2X2MTR)                                  0.049      1.182 r
  U16324/Y (NAND3X4MTR)                                  0.079      1.262 f
  U16295/Y (INVX2MTR)                                    0.065      1.327 r
  U15347/Y (OAI22X1MTR)                                  0.068      1.394 f
  U0_BANK_TOP/vACC_3_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U2031/Y (INVX14MTR)                                    0.043      0.293 f
  U10660/Y (NOR2X4MTR)                                   0.092      0.385 r
  U7544/Y (INVX3MTR)                                     0.047      0.432 f
  U1563/Y (NOR2X6MTR)                                    0.076      0.508 r
  U16905/Y (XNOR2X8MTR)                                  0.089      0.597 r
  U16399/Y (XNOR2X8MTR)                                  0.093      0.690 r
  U8624/Y (XNOR2X2MTR)                                   0.092      0.783 r
  U2383/Y (XNOR2X2MTR)                                   0.108      0.891 r
  U15543/Y (AND2X4MTR)                                   0.137      1.028 r
  U15517/Y (AOI21X8MTR)                                  0.031      1.059 f
  U2060/Y (OAI21X6MTR)                                   0.084      1.143 r
  U97/Y (XNOR2X1MTR)                                     0.119      1.262 r
  U15548/Y (NOR2BX1MTR)                                  0.100      1.362 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.362 r
  data arrival time                                                 1.362

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.362
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 f
  U9283/Y (INVX8MTR)                                     0.040      0.163 r
  U10159/Y (AND2X4MTR)                                   0.111      0.274 r
  U2423/Y (INVX8MTR)                                     0.033      0.307 f
  U16702/Y (OAI22X2MTR)                                  0.064      0.370 r
  U16703/Y (NOR2X2MTR)                                   0.042      0.412 f
  U1476/Y (CLKAND2X2MTR)                                 0.074      0.486 f
  U3425/Y (NAND2X2MTR)                                   0.065      0.551 r
  U732/Y (NAND3X2MTR)                                    0.111      0.661 f
  U1527/Y (OAI2BB1X4MTR)                                 0.116      0.777 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.863 f
  U4171/Y (NAND2X6MTR)                                   0.052      0.915 r
  U2107/Y (NAND2X6MTR)                                   0.058      0.973 f
  U2476/Y (NAND3X4MTR)                                   0.045      1.019 r
  U211/Y (OAI2BB1X4MTR)                                  0.085      1.104 r
  U1785/Y (OAI2B11X4MTR)                                 0.142      1.246 r
  U2650/Y (INVX2MTR)                                     0.067      1.313 f
  U17368/Y (OAI22X2MTR)                                  0.063      1.376 r
  U0_BANK_TOP/vACC_2_reg_3__14_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1256/Y (INVX8MTR)                                     0.033      0.366 f
  U4531/Y (CLKNAND2X2MTR)                                0.030      0.396 r
  U1169/Y (NAND3X2MTR)                                   0.074      0.470 f
  U8546/Y (OAI21BX4MTR)                                  0.081      0.551 r
  U8517/Y (NAND2X4MTR)                                   0.061      0.612 f
  U8283/Y (INVX4MTR)                                     0.043      0.655 r
  U4232/Y (CLKNAND2X4MTR)                                0.043      0.698 f
  U2374/Y (NAND2X4MTR)                                   0.041      0.739 r
  U2069/Y (NAND2X4MTR)                                   0.041      0.780 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.826 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.870 f
  U2360/Y (NAND2X8MTR)                                   0.041      0.910 r
  U5477/Y (NAND2X8MTR)                                   0.053      0.964 f
  U8077/Y (XNOR2X2MTR)                                   0.076      1.039 f
  U9235/Y (AOI22X2MTR)                                   0.096      1.135 r
  U154/Y (OAI21X2MTR)                                    0.074      1.209 f
  U5338/Y (NOR2X2MTR)                                    0.098      1.307 r
  U3687/Y (OAI22X1MTR)                                   0.077      1.384 f
  U0_BANK_TOP/vACC_0_reg_4__8_/D (DFFRQX4MTR)            0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U6632/Y (OAI21X6MTR)                                   0.071      0.927 f
  U8656/Y (NAND2X4MTR)                                   0.054      0.980 r
  U1579/Y (NAND2X6MTR)                                   0.068      1.049 f
  U10081/Y (NAND2X4MTR)                                  0.045      1.094 r
  U9218/Y (NAND3X4MTR)                                   0.078      1.172 f
  U5210/Y (CLKNAND2X4MTR)                                0.055      1.227 r
  U136/Y (XNOR2X4MTR)                                    0.091      1.318 r
  U1882/Y (OAI22X2MTR)                                   0.068      1.386 f
  U0_BANK_TOP/vACC_0_reg_4__17_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U1720/Y (NAND2X2MTR)                                   0.052      1.211 r
  U10230/Y (XNOR2X2MTR)                                  0.101      1.311 r
  U5323/Y (OAI22X2MTR)                                   0.074      1.385 f
  U0_BANK_TOP/vACC_1_reg_0__20_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U1720/Y (NAND2X2MTR)                                   0.052      1.211 r
  U10230/Y (XNOR2X2MTR)                                  0.101      1.311 r
  U8605/Y (OAI22X2MTR)                                   0.074      1.385 f
  U0_BANK_TOP/vACC_0_reg_0__20_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U1720/Y (NAND2X2MTR)                                   0.052      1.211 r
  U10230/Y (XNOR2X2MTR)                                  0.101      1.311 r
  U15451/Y (OAI22X2MTR)                                  0.074      1.385 f
  U0_BANK_TOP/vACC_3_reg_0__20_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U1720/Y (NAND2X2MTR)                                   0.052      1.211 r
  U10230/Y (XNOR2X2MTR)                                  0.101      1.311 r
  U15411/Y (OAI22X2MTR)                                  0.074      1.385 f
  U0_BANK_TOP/vACC_2_reg_0__20_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U11153/Y (NAND2X2MTR)                                  0.038      0.444 f
  U12643/Y (OAI2BB1X2MTR)                                0.038      0.482 r
  U1482/Y (INVX2MTR)                                     0.034      0.516 f
  U1489/Y (NAND2X4MTR)                                   0.034      0.549 r
  U1928/Y (NAND2X4MTR)                                   0.040      0.589 f
  U11378/Y (CLKNAND2X4MTR)                               0.052      0.641 r
  U1525/Y (INVX4MTR)                                     0.037      0.677 f
  U9453/Y (NOR2X4MTR)                                    0.050      0.728 r
  U9156/Y (INVX2MTR)                                     0.048      0.775 f
  U7036/Y (CLKNAND2X4MTR)                                0.036      0.812 r
  U1588/Y (NOR2X4MTR)                                    0.032      0.844 f
  U1466/Y (NOR2X6MTR)                                    0.057      0.900 r
  U2526/Y (NAND2X8MTR)                                   0.068      0.968 f
  U12591/Y (XNOR2X2MTR)                                  0.095      1.063 f
  U226/Y (AOI22X2MTR)                                    0.109      1.172 r
  U9399/Y (OAI2B1X4MTR)                                  0.067      1.240 f
  U2698/Y (NOR2X3MTR)                                    0.086      1.326 r
  U9362/Y (OAI22X2MTR)                                   0.056      1.381 f
  U0_BANK_TOP/vACC_2_reg_6__8_/D (DFFRQX1MTR)            0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__8_/CK (DFFRQX1MTR)           0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U8397/Y (CLKNAND2X2MTR)                                0.051      0.593 f
  U489/Y (INVX2MTR)                                      0.057      0.651 r
  U7611/Y (NOR2X1MTR)                                    0.063      0.714 f
  U6010/Y (OAI2B11X1MTR)                                 0.177      0.890 f
  U5980/Y (AOI21X1MTR)                                   0.079      0.970 r
  U8083/Y (OAI2B1X1MTR)                                  0.079      1.048 f
  U1483/Y (INVX2MTR)                                     0.052      1.100 r
  U220/Y (CLKNAND2X4MTR)                                 0.051      1.151 f
  U4260/Y (NAND3X2MTR)                                   0.059      1.210 r
  U10275/Y (OAI2B1X4MTR)                                 0.063      1.273 f
  U5464/Y (OAI22X1MTR)                                   0.053      1.326 r
  U0_BANK_TOP/vACC_2_reg_2__21_/D (DFFRQX1MTR)           0.000      1.326 r
  data arrival time                                                 1.326

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__21_/CK (DFFRQX1MTR)          0.000      1.515 r
  library setup time                                    -0.180      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.326
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 f
  U9283/Y (INVX8MTR)                                     0.040      0.163 r
  U10159/Y (AND2X4MTR)                                   0.111      0.274 r
  U2423/Y (INVX8MTR)                                     0.033      0.307 f
  U16702/Y (OAI22X2MTR)                                  0.064      0.370 r
  U16703/Y (NOR2X2MTR)                                   0.042      0.412 f
  U1476/Y (CLKAND2X2MTR)                                 0.074      0.486 f
  U3425/Y (NAND2X2MTR)                                   0.065      0.551 r
  U732/Y (NAND3X2MTR)                                    0.111      0.661 f
  U1736/Y (INVX2MTR)                                     0.070      0.731 r
  U2528/Y (NAND3X4MTR)                                   0.072      0.803 f
  U3283/Y (NAND3X4MTR)                                   0.059      0.862 r
  U1571/Y (CLKNAND2X4MTR)                                0.053      0.915 f
  U9187/Y (NAND2X8MTR)                                   0.049      0.964 r
  U5172/Y (AOI21X1MTR)                                   0.081      1.046 f
  U1422/Y (XNOR2X2MTR)                                   0.087      1.133 f
  U10080/Y (NAND2X2MTR)                                  0.049      1.182 r
  U16324/Y (NAND3X4MTR)                                  0.079      1.262 f
  U16295/Y (INVX2MTR)                                    0.065      1.327 r
  U2652/Y (OAI22X1MTR)                                   0.068      1.394 f
  U0_BANK_TOP/vACC_0_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.114      0.114 f
  U3893/Y (INVX14MTR)                                    0.038      0.152 r
  U4134/Y (CLKNAND2X4MTR)                                0.051      0.203 f
  U15387/Y (CLKNAND2X8MTR)                               0.053      0.256 r
  U9895/Y (INVX8MTR)                                     0.042      0.298 f
  U3519/Y (INVX4MTR)                                     0.052      0.350 r
  U12684/Y (NAND2BX2MTR)                                 0.067      0.417 f
  U15987/Y (NOR2X3MTR)                                   0.086      0.503 r
  U11363/Y (OAI21X4MTR)                                  0.071      0.574 f
  U7955/Y (AOI21X6MTR)                                   0.098      0.672 r
  U708/Y (OAI21X2MTR)                                    0.068      0.740 f
  U10645/Y (XNOR2X2MTR)                                  0.080      0.820 f
  U3128/Y (NOR2X4MTR)                                    0.081      0.900 r
  U8813/Y (NAND2BX4MTR)                                  0.090      0.990 r
  U499/Y (CLKNAND2X2MTR)                                 0.044      1.034 f
  U405/Y (INVX2MTR)                                      0.039      1.073 r
  U2373/Y (AOI21X3MTR)                                   0.052      1.125 f
  U1848/Y (OAI2BB1X4MTR)                                 0.098      1.223 f
  U8028/Y (INVX4MTR)                                     0.044      1.267 r
  U10302/Y (NAND3X4MTR)                                  0.059      1.325 f
  U1860/Y (NOR2X4MTR)                                    0.061      1.386 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U1561/Y (NAND2X8MTR)                                   0.045      1.119 f
  U6246/Y (NAND3X12MTR)                                  0.066      1.185 r
  U1772/Y (NAND2X6MTR)                                   0.049      1.234 f
  U5694/Y (XOR2X8MTR)                                    0.080      1.314 f
  U11470/Y (OAI22X2MTR)                                  0.062      1.376 r
  U0_BANK_TOP/vACC_1_reg_1__19_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U16329/Y (NAND3BX4MTR)                                 0.066      1.161 f
  U7578/Y (OAI2BB1X2MTR)                                 0.112      1.272 f
  U2636/Y (OAI22X1MTR)                                   0.057      1.330 r
  U0_BANK_TOP/vACC_3_reg_2__17_/D (DFFRQX2MTR)           0.000      1.330 r
  data arrival time                                                 1.330

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__17_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.176      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.330
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U16329/Y (NAND3BX4MTR)                                 0.066      1.161 f
  U7578/Y (OAI2BB1X2MTR)                                 0.112      1.272 f
  U2642/Y (OAI22X1MTR)                                   0.057      1.330 r
  U0_BANK_TOP/vACC_0_reg_2__17_/D (DFFRQX2MTR)           0.000      1.330 r
  data arrival time                                                 1.330

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__17_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.176      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.330
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U1561/Y (NAND2X8MTR)                                   0.045      1.119 f
  U6246/Y (NAND3X12MTR)                                  0.066      1.185 r
  U1772/Y (NAND2X6MTR)                                   0.049      1.234 f
  U5694/Y (XOR2X8MTR)                                    0.080      1.314 f
  U11439/Y (OAI22X2MTR)                                  0.062      1.376 r
  U0_BANK_TOP/vACC_3_reg_1__19_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U5687/Y (BUFX16MTR)                                    0.082      0.329 r
  U1473/Y (INVX20MTR)                                    0.032      0.361 f
  U1221/Y (NAND2X2MTR)                                   0.038      0.398 r
  U16097/Y (OAI2BB1X4MTR)                                0.044      0.443 f
  U12116/Y (INVX3MTR)                                    0.032      0.474 r
  U2499/Y (NAND3X4MTR)                                   0.053      0.527 f
  U2005/Y (NAND2X4MTR)                                   0.051      0.579 r
  U9650/Y (NAND2X4MTR)                                   0.054      0.632 f
  U6145/Y (NAND2X4MTR)                                   0.041      0.673 r
  U2743/Y (INVX4MTR)                                     0.035      0.708 f
  U8440/Y (NOR2X4MTR)                                    0.079      0.787 r
  U1378/Y (NAND2X4MTR)                                   0.061      0.848 f
  U1640/Y (OAI21X8MTR)                                   0.103      0.952 r
  U9664/Y (INVX8MTR)                                     0.044      0.996 f
  U352/Y (NOR2X4MTR)                                     0.062      1.058 r
  U279/Y (NOR2X6MTR)                                     0.037      1.094 f
  U10861/Y (XOR2X8MTR)                                   0.071      1.165 f
  U9165/Y (AOI21X8MTR)                                   0.088      1.253 r
  U11302/Y (BUFX3MTR)                                    0.091      1.343 r
  U17207/Y (OAI22X2MTR)                                  0.046      1.389 f
  U0_BANK_TOP/vACC_2_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_506_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U2954/Y (NOR2X4MTR)                                    0.071      1.006 r
  U3784/Y (CLKNAND2X2MTR)                                0.067      1.073 f
  U9567/Y (NOR2X4MTR)                                    0.073      1.146 r
  U17723/Y (NOR3X4MTR)                                   0.055      1.201 f
  U9484/Y (CLKNAND2X2MTR)                                0.044      1.245 r
  U9372/Y (MXI2X2MTR)                                    0.071      1.315 f
  U9359/Y (NOR2X1MTR)                                    0.067      1.382 r
  PIM_result_reg_506_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_506_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_378_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U2954/Y (NOR2X4MTR)                                    0.071      1.006 r
  U3784/Y (CLKNAND2X2MTR)                                0.067      1.073 f
  U9567/Y (NOR2X4MTR)                                    0.073      1.146 r
  U17723/Y (NOR3X4MTR)                                   0.055      1.201 f
  U9484/Y (CLKNAND2X2MTR)                                0.044      1.245 r
  U9372/Y (MXI2X2MTR)                                    0.071      1.315 f
  U15423/Y (NOR2X1MTR)                                   0.067      1.382 r
  PIM_result_reg_378_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_378_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_250_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U2954/Y (NOR2X4MTR)                                    0.071      1.006 r
  U3784/Y (CLKNAND2X2MTR)                                0.067      1.073 f
  U9567/Y (NOR2X4MTR)                                    0.073      1.146 r
  U17723/Y (NOR3X4MTR)                                   0.055      1.201 f
  U9484/Y (CLKNAND2X2MTR)                                0.044      1.245 r
  U9372/Y (MXI2X2MTR)                                    0.071      1.315 f
  U15424/Y (NOR2X1MTR)                                   0.067      1.382 r
  PIM_result_reg_250_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_250_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_122_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U2954/Y (NOR2X4MTR)                                    0.071      1.006 r
  U3784/Y (CLKNAND2X2MTR)                                0.067      1.073 f
  U9567/Y (NOR2X4MTR)                                    0.073      1.146 r
  U17723/Y (NOR3X4MTR)                                   0.055      1.201 f
  U9484/Y (CLKNAND2X2MTR)                                0.044      1.245 r
  U9372/Y (MXI2X2MTR)                                    0.071      1.315 f
  U15425/Y (NOR2X1MTR)                                   0.067      1.382 r
  PIM_result_reg_122_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_122_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1256/Y (INVX8MTR)                                     0.033      0.366 f
  U4531/Y (CLKNAND2X2MTR)                                0.030      0.396 r
  U1169/Y (NAND3X2MTR)                                   0.074      0.470 f
  U8546/Y (OAI21BX4MTR)                                  0.081      0.551 r
  U8517/Y (NAND2X4MTR)                                   0.061      0.612 f
  U8283/Y (INVX4MTR)                                     0.043      0.655 r
  U4232/Y (CLKNAND2X4MTR)                                0.043      0.698 f
  U2374/Y (NAND2X4MTR)                                   0.041      0.739 r
  U2069/Y (NAND2X4MTR)                                   0.041      0.780 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.826 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.870 f
  U2360/Y (NAND2X8MTR)                                   0.041      0.910 r
  U5477/Y (NAND2X8MTR)                                   0.053      0.964 f
  U8077/Y (XNOR2X2MTR)                                   0.076      1.039 f
  U9235/Y (AOI22X2MTR)                                   0.096      1.135 r
  U154/Y (OAI21X2MTR)                                    0.074      1.209 f
  U5338/Y (NOR2X2MTR)                                    0.098      1.307 r
  U3695/Y (OAI22X1MTR)                                   0.077      1.384 f
  U0_BANK_TOP/vACC_1_reg_4__8_/D (DFFRQX4MTR)            0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U5224/Y (NOR2BX4MTR)                                   0.050      0.453 r
  U1018/Y (INVX2MTR)                                     0.035      0.488 f
  U5362/Y (NAND3X2MTR)                                   0.039      0.527 r
  U8736/Y (AND2X4MTR)                                    0.112      0.639 r
  U490/Y (NOR2X2MTR)                                     0.051      0.690 f
  U3927/Y (NOR2X3MTR)                                    0.099      0.789 r
  U8758/Y (NAND2X4MTR)                                   0.084      0.873 f
  U16368/Y (NOR2X4MTR)                                   0.094      0.967 r
  U10172/Y (AOI21X8MTR)                                  0.060      1.027 f
  U2407/Y (NAND2BX12MTR)                                 0.090      1.117 f
  U3129/Y (NAND3X8MTR)                                   0.049      1.166 r
  U6318/Y (OAI2B11X4MTR)                                 0.085      1.251 f
  U17191/Y (OAI22X2MTR)                                  0.065      1.316 r
  U0_BANK_TOP/vACC_0_reg_5__16_/D (DFFRQX4MTR)           0.000      1.316 r
  data arrival time                                                 1.316

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__16_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.189      1.326
  data required time                                                1.326
  --------------------------------------------------------------------------
  data required time                                                1.326
  data arrival time                                                -1.316
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1256/Y (INVX8MTR)                                     0.033      0.366 f
  U4531/Y (CLKNAND2X2MTR)                                0.030      0.396 r
  U1169/Y (NAND3X2MTR)                                   0.074      0.470 f
  U8546/Y (OAI21BX4MTR)                                  0.081      0.551 r
  U8517/Y (NAND2X4MTR)                                   0.061      0.612 f
  U8283/Y (INVX4MTR)                                     0.043      0.655 r
  U4232/Y (CLKNAND2X4MTR)                                0.043      0.698 f
  U2374/Y (NAND2X4MTR)                                   0.041      0.739 r
  U2069/Y (NAND2X4MTR)                                   0.041      0.780 f
  U2369/Y (NAND2X4MTR)                                   0.046      0.826 r
  U2302/Y (NAND2X6MTR)                                   0.044      0.870 f
  U2360/Y (NAND2X8MTR)                                   0.041      0.910 r
  U5477/Y (NAND2X8MTR)                                   0.053      0.964 f
  U8077/Y (XNOR2X2MTR)                                   0.076      1.039 f
  U9235/Y (AOI22X2MTR)                                   0.096      1.135 r
  U154/Y (OAI21X2MTR)                                    0.074      1.209 f
  U5338/Y (NOR2X2MTR)                                    0.098      1.307 r
  U3686/Y (OAI22X1MTR)                                   0.077      1.384 f
  U0_BANK_TOP/vACC_3_reg_4__8_/D (DFFRQX4MTR)            0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 r
  U12892/Y (INVX2MTR)                                    0.043      0.204 f
  U13565/Y (NOR2X4MTR)                                   0.091      0.295 r
  U1184/Y (INVX1MTR)                                     0.064      0.360 f
  U4716/Y (OAI22X1MTR)                                   0.078      0.437 r
  U8449/Y (NAND2BX2MTR)                                  0.110      0.547 r
  U7843/Y (INVX2MTR)                                     0.049      0.596 f
  U5061/Y (NAND2X3MTR)                                   0.063      0.659 r
  U1336/Y (INVX4MTR)                                     0.040      0.699 f
  U5062/Y (AOI21X6MTR)                                   0.086      0.785 r
  U1554/Y (OAI21X6MTR)                                   0.072      0.856 f
  U3804/Y (INVX4MTR)                                     0.039      0.896 r
  U1335/Y (NOR2X2MTR)                                    0.027      0.923 f
  U8752/Y (NOR2X2MTR)                                    0.067      0.989 r
  U2794/Y (NOR2X2MTR)                                    0.037      1.026 f
  U10961/Y (AOI21X1MTR)                                  0.058      1.084 r
  U9079/Y (OAI2BB1X2MTR)                                 0.061      1.145 f
  U6139/Y (AOI21X4MTR)                                   0.074      1.219 r
  U4507/Y (AND2X4MTR)                                    0.118      1.337 r
  U2632/Y (OAI22X1MTR)                                   0.063      1.399 f
  U0_BANK_TOP/vACC_3_reg_1__14_/D (DFFRHQX4MTR)          0.000      1.399 f
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 f
  U9283/Y (INVX8MTR)                                     0.040      0.163 r
  U10159/Y (AND2X4MTR)                                   0.111      0.274 r
  U2423/Y (INVX8MTR)                                     0.033      0.307 f
  U16702/Y (OAI22X2MTR)                                  0.064      0.370 r
  U16703/Y (NOR2X2MTR)                                   0.042      0.412 f
  U1476/Y (CLKAND2X2MTR)                                 0.074      0.486 f
  U3425/Y (NAND2X2MTR)                                   0.065      0.551 r
  U732/Y (NAND3X2MTR)                                    0.111      0.661 f
  U1527/Y (OAI2BB1X4MTR)                                 0.116      0.777 f
  U1526/Y (OAI2BB1X4MTR)                                 0.086      0.863 f
  U4171/Y (NAND2X6MTR)                                   0.052      0.915 r
  U2107/Y (NAND2X6MTR)                                   0.058      0.973 f
  U2476/Y (NAND3X4MTR)                                   0.045      1.019 r
  U211/Y (OAI2BB1X4MTR)                                  0.085      1.104 r
  U1785/Y (OAI2B11X4MTR)                                 0.142      1.246 r
  U2650/Y (INVX2MTR)                                     0.067      1.313 f
  U2639/Y (OAI22X2MTR)                                   0.063      1.376 r
  U0_BANK_TOP/vACC_1_reg_3__14_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U2164/Y (NAND2X4MTR)                                   0.043      0.586 f
  U9574/Y (OAI2BB1X4MTR)                                 0.052      0.637 r
  U786/Y (NOR2X2MTR)                                     0.047      0.684 f
  U1958/Y (NOR2X4MTR)                                    0.085      0.769 r
  U2023/Y (NAND2X6MTR)                                   0.064      0.833 f
  U12957/Y (OAI21X8MTR)                                  0.107      0.940 r
  U16065/Y (XNOR2X1MTR)                                  0.089      1.029 r
  U11641/Y (OAI2BB2X2MTR)                                0.134      1.163 r
  U10346/Y (AOI2BB1X4MTR)                                0.046      1.209 f
  U13166/Y (NAND2BX2MTR)                                 0.048      1.256 r
  U3685/Y (OAI2BB1X4MTR)                                 0.054      1.310 f
  U1460/Y (OAI2BB2X2MTR)                                 0.070      1.380 r
  U0_BANK_TOP/vACC_1_reg_3__0_/D (DFFRHQX2MTR)           0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U11153/Y (NAND2X2MTR)                                  0.038      0.444 f
  U12643/Y (OAI2BB1X2MTR)                                0.038      0.482 r
  U1482/Y (INVX2MTR)                                     0.034      0.516 f
  U1489/Y (NAND2X4MTR)                                   0.034      0.549 r
  U1928/Y (NAND2X4MTR)                                   0.040      0.589 f
  U11378/Y (CLKNAND2X4MTR)                               0.052      0.641 r
  U1525/Y (INVX4MTR)                                     0.037      0.677 f
  U9453/Y (NOR2X4MTR)                                    0.050      0.728 r
  U9156/Y (INVX2MTR)                                     0.048      0.775 f
  U7036/Y (CLKNAND2X4MTR)                                0.036      0.812 r
  U1588/Y (NOR2X4MTR)                                    0.032      0.844 f
  U1466/Y (NOR2X6MTR)                                    0.057      0.900 r
  U2526/Y (NAND2X8MTR)                                   0.068      0.968 f
  U12591/Y (XNOR2X2MTR)                                  0.095      1.063 f
  U226/Y (AOI22X2MTR)                                    0.109      1.172 r
  U9399/Y (OAI2B1X4MTR)                                  0.067      1.240 f
  U2698/Y (NOR2X3MTR)                                    0.086      1.326 r
  U9351/Y (OAI22X2MTR)                                   0.056      1.381 f
  U0_BANK_TOP/vACC_3_reg_6__8_/D (DFFRQX1MTR)            0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__8_/CK (DFFRQX1MTR)           0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U11153/Y (NAND2X2MTR)                                  0.038      0.444 f
  U12643/Y (OAI2BB1X2MTR)                                0.038      0.482 r
  U1482/Y (INVX2MTR)                                     0.034      0.516 f
  U1489/Y (NAND2X4MTR)                                   0.034      0.549 r
  U1928/Y (NAND2X4MTR)                                   0.040      0.589 f
  U11378/Y (CLKNAND2X4MTR)                               0.052      0.641 r
  U1525/Y (INVX4MTR)                                     0.037      0.677 f
  U9453/Y (NOR2X4MTR)                                    0.050      0.728 r
  U9156/Y (INVX2MTR)                                     0.048      0.775 f
  U7036/Y (CLKNAND2X4MTR)                                0.036      0.812 r
  U1588/Y (NOR2X4MTR)                                    0.032      0.844 f
  U1466/Y (NOR2X6MTR)                                    0.057      0.900 r
  U2526/Y (NAND2X8MTR)                                   0.068      0.968 f
  U12591/Y (XNOR2X2MTR)                                  0.095      1.063 f
  U226/Y (AOI22X2MTR)                                    0.109      1.172 r
  U9399/Y (OAI2B1X4MTR)                                  0.067      1.240 f
  U2698/Y (NOR2X3MTR)                                    0.086      1.326 r
  U9335/Y (OAI22X2MTR)                                   0.056      1.381 f
  U0_BANK_TOP/vACC_1_reg_6__8_/D (DFFRQX1MTR)            0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__8_/CK (DFFRQX1MTR)           0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U8397/Y (CLKNAND2X2MTR)                                0.051      0.593 f
  U489/Y (INVX2MTR)                                      0.057      0.651 r
  U7611/Y (NOR2X1MTR)                                    0.063      0.714 f
  U6010/Y (OAI2B11X1MTR)                                 0.177      0.890 f
  U5980/Y (AOI21X1MTR)                                   0.079      0.970 r
  U8083/Y (OAI2B1X1MTR)                                  0.079      1.048 f
  U1483/Y (INVX2MTR)                                     0.052      1.100 r
  U220/Y (CLKNAND2X4MTR)                                 0.051      1.151 f
  U4260/Y (NAND3X2MTR)                                   0.059      1.210 r
  U10275/Y (OAI2B1X4MTR)                                 0.063      1.273 f
  U8405/Y (OAI22X1MTR)                                   0.053      1.326 r
  U0_BANK_TOP/vACC_0_reg_2__21_/D (DFFRQX1MTR)           0.000      1.326 r
  data arrival time                                                 1.326

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__21_/CK (DFFRQX1MTR)          0.000      1.515 r
  library setup time                                    -0.179      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.326
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_429_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.483 r
  U13028/Y (AND2X2MTR)                                   0.097      0.580 r
  U12353/Y (NAND3X4MTR)                                  0.060      0.639 f
  U3044/Y (OR2X1MTR)                                     0.137      0.777 f
  U8874/Y (NOR2X4MTR)                                    0.086      0.863 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.943 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.029 r
  U7225/Y (INVX2MTR)                                     0.047      1.076 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.136 r
  U194/Y (NOR2X2MTR)                                     0.055      1.191 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.241 r
  U5853/Y (AOI21X2MTR)                                   0.074      1.315 f
  U11553/Y (NOR2X1MTR)                                   0.067      1.382 r
  PIM_result_reg_429_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_429_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_301_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.483 r
  U13028/Y (AND2X2MTR)                                   0.097      0.580 r
  U12353/Y (NAND3X4MTR)                                  0.060      0.639 f
  U3044/Y (OR2X1MTR)                                     0.137      0.777 f
  U8874/Y (NOR2X4MTR)                                    0.086      0.863 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.943 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.029 r
  U7225/Y (INVX2MTR)                                     0.047      1.076 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.136 r
  U194/Y (NOR2X2MTR)                                     0.055      1.191 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.241 r
  U5853/Y (AOI21X2MTR)                                   0.074      1.315 f
  U15355/Y (NOR2X1MTR)                                   0.067      1.382 r
  PIM_result_reg_301_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_301_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_173_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.483 r
  U13028/Y (AND2X2MTR)                                   0.097      0.580 r
  U12353/Y (NAND3X4MTR)                                  0.060      0.639 f
  U3044/Y (OR2X1MTR)                                     0.137      0.777 f
  U8874/Y (NOR2X4MTR)                                    0.086      0.863 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.943 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.029 r
  U7225/Y (INVX2MTR)                                     0.047      1.076 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.136 r
  U194/Y (NOR2X2MTR)                                     0.055      1.191 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.241 r
  U5853/Y (AOI21X2MTR)                                   0.074      1.315 f
  U15363/Y (NOR2X1MTR)                                   0.067      1.382 r
  PIM_result_reg_173_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_173_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_45_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.483 r
  U13028/Y (AND2X2MTR)                                   0.097      0.580 r
  U12353/Y (NAND3X4MTR)                                  0.060      0.639 f
  U3044/Y (OR2X1MTR)                                     0.137      0.777 f
  U8874/Y (NOR2X4MTR)                                    0.086      0.863 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.943 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.029 r
  U7225/Y (INVX2MTR)                                     0.047      1.076 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.136 r
  U194/Y (NOR2X2MTR)                                     0.055      1.191 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.241 r
  U5853/Y (AOI21X2MTR)                                   0.074      1.315 f
  U15364/Y (NOR2X1MTR)                                   0.067      1.382 r
  PIM_result_reg_45_/D (DFFRHQX2MTR)                     0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_45_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U9208/Y (INVX4MTR)                                     0.048      0.401 r
  U5240/Y (CLKNAND2X2MTR)                                0.057      0.458 f
  U2152/Y (AOI21X2MTR)                                   0.080      0.537 r
  U10742/Y (NOR2X2MTR)                                   0.053      0.590 f
  U16477/Y (NAND3X4MTR)                                  0.056      0.646 r
  U2515/Y (INVX4MTR)                                     0.030      0.676 f
  U10337/Y (CLKNAND2X4MTR)                               0.036      0.712 r
  U5105/Y (INVX4MTR)                                     0.029      0.741 f
  U16153/Y (NOR2X4MTR)                                   0.045      0.787 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U2089/Y (NAND2X4MTR)                                   0.052      0.893 r
  U2087/Y (NAND2X6MTR)                                   0.047      0.940 f
  U7624/Y (INVX2MTR)                                     0.045      0.985 r
  U9521/Y (AND3X4MTR)                                    0.089      1.074 r
  U1950/Y (NOR2X3MTR)                                    0.032      1.106 f
  U10137/Y (OAI2B1X4MTR)                                 0.029      1.135 r
  U1874/Y (NAND2X4MTR)                                   0.046      1.181 f
  U16402/Y (NOR2X4MTR)                                   0.068      1.249 r
  U6713/Y (BUFX3MTR)                                     0.095      1.344 r
  U8538/Y (OAI22X2MTR)                                   0.046      1.390 f
  U0_BANK_TOP/vACC_1_reg_6__9_/D (DFFRHQX2MTR)           0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U11153/Y (NAND2X2MTR)                                  0.038      0.444 f
  U12643/Y (OAI2BB1X2MTR)                                0.038      0.482 r
  U1482/Y (INVX2MTR)                                     0.034      0.516 f
  U1489/Y (NAND2X4MTR)                                   0.034      0.549 r
  U1928/Y (NAND2X4MTR)                                   0.040      0.589 f
  U11378/Y (CLKNAND2X4MTR)                               0.052      0.641 r
  U1525/Y (INVX4MTR)                                     0.037      0.677 f
  U9453/Y (NOR2X4MTR)                                    0.050      0.728 r
  U9156/Y (INVX2MTR)                                     0.048      0.775 f
  U7036/Y (CLKNAND2X4MTR)                                0.036      0.812 r
  U1588/Y (NOR2X4MTR)                                    0.032      0.844 f
  U1466/Y (NOR2X6MTR)                                    0.057      0.900 r
  U2526/Y (NAND2X8MTR)                                   0.068      0.968 f
  U12591/Y (XNOR2X2MTR)                                  0.095      1.063 f
  U226/Y (AOI22X2MTR)                                    0.109      1.172 r
  U9399/Y (OAI2B1X4MTR)                                  0.067      1.240 f
  U2698/Y (NOR2X3MTR)                                    0.086      1.326 r
  U11503/Y (OAI22X2MTR)                                  0.056      1.381 f
  U0_BANK_TOP/vACC_0_reg_6__8_/D (DFFRQX1MTR)            0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__8_/CK (DFFRQX1MTR)           0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U450/Y (NAND2X4MTR)                                    0.061      0.963 f
  U9528/Y (XNOR2X2MTR)                                   0.083      1.046 f
  U16431/Y (OAI22X2MTR)                                  0.103      1.150 r
  U1524/Y (AOI2BB1X4MTR)                                 0.050      1.199 f
  U13050/Y (OAI2BB1X4MTR)                                0.093      1.292 f
  U13017/Y (OAI22X2MTR)                                  0.058      1.350 r
  U0_BANK_TOP/vACC_2_reg_7__0_/D (DFFRHQX1MTR)           0.000      1.350 r
  data arrival time                                                 1.350

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.155      1.360
  data required time                                                1.360
  --------------------------------------------------------------------------
  data required time                                                1.360
  data arrival time                                                -1.350
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U7598/Y (NAND2X8MTR)                                   0.048      1.142 f
  U8224/Y (INVX2MTR)                                     0.043      1.185 r
  U11707/Y (NAND2X4MTR)                                  0.048      1.233 f
  U9611/Y (XNOR2X8MTR)                                   0.079      1.313 f
  U17153/Y (OAI22X2MTR)                                  0.062      1.375 r
  U0_BANK_TOP/vACC_1_reg_2__18_/D (DFFRHQX2MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U9431/Y (NAND2X4MTR)                                   0.054      0.956 f
  U13494/Y (AOI21X2MTR)                                  0.088      1.044 r
  U1320/Y (XNOR2X2MTR)                                   0.092      1.136 r
  U1319/Y (OAI22X4MTR)                                   0.098      1.234 f
  U82/Y (AOI21X4MTR)                                     0.095      1.329 r
  U17197/Y (OAI22X2MTR)                                  0.059      1.388 f
  U0_BANK_TOP/vACC_2_reg_7__9_/D (DFFRHQX2MTR)           0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U9208/Y (INVX4MTR)                                     0.048      0.401 r
  U5240/Y (CLKNAND2X2MTR)                                0.057      0.458 f
  U2152/Y (AOI21X2MTR)                                   0.080      0.537 r
  U10742/Y (NOR2X2MTR)                                   0.053      0.590 f
  U16477/Y (NAND3X4MTR)                                  0.056      0.646 r
  U2515/Y (INVX4MTR)                                     0.030      0.676 f
  U10337/Y (CLKNAND2X4MTR)                               0.036      0.712 r
  U5105/Y (INVX4MTR)                                     0.029      0.741 f
  U16153/Y (NOR2X4MTR)                                   0.045      0.787 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U2089/Y (NAND2X4MTR)                                   0.052      0.893 r
  U2087/Y (NAND2X6MTR)                                   0.047      0.940 f
  U7624/Y (INVX2MTR)                                     0.045      0.985 r
  U9521/Y (AND3X4MTR)                                    0.089      1.074 r
  U1950/Y (NOR2X3MTR)                                    0.032      1.106 f
  U10137/Y (OAI2B1X4MTR)                                 0.029      1.135 r
  U1874/Y (NAND2X4MTR)                                   0.046      1.181 f
  U16402/Y (NOR2X4MTR)                                   0.068      1.249 r
  U6713/Y (BUFX3MTR)                                     0.095      1.344 r
  U17451/Y (OAI22X2MTR)                                  0.046      1.390 f
  U0_BANK_TOP/vACC_3_reg_6__9_/D (DFFRHQX2MTR)           0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_390_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U10941/Y (BUFX10MTR)                                   0.075      0.422 r
  U9722/Y (INVX4MTR)                                     0.041      0.463 f
  U12352/Y (CLKNAND2X2MTR)                               0.035      0.498 r
  U9716/Y (AND2X4MTR)                                    0.100      0.598 r
  U10204/Y (NAND3BX4MTR)                                 0.053      0.651 f
  U5977/Y (NOR2X2MTR)                                    0.077      0.727 r
  U11232/Y (NAND3X4MTR)                                  0.102      0.829 f
  U355/Y (NOR2X6MTR)                                     0.088      0.917 r
  U11353/Y (NAND2X3MTR)                                  0.088      1.004 f
  U2811/Y (INVX2MTR)                                     0.054      1.059 r
  U14776/Y (AOI21X1MTR)                                  0.067      1.125 f
  U11658/Y (NOR2BX2MTR)                                  0.097      1.222 f
  U15118/Y (OAI211X2MTR)                                 0.043      1.265 r
  U4259/Y (NOR2X2MTR)                                    0.059      1.325 f
  U15235/Y (NOR2X1MTR)                                   0.058      1.383 r
  PIM_result_reg_390_/D (DFFRHQX2MTR)                    0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_390_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_262_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U10941/Y (BUFX10MTR)                                   0.075      0.422 r
  U9722/Y (INVX4MTR)                                     0.041      0.463 f
  U12352/Y (CLKNAND2X2MTR)                               0.035      0.498 r
  U9716/Y (AND2X4MTR)                                    0.100      0.598 r
  U10204/Y (NAND3BX4MTR)                                 0.053      0.651 f
  U5977/Y (NOR2X2MTR)                                    0.077      0.727 r
  U11232/Y (NAND3X4MTR)                                  0.102      0.829 f
  U355/Y (NOR2X6MTR)                                     0.088      0.917 r
  U11353/Y (NAND2X3MTR)                                  0.088      1.004 f
  U2811/Y (INVX2MTR)                                     0.054      1.059 r
  U14776/Y (AOI21X1MTR)                                  0.067      1.125 f
  U11658/Y (NOR2BX2MTR)                                  0.097      1.222 f
  U15118/Y (OAI211X2MTR)                                 0.043      1.265 r
  U4259/Y (NOR2X2MTR)                                    0.059      1.325 f
  U15236/Y (NOR2X1MTR)                                   0.058      1.383 r
  PIM_result_reg_262_/D (DFFRHQX2MTR)                    0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_262_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_134_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U10941/Y (BUFX10MTR)                                   0.075      0.422 r
  U9722/Y (INVX4MTR)                                     0.041      0.463 f
  U12352/Y (CLKNAND2X2MTR)                               0.035      0.498 r
  U9716/Y (AND2X4MTR)                                    0.100      0.598 r
  U10204/Y (NAND3BX4MTR)                                 0.053      0.651 f
  U5977/Y (NOR2X2MTR)                                    0.077      0.727 r
  U11232/Y (NAND3X4MTR)                                  0.102      0.829 f
  U355/Y (NOR2X6MTR)                                     0.088      0.917 r
  U11353/Y (NAND2X3MTR)                                  0.088      1.004 f
  U2811/Y (INVX2MTR)                                     0.054      1.059 r
  U14776/Y (AOI21X1MTR)                                  0.067      1.125 f
  U11658/Y (NOR2BX2MTR)                                  0.097      1.222 f
  U15118/Y (OAI211X2MTR)                                 0.043      1.265 r
  U4259/Y (NOR2X2MTR)                                    0.059      1.325 f
  U15237/Y (NOR2X1MTR)                                   0.058      1.383 r
  PIM_result_reg_134_/D (DFFRHQX2MTR)                    0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_134_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U10941/Y (BUFX10MTR)                                   0.075      0.422 r
  U9722/Y (INVX4MTR)                                     0.041      0.463 f
  U12352/Y (CLKNAND2X2MTR)                               0.035      0.498 r
  U9716/Y (AND2X4MTR)                                    0.100      0.598 r
  U10204/Y (NAND3BX4MTR)                                 0.053      0.651 f
  U5977/Y (NOR2X2MTR)                                    0.077      0.727 r
  U11232/Y (NAND3X4MTR)                                  0.102      0.829 f
  U355/Y (NOR2X6MTR)                                     0.088      0.917 r
  U11353/Y (NAND2X3MTR)                                  0.088      1.004 f
  U2811/Y (INVX2MTR)                                     0.054      1.059 r
  U14776/Y (AOI21X1MTR)                                  0.067      1.125 f
  U11658/Y (NOR2BX2MTR)                                  0.097      1.222 f
  U15118/Y (OAI211X2MTR)                                 0.043      1.265 r
  U4259/Y (NOR2X2MTR)                                    0.059      1.325 f
  U15448/Y (NOR2X1MTR)                                   0.058      1.383 r
  PIM_result_reg_6_/D (DFFRHQX2MTR)                      0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_6_/CK (DFFRHQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX2MTR)
                                                         0.157      0.157 r
  U4066/Y (CLKNAND2X2MTR)                                0.098      0.256 f
  U12966/Y (OAI22X1MTR)                                  0.093      0.349 r
  U2558/Y (NOR3X1MTR)                                    0.073      0.422 f
  U13082/Y (AND4X4MTR)                                   0.101      0.523 f
  U5187/Y (NAND2X6MTR)                                   0.047      0.570 r
  U11350/Y (INVX2MTR)                                    0.038      0.608 f
  U4951/Y (CLKNAND2X4MTR)                                0.047      0.655 r
  U5570/Y (INVX4MTR)                                     0.029      0.684 f
  U15831/Y (OAI2B1X4MTR)                                 0.025      0.709 r
  U666/Y (NAND2X2MTR)                                    0.090      0.799 f
  U2168/Y (AOI21X8MTR)                                   0.109      0.908 r
  U1714/Y (NAND2X6MTR)                                   0.062      0.970 f
  U9049/Y (INVX4MTR)                                     0.036      1.006 r
  U476/Y (CLKNAND2X4MTR)                                 0.045      1.051 f
  U1869/Y (OAI2B11X4MTR)                                 0.086      1.137 r
  U1866/Y (OAI21X4MTR)                                   0.061      1.198 f
  U11104/Y (AOI2BB1X2MTR)                                0.101      1.299 r
  U8475/Y (OAI22X1MTR)                                   0.076      1.376 f
  U0_BANK_TOP/vACC_1_reg_3__11_/D (DFFRQX1MTR)           0.000      1.376 f
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__11_/CK (DFFRQX1MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_422_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.483 r
  U13028/Y (AND2X2MTR)                                   0.097      0.580 r
  U12353/Y (NAND3X4MTR)                                  0.060      0.639 f
  U3044/Y (OR2X1MTR)                                     0.137      0.777 f
  U8874/Y (NOR2X4MTR)                                    0.086      0.863 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.943 f
  U4905/Y (NOR2X2MTR)                                    0.099      1.042 r
  U5393/Y (OAI21X1MTR)                                   0.083      1.125 f
  U164/Y (NOR3BX1MTR)                                    0.102      1.228 f
  U2506/Y (NOR3BX2MTR)                                   0.097      1.324 f
  U11506/Y (NOR2X1MTR)                                   0.059      1.383 r
  PIM_result_reg_422_/D (DFFRHQX2MTR)                    0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_422_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_294_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.483 r
  U13028/Y (AND2X2MTR)                                   0.097      0.580 r
  U12353/Y (NAND3X4MTR)                                  0.060      0.639 f
  U3044/Y (OR2X1MTR)                                     0.137      0.777 f
  U8874/Y (NOR2X4MTR)                                    0.086      0.863 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.943 f
  U4905/Y (NOR2X2MTR)                                    0.099      1.042 r
  U5393/Y (OAI21X1MTR)                                   0.083      1.125 f
  U164/Y (NOR3BX1MTR)                                    0.102      1.228 f
  U2506/Y (NOR3BX2MTR)                                   0.097      1.324 f
  U15445/Y (NOR2X1MTR)                                   0.059      1.383 r
  PIM_result_reg_294_/D (DFFRHQX2MTR)                    0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_294_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_166_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.483 r
  U13028/Y (AND2X2MTR)                                   0.097      0.580 r
  U12353/Y (NAND3X4MTR)                                  0.060      0.639 f
  U3044/Y (OR2X1MTR)                                     0.137      0.777 f
  U8874/Y (NOR2X4MTR)                                    0.086      0.863 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.943 f
  U4905/Y (NOR2X2MTR)                                    0.099      1.042 r
  U5393/Y (OAI21X1MTR)                                   0.083      1.125 f
  U164/Y (NOR3BX1MTR)                                    0.102      1.228 f
  U2506/Y (NOR3BX2MTR)                                   0.097      1.324 f
  U15446/Y (NOR2X1MTR)                                   0.059      1.383 r
  PIM_result_reg_166_/D (DFFRHQX2MTR)                    0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_166_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_38_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.483 r
  U13028/Y (AND2X2MTR)                                   0.097      0.580 r
  U12353/Y (NAND3X4MTR)                                  0.060      0.639 f
  U3044/Y (OR2X1MTR)                                     0.137      0.777 f
  U8874/Y (NOR2X4MTR)                                    0.086      0.863 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.943 f
  U4905/Y (NOR2X2MTR)                                    0.099      1.042 r
  U5393/Y (OAI21X1MTR)                                   0.083      1.125 f
  U164/Y (NOR3BX1MTR)                                    0.102      1.228 f
  U2506/Y (NOR3BX2MTR)                                   0.097      1.324 f
  U15447/Y (NOR2X1MTR)                                   0.059      1.383 r
  PIM_result_reg_38_/D (DFFRHQX2MTR)                     0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_38_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_exp_align_reg_6_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 r
  U12892/Y (INVX2MTR)                                    0.043      0.204 f
  U13565/Y (NOR2X4MTR)                                   0.091      0.295 r
  U1184/Y (INVX1MTR)                                     0.064      0.360 f
  U4716/Y (OAI22X1MTR)                                   0.078      0.437 r
  U8449/Y (NAND2BX2MTR)                                  0.110      0.547 r
  U7843/Y (INVX2MTR)                                     0.049      0.596 f
  U5061/Y (NAND2X3MTR)                                   0.063      0.659 r
  U1336/Y (INVX4MTR)                                     0.040      0.699 f
  U5062/Y (AOI21X6MTR)                                   0.086      0.785 r
  U1554/Y (OAI21X6MTR)                                   0.072      0.856 f
  U3804/Y (INVX4MTR)                                     0.039      0.896 r
  U1335/Y (NOR2X2MTR)                                    0.027      0.923 f
  U8752/Y (NOR2X2MTR)                                    0.067      0.989 r
  U2794/Y (NOR2X2MTR)                                    0.037      1.026 f
  U10961/Y (AOI21X1MTR)                                  0.058      1.084 r
  U9079/Y (OAI2BB1X2MTR)                                 0.061      1.145 f
  U6139/Y (AOI21X4MTR)                                   0.074      1.219 r
  U4507/Y (AND2X4MTR)                                    0.118      1.337 r
  U4923/Y (OAI22X1MTR)                                   0.063      1.399 f
  U0_BANK_TOP/vACC_1_reg_1__14_/D (DFFRHQX4MTR)          0.000      1.399 f
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U9431/Y (NAND2X4MTR)                                   0.054      0.956 f
  U13494/Y (AOI21X2MTR)                                  0.088      1.044 r
  U1320/Y (XNOR2X2MTR)                                   0.092      1.136 r
  U1319/Y (OAI22X4MTR)                                   0.098      1.234 f
  U82/Y (AOI21X4MTR)                                     0.095      1.329 r
  U17267/Y (OAI22X2MTR)                                  0.059      1.388 f
  U0_BANK_TOP/vACC_1_reg_7__9_/D (DFFRHQX2MTR)           0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/Q (DFFRHQX1MTR)
                                                         0.152      0.152 r
  U1280/Y (INVX2MTR)                                     0.052      0.203 f
  U14515/Y (NOR2X4MTR)                                   0.092      0.296 r
  U14548/Y (INVX2MTR)                                    0.055      0.351 f
  U14421/Y (INVX2MTR)                                    0.042      0.392 r
  U12896/Y (OAI2BB1X2MTR)                                0.094      0.486 r
  U1143/Y (AOI2B1X2MTR)                                  0.037      0.523 f
  U11176/Y (NAND3X4MTR)                                  0.051      0.574 r
  U10892/Y (INVX3MTR)                                    0.033      0.607 f
  U4290/Y (NAND2BX4MTR)                                  0.086      0.693 f
  U731/Y (OAI21X3MTR)                                    0.087      0.779 r
  U1400/Y (NAND2X4MTR)                                   0.054      0.834 f
  U1877/Y (NAND2X4MTR)                                   0.050      0.884 r
  U2267/Y (NAND2X8MTR)                                   0.046      0.929 f
  U2856/Y (NAND2X8MTR)                                   0.041      0.970 r
  U10721/Y (CLKNAND2X4MTR)                               0.051      1.021 f
  U1932/Y (NAND2X8MTR)                                   0.049      1.070 r
  U9643/Y (CLKNAND2X4MTR)                                0.047      1.117 f
  U1313/Y (NAND3X6MTR)                                   0.050      1.167 r
  U9382/Y (CLKNAND2X4MTR)                                0.060      1.227 f
  U11884/Y (XOR2X8MTR)                                   0.086      1.313 f
  U1311/Y (OAI22X2MTR)                                   0.062      1.374 r
  U0_BANK_TOP/vACC_0_reg_6__19_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U8716/Y (NAND2X2MTR)                                   0.065      0.604 f
  U5117/Y (INVX4MTR)                                     0.053      0.657 r
  U6479/Y (NAND2X2MTR)                                   0.060      0.718 f
  U11369/Y (OAI21X2MTR)                                  0.118      0.836 r
  U319/Y (AOI21X6MTR)                                    0.051      0.887 f
  U12295/Y (OA21X4MTR)                                   0.153      1.040 f
  U2201/Y (NAND2X8MTR)                                   0.055      1.095 r
  U7598/Y (NAND2X8MTR)                                   0.048      1.142 f
  U8224/Y (INVX2MTR)                                     0.043      1.185 r
  U11707/Y (NAND2X4MTR)                                  0.048      1.233 f
  U9611/Y (XNOR2X8MTR)                                   0.079      1.313 f
  U17137/Y (OAI22X2MTR)                                  0.062      1.375 r
  U0_BANK_TOP/vACC_2_reg_2__18_/D (DFFRHQX2MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U8397/Y (CLKNAND2X2MTR)                                0.051      0.593 f
  U489/Y (INVX2MTR)                                      0.057      0.651 r
  U7611/Y (NOR2X1MTR)                                    0.063      0.714 f
  U6010/Y (OAI2B11X1MTR)                                 0.177      0.890 f
  U5980/Y (AOI21X1MTR)                                   0.079      0.970 r
  U8083/Y (OAI2B1X1MTR)                                  0.079      1.048 f
  U1483/Y (INVX2MTR)                                     0.052      1.100 r
  U220/Y (CLKNAND2X4MTR)                                 0.051      1.151 f
  U4260/Y (NAND3X2MTR)                                   0.059      1.210 r
  U10275/Y (OAI2B1X4MTR)                                 0.063      1.273 f
  U5451/Y (OAI22X1MTR)                                   0.053      1.326 r
  U0_BANK_TOP/vACC_1_reg_2__21_/D (DFFRQX1MTR)           0.000      1.326 r
  data arrival time                                                 1.326

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__21_/CK (DFFRQX1MTR)          0.000      1.515 r
  library setup time                                    -0.179      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.326
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/Q (DFFRHQX1MTR)
                                                         0.147      0.147 f
  U882/Y (AND2X4MTR)                                     0.106      0.253 f
  U3578/Y (INVX3MTR)                                     0.048      0.301 r
  U9233/Y (OAI22X1MTR)                                   0.073      0.374 f
  U13060/Y (NOR2X1MTR)                                   0.088      0.463 r
  U1604/Y (NAND4X4MTR)                                   0.098      0.561 f
  U8831/Y (INVX3MTR)                                     0.083      0.644 r
  U1374/Y (NAND2X6MTR)                                   0.063      0.706 f
  U648/Y (AOI21X4MTR)                                    0.105      0.811 r
  U2000/Y (OAI21X6MTR)                                   0.077      0.888 f
  U2508/Y (NAND3X8MTR)                                   0.055      0.943 r
  U9674/Y (NAND2X12MTR)                                  0.050      0.992 f
  U12403/Y (INVX2MTR)                                    0.043      1.036 r
  U2593/Y (INVX2MTR)                                     0.028      1.064 f
  U2184/Y (NAND2X2MTR)                                   0.028      1.092 r
  U8641/Y (NAND3X2MTR)                                   0.094      1.186 f
  U8820/Y (NAND3X4MTR)                                   0.080      1.266 r
  U1598/Y (OAI2B2X2MTR)                                  0.108      1.374 r
  U0_BANK_TOP/vACC_3_reg_2__11_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_150_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.059 f
  U5369/Y (INVX3MTR)                                     0.059      1.118 r
  U13721/Y (AOI21X1MTR)                                  0.041      1.159 f
  U4829/Y (OAI21X1MTR)                                   0.092      1.251 r
  U10308/Y (NOR2X2MTR)                                   0.055      1.306 f
  U11408/Y (NOR2X1MTR)                                   0.055      1.361 r
  PIM_result_reg_150_/D (DFFRHQX1MTR)                    0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_150_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U16491/Y (CLKNAND2X2MTR)                               0.058      0.461 f
  U11815/Y (OAI2B11X4MTR)                                0.051      0.512 r
  U1856/Y (OAI2B1X4MTR)                                  0.062      0.573 f
  U6133/Y (CLKNAND2X4MTR)                                0.054      0.627 r
  U5397/Y (NOR2X1MTR)                                    0.053      0.680 f
  U6711/Y (NOR2X3MTR)                                    0.092      0.772 r
  U2398/Y (AOI21X8MTR)                                   0.074      0.846 f
  U6632/Y (OAI21X6MTR)                                   0.091      0.937 r
  U8656/Y (NAND2X4MTR)                                   0.065      1.003 f
  U1579/Y (NAND2X6MTR)                                   0.062      1.065 r
  U10081/Y (NAND2X4MTR)                                  0.044      1.109 f
  U9218/Y (NAND3X4MTR)                                   0.051      1.160 r
  U5210/Y (CLKNAND2X4MTR)                                0.051      1.211 f
  U136/Y (XNOR2X4MTR)                                    0.095      1.306 f
  U10248/Y (OAI22X2MTR)                                  0.069      1.375 r
  U0_BANK_TOP/vACC_3_reg_4__17_/D (DFFRHQX2MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.114      0.114 f
  U3893/Y (INVX14MTR)                                    0.038      0.152 r
  U4134/Y (CLKNAND2X4MTR)                                0.051      0.203 f
  U15387/Y (CLKNAND2X8MTR)                               0.053      0.256 r
  U9895/Y (INVX8MTR)                                     0.042      0.298 f
  U3519/Y (INVX4MTR)                                     0.052      0.350 r
  U5220/Y (NAND2X2MTR)                                   0.073      0.423 f
  U4102/Y (NOR2X4MTR)                                    0.082      0.505 r
  U4098/Y (OAI21X3MTR)                                   0.063      0.568 f
  U2477/Y (CLKNAND2X4MTR)                                0.051      0.619 r
  U4103/Y (NAND2X3MTR)                                   0.042      0.661 f
  U10756/Y (XNOR2X2MTR)                                  0.073      0.734 f
  U10735/Y (NOR2X4MTR)                                   0.068      0.802 r
  U667/Y (NAND2BX2MTR)                                   0.089      0.891 r
  U3520/Y (INVX4MTR)                                     0.042      0.933 f
  U13389/Y (OAI21X6MTR)                                  0.080      1.013 r
  U8175/Y (NAND2X4MTR)                                   0.045      1.059 f
  U11272/Y (NAND2X3MTR)                                  0.039      1.098 r
  U8741/Y (AOI21X2MTR)                                   0.060      1.158 f
  U17025/Y (AOI21X2MTR)                                  0.095      1.252 r
  U16484/Y (NAND3BX4MTR)                                 0.072      1.324 f
  U65/Y (NOR2X1MTR)                                      0.068      1.391 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_22_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.059 f
  U5369/Y (INVX3MTR)                                     0.059      1.118 r
  U13721/Y (AOI21X1MTR)                                  0.041      1.159 f
  U4829/Y (OAI21X1MTR)                                   0.092      1.251 r
  U10308/Y (NOR2X2MTR)                                   0.055      1.306 f
  U11364/Y (NOR2X1MTR)                                   0.055      1.361 r
  PIM_result_reg_22_/D (DFFRHQX1MTR)                     0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_22_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_278_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.059 f
  U5369/Y (INVX3MTR)                                     0.059      1.118 r
  U13721/Y (AOI21X1MTR)                                  0.041      1.159 f
  U4829/Y (OAI21X1MTR)                                   0.092      1.251 r
  U10308/Y (NOR2X2MTR)                                   0.055      1.306 f
  U11389/Y (NOR2X1MTR)                                   0.055      1.361 r
  PIM_result_reg_278_/D (DFFRHQX1MTR)                    0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_278_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_406_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.059 f
  U5369/Y (INVX3MTR)                                     0.059      1.118 r
  U13721/Y (AOI21X1MTR)                                  0.041      1.159 f
  U4829/Y (OAI21X1MTR)                                   0.092      1.251 r
  U10308/Y (NOR2X2MTR)                                   0.055      1.306 f
  U11401/Y (NOR2X1MTR)                                   0.055      1.361 r
  PIM_result_reg_406_/D (DFFRHQX1MTR)                    0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_406_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U9208/Y (INVX4MTR)                                     0.048      0.401 r
  U5240/Y (CLKNAND2X2MTR)                                0.057      0.458 f
  U2152/Y (AOI21X2MTR)                                   0.080      0.537 r
  U10742/Y (NOR2X2MTR)                                   0.053      0.590 f
  U16477/Y (NAND3X4MTR)                                  0.056      0.646 r
  U2515/Y (INVX4MTR)                                     0.030      0.676 f
  U10337/Y (CLKNAND2X4MTR)                               0.036      0.712 r
  U5105/Y (INVX4MTR)                                     0.029      0.741 f
  U16153/Y (NOR2X4MTR)                                   0.045      0.787 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U2089/Y (NAND2X4MTR)                                   0.052      0.893 r
  U2087/Y (NAND2X6MTR)                                   0.047      0.940 f
  U7624/Y (INVX2MTR)                                     0.045      0.985 r
  U9521/Y (AND3X4MTR)                                    0.089      1.074 r
  U1950/Y (NOR2X3MTR)                                    0.032      1.106 f
  U10137/Y (OAI2B1X4MTR)                                 0.029      1.135 r
  U1874/Y (NAND2X4MTR)                                   0.046      1.181 f
  U16402/Y (NOR2X4MTR)                                   0.068      1.249 r
  U6713/Y (BUFX3MTR)                                     0.095      1.344 r
  U4940/Y (OAI22X2MTR)                                   0.046      1.390 f
  U0_BANK_TOP/vACC_0_reg_6__9_/D (DFFRHQX2MTR)           0.000      1.390 f
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_277_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.059 f
  U5369/Y (INVX3MTR)                                     0.059      1.118 r
  U11613/Y (CLKNAND2X2MTR)                               0.044      1.162 f
  U7197/Y (OAI21X1MTR)                                   0.035      1.197 r
  U11491/Y (NAND3BX2MTR)                                 0.083      1.280 r
  U2692/Y (NOR2BX2MTR)                                   0.049      1.329 f
  U11400/Y (NOR2X1MTR)                                   0.054      1.383 r
  PIM_result_reg_277_/D (DFFRHQX2MTR)                    0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_277_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.059 f
  U5369/Y (INVX3MTR)                                     0.059      1.118 r
  U11613/Y (CLKNAND2X2MTR)                               0.044      1.162 f
  U7197/Y (OAI21X1MTR)                                   0.035      1.197 r
  U11491/Y (NAND3BX2MTR)                                 0.083      1.280 r
  U2692/Y (NOR2BX2MTR)                                   0.049      1.329 f
  U11394/Y (NOR2X1MTR)                                   0.054      1.383 r
  PIM_result_reg_21_/D (DFFRHQX2MTR)                     0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_21_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_405_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.059 f
  U5369/Y (INVX3MTR)                                     0.059      1.118 r
  U11613/Y (CLKNAND2X2MTR)                               0.044      1.162 f
  U7197/Y (OAI21X1MTR)                                   0.035      1.197 r
  U11491/Y (NAND3BX2MTR)                                 0.083      1.280 r
  U2692/Y (NOR2BX2MTR)                                   0.049      1.329 f
  U11403/Y (NOR2X1MTR)                                   0.054      1.383 r
  PIM_result_reg_405_/D (DFFRHQX2MTR)                    0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_405_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 f
  U1286/Y (INVX4MTR)                                     0.046      0.171 r
  U1274/Y (INVX4MTR)                                     0.039      0.210 f
  U1189/Y (NOR2BX4MTR)                                   0.080      0.291 r
  U15929/Y (AOI22X1MTR)                                  0.090      0.381 f
  U9303/Y (NAND3BX4MTR)                                  0.074      0.455 r
  U12727/Y (OAI2BB2X8MTR)                                0.107      0.562 r
  U6704/Y (INVX2MTR)                                     0.039      0.600 f
  U7752/Y (CLKNAND2X2MTR)                                0.044      0.644 r
  U1952/Y (INVX2MTR)                                     0.043      0.687 f
  U12368/Y (NOR2X2MTR)                                   0.090      0.777 r
  U12355/Y (NAND2X2MTR)                                  0.088      0.865 f
  U10901/Y (NOR2X1MTR)                                   0.082      0.947 r
  U2009/Y (NAND2X2MTR)                                   0.062      1.009 f
  U4846/Y (NAND2X4MTR)                                   0.053      1.062 r
  U8915/Y (NAND2X4MTR)                                   0.050      1.112 f
  U10054/Y (NAND3X8MTR)                                  0.049      1.161 r
  U4455/Y (CLKNAND2X4MTR)                                0.051      1.211 f
  U7180/Y (XNOR2X2MTR)                                   0.092      1.303 r
  U12783/Y (OAI22X1MTR)                                  0.092      1.395 f
  U0_BANK_TOP/vACC_3_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 f
  U1286/Y (INVX4MTR)                                     0.046      0.171 r
  U1274/Y (INVX4MTR)                                     0.039      0.210 f
  U1189/Y (NOR2BX4MTR)                                   0.080      0.291 r
  U15929/Y (AOI22X1MTR)                                  0.090      0.381 f
  U9303/Y (NAND3BX4MTR)                                  0.074      0.455 r
  U12727/Y (OAI2BB2X8MTR)                                0.107      0.562 r
  U6704/Y (INVX2MTR)                                     0.039      0.600 f
  U7752/Y (CLKNAND2X2MTR)                                0.044      0.644 r
  U1952/Y (INVX2MTR)                                     0.043      0.687 f
  U12368/Y (NOR2X2MTR)                                   0.090      0.777 r
  U12355/Y (NAND2X2MTR)                                  0.088      0.865 f
  U10901/Y (NOR2X1MTR)                                   0.082      0.947 r
  U2009/Y (NAND2X2MTR)                                   0.062      1.009 f
  U4846/Y (NAND2X4MTR)                                   0.053      1.062 r
  U8915/Y (NAND2X4MTR)                                   0.050      1.112 f
  U10054/Y (NAND3X8MTR)                                  0.049      1.161 r
  U4455/Y (CLKNAND2X4MTR)                                0.051      1.211 f
  U7180/Y (XNOR2X2MTR)                                   0.092      1.303 r
  U12785/Y (OAI22X1MTR)                                  0.092      1.395 f
  U0_BANK_TOP/vACC_2_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 f
  U1286/Y (INVX4MTR)                                     0.046      0.171 r
  U1274/Y (INVX4MTR)                                     0.039      0.210 f
  U1189/Y (NOR2BX4MTR)                                   0.080      0.291 r
  U15929/Y (AOI22X1MTR)                                  0.090      0.381 f
  U9303/Y (NAND3BX4MTR)                                  0.074      0.455 r
  U12727/Y (OAI2BB2X8MTR)                                0.107      0.562 r
  U6704/Y (INVX2MTR)                                     0.039      0.600 f
  U7752/Y (CLKNAND2X2MTR)                                0.044      0.644 r
  U1952/Y (INVX2MTR)                                     0.043      0.687 f
  U12368/Y (NOR2X2MTR)                                   0.090      0.777 r
  U12355/Y (NAND2X2MTR)                                  0.088      0.865 f
  U10901/Y (NOR2X1MTR)                                   0.082      0.947 r
  U2009/Y (NAND2X2MTR)                                   0.062      1.009 f
  U4846/Y (NAND2X4MTR)                                   0.053      1.062 r
  U8915/Y (NAND2X4MTR)                                   0.050      1.112 f
  U10054/Y (NAND3X8MTR)                                  0.049      1.161 r
  U4455/Y (CLKNAND2X4MTR)                                0.051      1.211 f
  U7180/Y (XNOR2X2MTR)                                   0.092      1.303 r
  U12786/Y (OAI22X1MTR)                                  0.092      1.395 f
  U0_BANK_TOP/vACC_1_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 f
  U1286/Y (INVX4MTR)                                     0.046      0.171 r
  U1274/Y (INVX4MTR)                                     0.039      0.210 f
  U1189/Y (NOR2BX4MTR)                                   0.080      0.291 r
  U15929/Y (AOI22X1MTR)                                  0.090      0.381 f
  U9303/Y (NAND3BX4MTR)                                  0.074      0.455 r
  U12727/Y (OAI2BB2X8MTR)                                0.107      0.562 r
  U6704/Y (INVX2MTR)                                     0.039      0.600 f
  U7752/Y (CLKNAND2X2MTR)                                0.044      0.644 r
  U1952/Y (INVX2MTR)                                     0.043      0.687 f
  U12368/Y (NOR2X2MTR)                                   0.090      0.777 r
  U12355/Y (NAND2X2MTR)                                  0.088      0.865 f
  U10901/Y (NOR2X1MTR)                                   0.082      0.947 r
  U2009/Y (NAND2X2MTR)                                   0.062      1.009 f
  U4846/Y (NAND2X4MTR)                                   0.053      1.062 r
  U8915/Y (NAND2X4MTR)                                   0.050      1.112 f
  U10054/Y (NAND3X8MTR)                                  0.049      1.161 r
  U4455/Y (CLKNAND2X4MTR)                                0.051      1.211 f
  U7180/Y (XNOR2X2MTR)                                   0.092      1.303 r
  U12780/Y (OAI22X1MTR)                                  0.092      1.395 f
  U0_BANK_TOP/vACC_0_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.395 f
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_493_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U9071/Y (INVX2MTR)                                     0.042      0.922 f
  U8149/Y (NOR2X4MTR)                                    0.065      0.986 r
  U1420/Y (NAND3X3MTR)                                   0.092      1.079 f
  U2838/Y (NAND3X2MTR)                                   0.086      1.165 r
  U960/Y (NOR3X4MTR)                                     0.046      1.211 f
  U3709/Y (INVX2MTR)                                     0.042      1.253 r
  U4268/Y (AOI2B1X2MTR)                                  0.066      1.319 f
  U11482/Y (NOR2X1MTR)                                   0.063      1.382 r
  PIM_result_reg_493_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_493_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_365_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U9071/Y (INVX2MTR)                                     0.042      0.922 f
  U8149/Y (NOR2X4MTR)                                    0.065      0.986 r
  U1420/Y (NAND3X3MTR)                                   0.092      1.079 f
  U2838/Y (NAND3X2MTR)                                   0.086      1.165 r
  U960/Y (NOR3X4MTR)                                     0.046      1.211 f
  U3709/Y (INVX2MTR)                                     0.042      1.253 r
  U4268/Y (AOI2B1X2MTR)                                  0.066      1.319 f
  U6369/Y (NOR2X1MTR)                                    0.063      1.382 r
  PIM_result_reg_365_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_365_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_237_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U9071/Y (INVX2MTR)                                     0.042      0.922 f
  U8149/Y (NOR2X4MTR)                                    0.065      0.986 r
  U1420/Y (NAND3X3MTR)                                   0.092      1.079 f
  U2838/Y (NAND3X2MTR)                                   0.086      1.165 r
  U960/Y (NOR3X4MTR)                                     0.046      1.211 f
  U3709/Y (INVX2MTR)                                     0.042      1.253 r
  U4268/Y (AOI2B1X2MTR)                                  0.066      1.319 f
  U6361/Y (NOR2X1MTR)                                    0.063      1.382 r
  PIM_result_reg_237_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_237_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_109_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U12133/Y (BUFX16MTR)                                   0.071      0.415 r
  U8423/Y (INVX4MTR)                                     0.035      0.450 f
  U16928/Y (CLKNAND2X2MTR)                               0.040      0.490 r
  U12276/Y (NAND4X4MTR)                                  0.133      0.623 f
  U10400/Y (NOR2X3MTR)                                   0.113      0.736 r
  U7297/Y (NAND3X4MTR)                                   0.071      0.807 f
  U2412/Y (NOR2X6MTR)                                    0.073      0.879 r
  U9071/Y (INVX2MTR)                                     0.042      0.922 f
  U8149/Y (NOR2X4MTR)                                    0.065      0.986 r
  U1420/Y (NAND3X3MTR)                                   0.092      1.079 f
  U2838/Y (NAND3X2MTR)                                   0.086      1.165 r
  U960/Y (NOR3X4MTR)                                     0.046      1.211 f
  U3709/Y (INVX2MTR)                                     0.042      1.253 r
  U4268/Y (AOI2B1X2MTR)                                  0.066      1.319 f
  U6370/Y (NOR2X1MTR)                                    0.063      1.382 r
  PIM_result_reg_109_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_109_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_65_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U6226/Y (NAND2X1MTR)                                   0.037      0.502 r
  U7365/Y (NAND2X1MTR)                                   0.056      0.558 f
  U9029/Y (NOR2X2MTR)                                    0.071      0.629 r
  U2270/Y (AND2X2MTR)                                    0.138      0.768 r
  U14905/Y (OAI22X1MTR)                                  0.087      0.855 f
  U14904/Y (AOI211X1MTR)                                 0.115      0.969 r
  U11743/Y (OAI211X1MTR)                                 0.114      1.084 f
  U9482/Y (AO21X2MTR)                                    0.146      1.229 f
  U9403/Y (NOR2X2MTR)                                    0.100      1.330 r
  U15695/Y (NOR2X1MTR)                                   0.049      1.379 f
  PIM_result_reg_65_/D (DFFRQX2MTR)                      0.000      1.379 f
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_65_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_193_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U6226/Y (NAND2X1MTR)                                   0.037      0.502 r
  U7365/Y (NAND2X1MTR)                                   0.056      0.558 f
  U9029/Y (NOR2X2MTR)                                    0.071      0.629 r
  U2270/Y (AND2X2MTR)                                    0.138      0.768 r
  U14905/Y (OAI22X1MTR)                                  0.087      0.855 f
  U14904/Y (AOI211X1MTR)                                 0.115      0.969 r
  U11743/Y (OAI211X1MTR)                                 0.114      1.084 f
  U9482/Y (AO21X2MTR)                                    0.146      1.229 f
  U9403/Y (NOR2X2MTR)                                    0.100      1.330 r
  U15661/Y (NOR2X1MTR)                                   0.049      1.379 f
  PIM_result_reg_193_/D (DFFRQX2MTR)                     0.000      1.379 f
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_193_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_321_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U6226/Y (NAND2X1MTR)                                   0.037      0.502 r
  U7365/Y (NAND2X1MTR)                                   0.056      0.558 f
  U9029/Y (NOR2X2MTR)                                    0.071      0.629 r
  U2270/Y (AND2X2MTR)                                    0.138      0.768 r
  U14905/Y (OAI22X1MTR)                                  0.087      0.855 f
  U14904/Y (AOI211X1MTR)                                 0.115      0.969 r
  U11743/Y (OAI211X1MTR)                                 0.114      1.084 f
  U9482/Y (AO21X2MTR)                                    0.146      1.229 f
  U9403/Y (NOR2X2MTR)                                    0.100      1.330 r
  U11542/Y (NOR2X1MTR)                                   0.049      1.379 f
  PIM_result_reg_321_/D (DFFRQX2MTR)                     0.000      1.379 f
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_321_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_449_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U6226/Y (NAND2X1MTR)                                   0.037      0.502 r
  U7365/Y (NAND2X1MTR)                                   0.056      0.558 f
  U9029/Y (NOR2X2MTR)                                    0.071      0.629 r
  U2270/Y (AND2X2MTR)                                    0.138      0.768 r
  U14905/Y (OAI22X1MTR)                                  0.087      0.855 f
  U14904/Y (AOI211X1MTR)                                 0.115      0.969 r
  U11743/Y (OAI211X1MTR)                                 0.114      1.084 f
  U9482/Y (AO21X2MTR)                                    0.146      1.229 f
  U9403/Y (NOR2X2MTR)                                    0.100      1.330 r
  U15591/Y (NOR2X1MTR)                                   0.049      1.379 f
  PIM_result_reg_449_/D (DFFRQX2MTR)                     0.000      1.379 f
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_449_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U1247/Y (BUFX6MTR)                                     0.082      0.199 f
  U1222/Y (NOR2X6MTR)                                    0.090      0.289 r
  U4170/Y (INVX4MTR)                                     0.041      0.330 f
  U3512/Y (INVX3MTR)                                     0.038      0.369 r
  U12674/Y (AOI22X2MTR)                                  0.045      0.414 f
  U3649/Y (AND3X4MTR)                                    0.122      0.536 f
  U721/Y (NAND2X4MTR)                                    0.049      0.585 r
  U9853/Y (INVX3MTR)                                     0.053      0.639 f
  U6730/Y (CLKOR2X4MTR)                                  0.104      0.743 f
  U9124/Y (OAI2BB1X4MTR)                                 0.041      0.784 r
  U10099/Y (NAND3X4MTR)                                  0.058      0.842 f
  U1382/Y (NAND3X6MTR)                                   0.053      0.895 r
  U9547/Y (INVX2MTR)                                     0.052      0.947 f
  U6260/Y (OAI21X2MTR)                                   0.074      1.021 r
  U9566/Y (OAI2BB1X4MTR)                                 0.108      1.129 r
  U3129/Y (NAND3X8MTR)                                   0.061      1.190 f
  U9600/Y (INVX2MTR)                                     0.042      1.232 r
  U2616/Y (AOI21X2MTR)                                   0.073      1.305 f
  U1452/Y (OAI22X2MTR)                                   0.069      1.375 r
  U0_BANK_TOP/vACC_0_reg_5__20_/D (DFFRHQX2MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_149_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.059 f
  U5369/Y (INVX3MTR)                                     0.059      1.118 r
  U11613/Y (CLKNAND2X2MTR)                               0.044      1.162 f
  U7197/Y (OAI21X1MTR)                                   0.035      1.197 r
  U11491/Y (NAND3BX2MTR)                                 0.083      1.280 r
  U2692/Y (NOR2BX2MTR)                                   0.049      1.329 f
  U11398/Y (NOR2X1MTR)                                   0.054      1.383 r
  PIM_result_reg_149_/D (DFFRHQX2MTR)                    0.000      1.383 r
  data arrival time                                                 1.383

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_149_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.383
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U12118/Y (INVX12MTR)                                   0.041      0.188 f
  U1934/Y (NAND3X12MTR)                                  0.048      0.236 r
  U1728/Y (INVX16MTR)                                    0.046      0.283 f
  U5129/Y (INVX12MTR)                                    0.038      0.321 r
  U2236/Y (INVX8MTR)                                     0.027      0.348 f
  U1186/Y (NAND2X4MTR)                                   0.026      0.373 r
  U2043/Y (OR2X4MTR)                                     0.073      0.447 r
  U8746/Y (NAND3X4MTR)                                   0.056      0.502 f
  U1987/Y (AOI21X4MTR)                                   0.075      0.577 r
  U9367/Y (NAND2X6MTR)                                   0.066      0.642 f
  U9366/Y (INVX8MTR)                                     0.042      0.684 r
  U754/Y (NAND2X5MTR)                                    0.046      0.731 f
  U16989/Y (AOI21X8MTR)                                  0.081      0.812 r
  U11711/Y (OAI21X8MTR)                                  0.069      0.880 f
  U1886/Y (NAND2X8MTR)                                   0.050      0.931 r
  U1738/Y (NAND2X2MTR)                                   0.045      0.976 f
  U9062/Y (OAI2BB1X2MTR)                                 0.041      1.017 r
  U1569/Y (OAI2BB1X2MTR)                                 0.049      1.066 f
  U11857/Y (XNOR2X2MTR)                                  0.079      1.145 f
  U1894/Y (NAND2X4MTR)                                   0.052      1.197 r
  U9095/Y (OAI211X8MTR)                                  0.069      1.266 f
  U5690/Y (INVX3MTR)                                     0.052      1.318 r
  U12519/Y (OAI22X1MTR)                                  0.063      1.381 f
  U0_BANK_TOP/vACC_3_reg_7__13_/D (DFFRHQX2MTR)          0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U9208/Y (INVX4MTR)                                     0.048      0.401 r
  U5240/Y (CLKNAND2X2MTR)                                0.057      0.458 f
  U2152/Y (AOI21X2MTR)                                   0.080      0.537 r
  U10742/Y (NOR2X2MTR)                                   0.053      0.590 f
  U16477/Y (NAND3X4MTR)                                  0.056      0.646 r
  U2515/Y (INVX4MTR)                                     0.030      0.676 f
  U10337/Y (CLKNAND2X4MTR)                               0.036      0.712 r
  U5105/Y (INVX4MTR)                                     0.029      0.741 f
  U16153/Y (NOR2X4MTR)                                   0.045      0.787 r
  U8169/Y (NAND3X4MTR)                                   0.055      0.841 f
  U2089/Y (NAND2X4MTR)                                   0.052      0.893 r
  U2087/Y (NAND2X6MTR)                                   0.047      0.940 f
  U4851/Y (CLKNAND2X8MTR)                                0.052      0.992 r
  U9142/Y (NAND3X4MTR)                                   0.056      1.048 f
  U17061/Y (NAND2BX4MTR)                                 0.093      1.142 f
  U16452/Y (OAI211X4MTR)                                 0.044      1.186 r
  U4918/Y (INVX2MTR)                                     0.049      1.234 f
  U7004/Y (NOR2X3MTR)                                    0.087      1.321 r
  U6083/Y (OAI22X1MTR)                                   0.077      1.398 f
  U0_BANK_TOP/vACC_1_reg_6__13_/D (DFFRHQX4MTR)          0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.107      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U1247/Y (BUFX6MTR)                                     0.082      0.199 f
  U1222/Y (NOR2X6MTR)                                    0.090      0.289 r
  U4170/Y (INVX4MTR)                                     0.041      0.330 f
  U3512/Y (INVX3MTR)                                     0.038      0.369 r
  U12674/Y (AOI22X2MTR)                                  0.045      0.414 f
  U3649/Y (AND3X4MTR)                                    0.122      0.536 f
  U721/Y (NAND2X4MTR)                                    0.049      0.585 r
  U9853/Y (INVX3MTR)                                     0.053      0.639 f
  U6730/Y (CLKOR2X4MTR)                                  0.104      0.743 f
  U9124/Y (OAI2BB1X4MTR)                                 0.041      0.784 r
  U10099/Y (NAND3X4MTR)                                  0.058      0.842 f
  U1382/Y (NAND3X6MTR)                                   0.053      0.895 r
  U9547/Y (INVX2MTR)                                     0.052      0.947 f
  U6260/Y (OAI21X2MTR)                                   0.074      1.021 r
  U9566/Y (OAI2BB1X4MTR)                                 0.108      1.129 r
  U3129/Y (NAND3X8MTR)                                   0.061      1.190 f
  U9600/Y (INVX2MTR)                                     0.042      1.232 r
  U2616/Y (AOI21X2MTR)                                   0.073      1.305 f
  U15904/Y (OAI22X2MTR)                                  0.069      1.375 r
  U0_BANK_TOP/vACC_2_reg_5__20_/D (DFFRHQX2MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U6632/Y (OAI21X6MTR)                                   0.071      0.927 f
  U8656/Y (NAND2X4MTR)                                   0.054      0.980 r
  U1579/Y (NAND2X6MTR)                                   0.068      1.049 f
  U10081/Y (NAND2X4MTR)                                  0.045      1.094 r
  U9218/Y (NAND3X4MTR)                                   0.078      1.172 f
  U5210/Y (CLKNAND2X4MTR)                                0.055      1.227 r
  U136/Y (XNOR2X4MTR)                                    0.091      1.318 r
  U10571/Y (OAI22X2MTR)                                  0.068      1.386 f
  U0_BANK_TOP/vACC_2_reg_4__17_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U6632/Y (OAI21X6MTR)                                   0.071      0.927 f
  U8656/Y (NAND2X4MTR)                                   0.054      0.980 r
  U1579/Y (NAND2X6MTR)                                   0.068      1.049 f
  U10081/Y (NAND2X4MTR)                                  0.045      1.094 r
  U9218/Y (NAND3X4MTR)                                   0.078      1.172 f
  U5210/Y (CLKNAND2X4MTR)                                0.055      1.227 r
  U136/Y (XNOR2X4MTR)                                    0.091      1.318 r
  U12075/Y (OAI22X2MTR)                                  0.068      1.386 f
  U0_BANK_TOP/vACC_1_reg_4__17_/D (DFFRHQX2MTR)          0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.010


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U12118/Y (INVX12MTR)                                   0.041      0.188 f
  U1934/Y (NAND3X12MTR)                                  0.048      0.236 r
  U1728/Y (INVX16MTR)                                    0.046      0.283 f
  U5129/Y (INVX12MTR)                                    0.038      0.321 r
  U2236/Y (INVX8MTR)                                     0.027      0.348 f
  U1186/Y (NAND2X4MTR)                                   0.026      0.373 r
  U2043/Y (OR2X4MTR)                                     0.073      0.447 r
  U8746/Y (NAND3X4MTR)                                   0.056      0.502 f
  U1987/Y (AOI21X4MTR)                                   0.075      0.577 r
  U9367/Y (NAND2X6MTR)                                   0.066      0.642 f
  U9366/Y (INVX8MTR)                                     0.042      0.684 r
  U754/Y (NAND2X5MTR)                                    0.046      0.731 f
  U16989/Y (AOI21X8MTR)                                  0.081      0.812 r
  U11711/Y (OAI21X8MTR)                                  0.069      0.880 f
  U1886/Y (NAND2X8MTR)                                   0.050      0.931 r
  U1738/Y (NAND2X2MTR)                                   0.045      0.976 f
  U9062/Y (OAI2BB1X2MTR)                                 0.041      1.017 r
  U1569/Y (OAI2BB1X2MTR)                                 0.049      1.066 f
  U11857/Y (XNOR2X2MTR)                                  0.079      1.145 f
  U1894/Y (NAND2X4MTR)                                   0.052      1.197 r
  U9095/Y (OAI211X8MTR)                                  0.069      1.266 f
  U5690/Y (INVX3MTR)                                     0.052      1.318 r
  U12520/Y (OAI22X1MTR)                                  0.063      1.381 f
  U0_BANK_TOP/vACC_1_reg_7__13_/D (DFFRHQX2MTR)          0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U1247/Y (BUFX6MTR)                                     0.082      0.199 f
  U1222/Y (NOR2X6MTR)                                    0.090      0.289 r
  U4170/Y (INVX4MTR)                                     0.041      0.330 f
  U3512/Y (INVX3MTR)                                     0.038      0.369 r
  U12674/Y (AOI22X2MTR)                                  0.045      0.414 f
  U3649/Y (AND3X4MTR)                                    0.122      0.536 f
  U721/Y (NAND2X4MTR)                                    0.049      0.585 r
  U9853/Y (INVX3MTR)                                     0.053      0.639 f
  U6730/Y (CLKOR2X4MTR)                                  0.104      0.743 f
  U9124/Y (OAI2BB1X4MTR)                                 0.041      0.784 r
  U10099/Y (NAND3X4MTR)                                  0.058      0.842 f
  U1382/Y (NAND3X6MTR)                                   0.053      0.895 r
  U6256/Y (NAND2X6MTR)                                   0.060      0.955 f
  U1613/Y (NAND2X12MTR)                                  0.047      1.003 r
  U309/Y (XNOR2X2MTR)                                    0.068      1.070 r
  U252/Y (AND2X4MTR)                                     0.126      1.196 r
  U13011/Y (NOR2X8MTR)                                   0.034      1.230 f
  U144/Y (NAND2X2MTR)                                    0.044      1.274 r
  U6925/Y (NAND2X1MTR)                                   0.062      1.336 f
  U15912/Y (OAI21X2MTR)                                  0.043      1.379 r
  U0_BANK_TOP/vACC_2_reg_5__8_/D (DFFRHQX2MTR)           0.000      1.379 r
  data arrival time                                                 1.379

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.379
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U1247/Y (BUFX6MTR)                                     0.082      0.199 f
  U1222/Y (NOR2X6MTR)                                    0.090      0.289 r
  U4170/Y (INVX4MTR)                                     0.041      0.330 f
  U3512/Y (INVX3MTR)                                     0.038      0.369 r
  U12674/Y (AOI22X2MTR)                                  0.045      0.414 f
  U3649/Y (AND3X4MTR)                                    0.122      0.536 f
  U721/Y (NAND2X4MTR)                                    0.049      0.585 r
  U9853/Y (INVX3MTR)                                     0.053      0.639 f
  U6730/Y (CLKOR2X4MTR)                                  0.104      0.743 f
  U9124/Y (OAI2BB1X4MTR)                                 0.041      0.784 r
  U10099/Y (NAND3X4MTR)                                  0.058      0.842 f
  U1382/Y (NAND3X6MTR)                                   0.053      0.895 r
  U9547/Y (INVX2MTR)                                     0.052      0.947 f
  U6260/Y (OAI21X2MTR)                                   0.074      1.021 r
  U9566/Y (OAI2BB1X4MTR)                                 0.108      1.129 r
  U3129/Y (NAND3X8MTR)                                   0.061      1.190 f
  U9600/Y (INVX2MTR)                                     0.042      1.232 r
  U2616/Y (AOI21X2MTR)                                   0.073      1.305 f
  U15534/Y (OAI22X2MTR)                                  0.069      1.375 r
  U0_BANK_TOP/vACC_1_reg_5__20_/D (DFFRHQX2MTR)          0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_427_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.483 r
  U13028/Y (AND2X2MTR)                                   0.097      0.580 r
  U12353/Y (NAND3X4MTR)                                  0.060      0.639 f
  U3044/Y (OR2X1MTR)                                     0.137      0.777 f
  U8874/Y (NOR2X4MTR)                                    0.086      0.863 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.943 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.029 r
  U7225/Y (INVX2MTR)                                     0.047      1.076 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.136 r
  U194/Y (NOR2X2MTR)                                     0.055      1.191 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.241 r
  U2408/Y (AOI21X2MTR)                                   0.077      1.318 f
  U11534/Y (NOR2X1MTR)                                   0.063      1.382 r
  PIM_result_reg_427_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_427_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_299_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.483 r
  U13028/Y (AND2X2MTR)                                   0.097      0.580 r
  U12353/Y (NAND3X4MTR)                                  0.060      0.639 f
  U3044/Y (OR2X1MTR)                                     0.137      0.777 f
  U8874/Y (NOR2X4MTR)                                    0.086      0.863 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.943 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.029 r
  U7225/Y (INVX2MTR)                                     0.047      1.076 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.136 r
  U194/Y (NOR2X2MTR)                                     0.055      1.191 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.241 r
  U2408/Y (AOI21X2MTR)                                   0.077      1.318 f
  U15344/Y (NOR2X1MTR)                                   0.063      1.382 r
  PIM_result_reg_299_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_299_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_171_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.483 r
  U13028/Y (AND2X2MTR)                                   0.097      0.580 r
  U12353/Y (NAND3X4MTR)                                  0.060      0.639 f
  U3044/Y (OR2X1MTR)                                     0.137      0.777 f
  U8874/Y (NOR2X4MTR)                                    0.086      0.863 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.943 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.029 r
  U7225/Y (INVX2MTR)                                     0.047      1.076 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.136 r
  U194/Y (NOR2X2MTR)                                     0.055      1.191 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.241 r
  U2408/Y (AOI21X2MTR)                                   0.077      1.318 f
  U15345/Y (NOR2X1MTR)                                   0.063      1.382 r
  PIM_result_reg_171_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_171_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_43_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.483 r
  U13028/Y (AND2X2MTR)                                   0.097      0.580 r
  U12353/Y (NAND3X4MTR)                                  0.060      0.639 f
  U3044/Y (OR2X1MTR)                                     0.137      0.777 f
  U8874/Y (NOR2X4MTR)                                    0.086      0.863 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.943 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.029 r
  U7225/Y (INVX2MTR)                                     0.047      1.076 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.136 r
  U194/Y (NOR2X2MTR)                                     0.055      1.191 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.241 r
  U2408/Y (AOI21X2MTR)                                   0.077      1.318 f
  U15346/Y (NOR2X1MTR)                                   0.063      1.382 r
  PIM_result_reg_43_/D (DFFRHQX2MTR)                     0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_43_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U9190/Y (CLKNAND2X16MTR)                               0.061      0.304 f
  U5566/Y (INVX14MTR)                                    0.060      0.364 r
  U10082/Y (NAND2X12MTR)                                 0.056      0.419 f
  U7068/Y (NOR2X8MTR)                                    0.070      0.490 r
  U5919/Y (XOR2X2MTR)                                    0.103      0.593 r
  U7929/Y (XNOR2X1MTR)                                   0.101      0.694 r
  U13279/Y (XOR2X2MTR)                                   0.111      0.805 r
  U13273/Y (XOR2X4MTR)                                   0.111      0.916 r
  U4771/Y (NAND2X3MTR)                                   0.056      0.972 f
  U3234/Y (INVX3MTR)                                     0.053      1.024 r
  U16870/Y (OAI21X6MTR)                                  0.053      1.077 f
  U5665/Y (OAI21X8MTR)                                   0.078      1.155 r
  U13252/Y (OAI2BB1X1MTR)                                0.113      1.267 r
  U7601/Y (XNOR2X1MTR)                                   0.068      1.336 r
  U12742/Y (NOR2X1MTR)                                   0.052      1.388 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U5687/Y (BUFX16MTR)                                    0.082      0.329 r
  U1473/Y (INVX20MTR)                                    0.032      0.361 f
  U1221/Y (NAND2X2MTR)                                   0.038      0.398 r
  U16097/Y (OAI2BB1X4MTR)                                0.044      0.443 f
  U12116/Y (INVX3MTR)                                    0.032      0.474 r
  U2499/Y (NAND3X4MTR)                                   0.053      0.527 f
  U2005/Y (NAND2X4MTR)                                   0.051      0.579 r
  U9650/Y (NAND2X4MTR)                                   0.054      0.632 f
  U6145/Y (NAND2X4MTR)                                   0.041      0.673 r
  U2743/Y (INVX4MTR)                                     0.035      0.708 f
  U8440/Y (NOR2X4MTR)                                    0.079      0.787 r
  U1378/Y (NAND2X4MTR)                                   0.061      0.848 f
  U1640/Y (OAI21X8MTR)                                   0.103      0.952 r
  U9664/Y (INVX8MTR)                                     0.044      0.996 f
  U352/Y (NOR2X4MTR)                                     0.062      1.058 r
  U279/Y (NOR2X6MTR)                                     0.037      1.094 f
  U10861/Y (XOR2X8MTR)                                   0.071      1.165 f
  U9165/Y (AOI21X8MTR)                                   0.088      1.253 r
  U11302/Y (BUFX3MTR)                                    0.091      1.343 r
  U17213/Y (OAI22X2MTR)                                  0.046      1.389 f
  U0_BANK_TOP/vACC_0_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1263/Y (INVX16MTR)                                    0.027      0.360 f
  U1495/Y (NAND2X2MTR)                                   0.028      0.389 r
  U6767/Y (AND2X4MTR)                                    0.095      0.484 r
  U4204/Y (CLKNAND2X4MTR)                                0.047      0.531 f
  U8346/Y (NAND2X4MTR)                                   0.040      0.571 r
  U2451/Y (INVX1MTR)                                     0.057      0.628 f
  U3771/Y (NAND2X4MTR)                                   0.060      0.688 r
  U4874/Y (OAI21X1MTR)                                   0.099      0.787 f
  U13176/Y (AOI21X2MTR)                                  0.097      0.884 r
  U9668/Y (NAND2BX2MTR)                                  0.058      0.942 f
  U9081/Y (AOI2BB1X2MTR)                                 0.082      1.024 r
  U9452/Y (CLKNAND2X4MTR)                                0.074      1.098 f
  U2728/Y (AND2X2MTR)                                    0.094      1.192 f
  U6667/Y (NAND3X2MTR)                                   0.045      1.238 r
  U10259/Y (NAND3X4MTR)                                  0.071      1.309 f
  U6913/Y (OAI22X1MTR)                                   0.067      1.376 r
  U0_BANK_TOP/vACC_1_reg_2__19_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U1712/Y (BUFX14MTR)                                    0.096      0.366 f
  U1327/Y (INVX8MTR)                                     0.047      0.413 r
  U1149/Y (CLKNAND2X2MTR)                                0.046      0.459 f
  U793/Y (OAI2B1X2MTR)                                   0.044      0.504 r
  U8855/Y (OAI21X3MTR)                                   0.088      0.591 f
  U4072/Y (CLKNAND2X2MTR)                                0.063      0.654 r
  U2019/Y (NAND2X4MTR)                                   0.047      0.701 f
  U1480/Y (OAI21X4MTR)                                   0.081      0.782 r
  U13009/Y (NAND2X4MTR)                                  0.049      0.831 f
  U1471/Y (CLKNAND2X4MTR)                                0.044      0.874 r
  U1986/Y (NAND2X6MTR)                                   0.048      0.922 f
  U1398/Y (NAND2X12MTR)                                  0.046      0.968 r
  U4824/Y (INVX3MTR)                                     0.030      0.998 f
  U12281/Y (INVX2MTR)                                    0.030      1.028 r
  U334/Y (XNOR2X1MTR)                                    0.037      1.065 f
  U11702/Y (CLKNAND2X2MTR)                               0.059      1.124 r
  U2691/Y (NAND3X4MTR)                                   0.073      1.197 f
  U5067/Y (MXI2X2MTR)                                    0.096      1.293 r
  U8453/Y (OAI22X1MTR)                                   0.087      1.381 f
  U0_BANK_TOP/vACC_1_reg_1__0_/D (DFFRHQX2MTR)           0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U11153/Y (NAND2X2MTR)                                  0.038      0.444 f
  U12643/Y (OAI2BB1X2MTR)                                0.038      0.482 r
  U1482/Y (INVX2MTR)                                     0.034      0.516 f
  U1489/Y (NAND2X4MTR)                                   0.034      0.549 r
  U1928/Y (NAND2X4MTR)                                   0.040      0.589 f
  U11378/Y (CLKNAND2X4MTR)                               0.052      0.641 r
  U1525/Y (INVX4MTR)                                     0.037      0.677 f
  U9453/Y (NOR2X4MTR)                                    0.050      0.728 r
  U9156/Y (INVX2MTR)                                     0.048      0.775 f
  U7036/Y (CLKNAND2X4MTR)                                0.036      0.812 r
  U1588/Y (NOR2X4MTR)                                    0.032      0.844 f
  U1466/Y (NOR2X6MTR)                                    0.057      0.900 r
  U2526/Y (NAND2X8MTR)                                   0.068      0.968 f
  U2615/Y (INVX3MTR)                                     0.050      1.017 r
  U8681/Y (MXI2X2MTR)                                    0.084      1.101 r
  U16404/Y (NAND3X4MTR)                                  0.087      1.188 f
  U2620/Y (NOR2X6MTR)                                    0.075      1.264 r
  U7583/Y (BUFX6MTR)                                     0.081      1.344 r
  U17404/Y (OAI22X2MTR)                                  0.042      1.387 f
  U0_BANK_TOP/vACC_3_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U5687/Y (BUFX16MTR)                                    0.082      0.329 r
  U1473/Y (INVX20MTR)                                    0.032      0.361 f
  U1221/Y (NAND2X2MTR)                                   0.038      0.398 r
  U16097/Y (OAI2BB1X4MTR)                                0.044      0.443 f
  U12116/Y (INVX3MTR)                                    0.032      0.474 r
  U2499/Y (NAND3X4MTR)                                   0.053      0.527 f
  U2005/Y (NAND2X4MTR)                                   0.051      0.579 r
  U9650/Y (NAND2X4MTR)                                   0.054      0.632 f
  U6145/Y (NAND2X4MTR)                                   0.041      0.673 r
  U2743/Y (INVX4MTR)                                     0.035      0.708 f
  U8440/Y (NOR2X4MTR)                                    0.079      0.787 r
  U1378/Y (NAND2X4MTR)                                   0.061      0.848 f
  U1640/Y (OAI21X8MTR)                                   0.103      0.952 r
  U9664/Y (INVX8MTR)                                     0.044      0.996 f
  U15950/Y (OAI21BX4MTR)                                 0.064      1.060 r
  U15945/Y (XNOR2X1MTR)                                  0.068      1.128 f
  U2713/Y (NOR2X2MTR)                                    0.086      1.214 r
  U13234/Y (NOR2X3MTR)                                   0.053      1.266 f
  U4255/Y (OAI22X2MTR)                                   0.054      1.321 r
  U0_BANK_TOP/vACC_2_reg_4__12_/D (DFFRQX1MTR)           0.000      1.321 r
  data arrival time                                                 1.321

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__12_/CK (DFFRQX1MTR)          0.000      1.515 r
  library setup time                                    -0.184      1.331
  data required time                                                1.331
  --------------------------------------------------------------------------
  data required time                                                1.331
  data arrival time                                                -1.321
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_113_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U13184/Y (BUFX14MTR)                                   0.071      0.418 r
  U1129/Y (INVX4MTR)                                     0.040      0.458 f
  U10063/Y (CLKNAND2X2MTR)                               0.049      0.507 r
  U3381/Y (NAND4X6MTR)                                   0.113      0.620 f
  U8706/Y (INVX3MTR)                                     0.056      0.676 r
  U10711/Y (CLKNAND2X4MTR)                               0.051      0.727 f
  U3062/Y (NOR2X4MTR)                                    0.094      0.821 r
  U4367/Y (NAND3X2MTR)                                   0.129      0.950 f
  U270/Y (INVX4MTR)                                      0.083      1.033 r
  U10536/Y (AOI211X1MTR)                                 0.089      1.122 f
  U8365/Y (OAI211X1MTR)                                  0.057      1.179 r
  U6389/Y (AOI211X1MTR)                                  0.080      1.259 f
  U6826/Y (NOR2X1MTR)                                    0.073      1.332 r
  PIM_result_reg_113_/D (DFFRQX2MTR)                     0.000      1.332 r
  data arrival time                                                 1.332

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_113_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.173      1.342
  data required time                                                1.342
  --------------------------------------------------------------------------
  data required time                                                1.342
  data arrival time                                                -1.332
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_369_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U13184/Y (BUFX14MTR)                                   0.071      0.418 r
  U1129/Y (INVX4MTR)                                     0.040      0.458 f
  U10063/Y (CLKNAND2X2MTR)                               0.049      0.507 r
  U3381/Y (NAND4X6MTR)                                   0.113      0.620 f
  U8706/Y (INVX3MTR)                                     0.056      0.676 r
  U10711/Y (CLKNAND2X4MTR)                               0.051      0.727 f
  U3062/Y (NOR2X4MTR)                                    0.094      0.821 r
  U4367/Y (NAND3X2MTR)                                   0.129      0.950 f
  U270/Y (INVX4MTR)                                      0.083      1.033 r
  U10536/Y (AOI211X1MTR)                                 0.089      1.122 f
  U8365/Y (OAI211X1MTR)                                  0.057      1.179 r
  U6389/Y (AOI211X1MTR)                                  0.080      1.259 f
  U15556/Y (NOR2X1MTR)                                   0.073      1.332 r
  PIM_result_reg_369_/D (DFFRQX2MTR)                     0.000      1.332 r
  data arrival time                                                 1.332

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_369_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.173      1.342
  data required time                                                1.342
  --------------------------------------------------------------------------
  data required time                                                1.342
  data arrival time                                                -1.332
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_497_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U13184/Y (BUFX14MTR)                                   0.071      0.418 r
  U1129/Y (INVX4MTR)                                     0.040      0.458 f
  U10063/Y (CLKNAND2X2MTR)                               0.049      0.507 r
  U3381/Y (NAND4X6MTR)                                   0.113      0.620 f
  U8706/Y (INVX3MTR)                                     0.056      0.676 r
  U10711/Y (CLKNAND2X4MTR)                               0.051      0.727 f
  U3062/Y (NOR2X4MTR)                                    0.094      0.821 r
  U4367/Y (NAND3X2MTR)                                   0.129      0.950 f
  U270/Y (INVX4MTR)                                      0.083      1.033 r
  U10536/Y (AOI211X1MTR)                                 0.089      1.122 f
  U8365/Y (OAI211X1MTR)                                  0.057      1.179 r
  U6389/Y (AOI211X1MTR)                                  0.080      1.259 f
  U15551/Y (NOR2X1MTR)                                   0.073      1.332 r
  PIM_result_reg_497_/D (DFFRQX2MTR)                     0.000      1.332 r
  data arrival time                                                 1.332

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_497_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.173      1.342
  data required time                                                1.342
  --------------------------------------------------------------------------
  data required time                                                1.342
  data arrival time                                                -1.332
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1263/Y (INVX16MTR)                                    0.027      0.360 f
  U1495/Y (NAND2X2MTR)                                   0.028      0.389 r
  U6767/Y (AND2X4MTR)                                    0.095      0.484 r
  U4204/Y (CLKNAND2X4MTR)                                0.047      0.531 f
  U8346/Y (NAND2X4MTR)                                   0.040      0.571 r
  U2451/Y (INVX1MTR)                                     0.057      0.628 f
  U3771/Y (NAND2X4MTR)                                   0.060      0.688 r
  U4874/Y (OAI21X1MTR)                                   0.099      0.787 f
  U13176/Y (AOI21X2MTR)                                  0.097      0.884 r
  U9668/Y (NAND2BX2MTR)                                  0.058      0.942 f
  U9081/Y (AOI2BB1X2MTR)                                 0.082      1.024 r
  U9452/Y (CLKNAND2X4MTR)                                0.074      1.098 f
  U2728/Y (AND2X2MTR)                                    0.094      1.192 f
  U6667/Y (NAND3X2MTR)                                   0.045      1.238 r
  U10259/Y (NAND3X4MTR)                                  0.071      1.309 f
  U6914/Y (OAI22X1MTR)                                   0.067      1.376 r
  U0_BANK_TOP/vACC_2_reg_2__19_/D (DFFRHQX2MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U16491/Y (CLKNAND2X2MTR)                               0.058      0.461 f
  U11815/Y (OAI2B11X4MTR)                                0.051      0.512 r
  U1856/Y (OAI2B1X4MTR)                                  0.062      0.573 f
  U6133/Y (CLKNAND2X4MTR)                                0.054      0.627 r
  U5397/Y (NOR2X1MTR)                                    0.053      0.680 f
  U6711/Y (NOR2X3MTR)                                    0.092      0.772 r
  U2398/Y (AOI21X8MTR)                                   0.074      0.846 f
  U6632/Y (OAI21X6MTR)                                   0.091      0.937 r
  U8656/Y (NAND2X4MTR)                                   0.065      1.003 f
  U1579/Y (NAND2X6MTR)                                   0.062      1.065 r
  U10081/Y (NAND2X4MTR)                                  0.044      1.109 f
  U9218/Y (NAND3X4MTR)                                   0.051      1.160 r
  U9962/Y (NAND2X4MTR)                                   0.061      1.221 f
  U1284/Y (XNOR2X8MTR)                                   0.084      1.306 f
  U13036/Y (OAI22X2MTR)                                  0.069      1.374 r
  U0_BANK_TOP/vACC_3_reg_4__19_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U1712/Y (BUFX14MTR)                                    0.096      0.366 f
  U1327/Y (INVX8MTR)                                     0.047      0.413 r
  U1149/Y (CLKNAND2X2MTR)                                0.046      0.459 f
  U793/Y (OAI2B1X2MTR)                                   0.044      0.504 r
  U8855/Y (OAI21X3MTR)                                   0.088      0.591 f
  U4072/Y (CLKNAND2X2MTR)                                0.063      0.654 r
  U2019/Y (NAND2X4MTR)                                   0.047      0.701 f
  U1480/Y (OAI21X4MTR)                                   0.081      0.782 r
  U13009/Y (NAND2X4MTR)                                  0.049      0.831 f
  U1471/Y (CLKNAND2X4MTR)                                0.044      0.874 r
  U1986/Y (NAND2X6MTR)                                   0.048      0.922 f
  U1398/Y (NAND2X12MTR)                                  0.046      0.968 r
  U4824/Y (INVX3MTR)                                     0.030      0.998 f
  U12281/Y (INVX2MTR)                                    0.030      1.028 r
  U334/Y (XNOR2X1MTR)                                    0.037      1.065 f
  U11702/Y (CLKNAND2X2MTR)                               0.059      1.124 r
  U2691/Y (NAND3X4MTR)                                   0.073      1.197 f
  U5067/Y (MXI2X2MTR)                                    0.096      1.293 r
  U11289/Y (OAI22X1MTR)                                  0.087      1.381 f
  U0_BANK_TOP/vACC_0_reg_1__0_/D (DFFRHQX2MTR)           0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U1712/Y (BUFX14MTR)                                    0.096      0.366 f
  U1327/Y (INVX8MTR)                                     0.047      0.413 r
  U1149/Y (CLKNAND2X2MTR)                                0.046      0.459 f
  U793/Y (OAI2B1X2MTR)                                   0.044      0.504 r
  U8855/Y (OAI21X3MTR)                                   0.088      0.591 f
  U4072/Y (CLKNAND2X2MTR)                                0.063      0.654 r
  U2019/Y (NAND2X4MTR)                                   0.047      0.701 f
  U1480/Y (OAI21X4MTR)                                   0.081      0.782 r
  U13009/Y (NAND2X4MTR)                                  0.049      0.831 f
  U1471/Y (CLKNAND2X4MTR)                                0.044      0.874 r
  U1986/Y (NAND2X6MTR)                                   0.048      0.922 f
  U1398/Y (NAND2X12MTR)                                  0.046      0.968 r
  U4824/Y (INVX3MTR)                                     0.030      0.998 f
  U12281/Y (INVX2MTR)                                    0.030      1.028 r
  U334/Y (XNOR2X1MTR)                                    0.037      1.065 f
  U11702/Y (CLKNAND2X2MTR)                               0.059      1.124 r
  U2691/Y (NAND3X4MTR)                                   0.073      1.197 f
  U5067/Y (MXI2X2MTR)                                    0.096      1.293 r
  U11299/Y (OAI22X1MTR)                                  0.087      1.381 f
  U0_BANK_TOP/vACC_3_reg_1__0_/D (DFFRHQX2MTR)           0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U4448/Y (NAND2X6MTR)                                   0.065      1.223 r
  U10251/Y (NAND2X6MTR)                                  0.060      1.283 f
  U8478/Y (OAI22X1MTR)                                   0.070      1.354 r
  U0_BANK_TOP/vACC_3_reg_0__9_/D (DFFRHQX1MTR)           0.000      1.354 r
  data arrival time                                                 1.354

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__9_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.354
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U8675/Y (INVX2MTR)                                     0.052      0.420 r
  U9191/Y (CLKNAND2X2MTR)                                0.058      0.479 f
  U2307/Y (NAND3X4MTR)                                   0.055      0.534 r
  U5372/Y (CLKNAND2X4MTR)                                0.053      0.586 f
  U1047/Y (INVX4MTR)                                     0.042      0.628 r
  U8688/Y (NAND2X4MTR)                                   0.045      0.673 f
  U6657/Y (OAI21X3MTR)                                   0.097      0.770 r
  U3502/Y (NAND2X2MTR)                                   0.067      0.836 f
  U5625/Y (NAND2BX2MTR)                                  0.048      0.885 r
  U5411/Y (INVX2MTR)                                     0.040      0.924 f
  U425/Y (OAI21X2MTR)                                    0.071      0.996 r
  U8992/Y (AOI21X2MTR)                                   0.042      1.038 f
  U1484/Y (XNOR2X1MTR)                                   0.076      1.114 f
  U5015/Y (CLKNAND2X2MTR)                                0.059      1.173 r
  U13425/Y (NAND3X4MTR)                                  0.084      1.257 f
  U5179/Y (OAI2B2X1MTR)                                  0.141      1.398 f
  U0_BANK_TOP/vACC_2_reg_1__15_/D (DFFRHQX4MTR)          0.000      1.398 f
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U6632/Y (OAI21X6MTR)                                   0.071      0.927 f
  U8656/Y (NAND2X4MTR)                                   0.054      0.980 r
  U1579/Y (NAND2X6MTR)                                   0.068      1.049 f
  U10081/Y (NAND2X4MTR)                                  0.045      1.094 r
  U9218/Y (NAND3X4MTR)                                   0.078      1.172 f
  U9962/Y (NAND2X4MTR)                                   0.068      1.240 r
  U2188/Y (OAI2BB1X4MTR)                                 0.055      1.294 f
  U15298/Y (OAI22X1MTR)                                  0.057      1.351 r
  U0_BANK_TOP/vACC_3_reg_4__18_/D (DFFRHQX1MTR)          0.000      1.351 r
  data arrival time                                                 1.351

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__18_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.153      1.362
  data required time                                                1.362
  --------------------------------------------------------------------------
  data required time                                                1.362
  data arrival time                                                -1.351
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_84_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U3884/Y (INVX4MTR)                                     0.040      0.457 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.491 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.589 f
  U3166/Y (INVX2MTR)                                     0.079      0.667 r
  U11313/Y (CLKNAND2X4MTR)                               0.063      0.731 f
  U12062/Y (INVX4MTR)                                    0.050      0.780 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.868 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.953 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.008 f
  U17396/Y (INVX4MTR)                                    0.046      1.054 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.129 f
  U15153/Y (OAI22X1MTR)                                  0.088      1.217 r
  U2715/Y (NOR3X2MTR)                                    0.068      1.285 f
  U15686/Y (NOR2X1MTR)                                   0.053      1.338 r
  PIM_result_reg_84_/D (DFFRQX2MTR)                      0.000      1.338 r
  data arrival time                                                 1.338

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_84_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.338
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_212_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U3884/Y (INVX4MTR)                                     0.040      0.457 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.491 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.589 f
  U3166/Y (INVX2MTR)                                     0.079      0.667 r
  U11313/Y (CLKNAND2X4MTR)                               0.063      0.731 f
  U12062/Y (INVX4MTR)                                    0.050      0.780 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.868 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.953 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.008 f
  U17396/Y (INVX4MTR)                                    0.046      1.054 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.129 f
  U15153/Y (OAI22X1MTR)                                  0.088      1.217 r
  U2715/Y (NOR3X2MTR)                                    0.068      1.285 f
  U15651/Y (NOR2X1MTR)                                   0.053      1.338 r
  PIM_result_reg_212_/D (DFFRQX2MTR)                     0.000      1.338 r
  data arrival time                                                 1.338

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_212_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.338
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_468_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U3884/Y (INVX4MTR)                                     0.040      0.457 f
  U16314/Y (CLKNAND2X2MTR)                               0.033      0.491 r
  U3968/Y (NAND4X2MTR)                                   0.098      0.589 f
  U3166/Y (INVX2MTR)                                     0.079      0.667 r
  U11313/Y (CLKNAND2X4MTR)                               0.063      0.731 f
  U12062/Y (INVX4MTR)                                    0.050      0.780 r
  U11200/Y (NAND3X6MTR)                                  0.087      0.868 f
  U11199/Y (NOR2X4MTR)                                   0.085      0.953 r
  U16171/Y (CLKNAND2X4MTR)                               0.055      1.008 f
  U17396/Y (INVX4MTR)                                    0.046      1.054 r
  U5885/Y (NAND3X2MTR)                                   0.075      1.129 f
  U15153/Y (OAI22X1MTR)                                  0.088      1.217 r
  U2715/Y (NOR3X2MTR)                                    0.068      1.285 f
  U15581/Y (NOR2X1MTR)                                   0.053      1.338 r
  PIM_result_reg_468_/D (DFFRQX2MTR)                     0.000      1.338 r
  data arrival time                                                 1.338

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_468_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.338
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1208/Y (INVX6MTR)                                     0.035      0.368 f
  U8826/Y (OAI2BB1X4MTR)                                 0.077      0.445 f
  U1083/Y (OAI21X3MTR)                                   0.095      0.540 r
  U9031/Y (NAND2X6MTR)                                   0.077      0.617 f
  U9100/Y (NOR2X4MTR)                                    0.094      0.711 r
  U11937/Y (OAI21X4MTR)                                  0.076      0.787 f
  U1951/Y (AOI21X8MTR)                                   0.081      0.868 r
  U12957/Y (OAI21X8MTR)                                  0.071      0.939 f
  U301/Y (AOI2B1X4MTR)                                   0.079      1.018 r
  U1747/Y (XNOR2X2MTR)                                   0.084      1.101 r
  U8635/Y (OAI22X4MTR)                                   0.086      1.187 f
  U10281/Y (AOI2B1X2MTR)                                 0.108      1.295 r
  U3681/Y (OAI22X1MTR)                                   0.079      1.374 f
  U0_BANK_TOP/vACC_1_reg_3__10_/D (DFFRQX1MTR)           0.000      1.374 f
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__10_/CK (DFFRQX1MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.114      0.114 f
  U3893/Y (INVX14MTR)                                    0.038      0.152 r
  U4134/Y (CLKNAND2X4MTR)                                0.051      0.203 f
  U15387/Y (CLKNAND2X8MTR)                               0.053      0.256 r
  U9895/Y (INVX8MTR)                                     0.042      0.298 f
  U7933/Y (INVX4MTR)                                     0.051      0.349 r
  U13680/Y (NAND2BX2MTR)                                 0.066      0.415 f
  U4660/Y (NOR2X2MTR)                                    0.102      0.517 r
  U2513/Y (NOR2X2MTR)                                    0.054      0.571 f
  U12535/Y (AOI21X4MTR)                                  0.093      0.664 r
  U13081/Y (XOR2X2MTR)                                   0.107      0.771 r
  U709/Y (NAND2BX2MTR)                                   0.078      0.849 f
  U12669/Y (INVX3MTR)                                    0.055      0.904 r
  U17099/Y (NAND2X2MTR)                                  0.060      0.964 f
  U5914/Y (OAI2BB1X4MTR)                                 0.059      1.023 r
  U11786/Y (AOI21X8MTR)                                  0.057      1.079 f
  U12283/Y (XNOR2X8MTR)                                  0.081      1.161 f
  U12870/Y (AOI21X2MTR)                                  0.086      1.247 r
  U11621/Y (NAND3BX4MTR)                                 0.077      1.324 f
  U4068/Y (NOR2X4MTR)                                    0.060      1.384 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.384 r
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U5687/Y (BUFX16MTR)                                    0.082      0.329 r
  U1473/Y (INVX20MTR)                                    0.032      0.361 f
  U1221/Y (NAND2X2MTR)                                   0.038      0.398 r
  U16097/Y (OAI2BB1X4MTR)                                0.044      0.443 f
  U12116/Y (INVX3MTR)                                    0.032      0.474 r
  U2499/Y (NAND3X4MTR)                                   0.053      0.527 f
  U2005/Y (NAND2X4MTR)                                   0.051      0.579 r
  U9650/Y (NAND2X4MTR)                                   0.054      0.632 f
  U6145/Y (NAND2X4MTR)                                   0.041      0.673 r
  U2743/Y (INVX4MTR)                                     0.035      0.708 f
  U8440/Y (NOR2X4MTR)                                    0.079      0.787 r
  U1378/Y (NAND2X4MTR)                                   0.061      0.848 f
  U1640/Y (OAI21X8MTR)                                   0.103      0.952 r
  U9664/Y (INVX8MTR)                                     0.044      0.996 f
  U352/Y (NOR2X4MTR)                                     0.062      1.058 r
  U279/Y (NOR2X6MTR)                                     0.037      1.094 f
  U10861/Y (XOR2X8MTR)                                   0.071      1.165 f
  U9165/Y (AOI21X8MTR)                                   0.088      1.253 r
  U11302/Y (BUFX3MTR)                                    0.091      1.343 r
  U17214/Y (OAI22X2MTR)                                  0.046      1.389 f
  U0_BANK_TOP/vACC_3_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.389 f
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_499_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U5415/Y (NOR2X2MTR)                                    0.098      1.034 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.099 f
  U2824/Y (INVX2MTR)                                     0.057      1.156 r
  U9531/Y (CLKNAND2X2MTR)                                0.043      1.199 f
  U11698/Y (AND4X2MTR)                                   0.126      1.325 f
  U15238/Y (NOR2X1MTR)                                   0.057      1.382 r
  PIM_result_reg_499_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_499_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_371_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U5415/Y (NOR2X2MTR)                                    0.098      1.034 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.099 f
  U2824/Y (INVX2MTR)                                     0.057      1.156 r
  U9531/Y (CLKNAND2X2MTR)                                0.043      1.199 f
  U11698/Y (AND4X2MTR)                                   0.126      1.325 f
  U15239/Y (NOR2X1MTR)                                   0.057      1.382 r
  PIM_result_reg_371_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_371_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_243_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U5415/Y (NOR2X2MTR)                                    0.098      1.034 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.099 f
  U2824/Y (INVX2MTR)                                     0.057      1.156 r
  U9531/Y (CLKNAND2X2MTR)                                0.043      1.199 f
  U11698/Y (AND4X2MTR)                                   0.126      1.325 f
  U15240/Y (NOR2X1MTR)                                   0.057      1.382 r
  PIM_result_reg_243_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_243_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_115_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12618/Y (INVX4MTR)                                    0.027      0.372 f
  U2218/Y (INVX4MTR)                                     0.045      0.418 r
  U2221/Y (INVX4MTR)                                     0.047      0.465 f
  U5178/Y (NAND2X1MTR)                                   0.048      0.514 r
  U15916/Y (NAND4X4MTR)                                  0.089      0.603 f
  U10746/Y (INVX2MTR)                                    0.090      0.693 r
  U10696/Y (CLKNAND2X2MTR)                               0.073      0.766 f
  U15914/Y (NOR2X4MTR)                                   0.085      0.851 r
  U5445/Y (NAND3X4MTR)                                   0.085      0.935 f
  U5415/Y (NOR2X2MTR)                                    0.098      1.034 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.099 f
  U2824/Y (INVX2MTR)                                     0.057      1.156 r
  U9531/Y (CLKNAND2X2MTR)                                0.043      1.199 f
  U11698/Y (AND4X2MTR)                                   0.126      1.325 f
  U15241/Y (NOR2X1MTR)                                   0.057      1.382 r
  PIM_result_reg_115_/D (DFFRHQX2MTR)                    0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_115_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U1712/Y (BUFX14MTR)                                    0.096      0.366 f
  U1327/Y (INVX8MTR)                                     0.047      0.413 r
  U1149/Y (CLKNAND2X2MTR)                                0.046      0.459 f
  U793/Y (OAI2B1X2MTR)                                   0.044      0.504 r
  U8855/Y (OAI21X3MTR)                                   0.088      0.591 f
  U4072/Y (CLKNAND2X2MTR)                                0.063      0.654 r
  U2019/Y (NAND2X4MTR)                                   0.047      0.701 f
  U1480/Y (OAI21X4MTR)                                   0.081      0.782 r
  U13009/Y (NAND2X4MTR)                                  0.049      0.831 f
  U1471/Y (CLKNAND2X4MTR)                                0.044      0.874 r
  U1986/Y (NAND2X6MTR)                                   0.048      0.922 f
  U1398/Y (NAND2X12MTR)                                  0.046      0.968 r
  U4824/Y (INVX3MTR)                                     0.030      0.998 f
  U12281/Y (INVX2MTR)                                    0.030      1.028 r
  U334/Y (XNOR2X1MTR)                                    0.037      1.065 f
  U11702/Y (CLKNAND2X2MTR)                               0.059      1.124 r
  U2691/Y (NAND3X4MTR)                                   0.073      1.197 f
  U5067/Y (MXI2X2MTR)                                    0.096      1.293 r
  U11283/Y (OAI22X1MTR)                                  0.087      1.381 f
  U0_BANK_TOP/vACC_2_reg_1__0_/D (DFFRHQX2MTR)           0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/Q (DFFRHQX1MTR)
                                                         0.147      0.147 f
  U882/Y (AND2X4MTR)                                     0.106      0.253 f
  U3578/Y (INVX3MTR)                                     0.048      0.301 r
  U9233/Y (OAI22X1MTR)                                   0.073      0.374 f
  U13060/Y (NOR2X1MTR)                                   0.088      0.463 r
  U1604/Y (NAND4X4MTR)                                   0.098      0.561 f
  U8831/Y (INVX3MTR)                                     0.083      0.644 r
  U1374/Y (NAND2X6MTR)                                   0.063      0.706 f
  U648/Y (AOI21X4MTR)                                    0.105      0.811 r
  U2000/Y (OAI21X6MTR)                                   0.077      0.888 f
  U2508/Y (NAND3X8MTR)                                   0.055      0.943 r
  U9674/Y (NAND2X12MTR)                                  0.050      0.992 f
  U5743/Y (CLKNAND2X2MTR)                                0.046      1.039 r
  U2380/Y (NAND3X2MTR)                                   0.082      1.121 f
  U10846/Y (NAND3X4MTR)                                  0.067      1.188 r
  U12913/Y (NAND3X2MTR)                                  0.078      1.266 f
  U19231/Y (OAI2B2X2MTR)                                 0.121      1.388 f
  U0_BANK_TOP/vACC_3_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U13421/Y (CLKNAND2X2MTR)                               0.047      0.449 f
  U12687/Y (NAND4X2MTR)                                  0.049      0.498 r
  U1620/Y (OAI2BB1X2MTR)                                 0.107      0.605 r
  U11334/Y (NAND2X2MTR)                                  0.061      0.666 f
  U843/Y (OAI21X3MTR)                                    0.082      0.748 r
  U11326/Y (NAND2X2MTR)                                  0.066      0.814 f
  U6316/Y (NAND2X4MTR)                                   0.050      0.864 r
  U8698/Y (NAND2X6MTR)                                   0.048      0.912 f
  U12180/Y (NAND2X3MTR)                                  0.050      0.962 r
  U9454/Y (NAND2X2MTR)                                   0.054      1.015 f
  U9435/Y (AOI22X2MTR)                                   0.096      1.111 r
  U3026/Y (OAI21X2MTR)                                   0.069      1.180 f
  U16377/Y (AOI2B1X4MTR)                                 0.088      1.268 r
  U11360/Y (BUFX4MTR)                                    0.093      1.362 r
  U10214/Y (OAI22X2MTR)                                  0.043      1.405 f
  U0_BANK_TOP/vACC_2_reg_0__11_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_59_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U5207/Y (INVX4MTR)                                     0.056      0.400 f
  U711/Y (INVX8MTR)                                      0.047      0.447 r
  U5197/Y (INVX2MTR)                                     0.062      0.509 f
  U16526/Y (CLKNAND2X2MTR)                               0.054      0.563 r
  U810/Y (NAND4X4MTR)                                    0.115      0.678 f
  U10684/Y (NOR2X3MTR)                                   0.083      0.761 r
  U16092/Y (NAND3BX4MTR)                                 0.070      0.831 f
  U3068/Y (NAND2BX8MTR)                                  0.099      0.929 f
  U446/Y (NOR2X4MTR)                                     0.080      1.009 r
  U13319/Y (NAND2X3MTR)                                  0.062      1.071 f
  U13371/Y (NAND3X4MTR)                                  0.054      1.125 r
  U6831/Y (INVX4MTR)                                     0.041      1.166 f
  U8348/Y (MXI2X1MTR)                                    0.074      1.240 r
  U17549/Y (AOI21X2MTR)                                  0.056      1.296 f
  U11502/Y (NOR2X1MTR)                                   0.063      1.359 r
  PIM_result_reg_59_/D (DFFRHQX1MTR)                     0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_59_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_187_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U5207/Y (INVX4MTR)                                     0.056      0.400 f
  U711/Y (INVX8MTR)                                      0.047      0.447 r
  U5197/Y (INVX2MTR)                                     0.062      0.509 f
  U16526/Y (CLKNAND2X2MTR)                               0.054      0.563 r
  U810/Y (NAND4X4MTR)                                    0.115      0.678 f
  U10684/Y (NOR2X3MTR)                                   0.083      0.761 r
  U16092/Y (NAND3BX4MTR)                                 0.070      0.831 f
  U3068/Y (NAND2BX8MTR)                                  0.099      0.929 f
  U446/Y (NOR2X4MTR)                                     0.080      1.009 r
  U13319/Y (NAND2X3MTR)                                  0.062      1.071 f
  U13371/Y (NAND3X4MTR)                                  0.054      1.125 r
  U6831/Y (INVX4MTR)                                     0.041      1.166 f
  U8348/Y (MXI2X1MTR)                                    0.074      1.240 r
  U17549/Y (AOI21X2MTR)                                  0.056      1.296 f
  U11526/Y (NOR2X1MTR)                                   0.063      1.359 r
  PIM_result_reg_187_/D (DFFRHQX1MTR)                    0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_187_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_315_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U5207/Y (INVX4MTR)                                     0.056      0.400 f
  U711/Y (INVX8MTR)                                      0.047      0.447 r
  U5197/Y (INVX2MTR)                                     0.062      0.509 f
  U16526/Y (CLKNAND2X2MTR)                               0.054      0.563 r
  U810/Y (NAND4X4MTR)                                    0.115      0.678 f
  U10684/Y (NOR2X3MTR)                                   0.083      0.761 r
  U16092/Y (NAND3BX4MTR)                                 0.070      0.831 f
  U3068/Y (NAND2BX8MTR)                                  0.099      0.929 f
  U446/Y (NOR2X4MTR)                                     0.080      1.009 r
  U13319/Y (NAND2X3MTR)                                  0.062      1.071 f
  U13371/Y (NAND3X4MTR)                                  0.054      1.125 r
  U6831/Y (INVX4MTR)                                     0.041      1.166 f
  U8348/Y (MXI2X1MTR)                                    0.074      1.240 r
  U17549/Y (AOI21X2MTR)                                  0.056      1.296 f
  U11523/Y (NOR2X1MTR)                                   0.063      1.359 r
  PIM_result_reg_315_/D (DFFRHQX1MTR)                    0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_315_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_443_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13109/Y (OAI22X8MTR)                                  0.053      0.291 f
  U8516/Y (INVX8MTR)                                     0.054      0.345 r
  U5207/Y (INVX4MTR)                                     0.056      0.400 f
  U711/Y (INVX8MTR)                                      0.047      0.447 r
  U5197/Y (INVX2MTR)                                     0.062      0.509 f
  U16526/Y (CLKNAND2X2MTR)                               0.054      0.563 r
  U810/Y (NAND4X4MTR)                                    0.115      0.678 f
  U10684/Y (NOR2X3MTR)                                   0.083      0.761 r
  U16092/Y (NAND3BX4MTR)                                 0.070      0.831 f
  U3068/Y (NAND2BX8MTR)                                  0.099      0.929 f
  U446/Y (NOR2X4MTR)                                     0.080      1.009 r
  U13319/Y (NAND2X3MTR)                                  0.062      1.071 f
  U13371/Y (NAND3X4MTR)                                  0.054      1.125 r
  U6831/Y (INVX4MTR)                                     0.041      1.166 f
  U8348/Y (MXI2X1MTR)                                    0.074      1.240 r
  U17549/Y (AOI21X2MTR)                                  0.056      1.296 f
  U11524/Y (NOR2X1MTR)                                   0.063      1.359 r
  PIM_result_reg_443_/D (DFFRHQX1MTR)                    0.000      1.359 r
  data arrival time                                                 1.359

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_443_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.145      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.359
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_29_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U8759/Y (OAI21X2MTR)                                   0.063      1.051 f
  U2651/Y (NAND3X2MTR)                                   0.061      1.112 r
  U2464/Y (AOI2BB1X4MTR)                                 0.045      1.157 f
  U4821/Y (OAI2B1X4MTR)                                  0.046      1.203 r
  U3696/Y (AOI22X4MTR)                                   0.076      1.279 f
  U11386/Y (NOR2X1MTR)                                   0.058      1.337 r
  PIM_result_reg_29_/D (DFFRQX2MTR)                      0.000      1.337 r
  data arrival time                                                 1.337

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_29_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.167      1.348
  data required time                                                1.348
  --------------------------------------------------------------------------
  data required time                                                1.348
  data arrival time                                                -1.337
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_157_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U8759/Y (OAI21X2MTR)                                   0.063      1.051 f
  U2651/Y (NAND3X2MTR)                                   0.061      1.112 r
  U2464/Y (AOI2BB1X4MTR)                                 0.045      1.157 f
  U4821/Y (OAI2B1X4MTR)                                  0.046      1.203 r
  U3696/Y (AOI22X4MTR)                                   0.076      1.279 f
  U2654/Y (NOR2X1MTR)                                    0.058      1.337 r
  PIM_result_reg_157_/D (DFFRQX2MTR)                     0.000      1.337 r
  data arrival time                                                 1.337

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_157_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.167      1.348
  data required time                                                1.348
  --------------------------------------------------------------------------
  data required time                                                1.348
  data arrival time                                                -1.337
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_285_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U8759/Y (OAI21X2MTR)                                   0.063      1.051 f
  U2651/Y (NAND3X2MTR)                                   0.061      1.112 r
  U2464/Y (AOI2BB1X4MTR)                                 0.045      1.157 f
  U4821/Y (OAI2B1X4MTR)                                  0.046      1.203 r
  U3696/Y (AOI22X4MTR)                                   0.076      1.279 f
  U11383/Y (NOR2X1MTR)                                   0.058      1.337 r
  PIM_result_reg_285_/D (DFFRQX2MTR)                     0.000      1.337 r
  data arrival time                                                 1.337

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_285_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.167      1.348
  data required time                                                1.348
  --------------------------------------------------------------------------
  data required time                                                1.348
  data arrival time                                                -1.337
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_413_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U8759/Y (OAI21X2MTR)                                   0.063      1.051 f
  U2651/Y (NAND3X2MTR)                                   0.061      1.112 r
  U2464/Y (AOI2BB1X4MTR)                                 0.045      1.157 f
  U4821/Y (OAI2B1X4MTR)                                  0.046      1.203 r
  U3696/Y (AOI22X4MTR)                                   0.076      1.279 f
  U4244/Y (NOR2X1MTR)                                    0.058      1.337 r
  PIM_result_reg_413_/D (DFFRQX2MTR)                     0.000      1.337 r
  data arrival time                                                 1.337

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_413_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.167      1.348
  data required time                                                1.348
  --------------------------------------------------------------------------
  data required time                                                1.348
  data arrival time                                                -1.337
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U13421/Y (CLKNAND2X2MTR)                               0.047      0.449 f
  U12687/Y (NAND4X2MTR)                                  0.049      0.498 r
  U1620/Y (OAI2BB1X2MTR)                                 0.107      0.605 r
  U11334/Y (NAND2X2MTR)                                  0.061      0.666 f
  U843/Y (OAI21X3MTR)                                    0.082      0.748 r
  U11326/Y (NAND2X2MTR)                                  0.066      0.814 f
  U6316/Y (NAND2X4MTR)                                   0.050      0.864 r
  U8698/Y (NAND2X6MTR)                                   0.048      0.912 f
  U12180/Y (NAND2X3MTR)                                  0.050      0.962 r
  U9454/Y (NAND2X2MTR)                                   0.054      1.015 f
  U9435/Y (AOI22X2MTR)                                   0.096      1.111 r
  U3026/Y (OAI21X2MTR)                                   0.069      1.180 f
  U16377/Y (AOI2B1X4MTR)                                 0.088      1.268 r
  U11360/Y (BUFX4MTR)                                    0.093      1.362 r
  U10206/Y (OAI22X2MTR)                                  0.043      1.405 f
  U0_BANK_TOP/vACC_0_reg_0__11_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U13421/Y (CLKNAND2X2MTR)                               0.047      0.449 f
  U12687/Y (NAND4X2MTR)                                  0.049      0.498 r
  U1620/Y (OAI2BB1X2MTR)                                 0.107      0.605 r
  U11334/Y (NAND2X2MTR)                                  0.061      0.666 f
  U843/Y (OAI21X3MTR)                                    0.082      0.748 r
  U11326/Y (NAND2X2MTR)                                  0.066      0.814 f
  U6316/Y (NAND2X4MTR)                                   0.050      0.864 r
  U8698/Y (NAND2X6MTR)                                   0.048      0.912 f
  U12180/Y (NAND2X3MTR)                                  0.050      0.962 r
  U9454/Y (NAND2X2MTR)                                   0.054      1.015 f
  U9435/Y (AOI22X2MTR)                                   0.096      1.111 r
  U3026/Y (OAI21X2MTR)                                   0.069      1.180 f
  U16377/Y (AOI2B1X4MTR)                                 0.088      1.268 r
  U11360/Y (BUFX4MTR)                                    0.093      1.362 r
  U11370/Y (OAI22X2MTR)                                  0.043      1.405 f
  U0_BANK_TOP/vACC_1_reg_0__11_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U16491/Y (CLKNAND2X2MTR)                               0.058      0.461 f
  U11815/Y (OAI2B11X4MTR)                                0.051      0.512 r
  U1856/Y (OAI2B1X4MTR)                                  0.062      0.573 f
  U6133/Y (CLKNAND2X4MTR)                                0.054      0.627 r
  U5397/Y (NOR2X1MTR)                                    0.053      0.680 f
  U6711/Y (NOR2X3MTR)                                    0.092      0.772 r
  U2398/Y (AOI21X8MTR)                                   0.074      0.846 f
  U6632/Y (OAI21X6MTR)                                   0.091      0.937 r
  U8656/Y (NAND2X4MTR)                                   0.065      1.003 f
  U1579/Y (NAND2X6MTR)                                   0.062      1.065 r
  U10081/Y (NAND2X4MTR)                                  0.044      1.109 f
  U9218/Y (NAND3X4MTR)                                   0.051      1.160 r
  U9962/Y (NAND2X4MTR)                                   0.061      1.221 f
  U1284/Y (XNOR2X8MTR)                                   0.084      1.306 f
  U13035/Y (OAI22X2MTR)                                  0.069      1.374 r
  U0_BANK_TOP/vACC_0_reg_4__19_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U10100/Y (CLKNAND2X2MTR)                               0.056      0.459 f
  U10148/Y (NAND4X4MTR)                                  0.054      0.512 r
  U4305/Y (NAND2X3MTR)                                   0.049      0.561 f
  U4766/Y (INVX2MTR)                                     0.051      0.612 r
  U3932/Y (NAND2X2MTR)                                   0.061      0.672 f
  U3096/Y (INVX2MTR)                                     0.051      0.724 r
  U3047/Y (OAI21X2MTR)                                   0.076      0.800 f
  U1908/Y (NAND2X2MTR)                                   0.049      0.849 r
  U4287/Y (AND2X1MTR)                                    0.087      0.935 r
  U10542/Y (OAI21X2MTR)                                  0.046      0.981 f
  U369/Y (AOI21X2MTR)                                    0.073      1.054 r
  U2472/Y (XNOR2X2MTR)                                   0.090      1.144 r
  U12152/Y (AOI22X4MTR)                                  0.077      1.221 f
  U11071/Y (CLKNAND2X2MTR)                               0.052      1.273 r
  U4243/Y (INVX2MTR)                                     0.045      1.318 f
  U8492/Y (OAI22X2MTR)                                   0.056      1.374 r
  U0_BANK_TOP/vACC_2_reg_0__15_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_145_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.059 f
  U5369/Y (INVX3MTR)                                     0.059      1.118 r
  U8295/Y (NAND2X1MTR)                                   0.062      1.180 f
  U8024/Y (NAND4BBX2MTR)                                 0.059      1.239 r
  U9346/Y (NOR2X2MTR)                                    0.050      1.289 f
  U11450/Y (NOR2X1MTR)                                   0.049      1.339 r
  PIM_result_reg_145_/D (DFFRQX2MTR)                     0.000      1.339 r
  data arrival time                                                 1.339

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_145_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.339
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_401_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.059 f
  U5369/Y (INVX3MTR)                                     0.059      1.118 r
  U8295/Y (NAND2X1MTR)                                   0.062      1.180 f
  U8024/Y (NAND4BBX2MTR)                                 0.059      1.239 r
  U9346/Y (NOR2X2MTR)                                    0.050      1.289 f
  U11448/Y (NOR2X1MTR)                                   0.049      1.339 r
  PIM_result_reg_401_/D (DFFRQX2MTR)                     0.000      1.339 r
  data arrival time                                                 1.339

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_401_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.339
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.059 f
  U5369/Y (INVX3MTR)                                     0.059      1.118 r
  U8295/Y (NAND2X1MTR)                                   0.062      1.180 f
  U8024/Y (NAND4BBX2MTR)                                 0.059      1.239 r
  U9346/Y (NOR2X2MTR)                                    0.050      1.289 f
  U10265/Y (NOR2X1MTR)                                   0.049      1.339 r
  PIM_result_reg_17_/D (DFFRQX2MTR)                      0.000      1.339 r
  data arrival time                                                 1.339

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_17_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.339
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U13421/Y (CLKNAND2X2MTR)                               0.047      0.449 f
  U12687/Y (NAND4X2MTR)                                  0.049      0.498 r
  U1620/Y (OAI2BB1X2MTR)                                 0.107      0.605 r
  U11334/Y (NAND2X2MTR)                                  0.061      0.666 f
  U843/Y (OAI21X3MTR)                                    0.082      0.748 r
  U11326/Y (NAND2X2MTR)                                  0.066      0.814 f
  U6316/Y (NAND2X4MTR)                                   0.050      0.864 r
  U8698/Y (NAND2X6MTR)                                   0.048      0.912 f
  U12180/Y (NAND2X3MTR)                                  0.050      0.962 r
  U9454/Y (NAND2X2MTR)                                   0.054      1.015 f
  U9435/Y (AOI22X2MTR)                                   0.096      1.111 r
  U3026/Y (OAI21X2MTR)                                   0.069      1.180 f
  U16377/Y (AOI2B1X4MTR)                                 0.088      1.268 r
  U11360/Y (BUFX4MTR)                                    0.093      1.362 r
  U17171/Y (OAI22X2MTR)                                  0.043      1.405 f
  U0_BANK_TOP/vACC_3_reg_0__11_/D (DFFRHQX4MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U12118/Y (INVX12MTR)                                   0.041      0.188 f
  U1934/Y (NAND3X12MTR)                                  0.048      0.236 r
  U1728/Y (INVX16MTR)                                    0.046      0.283 f
  U5129/Y (INVX12MTR)                                    0.038      0.321 r
  U2236/Y (INVX8MTR)                                     0.027      0.348 f
  U1186/Y (NAND2X4MTR)                                   0.026      0.373 r
  U2043/Y (OR2X4MTR)                                     0.073      0.447 r
  U8746/Y (NAND3X4MTR)                                   0.056      0.502 f
  U1987/Y (AOI21X4MTR)                                   0.075      0.577 r
  U9367/Y (NAND2X6MTR)                                   0.066      0.642 f
  U9366/Y (INVX8MTR)                                     0.042      0.684 r
  U754/Y (NAND2X5MTR)                                    0.046      0.731 f
  U16989/Y (AOI21X8MTR)                                  0.081      0.812 r
  U11711/Y (OAI21X8MTR)                                  0.069      0.880 f
  U1886/Y (NAND2X8MTR)                                   0.050      0.931 r
  U1853/Y (NAND2X12MTR)                                  0.048      0.979 f
  U6508/Y (CLKNAND2X2MTR)                                0.037      1.016 r
  U8693/Y (CLKNAND2X2MTR)                                0.044      1.060 f
  U4839/Y (XNOR2X2MTR)                                   0.074      1.134 f
  U8662/Y (OAI22X4MTR)                                   0.082      1.216 r
  U1871/Y (AOI2BB1X4MTR)                                 0.056      1.273 f
  U17192/Y (OAI22X2MTR)                                  0.054      1.327 r
  U0_BANK_TOP/vACC_0_reg_7__11_/D (DFFRQX2MTR)           0.000      1.327 r
  data arrival time                                                 1.327

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__11_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.327
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U6632/Y (OAI21X6MTR)                                   0.071      0.927 f
  U8656/Y (NAND2X4MTR)                                   0.054      0.980 r
  U1579/Y (NAND2X6MTR)                                   0.068      1.049 f
  U10081/Y (NAND2X4MTR)                                  0.045      1.094 r
  U9218/Y (NAND3X4MTR)                                   0.078      1.172 f
  U5210/Y (CLKNAND2X4MTR)                                0.055      1.227 r
  U108/Y (NAND2X2MTR)                                    0.062      1.289 f
  U3674/Y (OAI22X1MTR)                                   0.063      1.353 r
  U0_BANK_TOP/vACC_2_reg_4__16_/D (DFFRHQX1MTR)          0.000      1.353 r
  data arrival time                                                 1.353

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.353
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.147      0.147 r
  U12118/Y (INVX12MTR)                                   0.041      0.188 f
  U1934/Y (NAND3X12MTR)                                  0.048      0.236 r
  U1728/Y (INVX16MTR)                                    0.046      0.283 f
  U5129/Y (INVX12MTR)                                    0.038      0.321 r
  U2236/Y (INVX8MTR)                                     0.027      0.348 f
  U1186/Y (NAND2X4MTR)                                   0.026      0.373 r
  U2043/Y (OR2X4MTR)                                     0.073      0.447 r
  U8746/Y (NAND3X4MTR)                                   0.056      0.502 f
  U1987/Y (AOI21X4MTR)                                   0.075      0.577 r
  U9367/Y (NAND2X6MTR)                                   0.066      0.642 f
  U9366/Y (INVX8MTR)                                     0.042      0.684 r
  U754/Y (NAND2X5MTR)                                    0.046      0.731 f
  U16989/Y (AOI21X8MTR)                                  0.081      0.812 r
  U11711/Y (OAI21X8MTR)                                  0.069      0.880 f
  U1886/Y (NAND2X8MTR)                                   0.050      0.931 r
  U1853/Y (NAND2X12MTR)                                  0.048      0.979 f
  U6508/Y (CLKNAND2X2MTR)                                0.037      1.016 r
  U8693/Y (CLKNAND2X2MTR)                                0.044      1.060 f
  U4839/Y (XNOR2X2MTR)                                   0.074      1.134 f
  U8662/Y (OAI22X4MTR)                                   0.082      1.216 r
  U1871/Y (AOI2BB1X4MTR)                                 0.056      1.273 f
  U10705/Y (OAI22X2MTR)                                  0.054      1.327 r
  U0_BANK_TOP/vACC_3_reg_7__11_/D (DFFRQX2MTR)           0.000      1.327 r
  data arrival time                                                 1.327

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__11_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.327
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/Q (DFFRHQX1MTR)
                                                         0.147      0.147 f
  U882/Y (AND2X4MTR)                                     0.106      0.253 f
  U3578/Y (INVX3MTR)                                     0.048      0.301 r
  U9233/Y (OAI22X1MTR)                                   0.073      0.374 f
  U13060/Y (NOR2X1MTR)                                   0.088      0.463 r
  U1604/Y (NAND4X4MTR)                                   0.098      0.561 f
  U8831/Y (INVX3MTR)                                     0.083      0.644 r
  U1374/Y (NAND2X6MTR)                                   0.063      0.706 f
  U648/Y (AOI21X4MTR)                                    0.105      0.811 r
  U2000/Y (OAI21X6MTR)                                   0.077      0.888 f
  U2508/Y (NAND3X8MTR)                                   0.055      0.943 r
  U9674/Y (NAND2X12MTR)                                  0.050      0.992 f
  U5743/Y (CLKNAND2X2MTR)                                0.046      1.039 r
  U2380/Y (NAND3X2MTR)                                   0.082      1.121 f
  U10846/Y (NAND3X4MTR)                                  0.067      1.188 r
  U12913/Y (NAND3X2MTR)                                  0.078      1.266 f
  U19229/Y (OAI2B2X2MTR)                                 0.121      1.388 f
  U0_BANK_TOP/vACC_1_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U10100/Y (CLKNAND2X2MTR)                               0.056      0.459 f
  U10148/Y (NAND4X4MTR)                                  0.054      0.512 r
  U4305/Y (NAND2X3MTR)                                   0.049      0.561 f
  U4766/Y (INVX2MTR)                                     0.051      0.612 r
  U3932/Y (NAND2X2MTR)                                   0.061      0.672 f
  U3096/Y (INVX2MTR)                                     0.051      0.724 r
  U3047/Y (OAI21X2MTR)                                   0.076      0.800 f
  U1908/Y (NAND2X2MTR)                                   0.049      0.849 r
  U4287/Y (AND2X1MTR)                                    0.087      0.935 r
  U10542/Y (OAI21X2MTR)                                  0.046      0.981 f
  U369/Y (AOI21X2MTR)                                    0.073      1.054 r
  U2472/Y (XNOR2X2MTR)                                   0.090      1.144 r
  U12152/Y (AOI22X4MTR)                                  0.077      1.221 f
  U11071/Y (CLKNAND2X2MTR)                               0.052      1.273 r
  U4243/Y (INVX2MTR)                                     0.045      1.318 f
  U10217/Y (OAI22X2MTR)                                  0.056      1.374 r
  U0_BANK_TOP/vACC_0_reg_0__15_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U2031/Y (INVX14MTR)                                    0.043      0.293 f
  U10660/Y (NOR2X4MTR)                                   0.092      0.385 r
  U7544/Y (INVX3MTR)                                     0.047      0.432 f
  U1563/Y (NOR2X6MTR)                                    0.076      0.508 r
  U16905/Y (XNOR2X8MTR)                                  0.089      0.597 r
  U16399/Y (XNOR2X8MTR)                                  0.093      0.690 r
  U8624/Y (XNOR2X2MTR)                                   0.092      0.783 r
  U2383/Y (XNOR2X2MTR)                                   0.108      0.891 r
  U15543/Y (AND2X4MTR)                                   0.137      1.028 r
  U15517/Y (AOI21X8MTR)                                  0.031      1.059 f
  U2060/Y (OAI21X6MTR)                                   0.084      1.143 r
  U16888/Y (AOI21X8MTR)                                  0.071      1.214 f
  U1983/Y (XNOR2X1MTR)                                   0.105      1.319 f
  U10561/Y (NOR2X1MTR)                                   0.062      1.381 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U5224/Y (NOR2BX4MTR)                                   0.050      0.453 r
  U1018/Y (INVX2MTR)                                     0.035      0.488 f
  U5362/Y (NAND3X2MTR)                                   0.039      0.527 r
  U8736/Y (AND2X4MTR)                                    0.112      0.639 r
  U490/Y (NOR2X2MTR)                                     0.051      0.690 f
  U3927/Y (NOR2X3MTR)                                    0.099      0.789 r
  U8758/Y (NAND2X4MTR)                                   0.084      0.873 f
  U16368/Y (NOR2X4MTR)                                   0.094      0.967 r
  U10172/Y (AOI21X8MTR)                                  0.060      1.027 f
  U2407/Y (NAND2BX12MTR)                                 0.090      1.117 f
  U3129/Y (NAND3X8MTR)                                   0.049      1.166 r
  U6318/Y (OAI2B11X4MTR)                                 0.085      1.251 f
  U17246/Y (OAI22X2MTR)                                  0.065      1.316 r
  U0_BANK_TOP/vACC_1_reg_5__16_/D (DFFRQX4MTR)           0.000      1.316 r
  data arrival time                                                 1.316

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__16_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.187      1.328
  data required time                                                1.328
  --------------------------------------------------------------------------
  data required time                                                1.328
  data arrival time                                                -1.316
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_492_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U698/Y (BUFX8MTR)                                      0.080      0.452 f
  U964/Y (INVX4MTR)                                      0.046      0.499 r
  U7155/Y (INVX1MTR)                                     0.041      0.539 f
  U3416/Y (INVX2MTR)                                     0.043      0.582 r
  U5147/Y (NAND2X1MTR)                                   0.058      0.640 f
  U13116/Y (NAND4X2MTR)                                  0.076      0.716 r
  U3407/Y (INVX2MTR)                                     0.064      0.780 f
  U8218/Y (AND2X1MTR)                                    0.118      0.898 f
  U11816/Y (NAND2X4MTR)                                  0.048      0.946 r
  U10549/Y (INVX2MTR)                                    0.029      0.975 f
  U11757/Y (CLKNAND2X2MTR)                               0.028      1.003 r
  U961/Y (CLKNAND2X2MTR)                                 0.072      1.075 f
  U960/Y (NOR3X4MTR)                                     0.093      1.168 r
  U3709/Y (INVX2MTR)                                     0.053      1.221 f
  U4266/Y (AOI21X2MTR)                                   0.112      1.332 r
  U6814/Y (NOR2X1MTR)                                    0.056      1.388 f
  PIM_result_reg_492_/D (DFFRHQX2MTR)                    0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_492_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_364_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U698/Y (BUFX8MTR)                                      0.080      0.452 f
  U964/Y (INVX4MTR)                                      0.046      0.499 r
  U7155/Y (INVX1MTR)                                     0.041      0.539 f
  U3416/Y (INVX2MTR)                                     0.043      0.582 r
  U5147/Y (NAND2X1MTR)                                   0.058      0.640 f
  U13116/Y (NAND4X2MTR)                                  0.076      0.716 r
  U3407/Y (INVX2MTR)                                     0.064      0.780 f
  U8218/Y (AND2X1MTR)                                    0.118      0.898 f
  U11816/Y (NAND2X4MTR)                                  0.048      0.946 r
  U10549/Y (INVX2MTR)                                    0.029      0.975 f
  U11757/Y (CLKNAND2X2MTR)                               0.028      1.003 r
  U961/Y (CLKNAND2X2MTR)                                 0.072      1.075 f
  U960/Y (NOR3X4MTR)                                     0.093      1.168 r
  U3709/Y (INVX2MTR)                                     0.053      1.221 f
  U4266/Y (AOI21X2MTR)                                   0.112      1.332 r
  U6819/Y (NOR2X1MTR)                                    0.056      1.388 f
  PIM_result_reg_364_/D (DFFRHQX2MTR)                    0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_364_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_236_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U698/Y (BUFX8MTR)                                      0.080      0.452 f
  U964/Y (INVX4MTR)                                      0.046      0.499 r
  U7155/Y (INVX1MTR)                                     0.041      0.539 f
  U3416/Y (INVX2MTR)                                     0.043      0.582 r
  U5147/Y (NAND2X1MTR)                                   0.058      0.640 f
  U13116/Y (NAND4X2MTR)                                  0.076      0.716 r
  U3407/Y (INVX2MTR)                                     0.064      0.780 f
  U8218/Y (AND2X1MTR)                                    0.118      0.898 f
  U11816/Y (NAND2X4MTR)                                  0.048      0.946 r
  U10549/Y (INVX2MTR)                                    0.029      0.975 f
  U11757/Y (CLKNAND2X2MTR)                               0.028      1.003 r
  U961/Y (CLKNAND2X2MTR)                                 0.072      1.075 f
  U960/Y (NOR3X4MTR)                                     0.093      1.168 r
  U3709/Y (INVX2MTR)                                     0.053      1.221 f
  U4266/Y (AOI21X2MTR)                                   0.112      1.332 r
  U6818/Y (NOR2X1MTR)                                    0.056      1.388 f
  PIM_result_reg_236_/D (DFFRHQX2MTR)                    0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_236_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_108_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.036      0.148 r
  U11320/Y (NAND3X12MTR)                                 0.066      0.214 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.321 r
  U13297/Y (INVX12MTR)                                   0.051      0.372 f
  U698/Y (BUFX8MTR)                                      0.080      0.452 f
  U964/Y (INVX4MTR)                                      0.046      0.499 r
  U7155/Y (INVX1MTR)                                     0.041      0.539 f
  U3416/Y (INVX2MTR)                                     0.043      0.582 r
  U5147/Y (NAND2X1MTR)                                   0.058      0.640 f
  U13116/Y (NAND4X2MTR)                                  0.076      0.716 r
  U3407/Y (INVX2MTR)                                     0.064      0.780 f
  U8218/Y (AND2X1MTR)                                    0.118      0.898 f
  U11816/Y (NAND2X4MTR)                                  0.048      0.946 r
  U10549/Y (INVX2MTR)                                    0.029      0.975 f
  U11757/Y (CLKNAND2X2MTR)                               0.028      1.003 r
  U961/Y (CLKNAND2X2MTR)                                 0.072      1.075 f
  U960/Y (NOR3X4MTR)                                     0.093      1.168 r
  U3709/Y (INVX2MTR)                                     0.053      1.221 f
  U4266/Y (AOI21X2MTR)                                   0.112      1.332 r
  U7586/Y (NOR2X1MTR)                                    0.056      1.388 f
  PIM_result_reg_108_/D (DFFRHQX2MTR)                    0.000      1.388 f
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_108_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.011


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_exp_align_reg_4_/Q (DFFRHQX1MTR)
                                                         0.147      0.147 f
  U882/Y (AND2X4MTR)                                     0.106      0.253 f
  U3578/Y (INVX3MTR)                                     0.048      0.301 r
  U9233/Y (OAI22X1MTR)                                   0.073      0.374 f
  U13060/Y (NOR2X1MTR)                                   0.088      0.463 r
  U1604/Y (NAND4X4MTR)                                   0.098      0.561 f
  U8831/Y (INVX3MTR)                                     0.083      0.644 r
  U1374/Y (NAND2X6MTR)                                   0.063      0.706 f
  U648/Y (AOI21X4MTR)                                    0.105      0.811 r
  U2000/Y (OAI21X6MTR)                                   0.077      0.888 f
  U2508/Y (NAND3X8MTR)                                   0.055      0.943 r
  U9674/Y (NAND2X12MTR)                                  0.050      0.992 f
  U12403/Y (INVX2MTR)                                    0.043      1.036 r
  U2593/Y (INVX2MTR)                                     0.028      1.064 f
  U2184/Y (NAND2X2MTR)                                   0.028      1.092 r
  U8641/Y (NAND3X2MTR)                                   0.094      1.186 f
  U8820/Y (NAND3X4MTR)                                   0.080      1.266 r
  U1600/Y (OAI2B2X2MTR)                                  0.108      1.374 r
  U0_BANK_TOP/vACC_0_reg_2__11_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U13421/Y (CLKNAND2X2MTR)                               0.047      0.449 f
  U12687/Y (NAND4X2MTR)                                  0.049      0.498 r
  U1620/Y (OAI2BB1X2MTR)                                 0.107      0.605 r
  U11334/Y (NAND2X2MTR)                                  0.061      0.666 f
  U843/Y (OAI21X3MTR)                                    0.082      0.748 r
  U11326/Y (NAND2X2MTR)                                  0.066      0.814 f
  U6316/Y (NAND2X4MTR)                                   0.050      0.864 r
  U8698/Y (NAND2X6MTR)                                   0.048      0.912 f
  U12197/Y (NAND2X3MTR)                                  0.047      0.959 r
  U13585/Y (AOI21X1MTR)                                  0.077      1.036 f
  U3080/Y (XOR2X1MTR)                                    0.091      1.127 f
  U9458/Y (NAND2X2MTR)                                   0.057      1.184 r
  U13190/Y (NAND3X4MTR)                                  0.081      1.265 f
  U17371/Y (INVX2MTR)                                    0.070      1.335 r
  U17439/Y (OAI22X2MTR)                                  0.052      1.387 f
  U0_BANK_TOP/vACC_1_reg_0__13_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_416_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U10397/Y (BUFX8MTR)                                    0.073      0.419 r
  U8442/Y (INVX6MTR)                                     0.033      0.451 f
  U10910/Y (NAND2X2MTR)                                  0.030      0.481 r
  U6174/Y (INVX1MTR)                                     0.036      0.517 f
  U8331/Y (AOI21X2MTR)                                   0.060      0.578 r
  U8965/Y (NAND3X2MTR)                                   0.098      0.676 f
  U447/Y (INVX2MTR)                                      0.079      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.062      0.816 f
  U5447/Y (NOR2X6MTR)                                    0.077      0.894 r
  U2927/Y (NAND3X2MTR)                                   0.124      1.018 f
  U13710/Y (INVX2MTR)                                    0.082      1.100 r
  U8745/Y (CLKNAND2X2MTR)                                0.052      1.153 f
  U13106/Y (OAI211X2MTR)                                 0.048      1.201 r
  U15083/Y (AOI211X2MTR)                                 0.064      1.265 f
  U15259/Y (NOR2X1MTR)                                   0.065      1.329 r
  PIM_result_reg_416_/D (DFFRQX1MTR)                     0.000      1.329 r
  data arrival time                                                 1.329

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_416_/CK (DFFRQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.174      1.341
  data required time                                                1.341
  --------------------------------------------------------------------------
  data required time                                                1.341
  data arrival time                                                -1.329
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U2856/Y (NAND2X8MTR)                                   0.044      0.966 f
  U10721/Y (CLKNAND2X4MTR)                               0.045      1.011 r
  U1932/Y (NAND2X8MTR)                                   0.051      1.061 f
  U9643/Y (CLKNAND2X4MTR)                                0.043      1.104 r
  U1313/Y (NAND3X6MTR)                                   0.066      1.170 f
  U8633/Y (NAND2X3MTR)                                   0.058      1.228 r
  U10198/Y (XOR2X8MTR)                                   0.072      1.300 r
  U1455/Y (OAI22X1MTR)                                   0.080      1.380 f
  U0_BANK_TOP/vACC_3_reg_6__20_/D (DFFRHQX2MTR)          0.000      1.380 f
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U6632/Y (OAI21X6MTR)                                   0.071      0.927 f
  U8656/Y (NAND2X4MTR)                                   0.054      0.980 r
  U1579/Y (NAND2X6MTR)                                   0.068      1.049 f
  U10081/Y (NAND2X4MTR)                                  0.045      1.094 r
  U9218/Y (NAND3X4MTR)                                   0.078      1.172 f
  U5210/Y (CLKNAND2X4MTR)                                0.055      1.227 r
  U108/Y (NAND2X2MTR)                                    0.062      1.289 f
  U3684/Y (OAI22X1MTR)                                   0.063      1.353 r
  U0_BANK_TOP/vACC_1_reg_4__16_/D (DFFRHQX1MTR)          0.000      1.353 r
  data arrival time                                                 1.353

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.353
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U2257/Y (INVX16MTR)                                    0.032      0.157 f
  U9428/Y (NAND2X12MTR)                                  0.035      0.192 r
  U11441/Y (CLKNAND2X16MTR)                              0.064      0.256 f
  U6309/Y (INVX14MTR)                                    0.070      0.326 r
  U1966/Y (INVX12MTR)                                    0.049      0.375 f
  U2095/Y (INVX8MTR)                                     0.035      0.410 r
  U3497/Y (NOR2X4MTR)                                    0.024      0.433 f
  U4127/Y (INVX2MTR)                                     0.038      0.472 r
  U6960/Y (CLKNAND2X4MTR)                                0.050      0.521 f
  U912/Y (OAI21X2MTR)                                    0.084      0.605 r
  U851/Y (OAI21BX4MTR)                                   0.095      0.700 r
  U733/Y (AOI21X3MTR)                                    0.077      0.777 f
  U16422/Y (XNOR2X8MTR)                                  0.089      0.866 f
  U574/Y (NOR2X8MTR)                                     0.062      0.928 r
  U11933/Y (NAND2BX4MTR)                                 0.085      1.013 r
  U11852/Y (CLKNAND2X2MTR)                               0.045      1.058 f
  U17023/Y (MXI2X2MTR)                                   0.080      1.138 r
  U9562/Y (NAND2BX2MTR)                                  0.090      1.228 r
  U16484/Y (NAND3BX4MTR)                                 0.078      1.306 r
  U2717/Y (INVX2MTR)                                     0.032      1.338 f
  U9368/Y (NOR2X2MTR)                                    0.053      1.391 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U6632/Y (OAI21X6MTR)                                   0.071      0.927 f
  U8656/Y (NAND2X4MTR)                                   0.054      0.980 r
  U1579/Y (NAND2X6MTR)                                   0.068      1.049 f
  U10081/Y (NAND2X4MTR)                                  0.045      1.094 r
  U9218/Y (NAND3X4MTR)                                   0.078      1.172 f
  U5210/Y (CLKNAND2X4MTR)                                0.055      1.227 r
  U108/Y (NAND2X2MTR)                                    0.062      1.289 f
  U3680/Y (OAI22X1MTR)                                   0.063      1.353 r
  U0_BANK_TOP/vACC_3_reg_4__16_/D (DFFRHQX1MTR)          0.000      1.353 r
  data arrival time                                                 1.353

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.353
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U1247/Y (BUFX6MTR)                                     0.082      0.199 f
  U1222/Y (NOR2X6MTR)                                    0.090      0.289 r
  U4170/Y (INVX4MTR)                                     0.041      0.330 f
  U3512/Y (INVX3MTR)                                     0.038      0.369 r
  U12674/Y (AOI22X2MTR)                                  0.045      0.414 f
  U3649/Y (AND3X4MTR)                                    0.122      0.536 f
  U721/Y (NAND2X4MTR)                                    0.049      0.585 r
  U9853/Y (INVX3MTR)                                     0.053      0.639 f
  U6730/Y (CLKOR2X4MTR)                                  0.104      0.743 f
  U9124/Y (OAI2BB1X4MTR)                                 0.041      0.784 r
  U10099/Y (NAND3X4MTR)                                  0.058      0.842 f
  U1382/Y (NAND3X6MTR)                                   0.053      0.895 r
  U6256/Y (NAND2X6MTR)                                   0.060      0.955 f
  U1613/Y (NAND2X12MTR)                                  0.047      1.003 r
  U309/Y (XNOR2X2MTR)                                    0.068      1.070 r
  U252/Y (AND2X4MTR)                                     0.126      1.196 r
  U13011/Y (NOR2X8MTR)                                   0.034      1.230 f
  U9807/Y (MXI2X6MTR)                                    0.059      1.290 r
  U1467/Y (NAND2X2MTR)                                   0.054      1.343 f
  U13032/Y (OAI2BB1X2MTR)                                0.042      1.385 r
  U0_BANK_TOP/vACC_0_reg_5__0_/D (DFFRHQX2MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U6632/Y (OAI21X6MTR)                                   0.071      0.927 f
  U8656/Y (NAND2X4MTR)                                   0.054      0.980 r
  U1579/Y (NAND2X6MTR)                                   0.068      1.049 f
  U10081/Y (NAND2X4MTR)                                  0.045      1.094 r
  U9218/Y (NAND3X4MTR)                                   0.078      1.172 f
  U5210/Y (CLKNAND2X4MTR)                                0.055      1.227 r
  U108/Y (NAND2X2MTR)                                    0.062      1.289 f
  U3673/Y (OAI22X1MTR)                                   0.063      1.353 r
  U0_BANK_TOP/vACC_0_reg_4__16_/D (DFFRHQX1MTR)          0.000      1.353 r
  data arrival time                                                 1.353

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.150      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.353
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U1561/Y (NAND2X8MTR)                                   0.045      1.119 f
  U6246/Y (NAND3X12MTR)                                  0.066      1.185 r
  U2389/Y (NAND2X4MTR)                                   0.040      1.225 f
  U4178/Y (CLKNAND2X2MTR)                                0.042      1.266 r
  U7579/Y (INVX3MTR)                                     0.042      1.308 f
  U16147/Y (NOR2X1MTR)                                   0.051      1.360 r
  U0_BANK_TOP/detect_pos_edge_reg_1_/D (DFFRHQX1MTR)     0.000      1.360 r
  data arrival time                                                 1.360

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_1_/CK (DFFRHQX1MTR)    0.000      1.515 r
  library setup time                                    -0.143      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.360
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.117      0.117 f
  U1247/Y (BUFX6MTR)                                     0.082      0.199 f
  U1222/Y (NOR2X6MTR)                                    0.090      0.289 r
  U4170/Y (INVX4MTR)                                     0.041      0.330 f
  U3512/Y (INVX3MTR)                                     0.038      0.369 r
  U12674/Y (AOI22X2MTR)                                  0.045      0.414 f
  U3649/Y (AND3X4MTR)                                    0.122      0.536 f
  U721/Y (NAND2X4MTR)                                    0.049      0.585 r
  U9853/Y (INVX3MTR)                                     0.053      0.639 f
  U6730/Y (CLKOR2X4MTR)                                  0.104      0.743 f
  U9124/Y (OAI2BB1X4MTR)                                 0.041      0.784 r
  U10099/Y (NAND3X4MTR)                                  0.058      0.842 f
  U1382/Y (NAND3X6MTR)                                   0.053      0.895 r
  U6256/Y (NAND2X6MTR)                                   0.060      0.955 f
  U1613/Y (NAND2X12MTR)                                  0.047      1.003 r
  U309/Y (XNOR2X2MTR)                                    0.068      1.070 r
  U252/Y (AND2X4MTR)                                     0.126      1.196 r
  U13011/Y (NOR2X8MTR)                                   0.034      1.230 f
  U9807/Y (MXI2X6MTR)                                    0.059      1.290 r
  U10186/Y (NAND2X2MTR)                                  0.054      1.343 f
  U8784/Y (OAI2BB1X2MTR)                                 0.042      1.385 r
  U0_BANK_TOP/vACC_2_reg_5__0_/D (DFFRHQX2MTR)           0.000      1.385 r
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U10100/Y (CLKNAND2X2MTR)                               0.056      0.459 f
  U10148/Y (NAND4X4MTR)                                  0.054      0.512 r
  U4305/Y (NAND2X3MTR)                                   0.049      0.561 f
  U4766/Y (INVX2MTR)                                     0.051      0.612 r
  U3932/Y (NAND2X2MTR)                                   0.061      0.672 f
  U3096/Y (INVX2MTR)                                     0.051      0.724 r
  U3047/Y (OAI21X2MTR)                                   0.076      0.800 f
  U1908/Y (NAND2X2MTR)                                   0.049      0.849 r
  U4287/Y (AND2X1MTR)                                    0.087      0.935 r
  U10542/Y (OAI21X2MTR)                                  0.046      0.981 f
  U369/Y (AOI21X2MTR)                                    0.073      1.054 r
  U2472/Y (XNOR2X2MTR)                                   0.090      1.144 r
  U12152/Y (AOI22X4MTR)                                  0.077      1.221 f
  U11071/Y (CLKNAND2X2MTR)                               0.052      1.273 r
  U4243/Y (INVX2MTR)                                     0.045      1.318 f
  U10208/Y (OAI22X2MTR)                                  0.056      1.374 r
  U0_BANK_TOP/vACC_3_reg_0__15_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U10100/Y (CLKNAND2X2MTR)                               0.056      0.459 f
  U10148/Y (NAND4X4MTR)                                  0.054      0.512 r
  U4305/Y (NAND2X3MTR)                                   0.049      0.561 f
  U4766/Y (INVX2MTR)                                     0.051      0.612 r
  U3932/Y (NAND2X2MTR)                                   0.061      0.672 f
  U3096/Y (INVX2MTR)                                     0.051      0.724 r
  U3047/Y (OAI21X2MTR)                                   0.076      0.800 f
  U1908/Y (NAND2X2MTR)                                   0.049      0.849 r
  U4287/Y (AND2X1MTR)                                    0.087      0.935 r
  U10542/Y (OAI21X2MTR)                                  0.046      0.981 f
  U369/Y (AOI21X2MTR)                                    0.073      1.054 r
  U2472/Y (XNOR2X2MTR)                                   0.090      1.144 r
  U12152/Y (AOI22X4MTR)                                  0.077      1.221 f
  U11071/Y (CLKNAND2X2MTR)                               0.052      1.273 r
  U4243/Y (INVX2MTR)                                     0.045      1.318 f
  U8609/Y (OAI22X2MTR)                                   0.056      1.374 r
  U0_BANK_TOP/vACC_1_reg_0__15_/D (DFFRHQX2MTR)          0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U7085/Y (BUFX10MTR)                                    0.095      0.357 f
  U1725/Y (INVX4MTR)                                     0.044      0.401 r
  U1200/Y (NAND2X1MTR)                                   0.077      0.478 f
  U9414/Y (NAND3X4MTR)                                   0.065      0.543 r
  U9809/Y (AND2X6MTR)                                    0.100      0.643 r
  U6244/Y (NAND2BX4MTR)                                  0.083      0.726 r
  U5426/Y (NAND2X2MTR)                                   0.073      0.799 f
  U5942/Y (NOR2X1MTR)                                    0.083      0.882 r
  U16708/Y (INVX1MTR)                                    0.045      0.927 f
  U11794/Y (AOI2BB1X2MTR)                                0.117      1.044 f
  U9010/Y (OAI2BB1X4MTR)                                 0.049      1.093 r
  U12053/Y (NAND3X4MTR)                                  0.090      1.183 f
  U9623/Y (NAND2X4MTR)                                   0.057      1.241 r
  U12965/Y (NAND3BX4MTR)                                 0.073      1.314 f
  U10287/Y (OAI22X1MTR)                                  0.062      1.376 r
  U0_BANK_TOP/vACC_3_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.376 r
  data arrival time                                                 1.376

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.376
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U6632/Y (OAI21X6MTR)                                   0.071      0.927 f
  U8656/Y (NAND2X4MTR)                                   0.054      0.980 r
  U1579/Y (NAND2X6MTR)                                   0.068      1.049 f
  U10081/Y (NAND2X4MTR)                                  0.045      1.094 r
  U9218/Y (NAND3X4MTR)                                   0.078      1.172 f
  U9962/Y (NAND2X4MTR)                                   0.068      1.240 r
  U2188/Y (OAI2BB1X4MTR)                                 0.055      1.294 f
  U15228/Y (OAI22X1MTR)                                  0.057      1.351 r
  U0_BANK_TOP/vACC_0_reg_4__18_/D (DFFRHQX1MTR)          0.000      1.351 r
  data arrival time                                                 1.351

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__18_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.351
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U1712/Y (BUFX14MTR)                                    0.079      0.326 r
  U1607/Y (NOR2BX1MTR)                                   0.039      0.365 f
  U6739/Y (NOR2X2MTR)                                    0.073      0.438 r
  U2110/Y (OAI2B11X4MTR)                                 0.091      0.528 f
  U10249/Y (NAND2X4MTR)                                  0.053      0.581 r
  U858/Y (NAND2X6MTR)                                    0.060      0.641 f
  U1800/Y (NOR2X4MTR)                                    0.089      0.730 r
  U516/Y (OAI21X4MTR)                                    0.072      0.801 f
  U9844/Y (AOI21X8MTR)                                   0.084      0.885 r
  U1788/Y (NAND2X8MTR)                                   0.063      0.948 f
  U371/Y (AOI21X2MTR)                                    0.082      1.030 r
  U8686/Y (XNOR2X2MTR)                                   0.081      1.111 r
  U2990/Y (CLKNAND2X2MTR)                                0.081      1.192 f
  U12913/Y (NAND3X2MTR)                                  0.074      1.266 r
  U19227/Y (OAI2B2X2MTR)                                 0.107      1.373 r
  U0_BANK_TOP/vACC_2_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.373 r
  data arrival time                                                 1.373

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.373
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U7451/Y (CLKNAND2X16MTR)                               0.059      0.302 f
  U1214/Y (INVX16MTR)                                    0.051      0.353 r
  U16003/Y (AND2X8MTR)                                   0.096      0.450 r
  U12264/Y (INVX6MTR)                                    0.033      0.482 f
  U883/Y (NOR2X6MTR)                                     0.055      0.537 r
  U2013/S (ADDHX4MTR)                                    0.104      0.642 r
  U2012/Y (XNOR2X2MTR)                                   0.095      0.736 r
  U10428/Y (XNOR2X2MTR)                                  0.117      0.853 r
  U13159/Y (NAND2X2MTR)                                  0.099      0.953 f
  U15999/Y (OAI21X6MTR)                                  0.059      1.012 r
  U1564/Y (AOI21X8MTR)                                   0.060      1.072 f
  U7027/Y (OAI21X8MTR)                                   0.080      1.152 r
  U5186/Y (INVX1MTR)                                     0.050      1.202 f
  U8315/Y (XOR2X1MTR)                                    0.100      1.302 f
  U2709/Y (NOR2BX1MTR)                                   0.102      1.404 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX4MTR)
                                                         0.000      1.404 f
  data arrival time                                                 1.404

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.404
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U4448/Y (NAND2X6MTR)                                   0.065      1.223 r
  U10250/Y (NAND2X4MTR)                                  0.071      1.295 f
  U17554/Y (OAI22X2MTR)                                  0.078      1.373 r
  U0_BANK_TOP/vACC_2_reg_0__14_/D (DFFRHQX2MTR)          0.000      1.373 r
  data arrival time                                                 1.373

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.373
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U4448/Y (NAND2X6MTR)                                   0.065      1.223 r
  U10250/Y (NAND2X4MTR)                                  0.071      1.295 f
  U17157/Y (OAI22X2MTR)                                  0.078      1.373 r
  U0_BANK_TOP/vACC_2_reg_0__9_/D (DFFRHQX2MTR)           0.000      1.373 r
  data arrival time                                                 1.373

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.373
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_83_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U7814/Y (NAND2X1MTR)                                   0.042      0.494 r
  U11144/Y (NAND4X4MTR)                                  0.126      0.620 f
  U1544/Y (INVX4MTR)                                     0.077      0.697 r
  U11145/Y (CLKNAND2X2MTR)                               0.059      0.756 f
  U10674/Y (NOR4X2MTR)                                   0.107      0.863 r
  U9679/Y (NAND3X2MTR)                                   0.093      0.956 f
  U7822/Y (INVX1MTR)                                     0.052      1.008 r
  U10131/Y (CLKNAND2X2MTR)                               0.061      1.069 f
  U3211/Y (INVX2MTR)                                     0.052      1.121 r
  U8251/Y (NAND2X2MTR)                                   0.043      1.164 f
  U8072/Y (OAI211X2MTR)                                  0.048      1.212 r
  U11975/Y (AOI211X2MTR)                                 0.062      1.274 f
  U15566/Y (NOR2X1MTR)                                   0.060      1.335 r
  PIM_result_reg_83_/D (DFFRQX2MTR)                      0.000      1.335 r
  data arrival time                                                 1.335

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_83_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.335
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_211_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U7814/Y (NAND2X1MTR)                                   0.042      0.494 r
  U11144/Y (NAND4X4MTR)                                  0.126      0.620 f
  U1544/Y (INVX4MTR)                                     0.077      0.697 r
  U11145/Y (CLKNAND2X2MTR)                               0.059      0.756 f
  U10674/Y (NOR4X2MTR)                                   0.107      0.863 r
  U9679/Y (NAND3X2MTR)                                   0.093      0.956 f
  U7822/Y (INVX1MTR)                                     0.052      1.008 r
  U10131/Y (CLKNAND2X2MTR)                               0.061      1.069 f
  U3211/Y (INVX2MTR)                                     0.052      1.121 r
  U8251/Y (NAND2X2MTR)                                   0.043      1.164 f
  U8072/Y (OAI211X2MTR)                                  0.048      1.212 r
  U11975/Y (AOI211X2MTR)                                 0.062      1.274 f
  U15562/Y (NOR2X1MTR)                                   0.060      1.335 r
  PIM_result_reg_211_/D (DFFRQX2MTR)                     0.000      1.335 r
  data arrival time                                                 1.335

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_211_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.335
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_339_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U7814/Y (NAND2X1MTR)                                   0.042      0.494 r
  U11144/Y (NAND4X4MTR)                                  0.126      0.620 f
  U1544/Y (INVX4MTR)                                     0.077      0.697 r
  U11145/Y (CLKNAND2X2MTR)                               0.059      0.756 f
  U10674/Y (NOR4X2MTR)                                   0.107      0.863 r
  U9679/Y (NAND3X2MTR)                                   0.093      0.956 f
  U7822/Y (INVX1MTR)                                     0.052      1.008 r
  U10131/Y (CLKNAND2X2MTR)                               0.061      1.069 f
  U3211/Y (INVX2MTR)                                     0.052      1.121 r
  U8251/Y (NAND2X2MTR)                                   0.043      1.164 f
  U8072/Y (OAI211X2MTR)                                  0.048      1.212 r
  U11975/Y (AOI211X2MTR)                                 0.062      1.274 f
  U15558/Y (NOR2X1MTR)                                   0.060      1.335 r
  PIM_result_reg_339_/D (DFFRQX2MTR)                     0.000      1.335 r
  data arrival time                                                 1.335

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_339_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.335
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_467_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12072/Y (INVX6MTR)                                    0.035      0.451 f
  U7814/Y (NAND2X1MTR)                                   0.042      0.494 r
  U11144/Y (NAND4X4MTR)                                  0.126      0.620 f
  U1544/Y (INVX4MTR)                                     0.077      0.697 r
  U11145/Y (CLKNAND2X2MTR)                               0.059      0.756 f
  U10674/Y (NOR4X2MTR)                                   0.107      0.863 r
  U9679/Y (NAND3X2MTR)                                   0.093      0.956 f
  U7822/Y (INVX1MTR)                                     0.052      1.008 r
  U10131/Y (CLKNAND2X2MTR)                               0.061      1.069 f
  U3211/Y (INVX2MTR)                                     0.052      1.121 r
  U8251/Y (NAND2X2MTR)                                   0.043      1.164 f
  U8072/Y (OAI211X2MTR)                                  0.048      1.212 r
  U11975/Y (AOI211X2MTR)                                 0.062      1.274 f
  U15553/Y (NOR2X1MTR)                                   0.060      1.335 r
  PIM_result_reg_467_/D (DFFRQX2MTR)                     0.000      1.335 r
  data arrival time                                                 1.335

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_467_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.335
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_430_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.483 r
  U13028/Y (AND2X2MTR)                                   0.097      0.580 r
  U12353/Y (NAND3X4MTR)                                  0.060      0.639 f
  U3044/Y (OR2X1MTR)                                     0.137      0.777 f
  U8874/Y (NOR2X4MTR)                                    0.086      0.863 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.943 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.029 r
  U7225/Y (INVX2MTR)                                     0.047      1.076 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.136 r
  U194/Y (NOR2X2MTR)                                     0.055      1.191 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.241 r
  U3705/Y (AOI2B1X2MTR)                                  0.075      1.316 f
  U15435/Y (NOR2X1MTR)                                   0.064      1.380 r
  PIM_result_reg_430_/D (DFFRHQX2MTR)                    0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_430_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_302_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.483 r
  U13028/Y (AND2X2MTR)                                   0.097      0.580 r
  U12353/Y (NAND3X4MTR)                                  0.060      0.639 f
  U3044/Y (OR2X1MTR)                                     0.137      0.777 f
  U8874/Y (NOR2X4MTR)                                    0.086      0.863 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.943 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.029 r
  U7225/Y (INVX2MTR)                                     0.047      1.076 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.136 r
  U194/Y (NOR2X2MTR)                                     0.055      1.191 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.241 r
  U3705/Y (AOI2B1X2MTR)                                  0.075      1.316 f
  U15456/Y (NOR2X1MTR)                                   0.064      1.380 r
  PIM_result_reg_302_/D (DFFRHQX2MTR)                    0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_302_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_174_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.483 r
  U13028/Y (AND2X2MTR)                                   0.097      0.580 r
  U12353/Y (NAND3X4MTR)                                  0.060      0.639 f
  U3044/Y (OR2X1MTR)                                     0.137      0.777 f
  U8874/Y (NOR2X4MTR)                                    0.086      0.863 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.943 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.029 r
  U7225/Y (INVX2MTR)                                     0.047      1.076 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.136 r
  U194/Y (NOR2X2MTR)                                     0.055      1.191 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.241 r
  U3705/Y (AOI2B1X2MTR)                                  0.075      1.316 f
  U11538/Y (NOR2X1MTR)                                   0.064      1.380 r
  PIM_result_reg_174_/D (DFFRHQX2MTR)                    0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_174_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_46_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U2253/Y (BUFX10MTR)                                    0.075      0.423 r
  U2251/Y (INVX8MTR)                                     0.032      0.455 f
  U9891/Y (CLKNAND2X2MTR)                                0.028      0.483 r
  U13028/Y (AND2X2MTR)                                   0.097      0.580 r
  U12353/Y (NAND3X4MTR)                                  0.060      0.639 f
  U3044/Y (OR2X1MTR)                                     0.137      0.777 f
  U8874/Y (NOR2X4MTR)                                    0.086      0.863 r
  U8163/Y (NAND3X4MTR)                                   0.080      0.943 f
  U8137/Y (NOR2BX2MTR)                                   0.086      1.029 r
  U7225/Y (INVX2MTR)                                     0.047      1.076 f
  U2789/Y (NOR2X3MTR)                                    0.060      1.136 r
  U194/Y (NOR2X2MTR)                                     0.055      1.191 f
  U8710/Y (NAND3X4MTR)                                   0.050      1.241 r
  U3705/Y (AOI2B1X2MTR)                                  0.075      1.316 f
  U15457/Y (NOR2X1MTR)                                   0.064      1.380 r
  PIM_result_reg_46_/D (DFFRHQX2MTR)                     0.000      1.380 r
  data arrival time                                                 1.380

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_46_/CK (DFFRHQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.380
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U4448/Y (NAND2X6MTR)                                   0.065      1.223 r
  U10250/Y (NAND2X4MTR)                                  0.071      1.295 f
  U9311/Y (OAI22X2MTR)                                   0.078      1.373 r
  U0_BANK_TOP/vACC_2_reg_0__13_/D (DFFRHQX2MTR)          0.000      1.373 r
  data arrival time                                                 1.373

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.373
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1506/Y (INVX6MTR)                                     0.039      0.408 r
  U6007/Y (CLKNAND2X2MTR)                                0.041      0.449 f
  U3389/Y (NAND4X2MTR)                                   0.052      0.501 r
  U8702/Y (NAND2X2MTR)                                   0.066      0.568 f
  U3250/Y (INVX4MTR)                                     0.054      0.622 r
  U12664/Y (NAND2BX4MTR)                                 0.058      0.680 f
  U596/Y (OAI21X2MTR)                                    0.129      0.809 r
  U536/Y (AOI21X4MTR)                                    0.096      0.905 f
  U9081/Y (AOI2BB1X2MTR)                                 0.126      1.031 f
  U9452/Y (CLKNAND2X4MTR)                                0.052      1.083 r
  U8792/Y (CLKNAND2X2MTR)                                0.042      1.125 f
  U4819/Y (NAND2BX2MTR)                                  0.105      1.230 f
  U8281/Y (OAI2B1X4MTR)                                  0.086      1.316 r
  U13026/Y (OAI22X2MTR)                                  0.059      1.374 f
  U0_BANK_TOP/vACC_0_reg_2__16_/D (DFFRHQX1MTR)          0.000      1.374 f
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__16_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX2MTR)
                                                         0.131      0.131 f
  U16459/Y (INVX2MTR)                                    0.034      0.165 r
  U16002/Y (OR2X2MTR)                                    0.081      0.247 r
  U3612/Y (INVX2MTR)                                     0.051      0.298 f
  U3537/Y (CLKNAND2X2MTR)                                0.042      0.340 r
  U14400/Y (NAND2X2MTR)                                  0.043      0.382 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.470 r
  U12633/Y (NAND2X2MTR)                                  0.083      0.553 f
  U6629/Y (INVX4MTR)                                     0.056      0.609 r
  U1312/Y (NAND2X2MTR)                                   0.055      0.664 f
  U3201/Y (INVX2MTR)                                     0.058      0.722 r
  U8911/Y (NOR2X4MTR)                                    0.036      0.758 f
  U1793/Y (NAND2X2MTR)                                   0.041      0.799 r
  U6047/Y (CLKNAND2X4MTR)                                0.056      0.855 f
  U8153/Y (INVX3MTR)                                     0.045      0.900 r
  U9610/Y (NOR2X1MTR)                                    0.039      0.939 f
  U9551/Y (NOR2BX2MTR)                                   0.079      1.018 r
  U261/Y (OAI2BB1X4MTR)                                  0.053      1.071 f
  U4845/Y (XNOR2X2MTR)                                   0.073      1.144 f
  U1923/Y (NAND2X4MTR)                                   0.042      1.186 r
  U16374/Y (OAI2B11X4MTR)                                0.068      1.254 f
  U4806/Y (INVX2MTR)                                     0.068      1.322 r
  U13198/Y (OAI22X1MTR)                                  0.069      1.391 f
  U0_BANK_TOP/vACC_0_reg_6__14_/D (DFFRHQX4MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.012


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U6632/Y (OAI21X6MTR)                                   0.071      0.927 f
  U8656/Y (NAND2X4MTR)                                   0.054      0.980 r
  U1579/Y (NAND2X6MTR)                                   0.068      1.049 f
  U199/Y (NAND2X8MTR)                                    0.050      1.099 r
  U177/Y (BUFX4MTR)                                      0.086      1.185 r
  U11657/Y (CLKNAND2X4MTR)                               0.065      1.249 f
  U8626/Y (OAI22X1MTR)                                   0.073      1.322 r
  U0_BANK_TOP/vACC_3_reg_4__12_/D (DFFRQX4MTR)           0.000      1.322 r
  data arrival time                                                 1.322

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__12_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.180      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.322
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U5453/Y (OAI2BB1X4MTR)                                 0.103      1.054 r
  U10364/Y (XNOR2X2MTR)                                  0.073      1.127 r
  U16392/Y (AOI22X4MTR)                                  0.072      1.198 f
  U16386/Y (OAI2B1X8MTR)                                 0.058      1.257 r
  U18864/Y (OAI2B2X2MTR)                                 0.116      1.373 r
  U0_BANK_TOP/vACC_2_reg_5__13_/D (DFFRHQX2MTR)          0.000      1.373 r
  data arrival time                                                 1.373

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.373
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_147_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.059 f
  U5369/Y (INVX3MTR)                                     0.059      1.118 r
  U2776/Y (NAND2X1MTR)                                   0.061      1.179 f
  U11586/Y (NAND4X2MTR)                                  0.059      1.238 r
  U11559/Y (NOR2X2MTR)                                   0.047      1.285 f
  U15670/Y (NOR2X1MTR)                                   0.051      1.337 r
  PIM_result_reg_147_/D (DFFRQX2MTR)                     0.000      1.337 r
  data arrival time                                                 1.337

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_147_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.337
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_403_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U13294/Y (NAND2X3MTR)                                  0.072      1.059 f
  U5369/Y (INVX3MTR)                                     0.059      1.118 r
  U2776/Y (NAND2X1MTR)                                   0.061      1.179 f
  U11586/Y (NAND4X2MTR)                                  0.059      1.238 r
  U11559/Y (NOR2X2MTR)                                   0.047      1.285 f
  U15601/Y (NOR2X1MTR)                                   0.051      1.337 r
  PIM_result_reg_403_/D (DFFRQX2MTR)                     0.000      1.337 r
  data arrival time                                                 1.337

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_403_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.166      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.337
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U4448/Y (NAND2X6MTR)                                   0.065      1.223 r
  U10268/Y (NAND2X4MTR)                                  0.070      1.294 f
  U13358/Y (OAI22X1MTR)                                  0.078      1.371 r
  U0_BANK_TOP/vACC_0_reg_0__9_/D (DFFRHQX2MTR)           0.000      1.371 r
  data arrival time                                                 1.371

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.371
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U11123/Y (CLKNAND2X4MTR)                               0.047      0.586 f
  U11992/Y (NAND2X3MTR)                                  0.059      0.646 r
  U8879/Y (CLKNAND2X2MTR)                                0.057      0.703 f
  U16604/Y (OA21X4MTR)                                   0.139      0.842 f
  U8987/Y (NAND2X4MTR)                                   0.053      0.895 r
  U2197/Y (NAND2X4MTR)                                   0.055      0.950 f
  U1788/Y (NAND2X8MTR)                                   0.044      0.994 r
  U364/Y (AOI21X2MTR)                                    0.054      1.047 f
  U9439/Y (XNOR2X2MTR)                                   0.072      1.120 f
  U9394/Y (CLKNAND2X2MTR)                                0.048      1.168 r
  U9378/Y (NAND3X4MTR)                                   0.088      1.256 f
  U13833/Y (OAI2B2X2MTR)                                 0.126      1.381 f
  U0_BANK_TOP/vACC_3_reg_2__9_/D (DFFRHQX2MTR)           0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U5453/Y (OAI2BB1X4MTR)                                 0.103      1.054 r
  U10364/Y (XNOR2X2MTR)                                  0.073      1.127 r
  U16392/Y (AOI22X4MTR)                                  0.072      1.198 f
  U16386/Y (OAI2B1X8MTR)                                 0.058      1.257 r
  U18865/Y (OAI2B2X2MTR)                                 0.116      1.373 r
  U0_BANK_TOP/vACC_1_reg_5__13_/D (DFFRHQX2MTR)          0.000      1.373 r
  data arrival time                                                 1.373

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.373
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U6632/Y (OAI21X6MTR)                                   0.071      0.927 f
  U8656/Y (NAND2X4MTR)                                   0.054      0.980 r
  U1579/Y (NAND2X6MTR)                                   0.068      1.049 f
  U14594/Y (NAND2X6MTR)                                  0.071      1.120 r
  U2292/Y (NAND2X2MTR)                                   0.113      1.233 f
  U8625/Y (OAI22X2MTR)                                   0.088      1.321 r
  U0_BANK_TOP/vACC_1_reg_4__12_/D (DFFRQX1MTR)           0.000      1.321 r
  data arrival time                                                 1.321

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__12_/CK (DFFRQX1MTR)          0.000      1.515 r
  library setup time                                    -0.181      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.321
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U13421/Y (CLKNAND2X2MTR)                               0.047      0.449 f
  U12687/Y (NAND4X2MTR)                                  0.049      0.498 r
  U1620/Y (OAI2BB1X2MTR)                                 0.107      0.605 r
  U11334/Y (NAND2X2MTR)                                  0.061      0.666 f
  U843/Y (OAI21X3MTR)                                    0.082      0.748 r
  U11326/Y (NAND2X2MTR)                                  0.066      0.814 f
  U6316/Y (NAND2X4MTR)                                   0.050      0.864 r
  U8698/Y (NAND2X6MTR)                                   0.048      0.912 f
  U12197/Y (NAND2X3MTR)                                  0.047      0.959 r
  U13585/Y (AOI21X1MTR)                                  0.077      1.036 f
  U3080/Y (XOR2X1MTR)                                    0.091      1.127 f
  U9458/Y (NAND2X2MTR)                                   0.057      1.184 r
  U13190/Y (NAND3X4MTR)                                  0.081      1.265 f
  U17371/Y (INVX2MTR)                                    0.070      1.335 r
  U9313/Y (OAI22X2MTR)                                   0.052      1.387 f
  U0_BANK_TOP/vACC_0_reg_0__13_/D (DFFRHQX2MTR)          0.000      1.387 f
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U9428/Y (NAND2X12MTR)                                  0.043      0.195 f
  U11441/Y (CLKNAND2X16MTR)                              0.054      0.250 r
  U1178/Y (BUFX8MTR)                                     0.090      0.340 r
  U4616/Y (NAND2X6MTR)                                   0.067      0.407 f
  U872/Y (NOR2X4MTR)                                     0.081      0.488 r
  U9789/Y (XOR2X4MTR)                                    0.100      0.588 r
  U2364/Y (XNOR2X2MTR)                                   0.073      0.661 f
  U502/Y (OAI21X3MTR)                                    0.052      0.713 r
  U11740/Y (OAI2BB1X4MTR)                                0.067      0.780 f
  U16723/Y (BUFX4MTR)                                    0.082      0.863 f
  U2960/Y (OAI2B1X4MTR)                                  0.066      0.928 r
  U351/Y (OAI2BB1X4MTR)                                  0.069      0.997 f
  U12311/Y (NOR2X4MTR)                                   0.085      1.082 r
  U10574/Y (INVX2MTR)                                    0.044      1.125 f
  U10098/Y (OAI2BB1X1MTR)                                0.111      1.237 f
  U11656/Y (XOR2X1MTR)                                   0.085      1.321 f
  U15379/Y (NOR2X2MTR)                                   0.068      1.389 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX8MTR)
                                                         0.000      1.389 r
  data arrival time                                                 1.389

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.389
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U6632/Y (OAI21X6MTR)                                   0.071      0.927 f
  U8656/Y (NAND2X4MTR)                                   0.054      0.980 r
  U1579/Y (NAND2X6MTR)                                   0.068      1.049 f
  U10081/Y (NAND2X4MTR)                                  0.045      1.094 r
  U9218/Y (NAND3X4MTR)                                   0.078      1.172 f
  U9962/Y (NAND2X4MTR)                                   0.068      1.240 r
  U2188/Y (OAI2BB1X4MTR)                                 0.055      1.294 f
  U8530/Y (OAI22X1MTR)                                   0.057      1.351 r
  U0_BANK_TOP/vACC_1_reg_4__18_/D (DFFRHQX1MTR)          0.000      1.351 r
  data arrival time                                                 1.351

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__18_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.351
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U5453/Y (OAI2BB1X4MTR)                                 0.103      1.054 r
  U10364/Y (XNOR2X2MTR)                                  0.073      1.127 r
  U16392/Y (AOI22X4MTR)                                  0.072      1.198 f
  U16386/Y (OAI2B1X8MTR)                                 0.058      1.257 r
  U18866/Y (OAI2B2X2MTR)                                 0.116      1.373 r
  U0_BANK_TOP/vACC_3_reg_5__13_/D (DFFRHQX2MTR)          0.000      1.373 r
  data arrival time                                                 1.373

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.373
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U3925/Y (INVX8MTR)                                     0.032      0.435 r
  U2311/Y (NAND2X2MTR)                                   0.046      0.481 f
  U5402/Y (OR2X4MTR)                                     0.089      0.569 f
  U7810/Y (NAND3X4MTR)                                   0.036      0.606 r
  U972/Y (INVX4MTR)                                      0.038      0.644 f
  U2348/Y (NAND2X4MTR)                                   0.043      0.686 r
  U909/Y (NAND2X4MTR)                                    0.061      0.747 f
  U505/Y (OAI21X4MTR)                                    0.112      0.859 r
  U1765/Y (AOI21X8MTR)                                   0.045      0.904 f
  U8314/Y (OAI21X6MTR)                                   0.046      0.950 r
  U5453/Y (OAI2BB1X4MTR)                                 0.103      1.054 r
  U10364/Y (XNOR2X2MTR)                                  0.073      1.127 r
  U16392/Y (AOI22X4MTR)                                  0.072      1.198 f
  U16386/Y (OAI2B1X8MTR)                                 0.058      1.257 r
  U18867/Y (OAI2B2X2MTR)                                 0.116      1.373 r
  U0_BANK_TOP/vACC_0_reg_5__13_/D (DFFRHQX2MTR)          0.000      1.373 r
  data arrival time                                                 1.373

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.373
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U10168/Y (INVX10MTR)                                   0.038      0.166 f
  U13027/Y (CLKNAND2X2MTR)                               0.061      0.227 r
  U1183/Y (INVX2MTR)                                     0.066      0.292 f
  U14444/Y (AOI22X1MTR)                                  0.095      0.388 r
  U8814/Y (NAND3X2MTR)                                   0.074      0.461 f
  U8769/Y (OR3X4MTR)                                     0.108      0.569 f
  U2114/Y (BUFX4MTR)                                     0.081      0.650 f
  U2138/Y (NOR2X8MTR)                                    0.071      0.721 r
  U12722/Y (OAI21X4MTR)                                  0.065      0.785 f
  U1741/Y (AOI21X8MTR)                                   0.071      0.856 r
  U2504/Y (OAI21X8MTR)                                   0.074      0.930 f
  U10172/Y (AOI21X8MTR)                                  0.098      1.028 r
  U16600/Y (OR2X8MTR)                                    0.099      1.127 r
  U4847/Y (INVX4MTR)                                     0.041      1.168 f
  U180/Y (INVX4MTR)                                      0.064      1.232 r
  U2285/Y (NAND2X4MTR)                                   0.071      1.303 f
  U18856/Y (OAI2B2X2MTR)                                 0.069      1.372 r
  U0_BANK_TOP/vACC_2_reg_5__11_/D (DFFRHQX2MTR)          0.000      1.372 r
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.112      0.112 f
  U3915/Y (INVX12MTR)                                    0.036      0.148 r
  U13121/Y (NAND2X12MTR)                                 0.048      0.196 f
  U10264/Y (CLKNAND2X8MTR)                               0.042      0.239 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.296 f
  U13297/Y (INVX12MTR)                                   0.049      0.345 r
  U12074/Y (BUFX16MTR)                                   0.071      0.416 r
  U12076/Y (INVX6MTR)                                    0.035      0.451 f
  U9924/Y (CLKNAND2X2MTR)                                0.031      0.482 r
  U3287/Y (AND2X4MTR)                                    0.091      0.573 r
  U3887/Y (AND2X4MTR)                                    0.105      0.678 r
  U8873/Y (NAND2X2MTR)                                   0.064      0.742 f
  U9653/Y (NOR2X4MTR)                                    0.078      0.820 r
  U9596/Y (NAND3X4MTR)                                   0.073      0.893 f
  U8789/Y (NOR2X3MTR)                                    0.094      0.988 r
  U6852/Y (NAND2X2MTR)                                   0.089      1.076 f
  U7218/Y (OAI22X1MTR)                                   0.069      1.145 r
  U8321/Y (NAND4BX1MTR)                                  0.088      1.233 r
  U10303/Y (NOR2X2MTR)                                   0.047      1.280 f
  U10286/Y (NOR2X1MTR)                                   0.051      1.332 r
  PIM_result_reg_18_/D (DFFRQX1MTR)                      0.000      1.332 r
  data arrival time                                                 1.332

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_18_/CK (DFFRQX1MTR)                     0.000      1.515 r
  library setup time                                    -0.170      1.345
  data required time                                                1.345
  --------------------------------------------------------------------------
  data required time                                                1.345
  data arrival time                                                -1.332
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U10168/Y (INVX10MTR)                                   0.038      0.166 f
  U13027/Y (CLKNAND2X2MTR)                               0.061      0.227 r
  U1183/Y (INVX2MTR)                                     0.066      0.292 f
  U14444/Y (AOI22X1MTR)                                  0.095      0.388 r
  U8814/Y (NAND3X2MTR)                                   0.074      0.461 f
  U8769/Y (OR3X4MTR)                                     0.108      0.569 f
  U2114/Y (BUFX4MTR)                                     0.081      0.650 f
  U2138/Y (NOR2X8MTR)                                    0.071      0.721 r
  U12722/Y (OAI21X4MTR)                                  0.065      0.785 f
  U1741/Y (AOI21X8MTR)                                   0.071      0.856 r
  U2504/Y (OAI21X8MTR)                                   0.074      0.930 f
  U11100/Y (XNOR2X1MTR)                                  0.084      1.014 f
  U13007/Y (AO2B2X4MTR)                                  0.157      1.171 f
  U13011/Y (NOR2X8MTR)                                   0.055      1.227 r
  U9807/Y (MXI2X6MTR)                                    0.061      1.287 f
  U1465/Y (NAND2X2MTR)                                   0.043      1.330 r
  U8437/Y (OAI2BB1X1MTR)                                 0.056      1.386 f
  U0_BANK_TOP/vACC_1_reg_5__0_/D (DFFRHQX2MTR)           0.000      1.386 f
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U10941/Y (BUFX10MTR)                                   0.075      0.422 r
  U9722/Y (INVX4MTR)                                     0.041      0.463 f
  U12352/Y (CLKNAND2X2MTR)                               0.035      0.498 r
  U9716/Y (AND2X4MTR)                                    0.100      0.598 r
  U10204/Y (NAND3BX4MTR)                                 0.053      0.651 f
  U5977/Y (NOR2X2MTR)                                    0.077      0.727 r
  U11232/Y (NAND3X4MTR)                                  0.102      0.829 f
  U355/Y (NOR2X6MTR)                                     0.088      0.917 r
  U5400/Y (NAND2X2MTR)                                   0.061      0.978 f
  U5385/Y (INVX2MTR)                                     0.046      1.024 r
  U2806/Y (CLKNAND2X4MTR)                                0.051      1.075 f
  U2767/Y (INVX4MTR)                                     0.047      1.122 r
  U7942/Y (NAND2X1MTR)                                   0.055      1.178 f
  U8157/Y (NAND4BX1MTR)                                  0.055      1.232 r
  U8689/Y (AOI2BB1X2MTR)                                 0.047      1.279 f
  U11494/Y (NOR2X1MTR)                                   0.052      1.331 r
  PIM_result_reg_1_/D (DFFRQX4MTR)                       0.000      1.331 r
  data arrival time                                                 1.331

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_1_/CK (DFFRQX4MTR)                      0.000      1.515 r
  library setup time                                    -0.171      1.344
  data required time                                                1.344
  --------------------------------------------------------------------------
  data required time                                                1.344
  data arrival time                                                -1.331
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_385_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U10941/Y (BUFX10MTR)                                   0.075      0.422 r
  U9722/Y (INVX4MTR)                                     0.041      0.463 f
  U12352/Y (CLKNAND2X2MTR)                               0.035      0.498 r
  U9716/Y (AND2X4MTR)                                    0.100      0.598 r
  U10204/Y (NAND3BX4MTR)                                 0.053      0.651 f
  U5977/Y (NOR2X2MTR)                                    0.077      0.727 r
  U11232/Y (NAND3X4MTR)                                  0.102      0.829 f
  U355/Y (NOR2X6MTR)                                     0.088      0.917 r
  U5400/Y (NAND2X2MTR)                                   0.061      0.978 f
  U5385/Y (INVX2MTR)                                     0.046      1.024 r
  U2806/Y (CLKNAND2X4MTR)                                0.051      1.075 f
  U2767/Y (INVX4MTR)                                     0.047      1.122 r
  U7942/Y (NAND2X1MTR)                                   0.055      1.178 f
  U8157/Y (NAND4BX1MTR)                                  0.055      1.232 r
  U8689/Y (AOI2BB1X2MTR)                                 0.047      1.279 f
  U11527/Y (NOR2X1MTR)                                   0.052      1.331 r
  PIM_result_reg_385_/D (DFFRQX4MTR)                     0.000      1.331 r
  data arrival time                                                 1.331

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_385_/CK (DFFRQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.171      1.344
  data required time                                                1.344
  --------------------------------------------------------------------------
  data required time                                                1.344
  data arrival time                                                -1.331
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_257_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U10941/Y (BUFX10MTR)                                   0.075      0.422 r
  U9722/Y (INVX4MTR)                                     0.041      0.463 f
  U12352/Y (CLKNAND2X2MTR)                               0.035      0.498 r
  U9716/Y (AND2X4MTR)                                    0.100      0.598 r
  U10204/Y (NAND3BX4MTR)                                 0.053      0.651 f
  U5977/Y (NOR2X2MTR)                                    0.077      0.727 r
  U11232/Y (NAND3X4MTR)                                  0.102      0.829 f
  U355/Y (NOR2X6MTR)                                     0.088      0.917 r
  U5400/Y (NAND2X2MTR)                                   0.061      0.978 f
  U5385/Y (INVX2MTR)                                     0.046      1.024 r
  U2806/Y (CLKNAND2X4MTR)                                0.051      1.075 f
  U2767/Y (INVX4MTR)                                     0.047      1.122 r
  U7942/Y (NAND2X1MTR)                                   0.055      1.178 f
  U8157/Y (NAND4BX1MTR)                                  0.055      1.232 r
  U8689/Y (AOI2BB1X2MTR)                                 0.047      1.279 f
  U11495/Y (NOR2X1MTR)                                   0.052      1.331 r
  PIM_result_reg_257_/D (DFFRQX4MTR)                     0.000      1.331 r
  data arrival time                                                 1.331

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_257_/CK (DFFRQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.171      1.344
  data required time                                                1.344
  --------------------------------------------------------------------------
  data required time                                                1.344
  data arrival time                                                -1.331
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_129_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U10941/Y (BUFX10MTR)                                   0.075      0.422 r
  U9722/Y (INVX4MTR)                                     0.041      0.463 f
  U12352/Y (CLKNAND2X2MTR)                               0.035      0.498 r
  U9716/Y (AND2X4MTR)                                    0.100      0.598 r
  U10204/Y (NAND3BX4MTR)                                 0.053      0.651 f
  U5977/Y (NOR2X2MTR)                                    0.077      0.727 r
  U11232/Y (NAND3X4MTR)                                  0.102      0.829 f
  U355/Y (NOR2X6MTR)                                     0.088      0.917 r
  U5400/Y (NAND2X2MTR)                                   0.061      0.978 f
  U5385/Y (INVX2MTR)                                     0.046      1.024 r
  U2806/Y (CLKNAND2X4MTR)                                0.051      1.075 f
  U2767/Y (INVX4MTR)                                     0.047      1.122 r
  U7942/Y (NAND2X1MTR)                                   0.055      1.178 f
  U8157/Y (NAND4BX1MTR)                                  0.055      1.232 r
  U8689/Y (AOI2BB1X2MTR)                                 0.047      1.279 f
  U11485/Y (NOR2X1MTR)                                   0.052      1.331 r
  PIM_result_reg_129_/D (DFFRQX4MTR)                     0.000      1.331 r
  data arrival time                                                 1.331

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_129_/CK (DFFRQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.171      1.344
  data required time                                                1.344
  --------------------------------------------------------------------------
  data required time                                                1.344
  data arrival time                                                -1.331
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.128      0.128 r
  U10168/Y (INVX10MTR)                                   0.038      0.166 f
  U13027/Y (CLKNAND2X2MTR)                               0.061      0.227 r
  U1183/Y (INVX2MTR)                                     0.066      0.292 f
  U14444/Y (AOI22X1MTR)                                  0.095      0.388 r
  U8814/Y (NAND3X2MTR)                                   0.074      0.461 f
  U8769/Y (OR3X4MTR)                                     0.108      0.569 f
  U2114/Y (BUFX4MTR)                                     0.081      0.650 f
  U2138/Y (NOR2X8MTR)                                    0.071      0.721 r
  U12722/Y (OAI21X4MTR)                                  0.065      0.785 f
  U1741/Y (AOI21X8MTR)                                   0.071      0.856 r
  U2504/Y (OAI21X8MTR)                                   0.074      0.930 f
  U10172/Y (AOI21X8MTR)                                  0.098      1.028 r
  U16600/Y (OR2X8MTR)                                    0.099      1.127 r
  U4847/Y (INVX4MTR)                                     0.041      1.168 f
  U180/Y (INVX4MTR)                                      0.064      1.232 r
  U2285/Y (NAND2X4MTR)                                   0.071      1.303 f
  U18868/Y (OAI2B2X2MTR)                                 0.069      1.372 r
  U0_BANK_TOP/vACC_2_reg_5__10_/D (DFFRHQX2MTR)          0.000      1.372 r
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX2MTR)
                                                         0.157      0.157 r
  U4066/Y (CLKNAND2X2MTR)                                0.098      0.256 f
  U12966/Y (OAI22X1MTR)                                  0.093      0.349 r
  U2558/Y (NOR3X1MTR)                                    0.073      0.422 f
  U13082/Y (AND4X4MTR)                                   0.101      0.523 f
  U5187/Y (NAND2X6MTR)                                   0.047      0.570 r
  U11350/Y (INVX2MTR)                                    0.038      0.608 f
  U4951/Y (CLKNAND2X4MTR)                                0.047      0.655 r
  U5570/Y (INVX4MTR)                                     0.029      0.684 f
  U15831/Y (OAI2B1X4MTR)                                 0.025      0.709 r
  U666/Y (NAND2X2MTR)                                    0.090      0.799 f
  U2168/Y (AOI21X8MTR)                                   0.109      0.908 r
  U1714/Y (NAND2X6MTR)                                   0.062      0.970 f
  U8701/Y (NAND2X2MTR)                                   0.046      1.016 r
  U2430/Y (NAND3BX4MTR)                                  0.057      1.073 f
  U1430/Y (XNOR2X2MTR)                                   0.080      1.153 f
  U11377/Y (CLKNAND2X4MTR)                               0.045      1.198 r
  U7199/Y (INVX1MTR)                                     0.049      1.247 f
  U2656/Y (NOR2X4MTR)                                    0.080      1.326 r
  U17440/Y (OAI22X2MTR)                                  0.056      1.382 f
  U0_BANK_TOP/vACC_0_reg_3__13_/D (DFFRHQX2MTR)          0.000      1.382 f
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U5479/Y (NAND2X1MTR)                                   0.068      1.141 f
  U8375/Y (XNOR2X1MTR)                                   0.110      1.252 f
  U15477/Y (OAI22X1MTR)                                  0.073      1.325 r
  U0_BANK_TOP/vACC_1_reg_1__17_/D (DFFRQX2MTR)           0.000      1.325 r
  data arrival time                                                 1.325

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__17_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.325
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U5479/Y (NAND2X1MTR)                                   0.068      1.141 f
  U8375/Y (XNOR2X1MTR)                                   0.110      1.252 f
  U15300/Y (OAI22X1MTR)                                  0.073      1.325 r
  U0_BANK_TOP/vACC_2_reg_1__17_/D (DFFRQX2MTR)           0.000      1.325 r
  data arrival time                                                 1.325

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__17_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.325
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U13686/Y (NOR2X2MTR)                                   0.058      0.422 r
  U1541/Y (AOI21X2MTR)                                   0.041      0.464 f
  U1536/Y (OAI2B11X4MTR)                                 0.054      0.518 r
  U5432/Y (NAND2X4MTR)                                   0.060      0.579 f
  U727/Y (INVX4MTR)                                      0.043      0.622 r
  U1630/Y (NOR2X2MTR)                                    0.038      0.660 f
  U6390/Y (INVX2MTR)                                     0.044      0.704 r
  U7715/Y (NAND2X2MTR)                                   0.048      0.752 f
  U6929/Y (INVX2MTR)                                     0.045      0.797 r
  U2546/Y (NAND2X2MTR)                                   0.078      0.874 f
  U11696/Y (NOR2X3MTR)                                   0.088      0.963 r
  U9511/Y (NAND2X4MTR)                                   0.061      1.023 f
  U2732/Y (NAND2X8MTR)                                   0.050      1.074 r
  U5479/Y (NAND2X1MTR)                                   0.068      1.141 f
  U8375/Y (XNOR2X1MTR)                                   0.110      1.252 f
  U15299/Y (OAI22X1MTR)                                  0.073      1.325 r
  U0_BANK_TOP/vACC_3_reg_1__17_/D (DFFRQX2MTR)           0.000      1.325 r
  data arrival time                                                 1.325

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__17_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.325
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U2257/Y (INVX16MTR)                                    0.032      0.157 f
  U9428/Y (NAND2X12MTR)                                  0.035      0.192 r
  U11441/Y (CLKNAND2X16MTR)                              0.064      0.256 f
  U6309/Y (INVX14MTR)                                    0.070      0.326 r
  U2052/Y (INVX12MTR)                                    0.048      0.374 f
  U7196/Y (NAND2X2MTR)                                   0.056      0.431 r
  U3453/Y (NOR2X4MTR)                                    0.035      0.466 f
  U4071/Y (OAI21X4MTR)                                   0.081      0.547 r
  U11826/Y (NAND3X4MTR)                                  0.067      0.614 f
  U2094/Y (NAND2X4MTR)                                   0.060      0.674 r
  U797/Y (NAND2X2MTR)                                    0.062      0.736 f
  U11306/Y (NAND2X4MTR)                                  0.049      0.785 r
  U10042/Y (XOR2X8MTR)                                   0.074      0.858 r
  U11340/Y (NOR2X8MTR)                                   0.040      0.898 f
  U10554/Y (NOR2X4MTR)                                   0.062      0.961 r
  U15890/Y (NOR2X1MTR)                                   0.048      1.009 f
  U16282/Y (NAND3BX4MTR)                                 0.105      1.114 f
  U9216/Y (XNOR2X2MTR)                                   0.080      1.195 f
  U7181/Y (NAND2X2MTR)                                   0.043      1.238 r
  U989/Y (NAND3X2MTR)                                    0.079      1.317 f
  U9220/Y (INVX2MTR)                                     0.049      1.366 r
  U10272/Y (NOR2X2MTR)                                   0.031      1.397 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.397 f
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.105      1.410
  data required time                                                1.410
  --------------------------------------------------------------------------
  data required time                                                1.410
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/Q (DFFRHQX4MTR)
                                                         0.126      0.126 f
  U8499/Y (NOR2X4MTR)                                    0.059      0.185 r
  U6492/Y (NAND2X4MTR)                                   0.046      0.231 f
  U1345/Y (INVX4MTR)                                     0.048      0.279 r
  U12808/Y (INVX4MTR)                                    0.042      0.322 f
  U12740/Y (AND2X4MTR)                                   0.072      0.394 f
  U6505/Y (CLKAND2X4MTR)                                 0.066      0.460 f
  U8489/Y (NOR2X4MTR)                                    0.066      0.526 r
  U12098/Y (NAND3X6MTR)                                  0.083      0.609 f
  U5624/Y (NOR2X2MTR)                                    0.092      0.701 r
  U6711/Y (NOR2X3MTR)                                    0.053      0.754 f
  U2398/Y (AOI21X8MTR)                                   0.101      0.856 r
  U6632/Y (OAI21X6MTR)                                   0.071      0.927 f
  U8656/Y (NAND2X4MTR)                                   0.054      0.980 r
  U1579/Y (NAND2X6MTR)                                   0.068      1.049 f
  U10081/Y (NAND2X4MTR)                                  0.045      1.094 r
  U9218/Y (NAND3X4MTR)                                   0.078      1.172 f
  U9962/Y (NAND2X4MTR)                                   0.068      1.240 r
  U2188/Y (OAI2BB1X4MTR)                                 0.055      1.294 f
  U4808/Y (OAI22X1MTR)                                   0.057      1.351 r
  U0_BANK_TOP/vACC_2_reg_4__18_/D (DFFRHQX1MTR)          0.000      1.351 r
  data arrival time                                                 1.351

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__18_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.351
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U450/Y (NAND2X4MTR)                                    0.061      0.963 f
  U9528/Y (XNOR2X2MTR)                                   0.083      1.046 f
  U16431/Y (OAI22X2MTR)                                  0.103      1.150 r
  U1524/Y (AOI2BB1X4MTR)                                 0.050      1.199 f
  U13050/Y (OAI2BB1X4MTR)                                0.093      1.292 f
  U9341/Y (OAI22X2MTR)                                   0.058      1.350 r
  U0_BANK_TOP/vACC_3_reg_7__0_/D (DFFRHQX1MTR)           0.000      1.350 r
  data arrival time                                                 1.350

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.350
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U450/Y (NAND2X4MTR)                                    0.061      0.963 f
  U9528/Y (XNOR2X2MTR)                                   0.083      1.046 f
  U16431/Y (OAI22X2MTR)                                  0.103      1.150 r
  U1524/Y (AOI2BB1X4MTR)                                 0.050      1.199 f
  U13050/Y (OAI2BB1X4MTR)                                0.093      1.292 f
  U9365/Y (OAI22X2MTR)                                   0.058      1.350 r
  U0_BANK_TOP/vACC_1_reg_7__0_/D (DFFRHQX1MTR)           0.000      1.350 r
  data arrival time                                                 1.350

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.350
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 r
  U1340/Y (INVX6MTR)                                     0.040      0.165 f
  U12967/Y (CLKNAND2X2MTR)                               0.073      0.238 r
  U3528/Y (OAI22X1MTR)                                   0.100      0.337 f
  U16363/Y (NOR2X2MTR)                                   0.093      0.431 r
  U16593/Y (NAND4BX4MTR)                                 0.149      0.580 f
  U6121/Y (NOR2X6MTR)                                    0.107      0.686 r
  U9426/Y (NOR2X4MTR)                                    0.036      0.722 f
  U4349/Y (NOR2BX4MTR)                                   0.061      0.783 r
  U16944/Y (OAI2BB1X4MTR)                                0.067      0.850 f
  U1589/Y (NAND2X6MTR)                                   0.053      0.902 r
  U450/Y (NAND2X4MTR)                                    0.061      0.963 f
  U9528/Y (XNOR2X2MTR)                                   0.083      1.046 f
  U16431/Y (OAI22X2MTR)                                  0.103      1.150 r
  U1524/Y (AOI2BB1X4MTR)                                 0.050      1.199 f
  U13050/Y (OAI2BB1X4MTR)                                0.093      1.292 f
  U9345/Y (OAI22X2MTR)                                   0.058      1.350 r
  U0_BANK_TOP/vACC_0_reg_7__0_/D (DFFRHQX1MTR)           0.000      1.350 r
  data arrival time                                                 1.350

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__0_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.350
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.139      0.139 r
  U1292/Y (INVX8MTR)                                     0.040      0.179 f
  U12809/Y (CLKNAND2X4MTR)                               0.042      0.221 r
  U8463/Y (INVX1MTR)                                     0.046      0.267 f
  U11152/Y (NAND2X1MTR)                                  0.039      0.306 r
  U11160/Y (OAI21X2MTR)                                  0.046      0.353 f
  U3472/Y (NAND2X1MTR)                                   0.038      0.391 r
  U9116/Y (CLKNAND2X2MTR)                                0.038      0.429 f
  U7835/Y (NOR2X1MTR)                                    0.054      0.483 r
  U955/Y (NAND2X2MTR)                                    0.051      0.535 f
  U954/Y (INVX3MTR)                                      0.049      0.584 r
  U996/Y (CLKNAND2X2MTR)                                 0.056      0.639 f
  U2595/Y (NOR2X2MTR)                                    0.082      0.721 r
  U731/Y (OAI21X3MTR)                                    0.064      0.785 f
  U1400/Y (NAND2X4MTR)                                   0.044      0.829 r
  U1877/Y (NAND2X4MTR)                                   0.051      0.880 f
  U2267/Y (NAND2X8MTR)                                   0.042      0.922 r
  U2856/Y (NAND2X8MTR)                                   0.044      0.966 f
  U10721/Y (CLKNAND2X4MTR)                               0.045      1.011 r
  U1932/Y (NAND2X8MTR)                                   0.051      1.061 f
  U9643/Y (CLKNAND2X4MTR)                                0.043      1.104 r
  U1313/Y (NAND3X6MTR)                                   0.066      1.170 f
  U8633/Y (NAND2X3MTR)                                   0.058      1.228 r
  U10198/Y (XOR2X8MTR)                                   0.072      1.300 r
  U71/Y (OAI2BB2X1MTR)                                   0.081      1.381 f
  U0_BANK_TOP/vACC_1_reg_6__20_/D (DFFRHQX2MTR)          0.000      1.381 f
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (MET)                                                       0.013


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/Q (DFFRHQX1MTR)
                                                         0.152      0.152 r
  U1280/Y (INVX2MTR)                                     0.052      0.203 f
  U14515/Y (NOR2X4MTR)                                   0.092      0.296 r
  U14548/Y (INVX2MTR)                                    0.055      0.351 f
  U14421/Y (INVX2MTR)                                    0.042      0.392 r
  U12896/Y (OAI2BB1X2MTR)                                0.094      0.486 r
  U1143/Y (AOI2B1X2MTR)                                  0.037      0.523 f
  U11176/Y (NAND3X4MTR)                                  0.051      0.574 r
  U10892/Y (INVX3MTR)                                    0.033      0.607 f
  U4290/Y (NAND2BX4MTR)                                  0.086      0.693 f
  U731/Y (OAI21X3MTR)                                    0.087      0.779 r
  U1400/Y (NAND2X4MTR)                                   0.054      0.834 f
  U1877/Y (NAND2X4MTR)                                   0.050      0.884 r
  U2267/Y (NAND2X8MTR)                                   0.046      0.929 f
  U2856/Y (NAND2X8MTR)                                   0.041      0.970 r
  U511/Y (CLKNAND2X2MTR)                                 0.045      1.015 f
  U8071/Y (NAND2X2MTR)                                   0.044      1.059 r
  U8052/Y (AOI2B1X1MTR)                                  0.086      1.145 f
  U2825/Y (NAND3X4MTR)                                   0.067      1.212 r
  U8403/Y (NAND3X1MTR)                                   0.093      1.306 f
  U2081/Y (OAI211X2MTR)                                  0.066      1.372 r
  U0_BANK_TOP/vACC_1_reg_6__2_/D (DFFRHQX2MTR)           0.000      1.372 r
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__2_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U7840/Y (NAND2X4MTR)                                   0.051      0.593 f
  U5040/Y (CLKNAND2X4MTR)                                0.067      0.661 r
  U901/Y (NAND2X6MTR)                                    0.054      0.714 f
  U6473/Y (NAND2X2MTR)                                   0.052      0.766 r
  U6885/Y (INVX4MTR)                                     0.040      0.806 f
  U3070/Y (CLKNAND2X4MTR)                                0.036      0.842 r
  U1639/Y (AND2X8MTR)                                    0.092      0.934 r
  U13216/Y (CLKNAND2X2MTR)                               0.052      0.986 f
  U11854/Y (OAI22X4MTR)                                  0.065      1.051 r
  U297/Y (NAND2X2MTR)                                    0.056      1.107 f
  U8772/Y (OAI211X2MTR)                                  0.052      1.159 r
  U12139/Y (NAND3X4MTR)                                  0.098      1.256 f
  U19216/Y (OAI2B2X2MTR)                                 0.129      1.385 f
  U0_BANK_TOP/vACC_0_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/vecB_reg_40_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/vecB_reg_40_/CK (DFFRQX1MTR)               0.000 #    0.000 r
  U0_BANK_TOP/vecB_reg_40_/Q (DFFRQX1MTR)                0.245      0.245 f
  U14527/Y (NOR2X1MTR)                                   0.065      0.310 r
  U12830/Y (NAND4X2MTR)                                  0.099      0.409 f
  U9898/Y (OAI21X2MTR)                                   0.116      0.525 r
  U4618/Y (NOR2X4MTR)                                    0.066      0.591 f
  U4588/Y (INVX2MTR)                                     0.085      0.677 r
  U3572/Y (INVX2MTR)                                     0.073      0.750 f
  U13329/Y (CLKNAND2X2MTR)                               0.056      0.805 r
  U11945/Y (CLKNAND2X2MTR)                               0.050      0.855 f
  U9620/Y (OAI2BB1X2MTR)                                 0.106      0.962 f
  U10546/Y (NAND2X2MTR)                                  0.043      1.005 r
  U407/Y (NAND2X2MTR)                                    0.064      1.068 f
  U8036/Y (AOI21X4MTR)                                   0.093      1.161 r
  U8061/Y (NAND2X2MTR)                                   0.072      1.233 f
  U3041/Y (CLKNAND2X2MTR)                                0.053      1.286 r
  U11589/Y (INVX1MTR)                                    0.039      1.325 f
  U2694/Y (NOR2X1MTR)                                    0.063      1.388 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U7840/Y (NAND2X4MTR)                                   0.051      0.593 f
  U5040/Y (CLKNAND2X4MTR)                                0.067      0.661 r
  U901/Y (NAND2X6MTR)                                    0.054      0.714 f
  U6473/Y (NAND2X2MTR)                                   0.052      0.766 r
  U6885/Y (INVX4MTR)                                     0.040      0.806 f
  U3070/Y (CLKNAND2X4MTR)                                0.036      0.842 r
  U1639/Y (AND2X8MTR)                                    0.092      0.934 r
  U13216/Y (CLKNAND2X2MTR)                               0.052      0.986 f
  U11854/Y (OAI22X4MTR)                                  0.065      1.051 r
  U297/Y (NAND2X2MTR)                                    0.056      1.107 f
  U8772/Y (OAI211X2MTR)                                  0.052      1.159 r
  U12139/Y (NAND3X4MTR)                                  0.098      1.256 f
  U19214/Y (OAI2B2X2MTR)                                 0.129      1.385 f
  U0_BANK_TOP/vACC_3_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/Q (DFFRHQX1MTR)
                                                         0.152      0.152 r
  U1280/Y (INVX2MTR)                                     0.052      0.203 f
  U14515/Y (NOR2X4MTR)                                   0.092      0.296 r
  U14548/Y (INVX2MTR)                                    0.055      0.351 f
  U14421/Y (INVX2MTR)                                    0.042      0.392 r
  U12896/Y (OAI2BB1X2MTR)                                0.094      0.486 r
  U1143/Y (AOI2B1X2MTR)                                  0.037      0.523 f
  U11176/Y (NAND3X4MTR)                                  0.051      0.574 r
  U10892/Y (INVX3MTR)                                    0.033      0.607 f
  U4290/Y (NAND2BX4MTR)                                  0.086      0.693 f
  U731/Y (OAI21X3MTR)                                    0.087      0.779 r
  U1400/Y (NAND2X4MTR)                                   0.054      0.834 f
  U1877/Y (NAND2X4MTR)                                   0.050      0.884 r
  U2267/Y (NAND2X8MTR)                                   0.046      0.929 f
  U2856/Y (NAND2X8MTR)                                   0.041      0.970 r
  U10721/Y (CLKNAND2X4MTR)                               0.051      1.021 f
  U1932/Y (NAND2X8MTR)                                   0.049      1.070 r
  U9643/Y (CLKNAND2X4MTR)                                0.047      1.117 f
  U1313/Y (NAND3X6MTR)                                   0.050      1.167 r
  U12035/Y (NAND2X2MTR)                                  0.054      1.222 f
  U10262/Y (NAND2X4MTR)                                  0.040      1.261 r
  U93/Y (INVX2MTR)                                       0.052      1.314 f
  U17407/Y (OAI22X2MTR)                                  0.058      1.371 r
  U0_BANK_TOP/vACC_2_reg_6__21_/D (DFFRHQX2MTR)          0.000      1.371 r
  data arrival time                                                 1.371

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.371
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1208/Y (INVX6MTR)                                     0.035      0.368 f
  U8826/Y (OAI2BB1X4MTR)                                 0.077      0.445 f
  U1083/Y (OAI21X3MTR)                                   0.095      0.540 r
  U9031/Y (NAND2X6MTR)                                   0.077      0.617 f
  U9100/Y (NOR2X4MTR)                                    0.094      0.711 r
  U11937/Y (OAI21X4MTR)                                  0.076      0.787 f
  U1951/Y (AOI21X8MTR)                                   0.081      0.868 r
  U12957/Y (OAI21X8MTR)                                  0.071      0.939 f
  U1699/Y (NAND2X3MTR)                                   0.053      0.992 r
  U481/Y (NAND2X6MTR)                                    0.052      1.043 f
  U2134/Y (NAND2X8MTR)                                   0.044      1.088 r
  U6735/Y (INVX8MTR)                                     0.044      1.132 f
  U2585/Y (INVX4MTR)                                     0.052      1.184 r
  U11147/Y (CLKNAND2X4MTR)                               0.066      1.250 f
  U4877/Y (OAI22X1MTR)                                   0.069      1.319 r
  U0_BANK_TOP/vACC_2_reg_3__9_/D (DFFRQX4MTR)            0.000      1.319 r
  data arrival time                                                 1.319

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__9_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.182      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.319
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_68_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U1081/Y (BUFX8MTR)                                     0.080      0.427 r
  U10949/Y (INVX6MTR)                                    0.039      0.466 f
  U4010/Y (NAND2X1MTR)                                   0.035      0.501 r
  U8291/Y (NAND3X2MTR)                                   0.057      0.558 f
  U626/Y (NOR2X2MTR)                                     0.105      0.663 r
  U2264/Y (NAND2BX2MTR)                                  0.075      0.738 f
  U3016/Y (NOR2X4MTR)                                    0.078      0.815 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.949 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.015 f
  U4866/Y (INVX2MTR)                                     0.058      1.072 r
  U11701/Y (NAND2BX4MTR)                                 0.066      1.138 f
  U11639/Y (OAI211X2MTR)                                 0.097      1.235 r
  U8645/Y (NOR3X2MTR)                                    0.063      1.298 f
  U15692/Y (NOR2X1MTR)                                   0.059      1.357 r
  PIM_result_reg_68_/D (DFFRHQX1MTR)                     0.000      1.357 r
  data arrival time                                                 1.357

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_68_/CK (DFFRHQX1MTR)                    0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.357
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_196_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U1081/Y (BUFX8MTR)                                     0.080      0.427 r
  U10949/Y (INVX6MTR)                                    0.039      0.466 f
  U4010/Y (NAND2X1MTR)                                   0.035      0.501 r
  U8291/Y (NAND3X2MTR)                                   0.057      0.558 f
  U626/Y (NOR2X2MTR)                                     0.105      0.663 r
  U2264/Y (NAND2BX2MTR)                                  0.075      0.738 f
  U3016/Y (NOR2X4MTR)                                    0.078      0.815 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.949 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.015 f
  U4866/Y (INVX2MTR)                                     0.058      1.072 r
  U11701/Y (NAND2BX4MTR)                                 0.066      1.138 f
  U11639/Y (OAI211X2MTR)                                 0.097      1.235 r
  U8645/Y (NOR3X2MTR)                                    0.063      1.298 f
  U15658/Y (NOR2X1MTR)                                   0.059      1.357 r
  PIM_result_reg_196_/D (DFFRHQX1MTR)                    0.000      1.357 r
  data arrival time                                                 1.357

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_196_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.357
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_324_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U1081/Y (BUFX8MTR)                                     0.080      0.427 r
  U10949/Y (INVX6MTR)                                    0.039      0.466 f
  U4010/Y (NAND2X1MTR)                                   0.035      0.501 r
  U8291/Y (NAND3X2MTR)                                   0.057      0.558 f
  U626/Y (NOR2X2MTR)                                     0.105      0.663 r
  U2264/Y (NAND2BX2MTR)                                  0.075      0.738 f
  U3016/Y (NOR2X4MTR)                                    0.078      0.815 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.949 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.015 f
  U4866/Y (INVX2MTR)                                     0.058      1.072 r
  U11701/Y (NAND2BX4MTR)                                 0.066      1.138 f
  U11639/Y (OAI211X2MTR)                                 0.097      1.235 r
  U8645/Y (NOR3X2MTR)                                    0.063      1.298 f
  U15623/Y (NOR2X1MTR)                                   0.059      1.357 r
  PIM_result_reg_324_/D (DFFRHQX1MTR)                    0.000      1.357 r
  data arrival time                                                 1.357

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_324_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.357
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_452_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.032      0.152 f
  U11320/Y (NAND3X12MTR)                                 0.042      0.194 r
  U2361/Y (INVX4MTR)                                     0.028      0.222 f
  U11231/Y (NAND3X4MTR)                                  0.029      0.251 r
  U10931/Y (CLKNAND2X4MTR)                               0.048      0.299 f
  U11077/Y (INVX8MTR)                                    0.048      0.348 r
  U1081/Y (BUFX8MTR)                                     0.080      0.427 r
  U10949/Y (INVX6MTR)                                    0.039      0.466 f
  U4010/Y (NAND2X1MTR)                                   0.035      0.501 r
  U8291/Y (NAND3X2MTR)                                   0.057      0.558 f
  U626/Y (NOR2X2MTR)                                     0.105      0.663 r
  U2264/Y (NAND2BX2MTR)                                  0.075      0.738 f
  U3016/Y (NOR2X4MTR)                                    0.078      0.815 r
  U3803/Y (NAND2X4MTR)                                   0.056      0.871 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.949 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.015 f
  U4866/Y (INVX2MTR)                                     0.058      1.072 r
  U11701/Y (NAND2BX4MTR)                                 0.066      1.138 f
  U11639/Y (OAI211X2MTR)                                 0.097      1.235 r
  U8645/Y (NOR3X2MTR)                                    0.063      1.298 f
  U15588/Y (NOR2X1MTR)                                   0.059      1.357 r
  PIM_result_reg_452_/D (DFFRHQX1MTR)                    0.000      1.357 r
  data arrival time                                                 1.357

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_452_/CK (DFFRHQX1MTR)                   0.000      1.515 r
  library setup time                                    -0.144      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.357
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U5224/Y (NOR2BX4MTR)                                   0.050      0.453 r
  U1018/Y (INVX2MTR)                                     0.035      0.488 f
  U5362/Y (NAND3X2MTR)                                   0.039      0.527 r
  U8736/Y (AND2X4MTR)                                    0.112      0.639 r
  U490/Y (NOR2X2MTR)                                     0.051      0.690 f
  U3927/Y (NOR2X3MTR)                                    0.099      0.789 r
  U8758/Y (NAND2X4MTR)                                   0.084      0.873 f
  U16368/Y (NOR2X4MTR)                                   0.094      0.967 r
  U10172/Y (AOI21X8MTR)                                  0.060      1.027 f
  U2407/Y (NAND2BX12MTR)                                 0.090      1.117 f
  U9955/Y (INVX4MTR)                                     0.041      1.158 r
  U3082/Y (NAND2X4MTR)                                   0.044      1.202 f
  U6375/Y (XNOR2X2MTR)                                   0.095      1.296 r
  U17056/Y (OAI22X1MTR)                                  0.094      1.391 f
  U0_BANK_TOP/vACC_1_reg_5__18_/D (DFFRHQX4MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.111      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U1703/Y (NAND2X12MTR)                                  0.049      0.209 f
  U1833/Y (NOR2X12MTR)                                   0.069      0.278 r
  U1585/Y (INVX14MTR)                                    0.053      0.331 f
  U2160/Y (INVX10MTR)                                    0.040      0.371 r
  U2086/Y (INVX14MTR)                                    0.032      0.403 f
  U5224/Y (NOR2BX4MTR)                                   0.050      0.453 r
  U1018/Y (INVX2MTR)                                     0.035      0.488 f
  U5362/Y (NAND3X2MTR)                                   0.039      0.527 r
  U8736/Y (AND2X4MTR)                                    0.112      0.639 r
  U490/Y (NOR2X2MTR)                                     0.051      0.690 f
  U3927/Y (NOR2X3MTR)                                    0.099      0.789 r
  U8758/Y (NAND2X4MTR)                                   0.084      0.873 f
  U16368/Y (NOR2X4MTR)                                   0.094      0.967 r
  U10172/Y (AOI21X8MTR)                                  0.060      1.027 f
  U2407/Y (NAND2BX12MTR)                                 0.090      1.117 f
  U9955/Y (INVX4MTR)                                     0.041      1.158 r
  U3082/Y (NAND2X4MTR)                                   0.044      1.202 f
  U6375/Y (XNOR2X2MTR)                                   0.095      1.296 r
  U17027/Y (OAI22X1MTR)                                  0.094      1.391 f
  U0_BANK_TOP/vACC_3_reg_5__18_/D (DFFRHQX4MTR)          0.000      1.391 f
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.111      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U1728/Y (INVX16MTR)                                    0.068      0.329 r
  U5144/Y (INVX12MTR)                                    0.039      0.368 f
  U1227/Y (INVX3MTR)                                     0.041      0.409 r
  U1087/Y (AOI22X1MTR)                                   0.059      0.467 f
  U8424/Y (NAND3X2MTR)                                   0.075      0.543 r
  U7840/Y (NAND2X4MTR)                                   0.051      0.593 f
  U5040/Y (CLKNAND2X4MTR)                                0.067      0.661 r
  U901/Y (NAND2X6MTR)                                    0.054      0.714 f
  U6473/Y (NAND2X2MTR)                                   0.052      0.766 r
  U6885/Y (INVX4MTR)                                     0.040      0.806 f
  U3070/Y (CLKNAND2X4MTR)                                0.036      0.842 r
  U1639/Y (AND2X8MTR)                                    0.092      0.934 r
  U13216/Y (CLKNAND2X2MTR)                               0.052      0.986 f
  U11854/Y (OAI22X4MTR)                                  0.065      1.051 r
  U297/Y (NAND2X2MTR)                                    0.056      1.107 f
  U8772/Y (OAI211X2MTR)                                  0.052      1.159 r
  U12139/Y (NAND3X4MTR)                                  0.098      1.256 f
  U19213/Y (OAI2B2X2MTR)                                 0.129      1.385 f
  U0_BANK_TOP/vACC_1_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.385 f
  data arrival time                                                 1.385

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.385
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/Q (DFFRHQX1MTR)
                                                         0.152      0.152 r
  U1280/Y (INVX2MTR)                                     0.052      0.203 f
  U14515/Y (NOR2X4MTR)                                   0.092      0.296 r
  U14548/Y (INVX2MTR)                                    0.055      0.351 f
  U14421/Y (INVX2MTR)                                    0.042      0.392 r
  U12896/Y (OAI2BB1X2MTR)                                0.094      0.486 r
  U1143/Y (AOI2B1X2MTR)                                  0.037      0.523 f
  U11176/Y (NAND3X4MTR)                                  0.051      0.574 r
  U10892/Y (INVX3MTR)                                    0.033      0.607 f
  U4290/Y (NAND2BX4MTR)                                  0.086      0.693 f
  U731/Y (OAI21X3MTR)                                    0.087      0.779 r
  U1400/Y (NAND2X4MTR)                                   0.054      0.834 f
  U1877/Y (NAND2X4MTR)                                   0.050      0.884 r
  U2267/Y (NAND2X8MTR)                                   0.046      0.929 f
  U2856/Y (NAND2X8MTR)                                   0.041      0.970 r
  U10721/Y (CLKNAND2X4MTR)                               0.051      1.021 f
  U1932/Y (NAND2X8MTR)                                   0.049      1.070 r
  U9643/Y (CLKNAND2X4MTR)                                0.047      1.117 f
  U1313/Y (NAND3X6MTR)                                   0.050      1.167 r
  U12035/Y (NAND2X2MTR)                                  0.054      1.222 f
  U10262/Y (NAND2X4MTR)                                  0.040      1.261 r
  U93/Y (INVX2MTR)                                       0.052      1.314 f
  U17406/Y (OAI22X2MTR)                                  0.058      1.371 r
  U0_BANK_TOP/vACC_0_reg_6__21_/D (DFFRHQX2MTR)          0.000      1.371 r
  data arrival time                                                 1.371

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.371
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/Q (DFFRHQX1MTR)
                                                         0.152      0.152 r
  U1280/Y (INVX2MTR)                                     0.052      0.203 f
  U14515/Y (NOR2X4MTR)                                   0.092      0.296 r
  U14548/Y (INVX2MTR)                                    0.055      0.351 f
  U14421/Y (INVX2MTR)                                    0.042      0.392 r
  U12896/Y (OAI2BB1X2MTR)                                0.094      0.486 r
  U1143/Y (AOI2B1X2MTR)                                  0.037      0.523 f
  U11176/Y (NAND3X4MTR)                                  0.051      0.574 r
  U10892/Y (INVX3MTR)                                    0.033      0.607 f
  U4290/Y (NAND2BX4MTR)                                  0.086      0.693 f
  U731/Y (OAI21X3MTR)                                    0.087      0.779 r
  U1400/Y (NAND2X4MTR)                                   0.054      0.834 f
  U1877/Y (NAND2X4MTR)                                   0.050      0.884 r
  U2267/Y (NAND2X8MTR)                                   0.046      0.929 f
  U2856/Y (NAND2X8MTR)                                   0.041      0.970 r
  U10721/Y (CLKNAND2X4MTR)                               0.051      1.021 f
  U1932/Y (NAND2X8MTR)                                   0.049      1.070 r
  U9643/Y (CLKNAND2X4MTR)                                0.047      1.117 f
  U1313/Y (NAND3X6MTR)                                   0.050      1.167 r
  U12035/Y (NAND2X2MTR)                                  0.054      1.222 f
  U10262/Y (NAND2X4MTR)                                  0.040      1.261 r
  U93/Y (INVX2MTR)                                       0.052      1.314 f
  U17405/Y (OAI22X2MTR)                                  0.058      1.371 r
  U0_BANK_TOP/vACC_3_reg_6__21_/D (DFFRHQX2MTR)          0.000      1.371 r
  data arrival time                                                 1.371

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.371
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U9543/Y (INVX12MTR)                                    0.035      0.195 f
  U15974/Y (NAND3X12MTR)                                 0.052      0.247 r
  U8889/Y (BUFX20MTR)                                    0.086      0.333 r
  U1208/Y (INVX6MTR)                                     0.035      0.368 f
  U8826/Y (OAI2BB1X4MTR)                                 0.077      0.445 f
  U1083/Y (OAI21X3MTR)                                   0.095      0.540 r
  U9031/Y (NAND2X6MTR)                                   0.077      0.617 f
  U9100/Y (NOR2X4MTR)                                    0.094      0.711 r
  U11937/Y (OAI21X4MTR)                                  0.076      0.787 f
  U1951/Y (AOI21X8MTR)                                   0.081      0.868 r
  U12957/Y (OAI21X8MTR)                                  0.071      0.939 f
  U1699/Y (NAND2X3MTR)                                   0.053      0.992 r
  U481/Y (NAND2X6MTR)                                    0.052      1.043 f
  U2134/Y (NAND2X8MTR)                                   0.044      1.088 r
  U6735/Y (INVX8MTR)                                     0.044      1.132 f
  U2585/Y (INVX4MTR)                                     0.052      1.184 r
  U11147/Y (CLKNAND2X4MTR)                               0.066      1.250 f
  U2666/Y (OAI22X1MTR)                                   0.069      1.319 r
  U0_BANK_TOP/vACC_2_reg_3__10_/D (DFFRQX4MTR)           0.000      1.319 r
  data arrival time                                                 1.319

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__10_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.181      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.319
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/Q (DFFRHQX1MTR)
                                                         0.152      0.152 r
  U1280/Y (INVX2MTR)                                     0.052      0.203 f
  U14515/Y (NOR2X4MTR)                                   0.092      0.296 r
  U14548/Y (INVX2MTR)                                    0.055      0.351 f
  U14421/Y (INVX2MTR)                                    0.042      0.392 r
  U12896/Y (OAI2BB1X2MTR)                                0.094      0.486 r
  U1143/Y (AOI2B1X2MTR)                                  0.037      0.523 f
  U11176/Y (NAND3X4MTR)                                  0.051      0.574 r
  U10892/Y (INVX3MTR)                                    0.033      0.607 f
  U4290/Y (NAND2BX4MTR)                                  0.086      0.693 f
  U731/Y (OAI21X3MTR)                                    0.087      0.779 r
  U1400/Y (NAND2X4MTR)                                   0.054      0.834 f
  U1877/Y (NAND2X4MTR)                                   0.050      0.884 r
  U2267/Y (NAND2X8MTR)                                   0.046      0.929 f
  U2856/Y (NAND2X8MTR)                                   0.041      0.970 r
  U10721/Y (CLKNAND2X4MTR)                               0.051      1.021 f
  U1932/Y (NAND2X8MTR)                                   0.049      1.070 r
  U9643/Y (CLKNAND2X4MTR)                                0.047      1.117 f
  U1313/Y (NAND3X6MTR)                                   0.050      1.167 r
  U12035/Y (NAND2X2MTR)                                  0.054      1.222 f
  U10262/Y (NAND2X4MTR)                                  0.040      1.261 r
  U93/Y (INVX2MTR)                                       0.052      1.314 f
  U17491/Y (OAI22X2MTR)                                  0.058      1.371 r
  U0_BANK_TOP/vACC_1_reg_6__21_/D (DFFRHQX2MTR)          0.000      1.371 r
  data arrival time                                                 1.371

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.371
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.134      0.134 r
  U9283/Y (INVX8MTR)                                     0.037      0.170 f
  U10159/Y (AND2X4MTR)                                   0.085      0.255 f
  U2423/Y (INVX8MTR)                                     0.035      0.291 r
  U5783/Y (OAI22X2MTR)                                   0.039      0.329 f
  U15954/Y (NAND3BX2MTR)                                 0.125      0.455 f
  U10034/Y (NOR2X4MTR)                                   0.065      0.519 r
  U9036/Y (CLKNAND2X4MTR)                                0.065      0.585 f
  U2449/Y (INVX4MTR)                                     0.041      0.626 r
  U9597/Y (NAND2X4MTR)                                   0.041      0.667 f
  U11315/Y (INVX4MTR)                                    0.043      0.710 r
  U12049/Y (AOI2BB1X4MTR)                                0.086      0.796 r
  U3283/Y (NAND3X4MTR)                                   0.065      0.861 f
  U12179/Y (BUFX3MTR)                                    0.102      0.963 f
  U1503/Y (AOI21X2MTR)                                   0.091      1.054 r
  U2658/Y (CLKNAND2X4MTR)                                0.059      1.114 f
  U12053/Y (NAND3X4MTR)                                  0.058      1.172 r
  U4950/Y (NAND2X2MTR)                                   0.056      1.228 f
  U4811/Y (CLKNAND2X4MTR)                                0.043      1.271 r
  U2618/Y (INVX5MTR)                                     0.035      1.306 f
  U5248/Y (NOR4X2MTR)                                    0.065      1.371 r
  U0_BANK_TOP/detect_pos_edge_reg_3_/D (DFFRHQX2MTR)     0.000      1.371 r
  data arrival time                                                 1.371

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_3_/CK (DFFRHQX2MTR)    0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.371
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 f
  U9283/Y (INVX8MTR)                                     0.040      0.163 r
  U10159/Y (AND2X4MTR)                                   0.111      0.274 r
  U2423/Y (INVX8MTR)                                     0.033      0.307 f
  U16702/Y (OAI22X2MTR)                                  0.064      0.370 r
  U16703/Y (NOR2X2MTR)                                   0.042      0.412 f
  U1476/Y (CLKAND2X2MTR)                                 0.074      0.486 f
  U3425/Y (NAND2X2MTR)                                   0.065      0.551 r
  U732/Y (NAND3X2MTR)                                    0.111      0.661 f
  U1736/Y (INVX2MTR)                                     0.070      0.731 r
  U2528/Y (NAND3X4MTR)                                   0.072      0.803 f
  U3283/Y (NAND3X4MTR)                                   0.059      0.862 r
  U1571/Y (CLKNAND2X4MTR)                                0.053      0.915 f
  U9187/Y (NAND2X8MTR)                                   0.049      0.964 r
  U5172/Y (AOI21X1MTR)                                   0.081      1.046 f
  U1422/Y (XNOR2X2MTR)                                   0.087      1.133 f
  U10080/Y (NAND2X2MTR)                                  0.049      1.182 r
  U16324/Y (NAND3X4MTR)                                  0.079      1.262 f
  U16295/Y (INVX2MTR)                                    0.065      1.327 r
  U2663/Y (OAI22X1MTR)                                   0.068      1.394 f
  U0_BANK_TOP/vACC_1_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.160      0.160 r
  U1934/Y (NAND3X12MTR)                                  0.101      0.260 f
  U2220/Y (INVX12MTR)                                    0.054      0.314 r
  U1285/Y (INVX8MTR)                                     0.036      0.350 f
  U1225/Y (INVX6MTR)                                     0.046      0.396 r
  U10067/Y (NAND2X2MTR)                                  0.056      0.452 f
  U7028/Y (NAND3X4MTR)                                   0.056      0.507 r
  U12113/Y (INVX3MTR)                                    0.030      0.537 f
  U12111/Y (NOR2X4MTR)                                   0.063      0.600 r
  U6123/Y (NAND2BX4MTR)                                  0.092      0.693 r
  U714/Y (NAND2X2MTR)                                    0.088      0.781 f
  U6911/Y (NOR2X4MTR)                                    0.099      0.880 r
  U5937/Y (INVX2MTR)                                     0.039      0.919 f
  U7259/Y (NOR2X1MTR)                                    0.056      0.975 r
  U9890/Y (OAI2BB1X4MTR)                                 0.106      1.081 r
  U10054/Y (NAND3X8MTR)                                  0.078      1.158 f
  U4448/Y (NAND2X6MTR)                                   0.065      1.223 r
  U10268/Y (NAND2X4MTR)                                  0.070      1.294 f
  U8606/Y (OAI22X2MTR)                                   0.077      1.371 r
  U0_BANK_TOP/vACC_0_reg_0__14_/D (DFFRHQX2MTR)          0.000      1.371 r
  data arrival time                                                 1.371

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.371
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1473/Y (INVX20MTR)                                    0.037      0.406 r
  U7084/Y (INVX4MTR)                                     0.027      0.432 f
  U2556/Y (OAI22X2MTR)                                   0.069      0.501 r
  U12529/Y (OAI21X4MTR)                                  0.082      0.583 f
  U3958/Y (NAND2X6MTR)                                   0.066      0.650 r
  U979/Y (NAND2X6MTR)                                    0.048      0.698 f
  U9124/Y (OAI2BB1X4MTR)                                 0.087      0.785 f
  U10099/Y (NAND3X4MTR)                                  0.042      0.826 r
  U1382/Y (NAND3X6MTR)                                   0.065      0.891 f
  U6256/Y (NAND2X6MTR)                                   0.059      0.950 r
  U1613/Y (NAND2X12MTR)                                  0.048      0.998 f
  U357/Y (AOI21X4MTR)                                    0.073      1.071 r
  U8764/Y (XNOR2X2MTR)                                   0.084      1.155 r
  U12388/Y (NAND2X4MTR)                                  0.061      1.216 f
  U11941/Y (NAND3X4MTR)                                  0.051      1.267 r
  U5974/Y (OAI2B2X2MTR)                                  0.104      1.371 r
  U0_BANK_TOP/vACC_3_reg_5__14_/D (DFFRHQX2MTR)          0.000      1.371 r
  data arrival time                                                 1.371

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.371
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U8675/Y (INVX2MTR)                                     0.052      0.420 r
  U14749/Y (AOI22X4MTR)                                  0.045      0.465 f
  U2230/Y (NAND3X4MTR)                                   0.054      0.520 r
  U4620/Y (NAND2X4MTR)                                   0.042      0.562 f
  U7851/Y (INVX2MTR)                                     0.057      0.618 r
  U9013/Y (NAND2X2MTR)                                   0.072      0.691 f
  U3168/Y (OAI21X2MTR)                                   0.096      0.787 r
  U1793/Y (NAND2X2MTR)                                   0.065      0.851 f
  U6047/Y (CLKNAND2X4MTR)                                0.055      0.906 r
  U8153/Y (INVX3MTR)                                     0.032      0.939 f
  U9610/Y (NOR2X1MTR)                                    0.052      0.991 r
  U9551/Y (NOR2BX2MTR)                                   0.043      1.034 f
  U261/Y (OAI2BB1X4MTR)                                  0.036      1.070 r
  U4845/Y (XNOR2X2MTR)                                   0.072      1.143 r
  U1923/Y (NAND2X4MTR)                                   0.055      1.198 f
  U16374/Y (OAI2B11X4MTR)                                0.049      1.247 r
  U4806/Y (INVX2MTR)                                     0.063      1.309 f
  U11423/Y (OAI22X2MTR)                                  0.061      1.371 r
  U0_BANK_TOP/vACC_2_reg_6__14_/D (DFFRHQX2MTR)          0.000      1.371 r
  data arrival time                                                 1.371

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.371
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U2257/Y (INVX16MTR)                                    0.037      0.153 r
  U2243/Y (NAND2X12MTR)                                  0.044      0.197 f
  U16655/Y (CLKNAND2X16MTR)                              0.046      0.243 r
  U15989/Y (CLKNAND2X16MTR)                              0.058      0.301 f
  U13267/Y (INVX24MTR)                                   0.050      0.351 r
  U1645/Y (NAND2X8MTR)                                   0.048      0.400 f
  U7153/Y (NOR2X4MTR)                                    0.105      0.505 r
  U13095/Y (XOR2X8MTR)                                   0.100      0.604 r
  U13092/Y (XOR2X8MTR)                                   0.089      0.693 r
  U15963/Y (OAI21X4MTR)                                  0.056      0.750 f
  U16185/Y (OAI2BB1X4MTR)                                0.052      0.801 r
  U491/Y (XOR2X4MTR)                                     0.101      0.903 r
  U13186/Y (XOR2X8MTR)                                   0.103      1.006 r
  U320/Y (NOR2X5MTR)                                     0.047      1.053 f
  U2480/Y (OAI21X6MTR)                                   0.092      1.145 r
  U10530/Y (INVX2MTR)                                    0.053      1.198 f
  U11095/Y (XOR2X1MTR)                                   0.102      1.300 f
  U11102/Y (NOR2BX1MTR)                                  0.103      1.403 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX4MTR)
                                                         0.000      1.403 f
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.097      1.418
  data required time                                                1.418
  --------------------------------------------------------------------------
  data required time                                                1.418
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U15974/Y (NAND3X12MTR)                                 0.110      0.270 f
  U5687/Y (BUFX16MTR)                                    0.099      0.368 f
  U1506/Y (INVX6MTR)                                     0.039      0.408 r
  U6007/Y (CLKNAND2X2MTR)                                0.041      0.449 f
  U3389/Y (NAND4X2MTR)                                   0.052      0.501 r
  U8702/Y (NAND2X2MTR)                                   0.066      0.568 f
  U3250/Y (INVX4MTR)                                     0.054      0.622 r
  U12664/Y (NAND2BX4MTR)                                 0.058      0.680 f
  U596/Y (OAI21X2MTR)                                    0.129      0.809 r
  U536/Y (AOI21X4MTR)                                    0.096      0.905 f
  U9081/Y (AOI2BB1X2MTR)                                 0.126      1.031 f
  U9452/Y (CLKNAND2X4MTR)                                0.052      1.083 r
  U8792/Y (CLKNAND2X2MTR)                                0.042      1.125 f
  U4819/Y (NAND2BX2MTR)                                  0.105      1.230 f
  U8281/Y (OAI2B1X4MTR)                                  0.086      1.316 r
  U9298/Y (OAI22X1MTR)                                   0.077      1.393 f
  U0_BANK_TOP/vACC_2_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.393 f
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (MET)                                                       0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U11123/Y (CLKNAND2X4MTR)                               0.047      0.586 f
  U11992/Y (NAND2X3MTR)                                  0.059      0.646 r
  U8879/Y (CLKNAND2X2MTR)                                0.057      0.703 f
  U16604/Y (OA21X4MTR)                                   0.139      0.842 f
  U8987/Y (NAND2X4MTR)                                   0.053      0.895 r
  U2197/Y (NAND2X4MTR)                                   0.055      0.950 f
  U1788/Y (NAND2X8MTR)                                   0.044      0.994 r
  U1468/Y (AOI21X2MTR)                                   0.054      1.047 f
  U1322/Y (XNOR2X2MTR)                                   0.073      1.120 f
  U204/Y (NAND2X2MTR)                                    0.057      1.177 r
  U1842/Y (NAND3X6MTR)                                   0.085      1.262 f
  U17779/Y (OAI2B2X2MTR)                                 0.122      1.384 f
  U0_BANK_TOP/vACC_0_reg_2__15_/D (DFFRHQX2MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U9498/Y (BUFX10MTR)                                    0.102      0.364 f
  U1329/Y (INVX4MTR)                                     0.053      0.417 r
  U1085/Y (CLKNAND2X2MTR)                                0.060      0.477 f
  U16258/Y (NAND4X4MTR)                                  0.062      0.539 r
  U11123/Y (CLKNAND2X4MTR)                               0.047      0.586 f
  U11992/Y (NAND2X3MTR)                                  0.059      0.646 r
  U8879/Y (CLKNAND2X2MTR)                                0.057      0.703 f
  U16604/Y (OA21X4MTR)                                   0.139      0.842 f
  U8987/Y (NAND2X4MTR)                                   0.053      0.895 r
  U2197/Y (NAND2X4MTR)                                   0.055      0.950 f
  U1788/Y (NAND2X8MTR)                                   0.044      0.994 r
  U1468/Y (AOI21X2MTR)                                   0.054      1.047 f
  U1322/Y (XNOR2X2MTR)                                   0.073      1.120 f
  U204/Y (NAND2X2MTR)                                    0.057      1.177 r
  U1842/Y (NAND3X6MTR)                                   0.085      1.262 f
  U17781/Y (OAI2B2X2MTR)                                 0.122      1.384 f
  U0_BANK_TOP/vACC_3_reg_2__15_/D (DFFRHQX2MTR)          0.000      1.384 f
  data arrival time                                                 1.384

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.384
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U16478/Y (NAND3X12MTR)                                 0.103      0.262 f
  U12147/Y (INVX12MTR)                                   0.054      0.316 r
  U1278/Y (INVX12MTR)                                    0.037      0.353 f
  U1921/Y (INVX8MTR)                                     0.049      0.402 r
  U16491/Y (CLKNAND2X2MTR)                               0.058      0.461 f
  U11815/Y (OAI2B11X4MTR)                                0.051      0.512 r
  U1856/Y (OAI2B1X4MTR)                                  0.062      0.573 f
  U6133/Y (CLKNAND2X4MTR)                                0.054      0.627 r
  U5397/Y (NOR2X1MTR)                                    0.053      0.680 f
  U6711/Y (NOR2X3MTR)                                    0.092      0.772 r
  U2398/Y (AOI21X8MTR)                                   0.074      0.846 f
  U6632/Y (OAI21X6MTR)                                   0.091      0.937 r
  U8656/Y (NAND2X4MTR)                                   0.065      1.003 f
  U1579/Y (NAND2X6MTR)                                   0.062      1.065 r
  U10081/Y (NAND2X4MTR)                                  0.044      1.109 f
  U9218/Y (NAND3X4MTR)                                   0.051      1.160 r
  U9560/Y (NAND2X4MTR)                                   0.044      1.204 f
  U1315/Y (NAND2X4MTR)                                   0.037      1.242 r
  U8618/Y (INVX4MTR)                                     0.041      1.283 f
  U5765/Y (NOR4X2MTR)                                    0.066      1.349 r
  U0_BANK_TOP/detect_pos_edge_reg_4_/D (DFFRHQX1MTR)     0.000      1.349 r
  data arrival time                                                 1.349

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_4_/CK (DFFRHQX1MTR)    0.000      1.515 r
  library setup time                                    -0.152      1.363
  data required time                                                1.363
  --------------------------------------------------------------------------
  data required time                                                1.363
  data arrival time                                                -1.349
  --------------------------------------------------------------------------
  slack (MET)                                                       0.015


1
