// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module EXU(	// @[src/main/scala/npc/core/EXU.scala:38:7]
  input         clock,	// @[src/main/scala/npc/core/EXU.scala:38:7]
  output        io_in_ready,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input         io_in_valid,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [31:0] io_in_bits_aluASrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_aluBSrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_jumpASrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_jumpBSrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [3:0]  io_in_bits_ra1,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_wa,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input         io_in_bits_control_regWe,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [1:0]  io_in_bits_control_wbSrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [2:0]  io_in_bits_control_aluSel,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input         io_in_bits_control_isArith,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_control_isLeft,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_control_isUnsigned,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_control_isSub,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_control_csrSrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [2:0]  io_in_bits_control_csrCtr,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_control_brType,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input         io_in_bits_control_pcSrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_control_memRen,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_in_bits_control_memWen,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [2:0]  io_in_bits_control_memOp,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input  [31:0] io_in_bits_pc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  input         io_in_bits_isEnd,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_out_ready,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output        io_out_valid,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output [3:0]  io_out_bits_wa,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output [31:0] io_out_bits_alu_csr_Out,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_out_bits_wdata,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output        io_out_bits_control_regWe,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_out_bits_control_wbSrc,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_out_bits_control_memRen,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_out_bits_control_memWen,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output [2:0]  io_out_bits_control_memOp,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output        io_out_bits_isEnd,	// @[src/main/scala/npc/core/EXU.scala:39:14]
                io_jump,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output [31:0] io_nextPC,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output [3:0]  io_RegFileAccess_wa,	// @[src/main/scala/npc/core/EXU.scala:39:14]
  output        io_RegFileAccess_we	// @[src/main/scala/npc/core/EXU.scala:39:14]
);

  wire [31:0] aluOut_adder_tnoCin = {32{io_in_bits_control_isSub}} ^ io_in_bits_aluBSrc;	// @[src/main/scala/npc/util/Utility.scala:20:{23,39}]
  wire [32:0] _aluOut_adder_result_T_1 =
    {1'h0, io_in_bits_aluASrc} + {1'h0, aluOut_adder_tnoCin}
    + {32'h0, io_in_bits_control_isSub};	// @[src/main/scala/npc/util/Utility.scala:20:{23,39}, :22:{24,34}, :48:21]
  wire        aluOut_adder_zero = _aluOut_adder_result_T_1[31:0] == 32'h0;	// @[src/main/scala/npc/util/Utility.scala:20:23, :22:34, :23:27, :25:34]
  wire        aluOut_less =
    io_in_bits_control_isUnsigned
      ? _aluOut_adder_result_T_1[32] ^ io_in_bits_control_isSub
      : io_in_bits_aluASrc[31] == aluOut_adder_tnoCin[31]
        & _aluOut_adder_result_T_1[31] != io_in_bits_aluASrc[31]
        ^ _aluOut_adder_result_T_1[31];	// @[src/main/scala/npc/core/ALU.scala:25:19, :27:19, :28:{22,36}, src/main/scala/npc/util/Utility.scala:20:39, :22:34, :24:27, :26:{24,36,46,59,69,81}]
  wire        aluOut_shiftOut_leftIn =
    io_in_bits_control_isArith & io_in_bits_aluASrc[31];	// @[src/main/scala/npc/util/Utility.scala:26:24, :48:21]
  wire [1:0]  aluOut_shiftOut_out_sel =
    {io_in_bits_control_isLeft, io_in_bits_aluBSrc[4]};	// @[src/main/scala/npc/core/ALU.scala:32:42, src/main/scala/npc/util/Utility.scala:53:{20,34}]
  wire [1:0]  aluOut_shiftOut_out_sel_1 =
    {io_in_bits_control_isLeft, io_in_bits_aluBSrc[3]};	// @[src/main/scala/npc/core/ALU.scala:32:42, src/main/scala/npc/util/Utility.scala:53:{20,34}]
  reg         casez_tmp;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp = io_in_bits_aluASrc[0];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp = io_in_bits_aluASrc[16];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp = io_in_bits_aluASrc[0];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_0;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_0 = io_in_bits_aluASrc[8];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_0 = io_in_bits_aluASrc[24];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_0 = io_in_bits_aluASrc[8];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_0 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_1;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_1 = io_in_bits_aluASrc[1];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_1 = io_in_bits_aluASrc[17];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_1 = io_in_bits_aluASrc[1];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_1 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_2;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_2 = io_in_bits_aluASrc[9];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_2 = io_in_bits_aluASrc[25];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_2 = io_in_bits_aluASrc[9];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_2 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_3;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_3 = io_in_bits_aluASrc[2];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_3 = io_in_bits_aluASrc[18];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_3 = io_in_bits_aluASrc[2];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_3 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_4;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_4 = io_in_bits_aluASrc[10];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_4 = io_in_bits_aluASrc[26];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_4 = io_in_bits_aluASrc[10];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_4 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_5;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_5 = io_in_bits_aluASrc[3];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_5 = io_in_bits_aluASrc[19];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_5 = io_in_bits_aluASrc[3];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_5 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_6;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_6 = io_in_bits_aluASrc[11];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_6 = io_in_bits_aluASrc[27];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_6 = io_in_bits_aluASrc[11];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_6 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_7;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_7 = io_in_bits_aluASrc[4];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_7 = io_in_bits_aluASrc[20];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_7 = io_in_bits_aluASrc[4];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_7 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_8;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_8 = io_in_bits_aluASrc[12];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_8 = io_in_bits_aluASrc[28];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_8 = io_in_bits_aluASrc[12];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_8 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_9;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_9 = io_in_bits_aluASrc[5];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_9 = io_in_bits_aluASrc[21];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_9 = io_in_bits_aluASrc[5];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_9 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_10;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_10 = io_in_bits_aluASrc[13];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_10 = io_in_bits_aluASrc[29];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_10 = io_in_bits_aluASrc[13];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_10 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_11;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_11 = io_in_bits_aluASrc[6];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_11 = io_in_bits_aluASrc[22];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_11 = io_in_bits_aluASrc[6];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_11 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_12;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_12 = io_in_bits_aluASrc[14];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_12 = io_in_bits_aluASrc[30];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_12 = io_in_bits_aluASrc[14];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_12 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_13;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_13 = io_in_bits_aluASrc[7];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_13 = io_in_bits_aluASrc[23];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b10:
        casez_tmp_13 = io_in_bits_aluASrc[7];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_13 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_14;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_14 = io_in_bits_aluASrc[15];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_14 = io_in_bits_aluASrc[31];	// @[src/main/scala/npc/util/Utility.scala:26:24, :56:18]
      2'b10:
        casez_tmp_14 = io_in_bits_aluASrc[15];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_14 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_15;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_15 = io_in_bits_aluASrc[16];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_15 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_15 = io_in_bits_aluASrc[16];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_15 = io_in_bits_aluASrc[0];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_16;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_16 = io_in_bits_aluASrc[17];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_16 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_16 = io_in_bits_aluASrc[17];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_16 = io_in_bits_aluASrc[1];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_17;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_17 = io_in_bits_aluASrc[18];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_17 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_17 = io_in_bits_aluASrc[18];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_17 = io_in_bits_aluASrc[2];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_18;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_18 = io_in_bits_aluASrc[19];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_18 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_18 = io_in_bits_aluASrc[19];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_18 = io_in_bits_aluASrc[3];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_19;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_19 = io_in_bits_aluASrc[20];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_19 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_19 = io_in_bits_aluASrc[20];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_19 = io_in_bits_aluASrc[4];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_20;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_20 = io_in_bits_aluASrc[21];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_20 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_20 = io_in_bits_aluASrc[21];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_20 = io_in_bits_aluASrc[5];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_21;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_21 = io_in_bits_aluASrc[22];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_21 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_21 = io_in_bits_aluASrc[22];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_21 = io_in_bits_aluASrc[6];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_22;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_22 = io_in_bits_aluASrc[23];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_22 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_22 = io_in_bits_aluASrc[23];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_22 = io_in_bits_aluASrc[7];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_23;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_23 = io_in_bits_aluASrc[24];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_23 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_23 = io_in_bits_aluASrc[24];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_23 = io_in_bits_aluASrc[8];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_24;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_24 = io_in_bits_aluASrc[25];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_24 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_24 = io_in_bits_aluASrc[25];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_24 = io_in_bits_aluASrc[9];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_25;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_25 = io_in_bits_aluASrc[26];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_25 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_25 = io_in_bits_aluASrc[26];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_25 = io_in_bits_aluASrc[10];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_26;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_26 = io_in_bits_aluASrc[27];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_26 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_26 = io_in_bits_aluASrc[27];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_26 = io_in_bits_aluASrc[11];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_27;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_27 = io_in_bits_aluASrc[28];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_27 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_27 = io_in_bits_aluASrc[28];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_27 = io_in_bits_aluASrc[12];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_28;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_28 = io_in_bits_aluASrc[29];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_28 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_28 = io_in_bits_aluASrc[29];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_28 = io_in_bits_aluASrc[13];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_29;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_29 = io_in_bits_aluASrc[30];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      2'b01:
        casez_tmp_29 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_29 = io_in_bits_aluASrc[30];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
      default:
        casez_tmp_29 = io_in_bits_aluASrc[14];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_30;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_30 = io_in_bits_aluASrc[31];	// @[src/main/scala/npc/util/Utility.scala:26:24, :56:18]
      2'b01:
        casez_tmp_30 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_30 = io_in_bits_aluASrc[31];	// @[src/main/scala/npc/util/Utility.scala:26:24, :56:18]
      default:
        casez_tmp_30 = io_in_bits_aluASrc[15];	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:31]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  wire [1:0]  aluOut_shiftOut_out_sel_2 =
    {io_in_bits_control_isLeft, io_in_bits_aluBSrc[2]};	// @[src/main/scala/npc/core/ALU.scala:32:42, src/main/scala/npc/util/Utility.scala:53:{20,34}]
  reg         casez_tmp_31;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_31 = casez_tmp;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_31 = casez_tmp_0;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_31 = casez_tmp;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_31 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_32;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_32 = casez_tmp_7;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_32 = casez_tmp_8;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_32 = casez_tmp_7;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_32 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_33;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_33 = casez_tmp_1;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_33 = casez_tmp_2;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_33 = casez_tmp_1;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_33 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_34;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_34 = casez_tmp_9;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_34 = casez_tmp_10;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_34 = casez_tmp_9;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_34 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_35;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_35 = casez_tmp_3;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_35 = casez_tmp_4;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_35 = casez_tmp_3;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_35 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_36;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_36 = casez_tmp_11;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_36 = casez_tmp_12;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_36 = casez_tmp_11;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_36 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_37;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_37 = casez_tmp_5;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_37 = casez_tmp_6;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_37 = casez_tmp_5;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_37 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_38;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_38 = casez_tmp_13;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_38 = casez_tmp_14;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_38 = casez_tmp_13;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_38 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_39;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_39 = casez_tmp_0;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_39 = casez_tmp_15;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_39 = casez_tmp_0;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_39 = casez_tmp;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_40;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_40 = casez_tmp_2;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_40 = casez_tmp_16;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_40 = casez_tmp_2;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_40 = casez_tmp_1;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_41;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_41 = casez_tmp_4;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_41 = casez_tmp_17;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_41 = casez_tmp_4;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_41 = casez_tmp_3;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_42;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_42 = casez_tmp_6;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_42 = casez_tmp_18;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_42 = casez_tmp_6;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_42 = casez_tmp_5;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_43;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_43 = casez_tmp_8;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_43 = casez_tmp_19;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_43 = casez_tmp_8;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_43 = casez_tmp_7;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_44;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_44 = casez_tmp_10;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_44 = casez_tmp_20;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_44 = casez_tmp_10;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_44 = casez_tmp_9;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_45;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_45 = casez_tmp_12;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_45 = casez_tmp_21;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_45 = casez_tmp_12;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_45 = casez_tmp_11;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_46;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_46 = casez_tmp_14;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_46 = casez_tmp_22;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_46 = casez_tmp_14;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_46 = casez_tmp_13;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_47;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_47 = casez_tmp_15;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_47 = casez_tmp_23;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_47 = casez_tmp_15;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_47 = casez_tmp_0;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_48;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_48 = casez_tmp_16;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_48 = casez_tmp_24;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_48 = casez_tmp_16;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_48 = casez_tmp_2;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_49;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_49 = casez_tmp_17;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_49 = casez_tmp_25;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_49 = casez_tmp_17;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_49 = casez_tmp_4;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_50;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_50 = casez_tmp_18;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_50 = casez_tmp_26;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_50 = casez_tmp_18;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_50 = casez_tmp_6;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_51;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_51 = casez_tmp_19;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_51 = casez_tmp_27;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_51 = casez_tmp_19;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_51 = casez_tmp_8;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_52;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_52 = casez_tmp_20;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_52 = casez_tmp_28;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_52 = casez_tmp_20;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_52 = casez_tmp_10;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_53;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_53 = casez_tmp_21;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_53 = casez_tmp_29;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_53 = casez_tmp_21;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_53 = casez_tmp_12;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_54;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_54 = casez_tmp_22;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_54 = casez_tmp_30;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_54 = casez_tmp_22;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_54 = casez_tmp_14;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_55;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_55 = casez_tmp_23;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_55 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_55 = casez_tmp_23;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_55 = casez_tmp_15;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_56;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_56 = casez_tmp_24;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_56 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_56 = casez_tmp_24;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_56 = casez_tmp_16;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_57;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_57 = casez_tmp_25;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_57 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_57 = casez_tmp_25;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_57 = casez_tmp_17;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_58;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_58 = casez_tmp_26;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_58 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_58 = casez_tmp_26;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_58 = casez_tmp_18;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_59;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_59 = casez_tmp_27;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_59 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_59 = casez_tmp_27;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_59 = casez_tmp_19;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_60;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_60 = casez_tmp_28;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_60 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_60 = casez_tmp_28;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_60 = casez_tmp_20;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_61;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_61 = casez_tmp_29;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_61 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_61 = casez_tmp_29;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_61 = casez_tmp_21;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_62;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_1)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_62 = casez_tmp_30;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_62 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_62 = casez_tmp_30;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_62 = casez_tmp_22;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  wire [1:0]  aluOut_shiftOut_out_sel_3 =
    {io_in_bits_control_isLeft, io_in_bits_aluBSrc[1]};	// @[src/main/scala/npc/core/ALU.scala:32:42, src/main/scala/npc/util/Utility.scala:53:{20,34}]
  reg         casez_tmp_63;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_63 = casez_tmp_31;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_63 = casez_tmp_32;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_63 = casez_tmp_31;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_63 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_64;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_64 = casez_tmp_35;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_64 = casez_tmp_36;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_64 = casez_tmp_35;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_64 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_65;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_65 = casez_tmp_33;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_65 = casez_tmp_34;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_65 = casez_tmp_33;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_65 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_66;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_66 = casez_tmp_37;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_66 = casez_tmp_38;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_66 = casez_tmp_37;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_66 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_67;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_67 = casez_tmp_32;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_67 = casez_tmp_39;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_67 = casez_tmp_32;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_67 = casez_tmp_31;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_68;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_68 = casez_tmp_34;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_68 = casez_tmp_40;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_68 = casez_tmp_34;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_68 = casez_tmp_33;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_69;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_69 = casez_tmp_36;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_69 = casez_tmp_41;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_69 = casez_tmp_36;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_69 = casez_tmp_35;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_70;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_70 = casez_tmp_38;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_70 = casez_tmp_42;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_70 = casez_tmp_38;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_70 = casez_tmp_37;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_71;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_71 = casez_tmp_39;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_71 = casez_tmp_43;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_71 = casez_tmp_39;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_71 = casez_tmp_32;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_72;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_72 = casez_tmp_40;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_72 = casez_tmp_44;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_72 = casez_tmp_40;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_72 = casez_tmp_34;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_73;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_73 = casez_tmp_41;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_73 = casez_tmp_45;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_73 = casez_tmp_41;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_73 = casez_tmp_36;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_74;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_74 = casez_tmp_42;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_74 = casez_tmp_46;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_74 = casez_tmp_42;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_74 = casez_tmp_38;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_75;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_75 = casez_tmp_43;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_75 = casez_tmp_47;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_75 = casez_tmp_43;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_75 = casez_tmp_39;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_76;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_76 = casez_tmp_44;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_76 = casez_tmp_48;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_76 = casez_tmp_44;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_76 = casez_tmp_40;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_77;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_77 = casez_tmp_45;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_77 = casez_tmp_49;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_77 = casez_tmp_45;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_77 = casez_tmp_41;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_78;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_78 = casez_tmp_46;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_78 = casez_tmp_50;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_78 = casez_tmp_46;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_78 = casez_tmp_42;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_79;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_79 = casez_tmp_47;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_79 = casez_tmp_51;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_79 = casez_tmp_47;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_79 = casez_tmp_43;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_80;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_80 = casez_tmp_48;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_80 = casez_tmp_52;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_80 = casez_tmp_48;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_80 = casez_tmp_44;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_81;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_81 = casez_tmp_49;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_81 = casez_tmp_53;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_81 = casez_tmp_49;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_81 = casez_tmp_45;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_82;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_82 = casez_tmp_50;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_82 = casez_tmp_54;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_82 = casez_tmp_50;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_82 = casez_tmp_46;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_83;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_83 = casez_tmp_51;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_83 = casez_tmp_55;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_83 = casez_tmp_51;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_83 = casez_tmp_47;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_84;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_84 = casez_tmp_52;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_84 = casez_tmp_56;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_84 = casez_tmp_52;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_84 = casez_tmp_48;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_85;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_85 = casez_tmp_53;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_85 = casez_tmp_57;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_85 = casez_tmp_53;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_85 = casez_tmp_49;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_86;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_86 = casez_tmp_54;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_86 = casez_tmp_58;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_86 = casez_tmp_54;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_86 = casez_tmp_50;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_87;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_87 = casez_tmp_55;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_87 = casez_tmp_59;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_87 = casez_tmp_55;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_87 = casez_tmp_51;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_88;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_88 = casez_tmp_56;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_88 = casez_tmp_60;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_88 = casez_tmp_56;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_88 = casez_tmp_52;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_89;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_89 = casez_tmp_57;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_89 = casez_tmp_61;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_89 = casez_tmp_57;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_89 = casez_tmp_53;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_90;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_90 = casez_tmp_58;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_90 = casez_tmp_62;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_90 = casez_tmp_58;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_90 = casez_tmp_54;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_91;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_91 = casez_tmp_59;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_91 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_91 = casez_tmp_59;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_91 = casez_tmp_55;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_92;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_92 = casez_tmp_60;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_92 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_92 = casez_tmp_60;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_92 = casez_tmp_56;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_93;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_93 = casez_tmp_61;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_93 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_93 = casez_tmp_61;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_93 = casez_tmp_57;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_94;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_2)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_94 = casez_tmp_62;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_94 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_94 = casez_tmp_62;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_94 = casez_tmp_58;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  wire [1:0]  aluOut_shiftOut_out_sel_4 =
    {io_in_bits_control_isLeft, io_in_bits_aluBSrc[0]};	// @[src/main/scala/npc/core/ALU.scala:32:42, src/main/scala/npc/util/Utility.scala:53:{20,34}]
  reg         casez_tmp_95;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_95 = casez_tmp_63;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_95 = casez_tmp_64;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_95 = casez_tmp_63;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_95 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_96;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_96 = casez_tmp_65;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_96 = casez_tmp_66;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_96 = casez_tmp_65;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_96 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_97;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_97 = casez_tmp_64;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_97 = casez_tmp_67;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_97 = casez_tmp_64;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_97 = casez_tmp_63;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_98;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_98 = casez_tmp_66;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_98 = casez_tmp_68;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_98 = casez_tmp_66;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_98 = casez_tmp_65;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_99;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_99 = casez_tmp_67;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_99 = casez_tmp_69;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_99 = casez_tmp_67;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_99 = casez_tmp_64;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_100;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_100 = casez_tmp_68;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_100 = casez_tmp_70;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_100 = casez_tmp_68;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_100 = casez_tmp_66;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_101;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_101 = casez_tmp_69;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_101 = casez_tmp_71;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_101 = casez_tmp_69;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_101 = casez_tmp_67;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_102;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_102 = casez_tmp_70;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_102 = casez_tmp_72;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_102 = casez_tmp_70;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_102 = casez_tmp_68;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_103;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_103 = casez_tmp_71;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_103 = casez_tmp_73;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_103 = casez_tmp_71;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_103 = casez_tmp_69;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_104;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_104 = casez_tmp_72;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_104 = casez_tmp_74;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_104 = casez_tmp_72;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_104 = casez_tmp_70;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_105;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_105 = casez_tmp_73;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_105 = casez_tmp_75;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_105 = casez_tmp_73;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_105 = casez_tmp_71;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_106;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_106 = casez_tmp_74;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_106 = casez_tmp_76;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_106 = casez_tmp_74;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_106 = casez_tmp_72;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_107;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_107 = casez_tmp_75;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_107 = casez_tmp_77;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_107 = casez_tmp_75;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_107 = casez_tmp_73;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_108;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_108 = casez_tmp_76;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_108 = casez_tmp_78;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_108 = casez_tmp_76;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_108 = casez_tmp_74;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_109;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_109 = casez_tmp_77;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_109 = casez_tmp_79;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_109 = casez_tmp_77;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_109 = casez_tmp_75;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_110;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_110 = casez_tmp_78;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_110 = casez_tmp_80;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_110 = casez_tmp_78;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_110 = casez_tmp_76;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_111;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_111 = casez_tmp_79;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_111 = casez_tmp_81;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_111 = casez_tmp_79;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_111 = casez_tmp_77;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_112;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_112 = casez_tmp_80;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_112 = casez_tmp_82;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_112 = casez_tmp_80;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_112 = casez_tmp_78;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_113;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_113 = casez_tmp_81;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_113 = casez_tmp_83;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_113 = casez_tmp_81;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_113 = casez_tmp_79;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_114;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_114 = casez_tmp_82;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_114 = casez_tmp_84;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_114 = casez_tmp_82;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_114 = casez_tmp_80;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_115;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_115 = casez_tmp_83;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_115 = casez_tmp_85;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_115 = casez_tmp_83;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_115 = casez_tmp_81;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_116;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_116 = casez_tmp_84;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_116 = casez_tmp_86;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_116 = casez_tmp_84;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_116 = casez_tmp_82;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_117;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_117 = casez_tmp_85;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_117 = casez_tmp_87;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_117 = casez_tmp_85;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_117 = casez_tmp_83;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_118;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_118 = casez_tmp_86;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_118 = casez_tmp_88;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_118 = casez_tmp_86;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_118 = casez_tmp_84;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_119;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_119 = casez_tmp_87;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_119 = casez_tmp_89;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_119 = casez_tmp_87;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_119 = casez_tmp_85;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_120;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_120 = casez_tmp_88;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_120 = casez_tmp_90;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_120 = casez_tmp_88;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_120 = casez_tmp_86;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_121;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_121 = casez_tmp_89;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_121 = casez_tmp_91;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_121 = casez_tmp_89;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_121 = casez_tmp_87;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_122;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_122 = casez_tmp_90;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_122 = casez_tmp_92;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_122 = casez_tmp_90;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_122 = casez_tmp_88;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_123;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_123 = casez_tmp_91;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_123 = casez_tmp_93;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_123 = casez_tmp_91;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_123 = casez_tmp_89;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_124;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_124 = casez_tmp_92;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_124 = casez_tmp_94;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b10:
        casez_tmp_124 = casez_tmp_92;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_124 = casez_tmp_90;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_125;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_125 = casez_tmp_93;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_125 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_125 = casez_tmp_93;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_125 = casez_tmp_91;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_126;	// @[src/main/scala/npc/util/Utility.scala:56:18]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:56:18]
    casez (aluOut_shiftOut_out_sel_3)	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
      2'b00:
        casez_tmp_126 = casez_tmp_94;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      2'b01:
        casez_tmp_126 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :56:18]
      2'b10:
        casez_tmp_126 = casez_tmp_94;	// @[src/main/scala/npc/util/Utility.scala:56:18]
      default:
        casez_tmp_126 = casez_tmp_92;	// @[src/main/scala/npc/util/Utility.scala:56:18]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :56:18]
  end // always_comb
  reg         casez_tmp_127;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_127 = casez_tmp_96;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_127 = casez_tmp_97;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_127 = casez_tmp_96;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_127 = casez_tmp_95;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_128;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_128 = casez_tmp_95;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_128 = casez_tmp_96;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_128 = casez_tmp_95;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_128 = 1'h0;	// @[src/main/scala/npc/util/Utility.scala:48:21, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_129;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_129 = casez_tmp_98;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_129 = casez_tmp_99;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_129 = casez_tmp_98;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_129 = casez_tmp_97;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_130;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_130 = casez_tmp_97;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_130 = casez_tmp_98;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_130 = casez_tmp_97;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_130 = casez_tmp_96;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_131;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_131 = casez_tmp_100;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_131 = casez_tmp_101;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_131 = casez_tmp_100;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_131 = casez_tmp_99;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_132;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_132 = casez_tmp_99;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_132 = casez_tmp_100;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_132 = casez_tmp_99;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_132 = casez_tmp_98;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_133;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_133 = casez_tmp_102;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_133 = casez_tmp_103;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_133 = casez_tmp_102;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_133 = casez_tmp_101;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_134;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_134 = casez_tmp_101;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_134 = casez_tmp_102;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_134 = casez_tmp_101;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_134 = casez_tmp_100;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_135;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_135 = casez_tmp_104;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_135 = casez_tmp_105;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_135 = casez_tmp_104;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_135 = casez_tmp_103;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_136;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_136 = casez_tmp_103;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_136 = casez_tmp_104;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_136 = casez_tmp_103;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_136 = casez_tmp_102;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_137;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_137 = casez_tmp_106;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_137 = casez_tmp_107;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_137 = casez_tmp_106;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_137 = casez_tmp_105;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_138;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_138 = casez_tmp_105;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_138 = casez_tmp_106;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_138 = casez_tmp_105;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_138 = casez_tmp_104;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_139;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_139 = casez_tmp_108;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_139 = casez_tmp_109;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_139 = casez_tmp_108;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_139 = casez_tmp_107;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_140;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_140 = casez_tmp_107;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_140 = casez_tmp_108;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_140 = casez_tmp_107;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_140 = casez_tmp_106;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_141;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_141 = casez_tmp_110;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_141 = casez_tmp_111;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_141 = casez_tmp_110;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_141 = casez_tmp_109;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_142;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_142 = casez_tmp_109;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_142 = casez_tmp_110;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_142 = casez_tmp_109;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_142 = casez_tmp_108;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_143;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_143 = casez_tmp_112;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_143 = casez_tmp_113;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_143 = casez_tmp_112;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_143 = casez_tmp_111;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_144;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_144 = casez_tmp_111;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_144 = casez_tmp_112;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_144 = casez_tmp_111;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_144 = casez_tmp_110;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_145;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_145 = casez_tmp_114;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_145 = casez_tmp_115;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_145 = casez_tmp_114;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_145 = casez_tmp_113;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_146;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_146 = casez_tmp_113;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_146 = casez_tmp_114;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_146 = casez_tmp_113;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_146 = casez_tmp_112;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_147;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_147 = casez_tmp_116;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_147 = casez_tmp_117;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_147 = casez_tmp_116;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_147 = casez_tmp_115;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_148;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_148 = casez_tmp_115;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_148 = casez_tmp_116;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_148 = casez_tmp_115;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_148 = casez_tmp_114;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_149;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_149 = casez_tmp_118;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_149 = casez_tmp_119;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_149 = casez_tmp_118;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_149 = casez_tmp_117;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_150;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_150 = casez_tmp_117;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_150 = casez_tmp_118;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_150 = casez_tmp_117;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_150 = casez_tmp_116;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_151;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_151 = casez_tmp_120;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_151 = casez_tmp_121;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_151 = casez_tmp_120;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_151 = casez_tmp_119;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_152;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_152 = casez_tmp_119;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_152 = casez_tmp_120;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_152 = casez_tmp_119;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_152 = casez_tmp_118;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_153;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_153 = casez_tmp_122;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_153 = casez_tmp_123;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_153 = casez_tmp_122;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_153 = casez_tmp_121;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_154;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_154 = casez_tmp_121;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_154 = casez_tmp_122;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_154 = casez_tmp_121;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_154 = casez_tmp_120;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_155;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_155 = casez_tmp_124;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_155 = casez_tmp_125;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_155 = casez_tmp_124;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_155 = casez_tmp_123;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_156;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_156 = casez_tmp_123;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_156 = casez_tmp_124;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_156 = casez_tmp_123;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_156 = casez_tmp_122;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_157;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_157 = casez_tmp_126;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_157 = aluOut_shiftOut_leftIn;	// @[src/main/scala/npc/util/Utility.scala:48:21, :64:15]
      2'b10:
        casez_tmp_157 = casez_tmp_126;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_157 = casez_tmp_125;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg         casez_tmp_158;	// @[src/main/scala/npc/util/Utility.scala:64:15]
  always_comb begin	// @[src/main/scala/npc/util/Utility.scala:64:15]
    casez (aluOut_shiftOut_out_sel_4)	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
      2'b00:
        casez_tmp_158 = casez_tmp_125;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b01:
        casez_tmp_158 = casez_tmp_126;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      2'b10:
        casez_tmp_158 = casez_tmp_125;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
      default:
        casez_tmp_158 = casez_tmp_124;	// @[src/main/scala/npc/util/Utility.scala:56:18, :64:15]
    endcase	// @[src/main/scala/npc/util/Utility.scala:53:20, :64:15]
  end // always_comb
  reg  [31:0] casez_tmp_159;	// @[src/main/scala/chisel3/util/Mux.scala:126:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43]
    casez (io_in_bits_control_aluSel)	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43]
      3'b000:
        casez_tmp_159 = 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43, src/main/scala/npc/util/Utility.scala:20:23]
      3'b001:
        casez_tmp_159 = 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43, src/main/scala/npc/util/Utility.scala:20:23]
      3'b010:
        casez_tmp_159 = {31'h0, aluOut_less};	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:25:19, :34:39, :49:43]
      3'b011:
        casez_tmp_159 = io_in_bits_aluBSrc;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43]
      3'b100:
        casez_tmp_159 = io_in_bits_aluASrc ^ io_in_bits_aluBSrc;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:36:24, :49:43]
      3'b101:
        casez_tmp_159 = 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43, src/main/scala/npc/util/Utility.scala:20:23]
      3'b110:
        casez_tmp_159 = io_in_bits_aluASrc | io_in_bits_aluBSrc;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:37:24, :49:43]
      default:
        casez_tmp_159 = io_in_bits_aluASrc & io_in_bits_aluBSrc;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:38:24, :49:43]
    endcase	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43]
  end // always_comb
  wire [2:0]  csrCtr = io_in_valid ? io_in_bits_control_csrCtr : 3'h0;	// @[src/main/scala/npc/core/EXU.scala:58:19]
  reg  [31:0] csr_csrs_2_2;	// @[src/main/scala/npc/core/CSR.scala:86:42]
  reg  [31:0] csr_csrs_3_2;	// @[src/main/scala/npc/core/CSR.scala:86:42]
  wire        _csr_csrRead_T_1 = io_in_bits_aluBSrc[9:0] == 10'h342;	// @[src/main/scala/npc/core/CSR.scala:93:80, src/main/scala/npc/core/EXU.scala:59:53]
  wire        _csr_csrRead_T_3 = io_in_bits_aluBSrc[11:0] == 12'hF11;	// @[src/main/scala/npc/core/CSR.scala:93:80, src/main/scala/npc/core/EXU.scala:59:53]
  wire        _csr_csrRead_T_5 = io_in_bits_aluBSrc[9:0] == 10'h305;	// @[src/main/scala/npc/core/CSR.scala:93:80, src/main/scala/npc/core/EXU.scala:59:53]
  wire        _csr_csrRead_T_7 = io_in_bits_aluBSrc[9:0] == 10'h341;	// @[src/main/scala/npc/core/CSR.scala:93:80, src/main/scala/npc/core/EXU.scala:59:53]
  wire [31:0] _csr_csrRead_T_13 = io_in_bits_aluBSrc[9:0] == 10'h300 ? 32'h1800 : 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:81:53, :93:80, src/main/scala/npc/core/EXU.scala:59:53, src/main/scala/npc/util/Utility.scala:20:23]
  wire [31:0] _csr_csrRead_T_14 = _csr_csrRead_T_7 ? csr_csrs_3_2 : _csr_csrRead_T_13;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:86:42, :93:80]
  wire [31:0] csr_csrRead =
    _csr_csrRead_T_1
      ? 32'hB
      : _csr_csrRead_T_3
          ? 32'h79737978
          : _csr_csrRead_T_5 ? csr_csrs_2_2 : _csr_csrRead_T_14;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:82:53, :85:50, :86:42, :93:80]
  wire [31:0] _GEN = {csr_csrs_2_2[31:2], 2'h0};	// @[src/main/scala/npc/core/CSR.scala:86:42, :117:27, :118:41, src/main/scala/npc/core/EXU.scala:38:7]
  wire [31:0] _csr_out_out_T_8 =
    (|csrCtr)
      ? (csrCtr == 3'h4
           ? (csr_csrs_2_2[0] ? _GEN + 32'h2C : _GEN)
           : csrCtr == 3'h5 ? csr_csrs_3_2 : csr_csrRead)
      : 32'h0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43, src/main/scala/npc/core/CSR.scala:86:42, :104:42, :118:{25,31,41}, :125:40, src/main/scala/npc/core/EXU.scala:58:19, src/main/scala/npc/util/Utility.scala:20:23]
  wire        jump =
    io_in_valid
    & (((&io_in_bits_control_brType)
          ? ~aluOut_less
          : io_in_bits_control_brType == 3'h6
              ? aluOut_less
              : io_in_bits_control_brType == 3'h5
                  ? ~aluOut_adder_zero
                  : io_in_bits_control_brType == 3'h4
                      ? aluOut_adder_zero
                      : io_in_bits_control_brType == 3'h1) | io_in_bits_control_pcSrc);	// @[src/main/scala/npc/core/ALU.scala:25:19, :49:43, src/main/scala/npc/core/BrCond.scala:12:16, :14:16, :16:38, src/main/scala/npc/core/CSR.scala:125:40, src/main/scala/npc/core/EXU.scala:62:{28,39}, src/main/scala/npc/util/Utility.scala:25:34]
  wire        _io_in_ready_T_1 = io_out_ready & io_in_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg         jumped;	// @[src/main/scala/npc/core/EXU.scala:63:23]
  wire [31:0] csrSrc =
    io_in_bits_control_csrSrc ? {28'h0, io_in_bits_ra1} : io_in_bits_aluASrc;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/EXU.scala:46:28]
  wire [31:0] csr_csrSet = csr_csrRead | csrSrc;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:94:40]
  wire        _csr_csrWrite_T_3 = csrCtr == 3'h1;	// @[src/main/scala/npc/core/ALU.scala:49:43, src/main/scala/npc/core/CSR.scala:104:42, src/main/scala/npc/core/EXU.scala:58:19]
  wire        _csr_csrWrite_T_5 = csrCtr == 3'h2;	// @[src/main/scala/npc/core/ALU.scala:49:43, src/main/scala/npc/core/CSR.scala:104:42, src/main/scala/npc/core/EXU.scala:58:19]
  wire [31:0] _csr_csrWrite_T_8 = ({32{csrCtr != 3'h3}} | ~csrSrc) & csr_csrRead;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43, src/main/scala/npc/core/CSR.scala:95:43, :104:42, src/main/scala/npc/core/EXU.scala:58:19]
  always @(posedge clock) begin	// @[src/main/scala/npc/core/EXU.scala:38:7]
    if (io_in_bits_aluBSrc[9:0] == 10'h305) begin	// @[src/main/scala/npc/core/CSR.scala:93:80, :114:33, src/main/scala/npc/core/EXU.scala:59:53]
      if (|csrCtr) begin	// @[src/main/scala/npc/core/CSR.scala:104:42, src/main/scala/npc/core/EXU.scala:58:19]
        if (_csr_csrWrite_T_3)	// @[src/main/scala/npc/core/CSR.scala:104:42]
          csr_csrs_2_2 <= csrSrc;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:86:42]
        else if (_csr_csrWrite_T_5)	// @[src/main/scala/npc/core/CSR.scala:104:42]
          csr_csrs_2_2 <= csr_csrSet;	// @[src/main/scala/npc/core/CSR.scala:86:42, :94:40]
        else	// @[src/main/scala/npc/core/CSR.scala:104:42]
          csr_csrs_2_2 <= _csr_csrWrite_T_8;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:86:42]
      end
      else if (_csr_csrRead_T_1)	// @[src/main/scala/npc/core/CSR.scala:93:80]
        csr_csrs_2_2 <= 32'hB;	// @[src/main/scala/npc/core/CSR.scala:85:50, :86:42]
      else if (_csr_csrRead_T_3)	// @[src/main/scala/npc/core/CSR.scala:93:80]
        csr_csrs_2_2 <= 32'h79737978;	// @[src/main/scala/npc/core/CSR.scala:82:53, :86:42]
      else if (~_csr_csrRead_T_5)	// @[src/main/scala/npc/core/CSR.scala:93:80]
        csr_csrs_2_2 <= _csr_csrRead_T_14;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:86:42]
    end
    if (csrCtr == 3'h4)	// @[src/main/scala/npc/core/ALU.scala:49:43, src/main/scala/npc/core/CSR.scala:109:31, src/main/scala/npc/core/EXU.scala:58:19]
      csr_csrs_3_2 <= io_in_bits_jumpASrc;	// @[src/main/scala/npc/core/CSR.scala:86:42]
    else if (io_in_bits_aluBSrc[9:0] == 10'h341) begin	// @[src/main/scala/npc/core/CSR.scala:93:80, :109:69, src/main/scala/npc/core/EXU.scala:59:53]
      if (|csrCtr) begin	// @[src/main/scala/npc/core/CSR.scala:104:42, src/main/scala/npc/core/EXU.scala:58:19]
        if (_csr_csrWrite_T_3)	// @[src/main/scala/npc/core/CSR.scala:104:42]
          csr_csrs_3_2 <= csrSrc;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:86:42]
        else if (_csr_csrWrite_T_5)	// @[src/main/scala/npc/core/CSR.scala:104:42]
          csr_csrs_3_2 <= csr_csrSet;	// @[src/main/scala/npc/core/CSR.scala:86:42, :94:40]
        else	// @[src/main/scala/npc/core/CSR.scala:104:42]
          csr_csrs_3_2 <= _csr_csrWrite_T_8;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:86:42]
      end
      else if (_csr_csrRead_T_1)	// @[src/main/scala/npc/core/CSR.scala:93:80]
        csr_csrs_3_2 <= 32'hB;	// @[src/main/scala/npc/core/CSR.scala:85:50, :86:42]
      else if (_csr_csrRead_T_3)	// @[src/main/scala/npc/core/CSR.scala:93:80]
        csr_csrs_3_2 <= 32'h79737978;	// @[src/main/scala/npc/core/CSR.scala:82:53, :86:42]
      else if (_csr_csrRead_T_5)	// @[src/main/scala/npc/core/CSR.scala:93:80]
        csr_csrs_3_2 <= csr_csrs_2_2;	// @[src/main/scala/npc/core/CSR.scala:86:42]
      else if (~_csr_csrRead_T_7)	// @[src/main/scala/npc/core/CSR.scala:93:80]
        csr_csrs_3_2 <= _csr_csrRead_T_13;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/CSR.scala:86:42]
    end
    jumped <= ~_io_in_ready_T_1 & jump;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/EXU.scala:62:28, :63:{23,24,37}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/npc/core/EXU.scala:38:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/EXU.scala:38:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/npc/core/EXU.scala:38:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[src/main/scala/npc/core/EXU.scala:38:7]
    initial begin	// @[src/main/scala/npc/core/EXU.scala:38:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/EXU.scala:38:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/npc/core/EXU.scala:38:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/npc/core/EXU.scala:38:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/npc/core/EXU.scala:38:7]
        end	// @[src/main/scala/npc/core/EXU.scala:38:7]
        csr_csrs_2_2 = _RANDOM[2'h0];	// @[src/main/scala/npc/core/CSR.scala:86:42, src/main/scala/npc/core/EXU.scala:38:7]
        csr_csrs_3_2 = _RANDOM[2'h1];	// @[src/main/scala/npc/core/CSR.scala:86:42, src/main/scala/npc/core/EXU.scala:38:7]
        jumped = _RANDOM[2'h2][0];	// @[src/main/scala/npc/core/EXU.scala:38:7, :63:23]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/EXU.scala:38:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/npc/core/EXU.scala:38:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = ~io_in_valid | _io_in_ready_T_1;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/npc/core/EXU.scala:38:7, :74:{33,46}]
  assign io_out_valid = io_in_valid;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_out_bits_wa = io_in_bits_wa;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_out_bits_alu_csr_Out =
    io_in_bits_control_wbSrc[1]
      ? _csr_out_out_T_8
      : io_in_bits_control_aluSel == 3'h0
          ? _aluOut_adder_result_T_1[31:0]
          : io_in_bits_control_aluSel[1:0] == 2'h1
              ? {casez_tmp_157,
                 casez_tmp_158,
                 casez_tmp_155,
                 casez_tmp_156,
                 casez_tmp_153,
                 casez_tmp_154,
                 casez_tmp_151,
                 casez_tmp_152,
                 casez_tmp_149,
                 casez_tmp_150,
                 casez_tmp_147,
                 casez_tmp_148,
                 casez_tmp_145,
                 casez_tmp_146,
                 casez_tmp_143,
                 casez_tmp_144,
                 casez_tmp_141,
                 casez_tmp_142,
                 casez_tmp_139,
                 casez_tmp_140,
                 casez_tmp_137,
                 casez_tmp_138,
                 casez_tmp_135,
                 casez_tmp_136,
                 casez_tmp_133,
                 casez_tmp_134,
                 casez_tmp_131,
                 casez_tmp_132,
                 casez_tmp_129,
                 casez_tmp_130,
                 casez_tmp_127,
                 casez_tmp_128}
              : casez_tmp_159;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/ALU.scala:49:43, src/main/scala/npc/core/EXU.scala:38:7, :58:19, :77:{36,50}, src/main/scala/npc/util/Utility.scala:22:34, :23:27, :64:15]
  assign io_out_bits_wdata = io_in_bits_jumpBSrc;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_out_bits_control_regWe = io_in_bits_control_regWe;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_out_bits_control_wbSrc = io_in_bits_control_wbSrc[0];	// @[src/main/scala/npc/core/EXU.scala:38:7, :80:30]
  assign io_out_bits_control_memRen = io_in_bits_control_memRen;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_out_bits_control_memWen = io_in_bits_control_memWen;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_out_bits_control_memOp = io_in_bits_control_memOp;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_out_bits_isEnd = io_in_bits_isEnd;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_jump = ~jumped & jump;	// @[src/main/scala/npc/core/EXU.scala:38:7, :62:28, :63:23, :90:{16,24}]
  assign io_nextPC =
    io_in_bits_control_pcSrc
      ? _csr_out_out_T_8
      : jump ? io_in_bits_jumpASrc + io_in_bits_jumpBSrc : io_in_bits_pc + 32'h4;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/npc/core/EXU.scala:38:7, :62:28, :64:25, :65:{28,46}]
  assign io_RegFileAccess_wa = io_in_bits_wa;	// @[src/main/scala/npc/core/EXU.scala:38:7]
  assign io_RegFileAccess_we = io_in_bits_control_regWe & io_in_valid;	// @[src/main/scala/npc/core/EXU.scala:38:7, :87:47]
endmodule

