INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/lib.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_dec
INFO: [VRFC 10-311] analyzing module n_bit_dec_with_en
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-311] analyzing module one_hot_mux4x1
INFO: [VRFC 10-311] analyzing module one_hot_mux2x1
INFO: [VRFC 10-311] analyzing module one_hot_mux3x1
INFO: [VRFC 10-311] analyzing module n_bit_reg
INFO: [VRFC 10-311] analyzing module n_bit_reg_wclr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/FP_add_sub_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/FP_busy_registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_busy_registers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/FP_converter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/FP_units/FP_final_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_final_Multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/priority_units/P_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/FP_units/R4_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R4_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/block_sqrt/Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/testbench/SimJTAG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimJTAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/add_sub_FP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_FP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/alignment_units.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_aligner
INFO: [VRFC 10-311] analyzing module load_aligner
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module n_bit_add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/branch_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/busy_registers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flip_flop_wclr
INFO: [VRFC 10-311] analyzing module n_bits_decoder
INFO: [VRFC 10-311] analyzing module busy_registers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/clear_units_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clear_units_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/core_dbg_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_dbg_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/data_path.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/debug/debug_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/debug/debug_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_top
INFO: [VRFC 10-311] analyzing module dmi_to_dm_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/debug/dm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/debug/dtm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dtm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/extract_align_FP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_align_FP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/FP_units/fdiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/float2int.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float2int
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/float2ints.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float2ints
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/block_sqrt/fp_sqrt_Multicycle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sqrt_Multicycle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/gpio/gpio_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/hazard_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/int2float.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int2float
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fpu_units/fcvt/int2floats.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int2floats
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/int_units/int_div_rem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_div_rem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/int_units/int_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/io_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/linearization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linearization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/n_bit_delayer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_delayer
INFO: [VRFC 10-311] analyzing module n_bit_delayer_pipeline_signals
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/normalize_FP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize_FP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/pipeline_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/priority_units/priority_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/red_team/priority_units/priority_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/rom/rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/fadd_sub_modules/round_FP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_FP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/rv32i_soc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_soc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/rv32i_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/uncore/spi/simple_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/core/green_team/raw_waw_units/value_capture.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module value_capture
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/WishboneInterconnect/wb_intercon.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_intercon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/modules/rtl_team/rv32imf/soc/WishboneInterconnect/wishbone_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/rv32imf/jtag_pd_verif/src/RV32_SoC/testbench/rv32i_soc_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_soc_tb
