// Seed: 2455904213
module module_0;
  wire id_1;
  module_4 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  wire id_2, id_3;
  assign module_2.id_4 = 0;
endmodule
macromodule module_1 (
    input tri1 id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri id_5
);
  wire id_7, id_8, id_9;
  module_0 modCall_1 ();
endmodule
module module_2;
  supply1 id_1 = -1;
  module_0 modCall_1 ();
  wand id_2, id_3 = -1, id_4;
endmodule
module module_3;
  module_0 modCall_1 ();
endmodule
module module_4 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_4;
  assign id_2 = id_4[1'b0];
endmodule
