# Default Test Bench
test_bench:
- Dve.sv
- Mux_checker.sv
- ../../../hwlib/SimClkGen/model/sv/SimClkGen.sv
- ../../../hwlib/SimResetGen/model/sv/SimRstGen.sv

# Verilator
verilator_test_bench:
- Dve.v --top-module Dve
verilator_main: ../../../use/verilator/main.cpp

dut:
- ../../../hwlib/Mux/model/v/assign/Mux.v

synth:
- Synth.v

synth_sdc:
- synth.sdc
