{
    "code": "module TopModule (\n    input logic clk,           // Clock signal (positive edge-triggered)\n    input logic rst_n,         // Active-low reset signal\n    input logic load,          // Load enable signal\n    input logic [9:0] data,    // 10-bit unsigned input data\n    output logic tc            // Terminal count output\n);\n\n    logic [9:0] counter;       // Internal counter\n\n    always_ff @(posedge clk) begin\n        if (!rst_n) begin\n            counter <= 10'b0;\n            tc <= 1'b0;\n        end else begin\n            if (load) begin\n                counter <= data;\n                tc <= (data == 10'b0) ? 1'b1 : 1'b0;\n            end else if (counter != 10'b0) begin\n                counter <= counter - 1'b1;\n                if (counter == 10'b1) begin\n                    tc <= 1'b1;\n                end\n            end else begin\n                tc <= 1'b1;\n            end\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}