(edif lab1top
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2018 1 25 19 20 39)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure lab1top.ngc lab1top.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library lab1top_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell lab1top
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port (array (rename A "A<3:0>") 4)
              (direction INPUT))
            (port (array (rename B "B<3:0>") 4)
              (direction INPUT))
            (port (array (rename OR_Out "OR_Out<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename AND_Out "AND_Out<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename XOR_Out "XOR_Out<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename NOT_Out "NOT_Out<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename SL_Out "SL_Out<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename SR_Out "SR_Out<3:0>") 4)
              (direction OUTPUT))
            (designator "xc6slx16-3-csg324")
            (property TYPE (string "lab1top") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:A<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:B<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:OR_Out<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:AND_Out<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:XOR_Out<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:NOT_Out<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:SL_Out<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:SR_Out<3:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "lab1top_lab1top") (owner "Xilinx"))
          )
          (contents
            (instance (rename nBitOr0_Y_0_1 "nBitOr0/Y<0>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___nBitOr0/Y<0>1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename nBitOr0_Y_1_1 "nBitOr0/Y<1>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___nBitOr0/Y<2>1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename nBitOr0_Y_2_1 "nBitOr0/Y<2>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___nBitOr0/Y<2>1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename nBitOr0_Y_3_1 "nBitOr0/Y<3>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___nBitOr0/Y<3>1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename nBitAnd0_Y_0_1 "nBitAnd0/Y<0>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___nBitOr0/Y<0>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename nBitAnd0_Y_1_1 "nBitAnd0/Y<1>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___nBitAnd0/Y<1>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename nBitAnd0_Y_2_1 "nBitAnd0/Y<2>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___nBitAnd0/Y<2>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename nBitAnd0_Y_3_1 "nBitAnd0/Y<3>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___nBitAnd0/Y<3>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename nBitRightShift_0_Mmux_Y41 "nBitRightShift_0/Mmux_Y41")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___nBitOr0/Y<3>1") (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance (rename nBitXor0_Mxor_Y_3_xo_0_1 "nBitXor0/Mxor_Y_3_xo<0>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___nBitAnd0/Y<3>1") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename nBitXor0_Mxor_Y_2_xo_0_1 "nBitXor0/Mxor_Y_2_xo<0>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___nBitAnd0/Y<2>1") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename nBitXor0_Mxor_Y_1_xo_0_1 "nBitXor0/Mxor_Y_1_xo<0>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___nBitAnd0/Y<1>1") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename nBitRightShift_0_Mmux_Y21 "nBitRightShift_0/Mmux_Y21")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___nBitRightShift_0/Mmux_Y21") (owner "Xilinx"))
              (property INIT (string "76325410") (owner "Xilinx"))
            )
            (instance (rename SR_Out_2_1 "SR_Out<2>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___nBitRightShift_0/Mmux_Y21") (owner "Xilinx"))
              (property INIT (string "5410") (owner "Xilinx"))
            )
            (instance (rename SR_Out_0_1 "SR_Out<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename SL_Out_2_1 "SL_Out<2>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___SL_Out<2>1") (owner "Xilinx"))
              (property INIT (string "76325410") (owner "Xilinx"))
            )
            (instance (rename SL_Out_0_1 "SL_Out<0>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___SL_Out<0>1") (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance (rename XOR_Out_0_1 "XOR_Out<0>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___SL_Out<0>1") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename SL_Out_3_1 "SL_Out<3>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename SL_Out_1_1 "SL_Out<1>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___SL_Out<2>1") (owner "Xilinx"))
              (property INIT (string "5410") (owner "Xilinx"))
            )
            (instance (rename A_3_IBUF_renamed_0 "A_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename A_2_IBUF_renamed_1 "A_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename A_1_IBUF_renamed_2 "A_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename A_0_IBUF_renamed_3 "A_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename B_3_IBUF_renamed_4 "B_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename B_2_IBUF_renamed_5 "B_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename B_1_IBUF_renamed_6 "B_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename B_0_IBUF_renamed_7 "B_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OR_Out_3_OBUF_renamed_8 "OR_Out_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OR_Out_2_OBUF_renamed_9 "OR_Out_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OR_Out_1_OBUF_renamed_10 "OR_Out_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OR_Out_0_OBUF_renamed_11 "OR_Out_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename AND_Out_3_OBUF_renamed_12 "AND_Out_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename AND_Out_2_OBUF_renamed_13 "AND_Out_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename AND_Out_1_OBUF_renamed_14 "AND_Out_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename AND_Out_0_OBUF_renamed_15 "AND_Out_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XOR_Out_3_OBUF_renamed_16 "XOR_Out_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XOR_Out_2_OBUF_renamed_17 "XOR_Out_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XOR_Out_1_OBUF_renamed_18 "XOR_Out_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XOR_Out_0_OBUF_renamed_19 "XOR_Out_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename NOT_Out_3_OBUF_renamed_20 "NOT_Out_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename NOT_Out_2_OBUF_renamed_21 "NOT_Out_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename NOT_Out_1_OBUF_renamed_22 "NOT_Out_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename NOT_Out_0_OBUF_renamed_23 "NOT_Out_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename SL_Out_3_OBUF_renamed_24 "SL_Out_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename SL_Out_2_OBUF_renamed_25 "SL_Out_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename SL_Out_1_OBUF_renamed_26 "SL_Out_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename SL_Out_0_OBUF_renamed_27 "SL_Out_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename SR_Out_3_OBUF_renamed_28 "SR_Out_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename SR_Out_2_OBUF_renamed_29 "SR_Out_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename SR_Out_1_OBUF_renamed_30 "SR_Out_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename SR_Out_0_OBUF_renamed_31 "SR_Out_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename nBitNot0_Y_0_1_INV_0 "nBitNot0/Y<0>1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename nBitNot0_Y_1_1_INV_0 "nBitNot0/Y<1>1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename nBitNot0_Y_2_1_INV_0 "nBitNot0/Y<2>1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename nBitNot0_Y_3_1_INV_0 "nBitNot0/Y<3>1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net A_3_IBUF
              (joined
                (portRef I0 (instanceRef nBitOr0_Y_3_1))
                (portRef I0 (instanceRef nBitAnd0_Y_3_1))
                (portRef I2 (instanceRef nBitRightShift_0_Mmux_Y41))
                (portRef I0 (instanceRef nBitXor0_Mxor_Y_3_xo_0_1))
                (portRef I4 (instanceRef nBitRightShift_0_Mmux_Y21))
                (portRef I3 (instanceRef SR_Out_2_1))
                (portRef I3 (instanceRef SR_Out_0_1))
                (portRef I5 (instanceRef SL_Out_3_1))
                (portRef O (instanceRef A_3_IBUF_renamed_0))
                (portRef I (instanceRef nBitNot0_Y_3_1_INV_0))
              )
            )
            (net A_2_IBUF
              (joined
                (portRef I0 (instanceRef nBitOr0_Y_2_1))
                (portRef I0 (instanceRef nBitAnd0_Y_2_1))
                (portRef I0 (instanceRef nBitXor0_Mxor_Y_2_xo_0_1))
                (portRef I3 (instanceRef nBitRightShift_0_Mmux_Y21))
                (portRef I2 (instanceRef SR_Out_2_1))
                (portRef I2 (instanceRef SR_Out_0_1))
                (portRef I2 (instanceRef SL_Out_2_1))
                (portRef I4 (instanceRef SL_Out_3_1))
                (portRef O (instanceRef A_2_IBUF_renamed_1))
                (portRef I (instanceRef nBitNot0_Y_2_1_INV_0))
              )
            )
            (net A_1_IBUF
              (joined
                (portRef I0 (instanceRef nBitOr0_Y_1_1))
                (portRef I0 (instanceRef nBitAnd0_Y_1_1))
                (portRef I0 (instanceRef nBitXor0_Mxor_Y_1_xo_0_1))
                (portRef I2 (instanceRef nBitRightShift_0_Mmux_Y21))
                (portRef I4 (instanceRef SR_Out_0_1))
                (portRef I4 (instanceRef SL_Out_2_1))
                (portRef I2 (instanceRef SL_Out_3_1))
                (portRef I2 (instanceRef SL_Out_1_1))
                (portRef O (instanceRef A_1_IBUF_renamed_2))
                (portRef I (instanceRef nBitNot0_Y_1_1_INV_0))
              )
            )
            (net A_0_IBUF
              (joined
                (portRef I0 (instanceRef nBitOr0_Y_0_1))
                (portRef I0 (instanceRef nBitAnd0_Y_0_1))
                (portRef I5 (instanceRef SR_Out_0_1))
                (portRef I3 (instanceRef SL_Out_2_1))
                (portRef I2 (instanceRef SL_Out_0_1))
                (portRef I1 (instanceRef XOR_Out_0_1))
                (portRef I3 (instanceRef SL_Out_3_1))
                (portRef I3 (instanceRef SL_Out_1_1))
                (portRef O (instanceRef A_0_IBUF_renamed_3))
                (portRef I (instanceRef nBitNot0_Y_0_1_INV_0))
              )
            )
            (net B_3_IBUF
              (joined
                (portRef I1 (instanceRef nBitOr0_Y_3_1))
                (portRef I1 (instanceRef nBitAnd0_Y_3_1))
                (portRef I1 (instanceRef nBitXor0_Mxor_Y_3_xo_0_1))
                (portRef O (instanceRef B_3_IBUF_renamed_4))
              )
            )
            (net B_2_IBUF
              (joined
                (portRef I1 (instanceRef nBitOr0_Y_2_1))
                (portRef I1 (instanceRef nBitAnd0_Y_2_1))
                (portRef I1 (instanceRef nBitXor0_Mxor_Y_2_xo_0_1))
                (portRef O (instanceRef B_2_IBUF_renamed_5))
              )
            )
            (net B_1_IBUF
              (joined
                (portRef I1 (instanceRef nBitOr0_Y_1_1))
                (portRef I1 (instanceRef nBitAnd0_Y_1_1))
                (portRef I0 (instanceRef nBitRightShift_0_Mmux_Y41))
                (portRef I1 (instanceRef nBitXor0_Mxor_Y_1_xo_0_1))
                (portRef I0 (instanceRef nBitRightShift_0_Mmux_Y21))
                (portRef I0 (instanceRef SR_Out_2_1))
                (portRef I0 (instanceRef SR_Out_0_1))
                (portRef I1 (instanceRef SL_Out_2_1))
                (portRef I0 (instanceRef SL_Out_0_1))
                (portRef I0 (instanceRef SL_Out_3_1))
                (portRef I0 (instanceRef SL_Out_1_1))
                (portRef O (instanceRef B_1_IBUF_renamed_6))
              )
            )
            (net B_0_IBUF
              (joined
                (portRef I1 (instanceRef nBitOr0_Y_0_1))
                (portRef I1 (instanceRef nBitAnd0_Y_0_1))
                (portRef I1 (instanceRef nBitRightShift_0_Mmux_Y41))
                (portRef I1 (instanceRef nBitRightShift_0_Mmux_Y21))
                (portRef I1 (instanceRef SR_Out_2_1))
                (portRef I1 (instanceRef SR_Out_0_1))
                (portRef I0 (instanceRef SL_Out_2_1))
                (portRef I1 (instanceRef SL_Out_0_1))
                (portRef I0 (instanceRef XOR_Out_0_1))
                (portRef I1 (instanceRef SL_Out_3_1))
                (portRef I1 (instanceRef SL_Out_1_1))
                (portRef O (instanceRef B_0_IBUF_renamed_7))
              )
            )
            (net OR_Out_3_OBUF
              (joined
                (portRef O (instanceRef nBitOr0_Y_3_1))
                (portRef I (instanceRef OR_Out_3_OBUF_renamed_8))
              )
            )
            (net OR_Out_2_OBUF
              (joined
                (portRef O (instanceRef nBitOr0_Y_2_1))
                (portRef I (instanceRef OR_Out_2_OBUF_renamed_9))
              )
            )
            (net OR_Out_1_OBUF
              (joined
                (portRef O (instanceRef nBitOr0_Y_1_1))
                (portRef I (instanceRef OR_Out_1_OBUF_renamed_10))
              )
            )
            (net OR_Out_0_OBUF
              (joined
                (portRef O (instanceRef nBitOr0_Y_0_1))
                (portRef I (instanceRef OR_Out_0_OBUF_renamed_11))
              )
            )
            (net AND_Out_3_OBUF
              (joined
                (portRef O (instanceRef nBitAnd0_Y_3_1))
                (portRef I (instanceRef AND_Out_3_OBUF_renamed_12))
              )
            )
            (net AND_Out_2_OBUF
              (joined
                (portRef O (instanceRef nBitAnd0_Y_2_1))
                (portRef I (instanceRef AND_Out_2_OBUF_renamed_13))
              )
            )
            (net AND_Out_1_OBUF
              (joined
                (portRef O (instanceRef nBitAnd0_Y_1_1))
                (portRef I (instanceRef AND_Out_1_OBUF_renamed_14))
              )
            )
            (net AND_Out_0_OBUF
              (joined
                (portRef O (instanceRef nBitAnd0_Y_0_1))
                (portRef I (instanceRef AND_Out_0_OBUF_renamed_15))
              )
            )
            (net XOR_Out_3_OBUF
              (joined
                (portRef O (instanceRef nBitXor0_Mxor_Y_3_xo_0_1))
                (portRef I (instanceRef XOR_Out_3_OBUF_renamed_16))
              )
            )
            (net XOR_Out_2_OBUF
              (joined
                (portRef O (instanceRef nBitXor0_Mxor_Y_2_xo_0_1))
                (portRef I (instanceRef XOR_Out_2_OBUF_renamed_17))
              )
            )
            (net XOR_Out_1_OBUF
              (joined
                (portRef O (instanceRef nBitXor0_Mxor_Y_1_xo_0_1))
                (portRef I (instanceRef XOR_Out_1_OBUF_renamed_18))
              )
            )
            (net XOR_Out_0_OBUF
              (joined
                (portRef O (instanceRef XOR_Out_0_1))
                (portRef I (instanceRef XOR_Out_0_OBUF_renamed_19))
              )
            )
            (net NOT_Out_3_OBUF
              (joined
                (portRef I (instanceRef NOT_Out_3_OBUF_renamed_20))
                (portRef O (instanceRef nBitNot0_Y_3_1_INV_0))
              )
            )
            (net NOT_Out_2_OBUF
              (joined
                (portRef I (instanceRef NOT_Out_2_OBUF_renamed_21))
                (portRef O (instanceRef nBitNot0_Y_2_1_INV_0))
              )
            )
            (net NOT_Out_1_OBUF
              (joined
                (portRef I (instanceRef NOT_Out_1_OBUF_renamed_22))
                (portRef O (instanceRef nBitNot0_Y_1_1_INV_0))
              )
            )
            (net NOT_Out_0_OBUF
              (joined
                (portRef I (instanceRef NOT_Out_0_OBUF_renamed_23))
                (portRef O (instanceRef nBitNot0_Y_0_1_INV_0))
              )
            )
            (net SL_Out_3_OBUF
              (joined
                (portRef O (instanceRef SL_Out_3_1))
                (portRef I (instanceRef SL_Out_3_OBUF_renamed_24))
              )
            )
            (net SL_Out_2_OBUF
              (joined
                (portRef O (instanceRef SL_Out_2_1))
                (portRef I (instanceRef SL_Out_2_OBUF_renamed_25))
              )
            )
            (net SL_Out_1_OBUF
              (joined
                (portRef O (instanceRef SL_Out_1_1))
                (portRef I (instanceRef SL_Out_1_OBUF_renamed_26))
              )
            )
            (net SL_Out_0_OBUF
              (joined
                (portRef O (instanceRef SL_Out_0_1))
                (portRef I (instanceRef SL_Out_0_OBUF_renamed_27))
              )
            )
            (net SR_Out_3_OBUF
              (joined
                (portRef O (instanceRef nBitRightShift_0_Mmux_Y41))
                (portRef I (instanceRef SR_Out_3_OBUF_renamed_28))
              )
            )
            (net SR_Out_2_OBUF
              (joined
                (portRef O (instanceRef SR_Out_2_1))
                (portRef I (instanceRef SR_Out_2_OBUF_renamed_29))
              )
            )
            (net SR_Out_1_OBUF
              (joined
                (portRef O (instanceRef nBitRightShift_0_Mmux_Y21))
                (portRef I (instanceRef SR_Out_1_OBUF_renamed_30))
              )
            )
            (net SR_Out_0_OBUF
              (joined
                (portRef O (instanceRef SR_Out_0_1))
                (portRef I (instanceRef SR_Out_0_OBUF_renamed_31))
              )
            )
            (net (rename A_3_ "A<3>")
              (joined
                (portRef (member A 0))
                (portRef I (instanceRef A_3_IBUF_renamed_0))
              )
            )
            (net (rename A_2_ "A<2>")
              (joined
                (portRef (member A 1))
                (portRef I (instanceRef A_2_IBUF_renamed_1))
              )
            )
            (net (rename A_1_ "A<1>")
              (joined
                (portRef (member A 2))
                (portRef I (instanceRef A_1_IBUF_renamed_2))
              )
            )
            (net (rename A_0_ "A<0>")
              (joined
                (portRef (member A 3))
                (portRef I (instanceRef A_0_IBUF_renamed_3))
              )
            )
            (net (rename B_3_ "B<3>")
              (joined
                (portRef (member B 0))
                (portRef I (instanceRef B_3_IBUF_renamed_4))
              )
            )
            (net (rename B_2_ "B<2>")
              (joined
                (portRef (member B 1))
                (portRef I (instanceRef B_2_IBUF_renamed_5))
              )
            )
            (net (rename B_1_ "B<1>")
              (joined
                (portRef (member B 2))
                (portRef I (instanceRef B_1_IBUF_renamed_6))
              )
            )
            (net (rename B_0_ "B<0>")
              (joined
                (portRef (member B 3))
                (portRef I (instanceRef B_0_IBUF_renamed_7))
              )
            )
            (net (rename OR_Out_3_ "OR_Out<3>")
              (joined
                (portRef (member OR_Out 0))
                (portRef O (instanceRef OR_Out_3_OBUF_renamed_8))
              )
            )
            (net (rename OR_Out_2_ "OR_Out<2>")
              (joined
                (portRef (member OR_Out 1))
                (portRef O (instanceRef OR_Out_2_OBUF_renamed_9))
              )
            )
            (net (rename OR_Out_1_ "OR_Out<1>")
              (joined
                (portRef (member OR_Out 2))
                (portRef O (instanceRef OR_Out_1_OBUF_renamed_10))
              )
            )
            (net (rename OR_Out_0_ "OR_Out<0>")
              (joined
                (portRef (member OR_Out 3))
                (portRef O (instanceRef OR_Out_0_OBUF_renamed_11))
              )
            )
            (net (rename AND_Out_3_ "AND_Out<3>")
              (joined
                (portRef (member AND_Out 0))
                (portRef O (instanceRef AND_Out_3_OBUF_renamed_12))
              )
            )
            (net (rename AND_Out_2_ "AND_Out<2>")
              (joined
                (portRef (member AND_Out 1))
                (portRef O (instanceRef AND_Out_2_OBUF_renamed_13))
              )
            )
            (net (rename AND_Out_1_ "AND_Out<1>")
              (joined
                (portRef (member AND_Out 2))
                (portRef O (instanceRef AND_Out_1_OBUF_renamed_14))
              )
            )
            (net (rename AND_Out_0_ "AND_Out<0>")
              (joined
                (portRef (member AND_Out 3))
                (portRef O (instanceRef AND_Out_0_OBUF_renamed_15))
              )
            )
            (net (rename XOR_Out_3_ "XOR_Out<3>")
              (joined
                (portRef (member XOR_Out 0))
                (portRef O (instanceRef XOR_Out_3_OBUF_renamed_16))
              )
            )
            (net (rename XOR_Out_2_ "XOR_Out<2>")
              (joined
                (portRef (member XOR_Out 1))
                (portRef O (instanceRef XOR_Out_2_OBUF_renamed_17))
              )
            )
            (net (rename XOR_Out_1_ "XOR_Out<1>")
              (joined
                (portRef (member XOR_Out 2))
                (portRef O (instanceRef XOR_Out_1_OBUF_renamed_18))
              )
            )
            (net (rename XOR_Out_0_ "XOR_Out<0>")
              (joined
                (portRef (member XOR_Out 3))
                (portRef O (instanceRef XOR_Out_0_OBUF_renamed_19))
              )
            )
            (net (rename NOT_Out_3_ "NOT_Out<3>")
              (joined
                (portRef (member NOT_Out 0))
                (portRef O (instanceRef NOT_Out_3_OBUF_renamed_20))
              )
            )
            (net (rename NOT_Out_2_ "NOT_Out<2>")
              (joined
                (portRef (member NOT_Out 1))
                (portRef O (instanceRef NOT_Out_2_OBUF_renamed_21))
              )
            )
            (net (rename NOT_Out_1_ "NOT_Out<1>")
              (joined
                (portRef (member NOT_Out 2))
                (portRef O (instanceRef NOT_Out_1_OBUF_renamed_22))
              )
            )
            (net (rename NOT_Out_0_ "NOT_Out<0>")
              (joined
                (portRef (member NOT_Out 3))
                (portRef O (instanceRef NOT_Out_0_OBUF_renamed_23))
              )
            )
            (net (rename SL_Out_3_ "SL_Out<3>")
              (joined
                (portRef (member SL_Out 0))
                (portRef O (instanceRef SL_Out_3_OBUF_renamed_24))
              )
            )
            (net (rename SL_Out_2_ "SL_Out<2>")
              (joined
                (portRef (member SL_Out 1))
                (portRef O (instanceRef SL_Out_2_OBUF_renamed_25))
              )
            )
            (net (rename SL_Out_1_ "SL_Out<1>")
              (joined
                (portRef (member SL_Out 2))
                (portRef O (instanceRef SL_Out_1_OBUF_renamed_26))
              )
            )
            (net (rename SL_Out_0_ "SL_Out<0>")
              (joined
                (portRef (member SL_Out 3))
                (portRef O (instanceRef SL_Out_0_OBUF_renamed_27))
              )
            )
            (net (rename SR_Out_3_ "SR_Out<3>")
              (joined
                (portRef (member SR_Out 0))
                (portRef O (instanceRef SR_Out_3_OBUF_renamed_28))
              )
            )
            (net (rename SR_Out_2_ "SR_Out<2>")
              (joined
                (portRef (member SR_Out 1))
                (portRef O (instanceRef SR_Out_2_OBUF_renamed_29))
              )
            )
            (net (rename SR_Out_1_ "SR_Out<1>")
              (joined
                (portRef (member SR_Out 2))
                (portRef O (instanceRef SR_Out_1_OBUF_renamed_30))
              )
            )
            (net (rename SR_Out_0_ "SR_Out<0>")
              (joined
                (portRef (member SR_Out 3))
                (portRef O (instanceRef SR_Out_0_OBUF_renamed_31))
              )
            )
          )
      )
    )
  )

  (design lab1top
    (cellRef lab1top
      (libraryRef lab1top_lib)
    )
    (property PART (string "xc6slx16-3-csg324") (owner "Xilinx"))
  )
)

