vio_dac_vc_dds.v,verilog,xil_defaultlib,../../../../dac.srcs/sources_1/ip/vio_dac_vc_dds/sim/vio_dac_vc_dds.v,incdir="../../../../dac.srcs/sources_1/ip/vio_dac_vc_dds/hdl/verilog"incdir="../../../../dac.srcs/sources_1/ip/vio_dac_vc_dds/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
