Classic Timing Analyzer report for sisau
Tue May 21 00:42:01 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_5'
  8. Clock Setup: 'senzor_2'
  9. Clock Setup: 'senzon_1'
 10. Clock Setup: 'senzor_4'
 11. Clock Hold: 'clk'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                      ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                            ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.997 ns                         ; senzor_4                                        ; Logica_miscare:inst6|stanga            ; --         ; senzor_2 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 24.191 ns                        ; Selectie_proba:inst1|circuit[1]                 ; B_IN4_D1                               ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 14.764 ns                        ; senzor_4                                        ; B_IN4_D1                               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 10.429 ns                        ; senzor_2                                        ; debouncing:inst17|inst                 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 61.91 MHz ( period = 16.152 ns ) ; count_ture:inst12|cifra_zeci[3]                 ; afisare_multiplexata:inst11|digit_2[1] ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; 174.67 MHz ( period = 5.725 ns ) ; Logica_miscare:inst6|count_ture[5]              ; Logica_miscare:inst6|count_ture[5]     ; senzor_4   ; senzor_4 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 174.67 MHz ( period = 5.725 ns ) ; Logica_miscare:inst6|count_ture[5]              ; Logica_miscare:inst6|count_ture[5]     ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; 174.67 MHz ( period = 5.725 ns ) ; Logica_miscare:inst6|count_ture[5]              ; Logica_miscare:inst6|count_ture[5]     ; senzor_2   ; senzor_2 ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 174.67 MHz ( period = 5.725 ns ) ; Logica_miscare:inst6|count_ture[5]              ; Logica_miscare:inst6|count_ture[5]     ; senzor_5   ; senzor_5 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|D1         ; clk        ; clk      ; 105          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                 ;                                        ;            ;          ; 105          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 61.91 MHz ( period = 16.152 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.835 ns                ;
; N/A                                     ; 61.92 MHz ( period = 16.151 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.834 ns                ;
; N/A                                     ; 61.92 MHz ( period = 16.149 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A                                     ; 62.14 MHz ( period = 16.092 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.775 ns                ;
; N/A                                     ; 62.15 MHz ( period = 16.091 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.774 ns                ;
; N/A                                     ; 62.15 MHz ( period = 16.089 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.772 ns                ;
; N/A                                     ; 62.87 MHz ( period = 15.907 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.588 ns                ;
; N/A                                     ; 62.87 MHz ( period = 15.906 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.587 ns                ;
; N/A                                     ; 62.88 MHz ( period = 15.904 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.585 ns                ;
; N/A                                     ; 63.30 MHz ( period = 15.799 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.482 ns                ;
; N/A                                     ; 63.30 MHz ( period = 15.798 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.481 ns                ;
; N/A                                     ; 63.31 MHz ( period = 15.796 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.479 ns                ;
; N/A                                     ; 63.38 MHz ( period = 15.779 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; afisare_multiplexata:inst11|digit_3[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.438 ns                ;
; N/A                                     ; 64.92 MHz ( period = 15.404 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; afisare_multiplexata:inst11|digit_3[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.085 ns                ;
; N/A                                     ; 64.93 MHz ( period = 15.401 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; afisare_multiplexata:inst11|digit_3[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.082 ns                ;
; N/A                                     ; 124.24 MHz ( period = 8.049 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.464 ns                ;
; N/A                                     ; 125.17 MHz ( period = 7.989 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.404 ns                ;
; N/A                                     ; 128.14 MHz ( period = 7.804 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.217 ns                ;
; N/A                                     ; 129.38 MHz ( period = 7.729 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 6.221 ns                ;
; N/A                                     ; 129.94 MHz ( period = 7.696 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 130.28 MHz ( period = 7.676 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 6.168 ns                ;
; N/A                                     ; 130.33 MHz ( period = 7.673 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 6.167 ns                ;
; N/A                                     ; 130.41 MHz ( period = 7.668 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 6.163 ns                ;
; N/A                                     ; 133.21 MHz ( period = 7.507 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 6.167 ns                ;
; N/A                                     ; 133.42 MHz ( period = 7.495 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 6.159 ns                ;
; N/A                                     ; 134.07 MHz ( period = 7.459 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 6.120 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 5.169 ns                ;
; N/A                                     ; 150.97 MHz ( period = 6.624 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 151.03 MHz ( period = 6.621 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 5.115 ns                ;
; N/A                                     ; 151.15 MHz ( period = 6.616 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 5.111 ns                ;
; N/A                                     ; 154.92 MHz ( period = 6.455 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 5.115 ns                ;
; N/A                                     ; 155.21 MHz ( period = 6.443 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 5.107 ns                ;
; N/A                                     ; 156.08 MHz ( period = 6.407 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 5.068 ns                ;
; N/A                                     ; 157.31 MHz ( period = 6.357 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; afisare_multiplexata:inst11|digit_3[0]                               ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A                                     ; 170.13 MHz ( period = 5.878 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 4.370 ns                ;
; N/A                                     ; 171.67 MHz ( period = 5.825 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 4.317 ns                ;
; N/A                                     ; 171.76 MHz ( period = 5.822 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 4.316 ns                ;
; N/A                                     ; 171.91 MHz ( period = 5.817 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 4.312 ns                ;
; N/A                                     ; 176.80 MHz ( period = 5.656 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 4.316 ns                ;
; N/A                                     ; 177.18 MHz ( period = 5.644 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 4.308 ns                ;
; N/A                                     ; 178.32 MHz ( period = 5.608 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 4.269 ns                ;
; N/A                                     ; 227.27 MHz ( period = 4.400 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 231.32 MHz ( period = 4.323 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 241.02 MHz ( period = 4.149 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 241.02 MHz ( period = 4.149 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 241.02 MHz ( period = 4.149 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.855 ns                ;
; N/A                                     ; 245.52 MHz ( period = 4.073 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.799 ns                ;
; N/A                                     ; 251.07 MHz ( period = 3.983 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 251.07 MHz ( period = 3.983 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 251.07 MHz ( period = 3.983 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 255.23 MHz ( period = 3.918 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.929 ns                ;
; N/A                                     ; 255.23 MHz ( period = 3.918 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.929 ns                ;
; N/A                                     ; 255.23 MHz ( period = 3.918 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.929 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.424 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 2.706 ns                ;
; N/A                                     ; 275.10 MHz ( period = 3.635 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 2.650 ns                ;
; N/A                                     ; 285.88 MHz ( period = 3.498 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.509 ns                ;
; N/A                                     ; 285.88 MHz ( period = 3.498 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.509 ns                ;
; N/A                                     ; 285.88 MHz ( period = 3.498 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.509 ns                ;
; N/A                                     ; 321.75 MHz ( period = 3.108 ns )                    ; Selectie_proba:inst1|reset_counter                                   ; debouncing:inst3|inst                                                ; clk        ; clk      ; None                        ; None                      ; 0.790 ns                ;
; N/A                                     ; 334.45 MHz ( period = 2.990 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; 335.68 MHz ( period = 2.979 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.992 ns                ;
; N/A                                     ; 336.25 MHz ( period = 2.974 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.168 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.908 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.908 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 1.841 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.840 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.826 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.777 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.777 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.761 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.738 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.341 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.463 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.200 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.234 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|reset_counter                                   ; clk        ; clk      ; None                        ; None                      ; 1.197 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 1.119 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; clk        ; clk      ; None                        ; None                      ; 1.786 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.834 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.831 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|reset_counter                                   ; clk        ; clk      ; None                        ; None                      ; 0.831 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.827 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 0.783 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 0.778 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.804 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.876 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.856 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.258 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.254 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.254 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.240 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.234 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.233 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[0]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.173 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.150 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.047 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.916 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 0.912 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst3|inst                                                ; debouncing:inst3|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.911 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst17|inst                                               ; debouncing:inst17|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 0.907 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.455 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.781 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.753 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.746 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 8.206 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 8.203 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 8.143 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 8.144 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 8.140 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 8.142 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 8.140 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 8.140 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 8.095 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 8.073 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.138 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 8.032 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 8.034 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 8.032 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 8.010 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 8.012 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 8.010 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 8.003 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 7.987 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 8.152 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 8.149 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 8.140 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 7.944 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 8.137 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                      ;                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 174.67 MHz ( period = 5.725 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.369 ns                ;
; N/A   ; 178.13 MHz ( period = 5.614 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.415 ns                ;
; N/A   ; 178.48 MHz ( period = 5.603 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.232 ns                ;
; N/A   ; 183.42 MHz ( period = 5.452 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.211 ns                ;
; N/A   ; 186.08 MHz ( period = 5.374 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.134 ns                ;
; N/A   ; 190.26 MHz ( period = 5.256 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.064 ns                ;
; N/A   ; 191.46 MHz ( period = 5.223 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.872 ns                ;
; N/A   ; 193.20 MHz ( period = 5.176 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.939 ns                ;
; N/A   ; 193.46 MHz ( period = 5.169 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.179 ns                ;
; N/A   ; 196.12 MHz ( period = 5.099 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.885 ns                ;
; N/A   ; 196.43 MHz ( period = 5.091 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.102 ns                ;
; N/A   ; 201.09 MHz ( period = 4.973 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.032 ns                ;
; N/A   ; 202.51 MHz ( period = 4.938 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.990 ns                ;
; N/A   ; 202.55 MHz ( period = 4.937 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.681 ns                ;
; N/A   ; 204.37 MHz ( period = 4.893 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.907 ns                ;
; N/A   ; 205.80 MHz ( period = 4.859 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.604 ns                ;
; N/A   ; 208.20 MHz ( period = 4.803 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.591 ns                ;
; N/A   ; 210.93 MHz ( period = 4.741 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 211.64 MHz ( period = 4.725 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.514 ns                ;
; N/A   ; 211.91 MHz ( period = 4.719 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.525 ns                ;
; N/A   ; 214.55 MHz ( period = 4.661 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.409 ns                ;
; N/A   ; 216.40 MHz ( period = 4.621 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.418 ns                ;
; N/A   ; 217.11 MHz ( period = 4.606 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.611 ns                ;
; N/A   ; 218.58 MHz ( period = 4.575 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.616 ns                ;
; N/A   ; 219.44 MHz ( period = 4.557 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.321 ns                ;
; N/A   ; 220.85 MHz ( period = 4.528 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 223.26 MHz ( period = 4.479 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.244 ns                ;
; N/A   ; 224.57 MHz ( period = 4.453 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; 229.31 MHz ( period = 4.361 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.174 ns                ;
; N/A   ; 230.95 MHz ( period = 4.330 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.339 ns                ;
; N/A   ; 233.59 MHz ( period = 4.281 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.049 ns                ;
; N/A   ; 241.90 MHz ( period = 4.134 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.926 ns                ;
; N/A   ; 244.02 MHz ( period = 4.098 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.140 ns                ;
; N/A   ; 248.94 MHz ( period = 4.017 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.071 ns                ;
; N/A   ; 271.74 MHz ( period = 3.680 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; 292.83 MHz ( period = 3.415 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.159 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 174.67 MHz ( period = 5.725 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.369 ns                ;
; N/A   ; 178.13 MHz ( period = 5.614 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.415 ns                ;
; N/A   ; 178.48 MHz ( period = 5.603 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.232 ns                ;
; N/A   ; 183.42 MHz ( period = 5.452 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.211 ns                ;
; N/A   ; 186.08 MHz ( period = 5.374 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.134 ns                ;
; N/A   ; 190.26 MHz ( period = 5.256 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.064 ns                ;
; N/A   ; 191.46 MHz ( period = 5.223 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.872 ns                ;
; N/A   ; 193.20 MHz ( period = 5.176 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.939 ns                ;
; N/A   ; 193.46 MHz ( period = 5.169 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.179 ns                ;
; N/A   ; 196.12 MHz ( period = 5.099 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.885 ns                ;
; N/A   ; 196.43 MHz ( period = 5.091 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.102 ns                ;
; N/A   ; 201.09 MHz ( period = 4.973 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.032 ns                ;
; N/A   ; 202.51 MHz ( period = 4.938 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.990 ns                ;
; N/A   ; 202.55 MHz ( period = 4.937 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.681 ns                ;
; N/A   ; 204.37 MHz ( period = 4.893 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.907 ns                ;
; N/A   ; 205.80 MHz ( period = 4.859 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.604 ns                ;
; N/A   ; 208.20 MHz ( period = 4.803 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.591 ns                ;
; N/A   ; 210.93 MHz ( period = 4.741 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 211.64 MHz ( period = 4.725 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.514 ns                ;
; N/A   ; 211.91 MHz ( period = 4.719 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.525 ns                ;
; N/A   ; 214.55 MHz ( period = 4.661 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.409 ns                ;
; N/A   ; 216.40 MHz ( period = 4.621 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.418 ns                ;
; N/A   ; 217.11 MHz ( period = 4.606 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.611 ns                ;
; N/A   ; 218.58 MHz ( period = 4.575 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.616 ns                ;
; N/A   ; 219.44 MHz ( period = 4.557 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.321 ns                ;
; N/A   ; 220.85 MHz ( period = 4.528 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 223.26 MHz ( period = 4.479 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.244 ns                ;
; N/A   ; 224.57 MHz ( period = 4.453 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; 229.31 MHz ( period = 4.361 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.174 ns                ;
; N/A   ; 230.95 MHz ( period = 4.330 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.339 ns                ;
; N/A   ; 233.59 MHz ( period = 4.281 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.049 ns                ;
; N/A   ; 241.90 MHz ( period = 4.134 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.926 ns                ;
; N/A   ; 244.02 MHz ( period = 4.098 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.140 ns                ;
; N/A   ; 248.94 MHz ( period = 4.017 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.071 ns                ;
; N/A   ; 271.74 MHz ( period = 3.680 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; 292.83 MHz ( period = 3.415 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.159 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 174.67 MHz ( period = 5.725 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.369 ns                ;
; N/A   ; 178.13 MHz ( period = 5.614 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.415 ns                ;
; N/A   ; 178.48 MHz ( period = 5.603 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.232 ns                ;
; N/A   ; 183.42 MHz ( period = 5.452 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.211 ns                ;
; N/A   ; 186.08 MHz ( period = 5.374 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.134 ns                ;
; N/A   ; 190.26 MHz ( period = 5.256 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.064 ns                ;
; N/A   ; 191.46 MHz ( period = 5.223 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.872 ns                ;
; N/A   ; 193.20 MHz ( period = 5.176 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.939 ns                ;
; N/A   ; 193.46 MHz ( period = 5.169 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.179 ns                ;
; N/A   ; 196.12 MHz ( period = 5.099 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.885 ns                ;
; N/A   ; 196.43 MHz ( period = 5.091 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.102 ns                ;
; N/A   ; 201.09 MHz ( period = 4.973 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.032 ns                ;
; N/A   ; 202.51 MHz ( period = 4.938 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.990 ns                ;
; N/A   ; 202.55 MHz ( period = 4.937 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.681 ns                ;
; N/A   ; 204.37 MHz ( period = 4.893 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.907 ns                ;
; N/A   ; 205.80 MHz ( period = 4.859 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.604 ns                ;
; N/A   ; 208.20 MHz ( period = 4.803 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.591 ns                ;
; N/A   ; 210.93 MHz ( period = 4.741 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 211.64 MHz ( period = 4.725 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.514 ns                ;
; N/A   ; 211.91 MHz ( period = 4.719 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.525 ns                ;
; N/A   ; 214.55 MHz ( period = 4.661 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.409 ns                ;
; N/A   ; 216.40 MHz ( period = 4.621 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.418 ns                ;
; N/A   ; 217.11 MHz ( period = 4.606 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.611 ns                ;
; N/A   ; 218.58 MHz ( period = 4.575 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.616 ns                ;
; N/A   ; 219.44 MHz ( period = 4.557 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.321 ns                ;
; N/A   ; 220.85 MHz ( period = 4.528 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 223.26 MHz ( period = 4.479 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.244 ns                ;
; N/A   ; 224.57 MHz ( period = 4.453 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; 229.31 MHz ( period = 4.361 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.174 ns                ;
; N/A   ; 230.95 MHz ( period = 4.330 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.339 ns                ;
; N/A   ; 233.59 MHz ( period = 4.281 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.049 ns                ;
; N/A   ; 241.90 MHz ( period = 4.134 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.926 ns                ;
; N/A   ; 244.02 MHz ( period = 4.098 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.140 ns                ;
; N/A   ; 248.94 MHz ( period = 4.017 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.071 ns                ;
; N/A   ; 271.74 MHz ( period = 3.680 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; 292.83 MHz ( period = 3.415 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.159 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 174.67 MHz ( period = 5.725 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.369 ns                ;
; N/A   ; 178.13 MHz ( period = 5.614 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.415 ns                ;
; N/A   ; 178.48 MHz ( period = 5.603 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.232 ns                ;
; N/A   ; 183.42 MHz ( period = 5.452 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.211 ns                ;
; N/A   ; 186.08 MHz ( period = 5.374 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.134 ns                ;
; N/A   ; 190.26 MHz ( period = 5.256 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.064 ns                ;
; N/A   ; 191.46 MHz ( period = 5.223 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.872 ns                ;
; N/A   ; 193.20 MHz ( period = 5.176 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.939 ns                ;
; N/A   ; 193.46 MHz ( period = 5.169 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.179 ns                ;
; N/A   ; 196.12 MHz ( period = 5.099 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.885 ns                ;
; N/A   ; 196.43 MHz ( period = 5.091 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.102 ns                ;
; N/A   ; 201.09 MHz ( period = 4.973 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.032 ns                ;
; N/A   ; 202.51 MHz ( period = 4.938 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.990 ns                ;
; N/A   ; 202.55 MHz ( period = 4.937 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.681 ns                ;
; N/A   ; 204.37 MHz ( period = 4.893 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.907 ns                ;
; N/A   ; 205.80 MHz ( period = 4.859 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.604 ns                ;
; N/A   ; 208.20 MHz ( period = 4.803 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.591 ns                ;
; N/A   ; 210.93 MHz ( period = 4.741 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 211.64 MHz ( period = 4.725 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.514 ns                ;
; N/A   ; 211.91 MHz ( period = 4.719 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.525 ns                ;
; N/A   ; 214.55 MHz ( period = 4.661 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.409 ns                ;
; N/A   ; 216.40 MHz ( period = 4.621 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.418 ns                ;
; N/A   ; 217.11 MHz ( period = 4.606 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.611 ns                ;
; N/A   ; 218.58 MHz ( period = 4.575 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.616 ns                ;
; N/A   ; 219.44 MHz ( period = 4.557 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.321 ns                ;
; N/A   ; 220.85 MHz ( period = 4.528 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 223.26 MHz ( period = 4.479 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.244 ns                ;
; N/A   ; 224.57 MHz ( period = 4.453 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.067 ns                ;
; N/A   ; 229.31 MHz ( period = 4.361 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.174 ns                ;
; N/A   ; 230.95 MHz ( period = 4.330 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.339 ns                ;
; N/A   ; 233.59 MHz ( period = 4.281 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.049 ns                ;
; N/A   ; 241.90 MHz ( period = 4.134 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.926 ns                ;
; N/A   ; 244.02 MHz ( period = 4.098 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.140 ns                ;
; N/A   ; 248.94 MHz ( period = 4.017 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.071 ns                ;
; N/A   ; 271.74 MHz ( period = 3.680 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; 292.83 MHz ( period = 3.415 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.159 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D1                                       ; clk        ; clk      ; None                       ; None                       ; 0.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D2                                       ; clk        ; clk      ; None                       ; None                       ; 0.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D4                                       ; clk        ; clk      ; None                       ; None                       ; 0.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D3                                       ; clk        ; clk      ; None                       ; None                       ; 0.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 4.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 4.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 4.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 4.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 4.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 4.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 4.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D3                                       ; clk        ; clk      ; None                       ; None                       ; 1.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D2                                       ; clk        ; clk      ; None                       ; None                       ; 1.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D1                                       ; clk        ; clk      ; None                       ; None                       ; 1.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 4.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D4                                       ; clk        ; clk      ; None                       ; None                       ; 1.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 4.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 4.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 4.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 4.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 4.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 4.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 4.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 4.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 4.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 4.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 4.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 4.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 4.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 5.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 5.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 5.353 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 5.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 5.353 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 5.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 5.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 6.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 6.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 6.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 6.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 6.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 6.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 6.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 6.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 6.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 6.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 6.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 6.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 6.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 6.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 7.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 7.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 7.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 7.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 7.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 7.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 7.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 7.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 7.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 7.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 7.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 7.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 7.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 7.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 7.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 7.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 7.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 7.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 7.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 7.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 7.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 8.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 7.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 7.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 7.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 8.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 7.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 7.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 8.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 7.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 7.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 8.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 8.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 7.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 8.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 8.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 8.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 8.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 8.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 8.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 8.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 8.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; clk        ; clk      ; None                       ; None                       ; 1.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[0]                                   ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.889 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                      ;
+-------+--------------+------------+------------------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                     ; To Clock ;
+-------+--------------+------------+------------------+----------------------------------------+----------+
; N/A   ; None         ; 5.997 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
; N/A   ; None         ; 5.595 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A   ; None         ; 5.412 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A   ; None         ; 5.195 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A   ; None         ; 5.010 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
; N/A   ; None         ; 4.793 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A   ; None         ; 4.275 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A   ; None         ; 4.228 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A   ; None         ; 4.227 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A   ; None         ; 4.192 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A   ; None         ; 3.948 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A   ; None         ; 3.724 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A   ; None         ; 3.723 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A   ; None         ; 3.722 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A   ; None         ; 3.688 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A   ; None         ; 3.570 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A   ; None         ; 3.566 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A   ; None         ; 3.565 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A   ; None         ; 3.530 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A   ; None         ; 3.207 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A   ; None         ; 3.128 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A   ; None         ; 2.978 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A   ; None         ; 2.613 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A   ; None         ; 2.597 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A   ; None         ; 2.581 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A   ; None         ; 2.529 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A   ; None         ; 2.462 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A   ; None         ; 2.462 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A   ; None         ; 2.462 ns   ; senzor_3         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A   ; None         ; 2.459 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A   ; None         ; 2.365 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A   ; None         ; 2.347 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A   ; None         ; 2.310 ns   ; senzor_5         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A   ; None         ; 2.291 ns   ; senzon_1         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A   ; None         ; -0.433 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A   ; None         ; -0.459 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A   ; None         ; -4.904 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A   ; None         ; -5.408 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A   ; None         ; -5.566 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A   ; None         ; -5.894 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A   ; None         ; -5.909 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A   ; None         ; -5.943 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A   ; None         ; -6.098 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A   ; None         ; -6.398 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A   ; None         ; -6.556 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A   ; None         ; -9.253 ns  ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -9.961 ns  ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -10.004 ns ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -10.163 ns ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
+-------+--------------+------------+------------------+----------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                               ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 24.191 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.758 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.728 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.308 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.308 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.295 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.845 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.845 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.658 ns  ; afisare_multiplexata:inst11|e      ; e                   ; clk        ;
; N/A                                     ; None                                                ; 22.604 ns  ; afisare_multiplexata:inst11|b      ; b                   ; clk        ;
; N/A                                     ; None                                                ; 22.604 ns  ; afisare_multiplexata:inst11|a      ; a                   ; clk        ;
; N/A                                     ; None                                                ; 22.487 ns  ; afisare_multiplexata:inst11|d      ; d                   ; clk        ;
; N/A                                     ; None                                                ; 22.484 ns  ; afisare_multiplexata:inst11|c      ; c                   ; clk        ;
; N/A                                     ; None                                                ; 22.456 ns  ; afisare_multiplexata:inst11|f      ; f                   ; clk        ;
; N/A                                     ; None                                                ; 22.292 ns  ; afisare_multiplexata:inst11|g      ; g                   ; clk        ;
; N/A                                     ; None                                                ; 22.021 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 22.021 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 21.816 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 21.558 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 21.558 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 21.470 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 21.353 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 21.082 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 21.082 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 21.007 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 20.856 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.856 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.694 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.694 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.616 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.616 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.546 ns  ; afisare_multiplexata:inst11|D2     ; D2                  ; clk        ;
; N/A                                     ; None                                                ; 20.530 ns  ; afisare_multiplexata:inst11|D3     ; D3                  ; clk        ;
; N/A                                     ; None                                                ; 20.520 ns  ; afisare_multiplexata:inst11|D1     ; D1                  ; clk        ;
; N/A                                     ; None                                                ; 20.498 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.498 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.418 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.418 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.374 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.374 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.331 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.331 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.319 ns  ; afisare_multiplexata:inst11|D4     ; D4                  ; clk        ;
; N/A                                     ; None                                                ; 20.172 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.172 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 20.148 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.148 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.105 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.105 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.986 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.986 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.946 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.946 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.943 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.943 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.908 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.908 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.865 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.865 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.811 ns  ; Selectie_proba:inst1|led3          ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 19.790 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.790 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.784 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.784 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.747 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.747 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.710 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.710 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.706 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.706 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.667 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.667 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.591 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.588 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.588 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.539 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.539 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.508 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.508 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.381 ns  ; Selectie_proba:inst1|led1          ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 19.365 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.204 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.204 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.203 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.158 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.125 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.007 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.998 ns  ; Selectie_proba:inst1|led2          ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 18.978 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.978 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.932 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.927 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.883 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.840 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.831 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.831 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.816 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.816 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.788 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.788 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.770 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.738 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.738 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.692 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.681 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.657 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.629 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.629 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.620 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.620 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.614 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.574 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.540 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.540 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.496 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.496 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.495 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.494 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.455 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.453 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.453 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.452 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.450 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.417 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.407 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.374 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.299 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.294 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.294 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.293 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.270 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.270 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.256 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.248 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.227 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.227 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.224 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.219 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.215 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.181 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.176 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.108 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.108 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.097 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.068 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.068 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.065 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.065 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.062 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.048 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.030 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.030 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.022 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.019 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.017 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.987 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.987 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.984 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.941 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.912 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.912 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.906 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.906 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.869 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.869 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.866 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.860 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.832 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.832 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.828 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.828 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.823 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.789 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.789 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.786 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.782 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.743 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.710 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.710 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.675 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.675 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.664 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.661 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.661 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.642 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.630 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.630 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.615 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.584 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.416 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.340 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.297 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.296 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.254 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.176 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.138 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.070 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.058 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.978 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.967 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN3_D1            ; senzon_1   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                    ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 14.764 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 14.614 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 14.614 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 14.331 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 13.898 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 13.513 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 13.513 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 13.496 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 13.496 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 13.465 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 13.384 ns       ; senzon_1 ; B_IN3_D1 ;
; N/A   ; None              ; 13.384 ns       ; senzon_1 ; A_IN1_D1 ;
; N/A   ; None              ; 13.341 ns       ; senzor_5 ; B_IN3_D1 ;
; N/A   ; None              ; 13.341 ns       ; senzor_5 ; A_IN1_D1 ;
; N/A   ; None              ; 13.283 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 12.937 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 12.594 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 12.594 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 12.165 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 11.914 ns       ; senzon_1 ; B_IN4_D1 ;
; N/A   ; None              ; 11.871 ns       ; senzor_5 ; B_IN4_D1 ;
; N/A   ; None              ; 11.819 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 11.643 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 11.643 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 11.506 ns       ; senzon_1 ; D_IN3_D2 ;
; N/A   ; None              ; 11.506 ns       ; senzon_1 ; C_IN1_D2 ;
; N/A   ; None              ; 11.481 ns       ; senzon_1 ; A_IN2_D1 ;
; N/A   ; None              ; 11.476 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 11.476 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 11.463 ns       ; senzor_5 ; D_IN3_D2 ;
; N/A   ; None              ; 11.463 ns       ; senzor_5 ; C_IN1_D2 ;
; N/A   ; None              ; 11.438 ns       ; senzor_5 ; A_IN2_D1 ;
; N/A   ; None              ; 11.229 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 10.796 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 10.390 ns       ; senzon_1 ; D_IN4_D2 ;
; N/A   ; None              ; 10.347 ns       ; senzor_5 ; D_IN4_D2 ;
; N/A   ; None              ; 10.044 ns       ; senzon_1 ; C_IN2_D2 ;
; N/A   ; None              ; 10.001 ns       ; senzor_5 ; C_IN2_D2 ;
; N/A   ; None              ; 9.253 ns        ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 8.907 ns        ; senzor_3 ; C_IN2_D2 ;
+-------+-------------------+-----------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------+
; th                                                                                                             ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                     ; To Clock ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+
; N/A           ; None        ; 10.429 ns ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 10.270 ns ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 10.227 ns ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 9.519 ns  ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 6.822 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A           ; None        ; 6.664 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A           ; None        ; 6.364 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A           ; None        ; 6.209 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A           ; None        ; 6.175 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A           ; None        ; 6.160 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A           ; None        ; 5.832 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A           ; None        ; 5.674 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A           ; None        ; 5.170 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A           ; None        ; 0.725 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A           ; None        ; 0.699 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A           ; None        ; -2.025 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A           ; None        ; -2.044 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A           ; None        ; -2.081 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A           ; None        ; -2.099 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A           ; None        ; -2.193 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A           ; None        ; -2.196 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A           ; None        ; -2.196 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A           ; None        ; -2.196 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A           ; None        ; -2.263 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A           ; None        ; -2.315 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A           ; None        ; -2.331 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A           ; None        ; -2.334 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A           ; None        ; -2.347 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A           ; None        ; -2.712 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A           ; None        ; -2.862 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A           ; None        ; -2.941 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A           ; None        ; -3.264 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A           ; None        ; -3.299 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A           ; None        ; -3.300 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A           ; None        ; -3.304 ns ; senzor_5         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A           ; None        ; -3.422 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A           ; None        ; -3.456 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A           ; None        ; -3.457 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A           ; None        ; -3.576 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A           ; None        ; -3.682 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A           ; None        ; -3.793 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
; N/A           ; None        ; -3.926 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A           ; None        ; -3.961 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A           ; None        ; -3.962 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A           ; None        ; -4.009 ns ; senzon_1         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A           ; None        ; -4.216 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A           ; None        ; -4.378 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A           ; None        ; -4.433 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A           ; None        ; -5.018 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 21 00:42:00 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "afisare_multiplexata:inst11|a" is a latch
    Warning: Node "afisare_multiplexata:inst11|b" is a latch
    Warning: Node "afisare_multiplexata:inst11|c" is a latch
    Warning: Node "afisare_multiplexata:inst11|d" is a latch
    Warning: Node "afisare_multiplexata:inst11|e" is a latch
    Warning: Node "afisare_multiplexata:inst11|f" is a latch
    Warning: Node "afisare_multiplexata:inst11|g" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
Warning: Found 38 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux0~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[3]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[3]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux1~1" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux1~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_1[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[2]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux2~1" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux2~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[1]" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst" as buffer
    Info: Detected gated clock "debouncing:inst17|inst3" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|generator_adresa[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|generator_adresa[0]" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverA[1]~4" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_1[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[2]" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Equal1~0" as buffer
Info: Clock "clk" has Internal fmax of 61.91 MHz between source register "count_ture:inst12|cifra_zeci[3]" and destination register "afisare_multiplexata:inst11|digit_2[1]" (period= 16.152 ns)
    Info: + Longest register to register delay is 1.835 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N25; Fanout = 5; REG Node = 'count_ture:inst12|cifra_zeci[3]'
        Info: 2: + IC(0.481 ns) + CELL(0.651 ns) = 1.132 ns; Loc. = LCCOMB_X18_Y10_N22; Fanout = 4; COMB Node = 'afisare_multiplexata:inst11|Equal1~0'
        Info: 3: + IC(0.389 ns) + CELL(0.206 ns) = 1.727 ns; Loc. = LCCOMB_X18_Y10_N2; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|digit_2~2'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.835 ns; Loc. = LCFF_X18_Y10_N3; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_2[1]'
        Info: Total cell delay = 0.965 ns ( 52.59 % )
        Info: Total interconnect delay = 0.870 ns ( 47.41 % )
    Info: - Smallest clock skew is -14.053 ns
        Info: + Shortest clock path from clock "clk" to destination register is 5.371 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.545 ns) + CELL(0.970 ns) = 3.615 ns; Loc. = LCFF_X15_Y10_N15; Fanout = 15; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.090 ns) + CELL(0.666 ns) = 5.371 ns; Loc. = LCFF_X18_Y10_N3; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_2[1]'
            Info: Total cell delay = 2.736 ns ( 50.94 % )
            Info: Total interconnect delay = 2.635 ns ( 49.06 % )
        Info: - Longest clock path from clock "clk" to source register is 19.424 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.531 ns) + CELL(0.970 ns) = 3.601 ns; Loc. = LCFF_X15_Y8_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
            Info: 3: + IC(0.394 ns) + CELL(0.970 ns) = 4.965 ns; Loc. = LCFF_X15_Y8_N13; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
            Info: 4: + IC(1.106 ns) + CELL(0.970 ns) = 7.041 ns; Loc. = LCFF_X13_Y8_N17; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
            Info: 5: + IC(1.464 ns) + CELL(0.970 ns) = 9.475 ns; Loc. = LCFF_X19_Y8_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12'
            Info: 6: + IC(1.112 ns) + CELL(0.970 ns) = 11.557 ns; Loc. = LCFF_X20_Y12_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12'
            Info: 7: + IC(0.399 ns) + CELL(0.970 ns) = 12.926 ns; Loc. = LCFF_X20_Y12_N29; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12'
            Info: 8: + IC(1.432 ns) + CELL(0.970 ns) = 15.328 ns; Loc. = LCFF_X27_Y12_N21; Fanout = 2; REG Node = 'debouncing:inst17|inst'
            Info: 9: + IC(0.469 ns) + CELL(0.647 ns) = 16.444 ns; Loc. = LCCOMB_X27_Y12_N16; Fanout = 1; COMB Node = 'debouncing:inst17|inst3'
            Info: 10: + IC(1.464 ns) + CELL(0.000 ns) = 17.908 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'debouncing:inst17|inst3~clkctrl'
            Info: 11: + IC(0.850 ns) + CELL(0.666 ns) = 19.424 ns; Loc. = LCFF_X18_Y10_N25; Fanout = 5; REG Node = 'count_ture:inst12|cifra_zeci[3]'
            Info: Total cell delay = 9.203 ns ( 47.38 % )
            Info: Total interconnect delay = 10.221 ns ( 52.62 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_5" has Internal fmax of 174.67 MHz between source register "Logica_miscare:inst6|count_ture[5]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 5.725 ns)
    Info: + Longest register to register delay is 4.369 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: 2: + IC(1.461 ns) + CELL(0.623 ns) = 2.084 ns; Loc. = LCCOMB_X21_Y8_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 2.665 ns; Loc. = LCCOMB_X21_Y8_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 4: + IC(1.498 ns) + CELL(0.206 ns) = 4.369 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.035 ns ( 23.69 % )
        Info: Total interconnect delay = 3.334 ns ( 76.31 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 5.754 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 10; CLK Node = 'senzor_5'
            Info: 2: + IC(1.324 ns) + CELL(0.206 ns) = 2.465 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 4; COMB Node = 'Logica_miscare:inst6|Equal1~0'
            Info: 3: + IC(1.591 ns) + CELL(0.000 ns) = 4.056 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|Equal1~0clkctrl'
            Info: 4: + IC(1.332 ns) + CELL(0.366 ns) = 5.754 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.507 ns ( 26.19 % )
            Info: Total interconnect delay = 4.247 ns ( 73.81 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 5.754 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 10; CLK Node = 'senzor_5'
            Info: 2: + IC(1.324 ns) + CELL(0.206 ns) = 2.465 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 4; COMB Node = 'Logica_miscare:inst6|Equal1~0'
            Info: 3: + IC(1.591 ns) + CELL(0.000 ns) = 4.056 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|Equal1~0clkctrl'
            Info: 4: + IC(1.332 ns) + CELL(0.366 ns) = 5.754 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.507 ns ( 26.19 % )
            Info: Total interconnect delay = 4.247 ns ( 73.81 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.356 ns
Info: Clock "senzor_2" has Internal fmax of 174.67 MHz between source register "Logica_miscare:inst6|count_ture[5]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 5.725 ns)
    Info: + Longest register to register delay is 4.369 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: 2: + IC(1.461 ns) + CELL(0.623 ns) = 2.084 ns; Loc. = LCCOMB_X21_Y8_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 2.665 ns; Loc. = LCCOMB_X21_Y8_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 4: + IC(1.498 ns) + CELL(0.206 ns) = 4.369 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.035 ns ( 23.69 % )
        Info: Total interconnect delay = 3.334 ns ( 76.31 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "senzor_2" to destination register is 5.595 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(0.991 ns) + CELL(0.370 ns) = 2.306 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 4; COMB Node = 'Logica_miscare:inst6|Equal1~0'
            Info: 3: + IC(1.591 ns) + CELL(0.000 ns) = 3.897 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|Equal1~0clkctrl'
            Info: 4: + IC(1.332 ns) + CELL(0.366 ns) = 5.595 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.681 ns ( 30.04 % )
            Info: Total interconnect delay = 3.914 ns ( 69.96 % )
        Info: - Longest clock path from clock "senzor_2" to source register is 5.595 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(0.991 ns) + CELL(0.370 ns) = 2.306 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 4; COMB Node = 'Logica_miscare:inst6|Equal1~0'
            Info: 3: + IC(1.591 ns) + CELL(0.000 ns) = 3.897 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|Equal1~0clkctrl'
            Info: 4: + IC(1.332 ns) + CELL(0.366 ns) = 5.595 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.681 ns ( 30.04 % )
            Info: Total interconnect delay = 3.914 ns ( 69.96 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.356 ns
Info: Clock "senzon_1" has Internal fmax of 174.67 MHz between source register "Logica_miscare:inst6|count_ture[5]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 5.725 ns)
    Info: + Longest register to register delay is 4.369 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: 2: + IC(1.461 ns) + CELL(0.623 ns) = 2.084 ns; Loc. = LCCOMB_X21_Y8_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 2.665 ns; Loc. = LCCOMB_X21_Y8_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 4: + IC(1.498 ns) + CELL(0.206 ns) = 4.369 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.035 ns ( 23.69 % )
        Info: Total interconnect delay = 3.334 ns ( 76.31 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 5.797 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 8; CLK Node = 'senzon_1'
            Info: 2: + IC(0.974 ns) + CELL(0.589 ns) = 2.508 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 4; COMB Node = 'Logica_miscare:inst6|Equal1~0'
            Info: 3: + IC(1.591 ns) + CELL(0.000 ns) = 4.099 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|Equal1~0clkctrl'
            Info: 4: + IC(1.332 ns) + CELL(0.366 ns) = 5.797 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.900 ns ( 32.78 % )
            Info: Total interconnect delay = 3.897 ns ( 67.22 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 5.797 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 8; CLK Node = 'senzon_1'
            Info: 2: + IC(0.974 ns) + CELL(0.589 ns) = 2.508 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 4; COMB Node = 'Logica_miscare:inst6|Equal1~0'
            Info: 3: + IC(1.591 ns) + CELL(0.000 ns) = 4.099 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|Equal1~0clkctrl'
            Info: 4: + IC(1.332 ns) + CELL(0.366 ns) = 5.797 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.900 ns ( 32.78 % )
            Info: Total interconnect delay = 3.897 ns ( 67.22 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.356 ns
Info: Clock "senzor_4" has Internal fmax of 174.67 MHz between source register "Logica_miscare:inst6|count_ture[5]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 5.725 ns)
    Info: + Longest register to register delay is 4.369 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: 2: + IC(1.461 ns) + CELL(0.623 ns) = 2.084 ns; Loc. = LCCOMB_X21_Y8_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 2.665 ns; Loc. = LCCOMB_X21_Y8_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 4: + IC(1.498 ns) + CELL(0.206 ns) = 4.369 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.035 ns ( 23.69 % )
        Info: Total interconnect delay = 3.334 ns ( 76.31 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "senzor_4" to destination register is 6.505 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.657 ns) + CELL(0.614 ns) = 3.216 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 4; COMB Node = 'Logica_miscare:inst6|Equal1~0'
            Info: 3: + IC(1.591 ns) + CELL(0.000 ns) = 4.807 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|Equal1~0clkctrl'
            Info: 4: + IC(1.332 ns) + CELL(0.366 ns) = 6.505 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.925 ns ( 29.59 % )
            Info: Total interconnect delay = 4.580 ns ( 70.41 % )
        Info: - Longest clock path from clock "senzor_4" to source register is 6.505 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.657 ns) + CELL(0.614 ns) = 3.216 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 4; COMB Node = 'Logica_miscare:inst6|Equal1~0'
            Info: 3: + IC(1.591 ns) + CELL(0.000 ns) = 4.807 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|Equal1~0clkctrl'
            Info: 4: + IC(1.332 ns) + CELL(0.366 ns) = 6.505 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.925 ns ( 29.59 % )
            Info: Total interconnect delay = 4.580 ns ( 70.41 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.356 ns
Warning: Circuit may not operate. Detected 105 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "afisare_multiplexata:inst11|generator_adresa[0]" and destination pin or register "afisare_multiplexata:inst11|D1" for clock "clk" (Hold time is 7.798 ns)
    Info: + Largest clock skew is 8.751 ns
        Info: + Longest clock path from clock "clk" to destination register is 14.100 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.545 ns) + CELL(0.970 ns) = 3.615 ns; Loc. = LCFF_X15_Y10_N15; Fanout = 15; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(8.970 ns) + CELL(0.000 ns) = 12.585 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl'
            Info: 4: + IC(0.849 ns) + CELL(0.666 ns) = 14.100 ns; Loc. = LCFF_X17_Y10_N17; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|D1'
            Info: Total cell delay = 2.736 ns ( 19.40 % )
            Info: Total interconnect delay = 11.364 ns ( 80.60 % )
        Info: - Shortest clock path from clock "clk" to source register is 5.349 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.545 ns) + CELL(0.970 ns) = 3.615 ns; Loc. = LCFF_X15_Y10_N15; Fanout = 15; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.068 ns) + CELL(0.666 ns) = 5.349 ns; Loc. = LCFF_X17_Y10_N15; Fanout = 12; REG Node = 'afisare_multiplexata:inst11|generator_adresa[0]'
            Info: Total cell delay = 2.736 ns ( 51.15 % )
            Info: Total interconnect delay = 2.613 ns ( 48.85 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.955 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y10_N15; Fanout = 12; REG Node = 'afisare_multiplexata:inst11|generator_adresa[0]'
        Info: 2: + IC(0.481 ns) + CELL(0.366 ns) = 0.847 ns; Loc. = LCCOMB_X17_Y10_N16; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|Decoder0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.955 ns; Loc. = LCFF_X17_Y10_N17; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|D1'
        Info: Total cell delay = 0.474 ns ( 49.63 % )
        Info: Total interconnect delay = 0.481 ns ( 50.37 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|stanga" (data pin = "senzor_4", clock pin = "senzor_2") is 5.997 ns
    Info: + Longest pin to register delay is 7.908 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
        Info: 2: + IC(6.339 ns) + CELL(0.624 ns) = 7.908 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.569 ns ( 19.84 % )
        Info: Total interconnect delay = 6.339 ns ( 80.16 % )
    Info: + Micro setup delay of destination is 0.979 ns
    Info: - Shortest clock path from clock "senzor_2" to destination register is 2.890 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
        Info: 2: + IC(0.991 ns) + CELL(0.370 ns) = 2.306 ns; Loc. = LCCOMB_X27_Y12_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.378 ns) + CELL(0.206 ns) = 2.890 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.521 ns ( 52.63 % )
        Info: Total interconnect delay = 1.369 ns ( 47.37 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Selectie_proba:inst1|circuit[1]" is 24.191 ns
    Info: + Longest clock path from clock "clk" to source register is 12.771 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.531 ns) + CELL(0.970 ns) = 3.601 ns; Loc. = LCFF_X15_Y8_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(0.394 ns) + CELL(0.970 ns) = 4.965 ns; Loc. = LCFF_X15_Y8_N13; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(1.106 ns) + CELL(0.970 ns) = 7.041 ns; Loc. = LCFF_X13_Y8_N17; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(0.403 ns) + CELL(0.970 ns) = 8.414 ns; Loc. = LCFF_X13_Y8_N5; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 6: + IC(0.452 ns) + CELL(0.623 ns) = 9.489 ns; Loc. = LCCOMB_X13_Y8_N24; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 7: + IC(1.776 ns) + CELL(0.000 ns) = 11.265 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 8: + IC(0.840 ns) + CELL(0.666 ns) = 12.771 ns; Loc. = LCFF_X22_Y8_N27; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: Total cell delay = 6.269 ns ( 49.09 % )
        Info: Total interconnect delay = 6.502 ns ( 50.91 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 11.116 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N27; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 2: + IC(0.818 ns) + CELL(0.370 ns) = 1.188 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~0'
        Info: 3: + IC(0.394 ns) + CELL(0.651 ns) = 2.233 ns; Loc. = LCCOMB_X22_Y8_N16; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~1'
        Info: 4: + IC(1.852 ns) + CELL(0.624 ns) = 4.709 ns; Loc. = LCCOMB_X27_Y12_N4; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~8'
        Info: 5: + IC(3.171 ns) + CELL(3.236 ns) = 11.116 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 4.881 ns ( 43.91 % )
        Info: Total interconnect delay = 6.235 ns ( 56.09 % )
Info: Longest tpd from source pin "senzor_4" to destination pin "B_IN4_D1" is 14.764 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
    Info: 2: + IC(6.346 ns) + CELL(0.370 ns) = 7.661 ns; Loc. = LCCOMB_X27_Y12_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~7'
    Info: 3: + IC(0.377 ns) + CELL(0.319 ns) = 8.357 ns; Loc. = LCCOMB_X27_Y12_N4; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~8'
    Info: 4: + IC(3.171 ns) + CELL(3.236 ns) = 14.764 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
    Info: Total cell delay = 4.870 ns ( 32.99 % )
    Info: Total interconnect delay = 9.894 ns ( 67.01 % )
Info: th for register "debouncing:inst17|inst" (data pin = "senzor_2", clock pin = "clk") is 10.429 ns
    Info: + Longest clock path from clock "clk" to destination register is 15.024 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.531 ns) + CELL(0.970 ns) = 3.601 ns; Loc. = LCFF_X15_Y8_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(0.394 ns) + CELL(0.970 ns) = 4.965 ns; Loc. = LCFF_X15_Y8_N13; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(1.106 ns) + CELL(0.970 ns) = 7.041 ns; Loc. = LCFF_X13_Y8_N17; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(1.464 ns) + CELL(0.970 ns) = 9.475 ns; Loc. = LCFF_X19_Y8_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12'
        Info: 6: + IC(1.112 ns) + CELL(0.970 ns) = 11.557 ns; Loc. = LCFF_X20_Y12_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12'
        Info: 7: + IC(0.399 ns) + CELL(0.970 ns) = 12.926 ns; Loc. = LCFF_X20_Y12_N29; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12'
        Info: 8: + IC(1.432 ns) + CELL(0.666 ns) = 15.024 ns; Loc. = LCFF_X27_Y12_N21; Fanout = 2; REG Node = 'debouncing:inst17|inst'
        Info: Total cell delay = 7.586 ns ( 50.49 % )
        Info: Total interconnect delay = 7.438 ns ( 49.51 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 4.901 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
        Info: 2: + IC(0.991 ns) + CELL(0.370 ns) = 2.306 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 4; COMB Node = 'Logica_miscare:inst6|Equal1~0'
        Info: 3: + IC(2.135 ns) + CELL(0.460 ns) = 4.901 ns; Loc. = LCFF_X27_Y12_N21; Fanout = 2; REG Node = 'debouncing:inst17|inst'
        Info: Total cell delay = 1.775 ns ( 36.22 % )
        Info: Total interconnect delay = 3.126 ns ( 63.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Tue May 21 00:42:01 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


