//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-36260728
// Cuda compilation tools, release 13.0, V13.0.48
// Based on NVVM 7.0.1
//

.version 9.0
.target sm_75
.address_size 64

	// .globl	_Z3addPKfS0_Pf

.visible .entry _Z3addPKfS0_Pf(
	.param .u64 _Z3addPKfS0_Pf_param_0,
	.param .u64 _Z3addPKfS0_Pf_param_1,
	.param .u64 _Z3addPKfS0_Pf_param_2
)
{
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd1, [_Z3addPKfS0_Pf_param_0];
	ld.param.u64 	%rd2, [_Z3addPKfS0_Pf_param_1];
	ld.param.u64 	%rd3, [_Z3addPKfS0_Pf_param_2];
	cvta.to.global.u64 	%rd4, %rd3;
	cvta.to.global.u64 	%rd5, %rd2;
	cvta.to.global.u64 	%rd6, %rd1;
	ld.global.f32 	%f1, [%rd6];
	ld.global.f32 	%f2, [%rd5];
	add.f32 	%f3, %f1, %f2;
	st.global.f32 	[%rd4], %f3;
	ret;

}

