Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Mon Sep 15 04:51:25 2025
| Host              : correlator4.fnal.gov running 64-bit AlmaLinux release 9.4 (Shamrock Pampas Cat)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.28 03-30-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  159         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (129)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (129)
--------------------------------
 There are 129 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.017        0.000                      0                 3833        0.011        0.000                      0                 3833       -0.055       -3.300                      60                  4711  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.650}        1.300           769.231         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.017        0.000                      0                 3833        0.011        0.000                      0                 3833       -0.055       -3.300                      60                  4711  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :           60  Failing Endpoints,  Worst Slack       -0.055ns,  Total Violation       -3.300ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 kan_inst/gen_l1c2.i09/idx_registered_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/gen_l1c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.300ns  (clk rise@1.300ns - clk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.079ns (9.611%)  route 0.743ns (90.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 4.330 - 1.300 ) 
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.612ns (routing 1.442ns, distribution 1.170ns)
  Clock Net Delay (Destination): 2.285ns (routing 1.312ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.612     3.650    kan_inst/gen_l1c2.i09/clk_IBUF_BUFG
    SLICE_X115Y498       FDRE                                         r  kan_inst/gen_l1c2.i09/idx_registered_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y498       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.729 r  kan_inst/gen_l1c2.i09/idx_registered_reg[3]/Q
                         net (fo=1, routed)           0.743     4.472    kan_inst/gen_l1c2.i09/rom_i/xpm_memory_base_inst/addra[3]
    RAMB18_X7Y197        RAMB18E2                                     r  kan_inst/gen_l1c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.300     1.300 r  
    BA9                                               0.000     1.300 r  clk (IN)
                         net (fo=0)                   0.000     1.300    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.735 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.735    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.735 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.021    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.045 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.285     4.330    kan_inst/gen_l1c2.i09/rom_i/xpm_memory_base_inst/clka
    RAMB18_X7Y197        RAMB18E2                                     r  kan_inst/gen_l1c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
                         clock pessimism              0.478     4.808    
                         clock uncertainty           -0.035     4.772    
    RAMB18_X7Y197        RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.283     4.489    kan_inst/gen_l1c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg
  -------------------------------------------------------------------
                         required time                          4.489    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 kan_inst/gen_l1c0.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/gen_l1c0.s1_4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.300ns  (clk rise@1.300ns - clk rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.548ns (52.139%)  route 0.503ns (47.861%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 4.161 - 1.300 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.442ns, distribution 1.028ns)
  Clock Net Delay (Destination): 2.116ns (routing 1.312ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.470     3.508    kan_inst/gen_l1c0.i09/rom_i/xpm_memory_base_inst/clka
    RAMB18_X5Y202        RAMB18E2                                     r  kan_inst/gen_l1c0.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y202        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      0.220     3.728 r  kan_inst/gen_l1c0.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/DOUTADOUT[0]
                         net (fo=1, routed)           0.266     3.994    kan_inst/act_1_9_0[0]
    SLICE_X86Y505        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     4.084 r  kan_inst/gen_l1c0.s1_4[9]_i_8/O
                         net (fo=1, routed)           0.009     4.093    kan_inst/gen_l1c0.s1_4[9]_i_8_n_0
    SLICE_X86Y505        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.238     4.331 r  kan_inst/gen_l1c0.s1_4_reg[9]_i_1/O[6]
                         net (fo=4, routed)           0.228     4.559    kan_inst/gen_l1c0.s1_4_reg[9]_i_1_n_9
    SLICE_X86Y505        FDRE                                         r  kan_inst/gen_l1c0.s1_4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.300     1.300 r  
    BA9                                               0.000     1.300 r  clk (IN)
                         net (fo=0)                   0.000     1.300    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.735 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.735    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.735 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.021    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.045 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.116     4.161    kan_inst/clk_IBUF_BUFG
    SLICE_X86Y505        FDRE                                         r  kan_inst/gen_l1c0.s1_4_reg[7]/C
                         clock pessimism              0.464     4.626    
                         clock uncertainty           -0.035     4.590    
    SLICE_X86Y505        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     4.615    kan_inst/gen_l1c0.s1_4_reg[7]
  -------------------------------------------------------------------
                         required time                          4.615    
                         arrival time                          -4.559    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 kan_inst/gen_l0c8.sum_0_8_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/out0r_8_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.300ns  (clk rise@1.300ns - clk rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.340ns (32.461%)  route 0.707ns (67.539%))
  Logic Levels:           3  (CARRY8=1 LUT2=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 4.295 - 1.300 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.511ns (routing 1.442ns, distribution 1.069ns)
  Clock Net Delay (Destination): 2.250ns (routing 1.312ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.511     3.549    kan_inst/clk_IBUF_BUFG
    SLICE_X106Y497       FDRE                                         r  kan_inst/gen_l0c8.sum_0_8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y497       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.628 r  kan_inst/gen_l0c8.sum_0_8_reg[6]/Q
                         net (fo=3, routed)           0.284     3.912    kan_inst/gen_l0c8.sum_0_8[6]
    SLICE_X109Y498       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     3.947 r  kan_inst/i__carry_i_5__2/O
                         net (fo=1, routed)           0.009     3.956    kan_inst/i__carry_i_5__2_n_0
    SLICE_X109Y498       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[2])
                                                      0.113     4.069 r  kan_inst/out0r_80_inferred__0/i__carry/CO[2]
                         net (fo=1, routed)           0.123     4.192    kan_inst/out0r_80_inferred__0/i__carry_n_5
    SLICE_X108Y498       LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.113     4.305 r  kan_inst/out0r_8[6]_i_1/O
                         net (fo=8, routed)           0.291     4.597    kan_inst/out0r_8
    SLICE_X107Y498       FDSE                                         r  kan_inst/out0r_8_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.300     1.300 r  
    BA9                                               0.000     1.300 r  clk (IN)
                         net (fo=0)                   0.000     1.300    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.735 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.735    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.735 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.021    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.045 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.250     4.295    kan_inst/clk_IBUF_BUFG
    SLICE_X107Y498       FDSE                                         r  kan_inst/out0r_8_reg[2]/C
                         clock pessimism              0.473     4.768    
                         clock uncertainty           -0.035     4.732    
    SLICE_X107Y498       FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.074     4.658    kan_inst/out0r_8_reg[2]
  -------------------------------------------------------------------
                         required time                          4.658    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 kan_inst/gen_l0c8.sum_0_8_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/out0r_8_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.300ns  (clk rise@1.300ns - clk rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.340ns (32.555%)  route 0.704ns (67.446%))
  Logic Levels:           3  (CARRY8=1 LUT2=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 4.294 - 1.300 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.511ns (routing 1.442ns, distribution 1.069ns)
  Clock Net Delay (Destination): 2.249ns (routing 1.312ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.511     3.549    kan_inst/clk_IBUF_BUFG
    SLICE_X106Y497       FDRE                                         r  kan_inst/gen_l0c8.sum_0_8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y497       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.628 r  kan_inst/gen_l0c8.sum_0_8_reg[6]/Q
                         net (fo=3, routed)           0.284     3.912    kan_inst/gen_l0c8.sum_0_8[6]
    SLICE_X109Y498       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     3.947 r  kan_inst/i__carry_i_5__2/O
                         net (fo=1, routed)           0.009     3.956    kan_inst/i__carry_i_5__2_n_0
    SLICE_X109Y498       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[2])
                                                      0.113     4.069 r  kan_inst/out0r_80_inferred__0/i__carry/CO[2]
                         net (fo=1, routed)           0.123     4.192    kan_inst/out0r_80_inferred__0/i__carry_n_5
    SLICE_X108Y498       LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.113     4.305 r  kan_inst/out0r_8[6]_i_1/O
                         net (fo=8, routed)           0.288     4.594    kan_inst/out0r_8
    SLICE_X107Y498       FDSE                                         r  kan_inst/out0r_8_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.300     1.300 r  
    BA9                                               0.000     1.300 r  clk (IN)
                         net (fo=0)                   0.000     1.300    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.735 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.735    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.735 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.021    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.045 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.249     4.294    kan_inst/clk_IBUF_BUFG
    SLICE_X107Y498       FDSE                                         r  kan_inst/out0r_8_reg[0]/C
                         clock pessimism              0.473     4.767    
                         clock uncertainty           -0.035     4.731    
    SLICE_X107Y498       FDSE (Setup_HFF2_SLICEM_C_S)
                                                     -0.074     4.657    kan_inst/out0r_8_reg[0]
  -------------------------------------------------------------------
                         required time                          4.657    
                         arrival time                          -4.594    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 kan_inst/gen_l0c8.sum_0_8_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/out0r_8_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.300ns  (clk rise@1.300ns - clk rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.340ns (32.555%)  route 0.704ns (67.446%))
  Logic Levels:           3  (CARRY8=1 LUT2=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 4.294 - 1.300 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.511ns (routing 1.442ns, distribution 1.069ns)
  Clock Net Delay (Destination): 2.249ns (routing 1.312ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.511     3.549    kan_inst/clk_IBUF_BUFG
    SLICE_X106Y497       FDRE                                         r  kan_inst/gen_l0c8.sum_0_8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y497       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.628 r  kan_inst/gen_l0c8.sum_0_8_reg[6]/Q
                         net (fo=3, routed)           0.284     3.912    kan_inst/gen_l0c8.sum_0_8[6]
    SLICE_X109Y498       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     3.947 r  kan_inst/i__carry_i_5__2/O
                         net (fo=1, routed)           0.009     3.956    kan_inst/i__carry_i_5__2_n_0
    SLICE_X109Y498       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[2])
                                                      0.113     4.069 r  kan_inst/out0r_80_inferred__0/i__carry/CO[2]
                         net (fo=1, routed)           0.123     4.192    kan_inst/out0r_80_inferred__0/i__carry_n_5
    SLICE_X108Y498       LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.113     4.305 r  kan_inst/out0r_8[6]_i_1/O
                         net (fo=8, routed)           0.288     4.594    kan_inst/out0r_8
    SLICE_X107Y498       FDSE                                         r  kan_inst/out0r_8_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.300     1.300 r  
    BA9                                               0.000     1.300 r  clk (IN)
                         net (fo=0)                   0.000     1.300    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.735 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.735    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.735 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.021    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.045 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.249     4.294    kan_inst/clk_IBUF_BUFG
    SLICE_X107Y498       FDSE                                         r  kan_inst/out0r_8_reg[6]/C
                         clock pessimism              0.473     4.767    
                         clock uncertainty           -0.035     4.731    
    SLICE_X107Y498       FDSE (Setup_HFF_SLICEM_C_S)
                                                     -0.074     4.657    kan_inst/out0r_8_reg[6]
  -------------------------------------------------------------------
                         required time                          4.657    
                         arrival time                          -4.594    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 kan_inst/gen_l0c8.sum_0_8_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/out0r_8_reg[7]_inv/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.300ns  (clk rise@1.300ns - clk rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.340ns (32.555%)  route 0.704ns (67.446%))
  Logic Levels:           3  (CARRY8=1 LUT2=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 4.294 - 1.300 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.511ns (routing 1.442ns, distribution 1.069ns)
  Clock Net Delay (Destination): 2.249ns (routing 1.312ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.511     3.549    kan_inst/clk_IBUF_BUFG
    SLICE_X106Y497       FDRE                                         r  kan_inst/gen_l0c8.sum_0_8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y497       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.628 r  kan_inst/gen_l0c8.sum_0_8_reg[6]/Q
                         net (fo=3, routed)           0.284     3.912    kan_inst/gen_l0c8.sum_0_8[6]
    SLICE_X109Y498       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     3.947 r  kan_inst/i__carry_i_5__2/O
                         net (fo=1, routed)           0.009     3.956    kan_inst/i__carry_i_5__2_n_0
    SLICE_X109Y498       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[2])
                                                      0.113     4.069 r  kan_inst/out0r_80_inferred__0/i__carry/CO[2]
                         net (fo=1, routed)           0.123     4.192    kan_inst/out0r_80_inferred__0/i__carry_n_5
    SLICE_X108Y498       LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.113     4.305 r  kan_inst/out0r_8[6]_i_1/O
                         net (fo=8, routed)           0.288     4.594    kan_inst/out0r_8
    SLICE_X107Y498       FDSE                                         r  kan_inst/out0r_8_reg[7]_inv/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.300     1.300 r  
    BA9                                               0.000     1.300 r  clk (IN)
                         net (fo=0)                   0.000     1.300    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.735 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.735    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.735 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.021    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.045 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.249     4.294    kan_inst/clk_IBUF_BUFG
    SLICE_X107Y498       FDSE                                         r  kan_inst/out0r_8_reg[7]_inv/C
                         clock pessimism              0.473     4.767    
                         clock uncertainty           -0.035     4.731    
    SLICE_X107Y498       FDSE (Setup_GFF_SLICEM_C_S)
                                                     -0.074     4.657    kan_inst/out0r_8_reg[7]_inv
  -------------------------------------------------------------------
                         required time                          4.657    
                         arrival time                          -4.594    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 kan_inst/gen_l1c1.i11/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/gen_l1c1.s1_5_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.300ns  (clk rise@1.300ns - clk rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.536ns (51.885%)  route 0.497ns (48.115%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 4.271 - 1.300 ) 
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.599ns (routing 1.442ns, distribution 1.157ns)
  Clock Net Delay (Destination): 2.226ns (routing 1.312ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.599     3.637    kan_inst/gen_l1c1.i11/rom_i/xpm_memory_base_inst/clka
    RAMB18_X7Y205        RAMB18E2                                     r  kan_inst/gen_l1c1.i11/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y205        RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[1])
                                                      0.212     3.849 r  kan_inst/gen_l1c1.i11/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/DOUTADOUT[1]
                         net (fo=1, routed)           0.302     4.151    kan_inst/act_1_11_1[1]
    SLICE_X106Y508       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.241 r  kan_inst/gen_l1c1.s1_5[9]_i_7/O
                         net (fo=1, routed)           0.009     4.250    kan_inst/gen_l1c1.s1_5[9]_i_7_n_0
    SLICE_X106Y508       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.234     4.484 r  kan_inst/gen_l1c1.s1_5_reg[9]_i_1/O[6]
                         net (fo=4, routed)           0.186     4.670    kan_inst/gen_l1c1.s1_5_reg[9]_i_1_n_9
    SLICE_X106Y509       FDRE                                         r  kan_inst/gen_l1c1.s1_5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.300     1.300 r  
    BA9                                               0.000     1.300 r  clk (IN)
                         net (fo=0)                   0.000     1.300    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.735 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.735    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.735 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.021    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.045 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.226     4.271    kan_inst/clk_IBUF_BUFG
    SLICE_X106Y509       FDRE                                         r  kan_inst/gen_l1c1.s1_5_reg[8]/C
                         clock pessimism              0.475     4.747    
                         clock uncertainty           -0.035     4.711    
    SLICE_X106Y509       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     4.736    kan_inst/gen_l1c1.s1_5_reg[8]
  -------------------------------------------------------------------
                         required time                          4.736    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 kan_inst/gen_l1c1.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/gen_l1c1.s1_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.300ns  (clk rise@1.300ns - clk rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.505ns (47.729%)  route 0.553ns (52.271%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 4.132 - 1.300 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.419ns (routing 1.442ns, distribution 0.977ns)
  Clock Net Delay (Destination): 2.087ns (routing 1.312ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.419     3.457    kan_inst/gen_l1c1.i03/rom_i/xpm_memory_base_inst/clka
    RAMB18_X5Y190        RAMB18E2                                     r  kan_inst/gen_l1c1.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y190        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.220     3.677 r  kan_inst/gen_l1c1.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/DOUTADOUT[1]
                         net (fo=1, routed)           0.308     3.985    kan_inst/act_1_3_1[1]
    SLICE_X86Y476        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     4.036 r  kan_inst/gen_l1c1.s1_1[9]_i_7/O
                         net (fo=1, routed)           0.009     4.045    kan_inst/gen_l1c1.s1_1[9]_i_7_n_0
    SLICE_X86Y476        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.234     4.279 r  kan_inst/gen_l1c1.s1_1_reg[9]_i_1/O[6]
                         net (fo=4, routed)           0.236     4.515    kan_inst/gen_l1c1.s1_1_reg[9]_i_1_n_9
    SLICE_X86Y475        FDRE                                         r  kan_inst/gen_l1c1.s1_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.300     1.300 r  
    BA9                                               0.000     1.300 r  clk (IN)
                         net (fo=0)                   0.000     1.300    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.735 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.735    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.735 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.021    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.045 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.087     4.132    kan_inst/clk_IBUF_BUFG
    SLICE_X86Y475        FDRE                                         r  kan_inst/gen_l1c1.s1_1_reg[9]/C
                         clock pessimism              0.460     4.592    
                         clock uncertainty           -0.035     4.557    
    SLICE_X86Y475        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     4.582    kan_inst/gen_l1c1.s1_1_reg[9]
  -------------------------------------------------------------------
                         required time                          4.582    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 kan_inst/gen_l1c1.i11/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/gen_l1c1.s1_5_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.300ns  (clk rise@1.300ns - clk rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.536ns (51.986%)  route 0.495ns (48.014%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 4.271 - 1.300 ) 
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.599ns (routing 1.442ns, distribution 1.157ns)
  Clock Net Delay (Destination): 2.226ns (routing 1.312ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.599     3.637    kan_inst/gen_l1c1.i11/rom_i/xpm_memory_base_inst/clka
    RAMB18_X7Y205        RAMB18E2                                     r  kan_inst/gen_l1c1.i11/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y205        RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[1])
                                                      0.212     3.849 r  kan_inst/gen_l1c1.i11/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/DOUTADOUT[1]
                         net (fo=1, routed)           0.302     4.151    kan_inst/act_1_11_1[1]
    SLICE_X106Y508       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.241 r  kan_inst/gen_l1c1.s1_5[9]_i_7/O
                         net (fo=1, routed)           0.009     4.250    kan_inst/gen_l1c1.s1_5[9]_i_7_n_0
    SLICE_X106Y508       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.234     4.484 r  kan_inst/gen_l1c1.s1_5_reg[9]_i_1/O[6]
                         net (fo=4, routed)           0.184     4.668    kan_inst/gen_l1c1.s1_5_reg[9]_i_1_n_9
    SLICE_X106Y509       FDRE                                         r  kan_inst/gen_l1c1.s1_5_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.300     1.300 r  
    BA9                                               0.000     1.300 r  clk (IN)
                         net (fo=0)                   0.000     1.300    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.735 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.735    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.735 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.021    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.045 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.226     4.271    kan_inst/clk_IBUF_BUFG
    SLICE_X106Y509       FDRE                                         r  kan_inst/gen_l1c1.s1_5_reg[9]/C
                         clock pessimism              0.475     4.747    
                         clock uncertainty           -0.035     4.711    
    SLICE_X106Y509       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.736    kan_inst/gen_l1c1.s1_5_reg[9]
  -------------------------------------------------------------------
                         required time                          4.736    
                         arrival time                          -4.668    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 kan_inst/gen_l1c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/gen_l1c2.s1_4_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.300ns  (clk rise@1.300ns - clk rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.482ns (46.931%)  route 0.545ns (53.069%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 4.308 - 1.300 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.638ns (routing 1.442ns, distribution 1.196ns)
  Clock Net Delay (Destination): 2.263ns (routing 1.312ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.638     3.676    kan_inst/gen_l1c2.i09/rom_i/xpm_memory_base_inst/clka
    RAMB18_X7Y197        RAMB18E2                                     r  kan_inst/gen_l1c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y197        RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[1])
                                                      0.212     3.888 r  kan_inst/gen_l1c2.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/DOUTADOUT[1]
                         net (fo=1, routed)           0.331     4.219    kan_inst/act_1_9_2[1]
    SLICE_X111Y495       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     4.255 r  kan_inst/gen_l1c2.s1_4[9]_i_7/O
                         net (fo=1, routed)           0.009     4.264    kan_inst/gen_l1c2.s1_4[9]_i_7_n_0
    SLICE_X111Y495       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.234     4.498 r  kan_inst/gen_l1c2.s1_4_reg[9]_i_1/O[6]
                         net (fo=4, routed)           0.205     4.703    kan_inst/gen_l1c2.s1_4_reg[9]_i_1_n_9
    SLICE_X110Y495       FDRE                                         r  kan_inst/gen_l1c2.s1_4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.300     1.300 r  
    BA9                                               0.000     1.300 r  clk (IN)
                         net (fo=0)                   0.000     1.300    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     1.735 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.735    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.735 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     2.021    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.045 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.263     4.308    kan_inst/clk_IBUF_BUFG
    SLICE_X110Y495       FDRE                                         r  kan_inst/gen_l1c2.s1_4_reg[8]/C
                         clock pessimism              0.475     4.783    
                         clock uncertainty           -0.035     4.748    
    SLICE_X110Y495       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     4.773    kan_inst/gen_l1c2.s1_4_reg[8]
  -------------------------------------------------------------------
                         required time                          4.773    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  0.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c2.i05/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/gen_l0c2.s1_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.106ns (57.609%)  route 0.078ns (42.391%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Net Delay (Source):      2.219ns (routing 1.312ns, distribution 0.907ns)
  Clock Net Delay (Destination): 2.512ns (routing 1.442ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.219     2.964    kan_inst/gen_l0c2.i05/rom_i/xpm_memory_base_inst/clka
    SLICE_X96Y492        FDRE                                         r  kan_inst/gen_l0c2.i05/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y492        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.022 r  kan_inst/gen_l0c2.i05/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/Q
                         net (fo=1, routed)           0.061     3.083    kan_inst/act_0_5_2[4]
    SLICE_X98Y492        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.022     3.105 r  kan_inst/gen_l0c2.s1_2[7]_i_6/O
                         net (fo=1, routed)           0.008     3.113    kan_inst/gen_l0c2.s1_2[7]_i_6_n_0
    SLICE_X98Y492        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.026     3.139 r  kan_inst/gen_l0c2.s1_2_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.009     3.148    kan_inst/gen_l0c2.s1_2_reg[7]_i_1_n_11
    SLICE_X98Y492        FDRE                                         r  kan_inst/gen_l0c2.s1_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.512     3.550    kan_inst/clk_IBUF_BUFG
    SLICE_X98Y492        FDRE                                         r  kan_inst/gen_l0c2.s1_2_reg[4]/C
                         clock pessimism             -0.473     3.077    
    SLICE_X98Y492        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.137    kan_inst/gen_l0c2.s1_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.137    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c4.s1_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/gen_l0c4.s2_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.109ns (56.771%)  route 0.083ns (43.229%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Net Delay (Source):      2.155ns (routing 1.312ns, distribution 0.843ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.442ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.155     2.900    kan_inst/clk_IBUF_BUFG
    SLICE_X96Y453        FDRE                                         r  kan_inst/gen_l0c4.s1_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y453        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.959 r  kan_inst/gen_l0c4.s1_3_reg[1]/Q
                         net (fo=1, routed)           0.058     3.017    kan_inst/gen_l0c4.s1_3[1]
    SLICE_X97Y453        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     3.039 r  kan_inst/gen_l0c4.s2_1[7]_i_8/O
                         net (fo=1, routed)           0.015     3.054    kan_inst/gen_l0c4.s2_1[7]_i_8_n_0
    SLICE_X97Y453        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.028     3.082 r  kan_inst/gen_l0c4.s2_1_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.010     3.092    kan_inst/gen_l0c4.s2_1_reg[7]_i_1_n_14
    SLICE_X97Y453        FDRE                                         r  kan_inst/gen_l0c4.s2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.447     3.485    kan_inst/clk_IBUF_BUFG
    SLICE_X97Y453        FDRE                                         r  kan_inst/gen_l0c4.s2_1_reg[1]/C
                         clock pessimism             -0.469     3.016    
    SLICE_X97Y453        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.076    kan_inst/gen_l0c4.s2_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c5.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/gen_l0c5.s1_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.108ns (56.425%)  route 0.083ns (43.575%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Net Delay (Source):      2.154ns (routing 1.312ns, distribution 0.842ns)
  Clock Net Delay (Destination): 2.444ns (routing 1.442ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.154     2.899    kan_inst/gen_l0c5.i00/rom_i/xpm_memory_base_inst/clka
    SLICE_X96Y456        FDRE                                         r  kan_inst/gen_l0c5.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y456        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.957 r  kan_inst/gen_l0c5.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/Q
                         net (fo=2, routed)           0.064     3.022    kan_inst/act_0_0_5[0]
    SLICE_X98Y456        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     3.044 r  kan_inst/gen_l0c5.s1_0[7]_i_10/O
                         net (fo=1, routed)           0.010     3.054    kan_inst/gen_l0c5.s1_0[7]_i_10_n_0
    SLICE_X98Y456        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.028     3.082 r  kan_inst/gen_l0c5.s1_0_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.009     3.091    kan_inst/gen_l0c5.s1_0_reg[7]_i_1_n_15
    SLICE_X98Y456        FDRE                                         r  kan_inst/gen_l0c5.s1_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.444     3.482    kan_inst/clk_IBUF_BUFG
    SLICE_X98Y456        FDRE                                         r  kan_inst/gen_l0c5.s1_0_reg[0]/C
                         clock pessimism             -0.469     3.013    
    SLICE_X98Y456        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.073    kan_inst/gen_l0c5.s1_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c6.s2_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/gen_l0c6.s3_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.058ns (35.152%)  route 0.107ns (64.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Net Delay (Source):      2.202ns (routing 1.312ns, distribution 0.890ns)
  Clock Net Delay (Destination): 2.415ns (routing 1.442ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.202     2.947    kan_inst/clk_IBUF_BUFG
    SLICE_X95Y480        FDRE                                         r  kan_inst/gen_l0c6.s2_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y480        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.005 r  kan_inst/gen_l0c6.s2_2_reg[9]/Q
                         net (fo=1, routed)           0.107     3.112    kan_inst/gen_l0c6.s2_2[9]
    SLICE_X95Y477        FDRE                                         r  kan_inst/gen_l0c6.s3_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.415     3.453    kan_inst/clk_IBUF_BUFG
    SLICE_X95Y477        FDRE                                         r  kan_inst/gen_l0c6.s3_1_reg[9]/C
                         clock pessimism             -0.423     3.030    
    SLICE_X95Y477        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.092    kan_inst/gen_l0c6.s3_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.092    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c6.i11/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/gen_l0c6.s1_5_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.169ns (60.791%)  route 0.109ns (39.209%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.517ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Net Delay (Source):      2.154ns (routing 1.312ns, distribution 0.842ns)
  Clock Net Delay (Destination): 2.479ns (routing 1.442ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.154     2.900    kan_inst/gen_l0c6.i11/rom_i/xpm_memory_base_inst/clka
    SLICE_X94Y478        FDRE                                         r  kan_inst/gen_l0c6.i11/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y478        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.960 r  kan_inst/gen_l0c6.i11/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]/Q
                         net (fo=1, routed)           0.087     3.047    kan_inst/act_0_15_6[6]
    SLICE_X94Y479        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     3.069 r  kan_inst/gen_l0c6.s1_5[7]_i_4/O
                         net (fo=1, routed)           0.009     3.078    kan_inst/gen_l0c6.s1_5[7]_i_4_n_0
    SLICE_X94Y479        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.056     3.134 r  kan_inst/gen_l0c6.s1_5_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.004     3.138    kan_inst/gen_l0c6.s1_5_reg[7]_i_1_n_0
    SLICE_X94Y480        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.031     3.169 r  kan_inst/gen_l0c6.s1_5_reg[11]_i_1/O[0]
                         net (fo=4, routed)           0.009     3.178    kan_inst/gen_l0c6.s1_5_reg[11]_i_1_n_15
    SLICE_X94Y480        FDRE                                         r  kan_inst/gen_l0c6.s1_5_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.479     3.517    kan_inst/clk_IBUF_BUFG
    SLICE_X94Y480        FDRE                                         r  kan_inst/gen_l0c6.s1_5_reg[11]/C
                         clock pessimism             -0.423     3.094    
    SLICE_X94Y480        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     3.156    kan_inst/gen_l0c6.s1_5_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.156    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c10.s1_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/gen_l0c10.s2_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.109ns (53.552%)  route 0.095ns (46.448%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.555ns
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Net Delay (Source):      2.215ns (routing 1.312ns, distribution 0.903ns)
  Clock Net Delay (Destination): 2.517ns (routing 1.442ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.215     2.960    kan_inst/clk_IBUF_BUFG
    SLICE_X96Y494        FDRE                                         r  kan_inst/gen_l0c10.s1_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y494        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.018 r  kan_inst/gen_l0c10.s1_2_reg[2]/Q
                         net (fo=2, routed)           0.066     3.084    kan_inst/gen_l0c10.s1_2[2]
    SLICE_X97Y494        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     3.106 r  kan_inst/gen_l0c10.s2_1[7]_i_7/O
                         net (fo=1, routed)           0.019     3.125    kan_inst/gen_l0c10.s2_1[7]_i_7_n_0
    SLICE_X97Y494        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.029     3.154 r  kan_inst/gen_l0c10.s2_1_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.010     3.164    kan_inst/gen_l0c10.s2_1_reg[7]_i_1_n_13
    SLICE_X97Y494        FDRE                                         r  kan_inst/gen_l0c10.s2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.517     3.555    kan_inst/clk_IBUF_BUFG
    SLICE_X97Y494        FDRE                                         r  kan_inst/gen_l0c10.s2_1_reg[2]/C
                         clock pessimism             -0.473     3.082    
    SLICE_X97Y494        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     3.142    kan_inst/gen_l0c10.s2_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.164    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c0.s2_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/gen_l0c0.s3_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.110ns (56.701%)  route 0.084ns (43.299%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.500ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Net Delay (Source):      2.174ns (routing 1.312ns, distribution 0.862ns)
  Clock Net Delay (Destination): 2.462ns (routing 1.442ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.174     2.919    kan_inst/clk_IBUF_BUFG
    SLICE_X96Y471        FDRE                                         r  kan_inst/gen_l0c0.s2_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y471        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.977 r  kan_inst/gen_l0c0.s2_0_reg[5]/Q
                         net (fo=2, routed)           0.074     3.051    kan_inst/gen_l0c0.s2_0[5]
    SLICE_X97Y471        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[6])
                                                      0.052     3.103 r  kan_inst/gen_l0c0.s3_0_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.010     3.113    kan_inst/gen_l0c0.s3_0_reg[7]_i_1_n_9
    SLICE_X97Y471        FDRE                                         r  kan_inst/gen_l0c0.s3_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.462     3.500    kan_inst/clk_IBUF_BUFG
    SLICE_X97Y471        FDRE                                         r  kan_inst/gen_l0c0.s3_0_reg[6]/C
                         clock pessimism             -0.469     3.031    
    SLICE_X97Y471        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     3.091    kan_inst/gen_l0c0.s3_0_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c6.i11/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/gen_l0c6.s1_5_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.169ns (60.791%)  route 0.109ns (39.209%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.517ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Net Delay (Source):      2.154ns (routing 1.312ns, distribution 0.842ns)
  Clock Net Delay (Destination): 2.479ns (routing 1.442ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.154     2.900    kan_inst/gen_l0c6.i11/rom_i/xpm_memory_base_inst/clka
    SLICE_X94Y478        FDRE                                         r  kan_inst/gen_l0c6.i11/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y478        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.960 r  kan_inst/gen_l0c6.i11/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]/Q
                         net (fo=1, routed)           0.087     3.047    kan_inst/act_0_15_6[6]
    SLICE_X94Y479        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     3.069 r  kan_inst/gen_l0c6.s1_5[7]_i_4/O
                         net (fo=1, routed)           0.009     3.078    kan_inst/gen_l0c6.s1_5[7]_i_4_n_0
    SLICE_X94Y479        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.056     3.134 r  kan_inst/gen_l0c6.s1_5_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.004     3.138    kan_inst/gen_l0c6.s1_5_reg[7]_i_1_n_0
    SLICE_X94Y480        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.031     3.169 r  kan_inst/gen_l0c6.s1_5_reg[11]_i_1/O[0]
                         net (fo=4, routed)           0.009     3.178    kan_inst/gen_l0c6.s1_5_reg[11]_i_1_n_15
    SLICE_X94Y480        FDRE                                         r  kan_inst/gen_l0c6.s1_5_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.479     3.517    kan_inst/clk_IBUF_BUFG
    SLICE_X94Y480        FDRE                                         r  kan_inst/gen_l0c6.s1_5_reg[10]/C
                         clock pessimism             -0.423     3.094    
    SLICE_X94Y480        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.154    kan_inst/gen_l0c6.s1_5_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.154    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c6.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/gen_l0c6.s1_4_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.183ns (69.057%)  route 0.082ns (30.943%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Net Delay (Source):      2.175ns (routing 1.312ns, distribution 0.863ns)
  Clock Net Delay (Destination): 2.483ns (routing 1.442ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.175     2.920    kan_inst/gen_l0c6.i09/rom_i/xpm_memory_base_inst/clka
    SLICE_X96Y477        FDRE                                         r  kan_inst/gen_l0c6.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y477        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.978 r  kan_inst/gen_l0c6.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]/Q
                         net (fo=1, routed)           0.058     3.036    kan_inst/act_0_10_6[5]
    SLICE_X96Y479        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     3.058 r  kan_inst/gen_l0c6.s1_4[7]_i_5/O
                         net (fo=1, routed)           0.011     3.069    kan_inst/gen_l0c6.s1_4[7]_i_5_n_0
    SLICE_X96Y479        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.072     3.141 r  kan_inst/gen_l0c6.s1_4_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.004     3.145    kan_inst/gen_l0c6.s1_4_reg[7]_i_1_n_0
    SLICE_X96Y480        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.031     3.176 r  kan_inst/gen_l0c6.s1_4_reg[11]_i_1/O[0]
                         net (fo=4, routed)           0.009     3.185    kan_inst/gen_l0c6.s1_4_reg[11]_i_1_n_15
    SLICE_X96Y480        FDRE                                         r  kan_inst/gen_l0c6.s1_4_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.483     3.521    kan_inst/clk_IBUF_BUFG
    SLICE_X96Y480        FDRE                                         r  kan_inst/gen_l0c6.s1_4_reg[11]/C
                         clock pessimism             -0.423     3.099    
    SLICE_X96Y480        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     3.161    kan_inst/gen_l0c6.s1_4_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            kan_inst/gen_l0c11.s1_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.106ns (57.297%)  route 0.079ns (42.703%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Net Delay (Source):      2.214ns (routing 1.312ns, distribution 0.902ns)
  Clock Net Delay (Destination): 2.494ns (routing 1.442ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.214     2.959    kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X99Y508        FDRE                                         r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y508        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.017 r  kan_inst/gen_l0c11.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/Q
                         net (fo=1, routed)           0.062     3.079    kan_inst/act_0_1_11[4]
    SLICE_X98Y508        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.022     3.101 r  kan_inst/gen_l0c11.s1_0[7]_i_6/O
                         net (fo=1, routed)           0.008     3.109    kan_inst/gen_l0c11.s1_0[7]_i_6_n_0
    SLICE_X98Y508        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.026     3.135 r  kan_inst/gen_l0c11.s1_0_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.009     3.144    kan_inst/gen_l0c11.s1_0_reg[7]_i_1_n_11
    SLICE_X98Y508        FDRE                                         r  kan_inst/gen_l0c11.s1_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.494     3.532    kan_inst/clk_IBUF_BUFG
    SLICE_X98Y508        FDRE                                         r  kan_inst/gen_l0c11.s1_0_reg[4]/C
                         clock pessimism             -0.473     3.059    
    SLICE_X98Y508        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.119    kan_inst/gen_l0c11.s1_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.650 }
Period(ns):         1.300
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         1.300       -0.055     RAMB18_X6Y194  kan_inst/gen_l1c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         1.300       -0.055     RAMB18_X6Y195  kan_inst/gen_l1c0.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         1.300       -0.055     RAMB18_X5Y192  kan_inst/gen_l1c0.i02/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         1.300       -0.055     RAMB18_X5Y193  kan_inst/gen_l1c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         1.300       -0.055     RAMB18_X6Y178  kan_inst/gen_l1c0.i04/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         1.300       -0.055     RAMB18_X5Y178  kan_inst/gen_l1c0.i05/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         1.300       -0.055     RAMB18_X6Y185  kan_inst/gen_l1c0.i06/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         1.300       -0.055     RAMB18_X6Y186  kan_inst/gen_l1c0.i07/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         1.300       -0.055     RAMB18_X6Y204  kan_inst/gen_l1c0.i08/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         1.300       -0.055     RAMB18_X5Y202  kan_inst/gen_l1c0.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X6Y194  kan_inst/gen_l1c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X6Y194  kan_inst/gen_l1c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X6Y195  kan_inst/gen_l1c0.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X6Y195  kan_inst/gen_l1c0.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X5Y192  kan_inst/gen_l1c0.i02/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X5Y192  kan_inst/gen_l1c0.i02/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X5Y193  kan_inst/gen_l1c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X5Y193  kan_inst/gen_l1c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X6Y178  kan_inst/gen_l1c0.i04/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X6Y178  kan_inst/gen_l1c0.i04/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X6Y194  kan_inst/gen_l1c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X6Y194  kan_inst/gen_l1c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X6Y195  kan_inst/gen_l1c0.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X6Y195  kan_inst/gen_l1c0.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X5Y192  kan_inst/gen_l1c0.i02/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X5Y192  kan_inst/gen_l1c0.i02/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X5Y193  kan_inst/gen_l1c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X5Y193  kan_inst/gen_l1c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X6Y178  kan_inst/gen_l1c0.i04/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         0.650       0.108      RAMB18_X6Y178  kan_inst/gen_l1c0.i04/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kan_inst/gen_l1c3.sum_1_3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[3][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.916ns  (logic 1.187ns (30.311%)  route 2.729ns (69.689%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.362ns (routing 1.442ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.362     3.400    kan_inst/clk_IBUF_BUFG
    SLICE_X85Y473        FDRE                                         r  kan_inst/gen_l1c3.sum_1_3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y473        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.479 r  kan_inst/gen_l1c3.sum_1_3_reg[5]/Q
                         net (fo=5, routed)           0.161     3.640    kan_inst/gen_l1c3.sum_1_3[5]
    SLICE_X85Y472        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     3.763 r  kan_inst/dout[3][4]_INST_0_i_1/O
                         net (fo=1, routed)           2.568     6.331    dout[3]_OBUF[4]
    BA27                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.985     7.316 r  dout[3][4]_INST_0/O
                         net (fo=0)                   0.000     7.316    dout[3][4]
    BA27                                                              r  dout[3][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c4.sum_1_4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[4][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.926ns  (logic 1.206ns (30.721%)  route 2.720ns (69.279%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 1.442ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.341     3.379    kan_inst/clk_IBUF_BUFG
    SLICE_X86Y472        FDRE                                         r  kan_inst/gen_l1c4.sum_1_4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y472        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.458 r  kan_inst/gen_l1c4.sum_1_4_reg[5]/Q
                         net (fo=5, routed)           0.365     3.823    kan_inst/gen_l1c4.sum_1_4[5]
    SLICE_X86Y474        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.973 r  kan_inst/dout[4][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.355     6.328    dout[4]_OBUF[0]
    BB26                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.977     7.305 r  dout[4][0]_INST_0/O
                         net (fo=0)                   0.000     7.305    dout[4][0]
    BB26                                                              r  dout[4][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c0.sum_1_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.864ns  (logic 1.173ns (30.355%)  route 2.691ns (69.645%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 1.442ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.389     3.427    kan_inst/clk_IBUF_BUFG
    SLICE_X87Y482        FDRE                                         r  kan_inst/gen_l1c0.sum_1_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y482        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.505 f  kan_inst/gen_l1c0.sum_1_0_reg[9]/Q
                         net (fo=5, routed)           0.158     3.663    kan_inst/dout[0]_OBUF[5]
    SLICE_X86Y481        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     3.813 r  kan_inst/dout[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.533     6.346    dout[0]_OBUF[0]
    AN28                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.945     7.291 r  dout[0][0]_INST_0/O
                         net (fo=0)                   0.000     7.291    dout[0][0]
    AN28                                                              r  dout[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c4.sum_1_4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[4][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.904ns  (logic 1.181ns (30.257%)  route 2.723ns (69.743%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.348ns (routing 1.442ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.348     3.386    kan_inst/clk_IBUF_BUFG
    SLICE_X86Y473        FDRE                                         r  kan_inst/gen_l1c4.sum_1_4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y473        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.465 r  kan_inst/gen_l1c4.sum_1_4_reg[8]/Q
                         net (fo=5, routed)           0.149     3.614    kan_inst/gen_l1c4.sum_1_4[8]
    SLICE_X86Y471        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     3.738 r  kan_inst/dout[4][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.574     6.312    dout[4]_OBUF[1]
    BB27                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.978     7.291 r  dout[4][1]_INST_0/O
                         net (fo=0)                   0.000     7.291    dout[4][1]
    BB27                                                              r  dout[4][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c3.sum_1_3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[3][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.889ns  (logic 1.196ns (30.767%)  route 2.692ns (69.233%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.362ns (routing 1.442ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.362     3.400    kan_inst/clk_IBUF_BUFG
    SLICE_X85Y473        FDRE                                         r  kan_inst/gen_l1c3.sum_1_3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y473        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.479 r  kan_inst/gen_l1c3.sum_1_3_reg[5]/Q
                         net (fo=5, routed)           0.221     3.700    kan_inst/gen_l1c3.sum_1_3[5]
    SLICE_X85Y472        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.848 r  kan_inst/dout[3][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.471     6.319    dout[3]_OBUF[2]
    AW25                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.969     7.289 r  dout[3][2]_INST_0/O
                         net (fo=0)                   0.000     7.289    dout[3][2]
    AW25                                                              r  dout[3][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c4.sum_1_4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[4][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.889ns  (logic 1.184ns (30.452%)  route 2.705ns (69.548%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.348ns (routing 1.442ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.348     3.386    kan_inst/clk_IBUF_BUFG
    SLICE_X86Y473        FDRE                                         r  kan_inst/gen_l1c4.sum_1_4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y473        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.465 f  kan_inst/gen_l1c4.sum_1_4_reg[9]/Q
                         net (fo=5, routed)           0.125     3.590    kan_inst/dout[4]_OBUF[5]
    SLICE_X86Y471        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     3.713 r  kan_inst/dout[4][3]_INST_0_i_1/O
                         net (fo=1, routed)           2.580     6.293    dout[4]_OBUF[3]
    BB25                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.982     7.276 r  dout[4][3]_INST_0/O
                         net (fo=0)                   0.000     7.276    dout[4][3]
    BB25                                                              r  dout[4][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c4.sum_1_4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[4][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.892ns  (logic 1.226ns (31.505%)  route 2.666ns (68.495%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 1.442ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.341     3.379    kan_inst/clk_IBUF_BUFG
    SLICE_X86Y472        FDRE                                         r  kan_inst/gen_l1c4.sum_1_4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y472        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.458 r  kan_inst/gen_l1c4.sum_1_4_reg[4]/Q
                         net (fo=1, routed)           0.114     3.572    kan_inst/gen_l1c4.sum_1_4[4]
    SLICE_X86Y471        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.147     3.719 r  kan_inst/dout[4][4]_INST_0_i_1/O
                         net (fo=1, routed)           2.552     6.271    dout[4]_OBUF[4]
    BC26                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.000     7.271 r  dout[4][4]_INST_0/O
                         net (fo=0)                   0.000     7.271    dout[4][4]
    BC26                                                              r  dout[4][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c3.sum_1_3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[3][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.811ns  (logic 1.194ns (31.327%)  route 2.617ns (68.673%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.442ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.346     3.384    kan_inst/clk_IBUF_BUFG
    SLICE_X85Y474        FDRE                                         r  kan_inst/gen_l1c3.sum_1_3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y474        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.463 r  kan_inst/gen_l1c3.sum_1_3_reg[8]/Q
                         net (fo=5, routed)           0.114     3.577    kan_inst/gen_l1c3.sum_1_3[8]
    SLICE_X85Y472        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.723 r  kan_inst/dout[3][3]_INST_0_i_1/O
                         net (fo=1, routed)           2.503     6.226    dout[3]_OBUF[3]
    AY25                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.969     7.195 r  dout[3][3]_INST_0/O
                         net (fo=0)                   0.000     7.195    dout[3][3]
    AY25                                                              r  dout[3][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c3.sum_1_3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[3][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.811ns  (logic 1.183ns (31.050%)  route 2.627ns (68.950%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.442ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.346     3.384    kan_inst/clk_IBUF_BUFG
    SLICE_X85Y474        FDRE                                         r  kan_inst/gen_l1c3.sum_1_3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y474        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.463 f  kan_inst/gen_l1c3.sum_1_3_reg[9]/Q
                         net (fo=5, routed)           0.211     3.675    kan_inst/dout[3]_OBUF[5]
    SLICE_X85Y472        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     3.798 r  kan_inst/dout[3][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.416     6.214    dout[3]_OBUF[1]
    AY27                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.981     7.195 r  dout[3][1]_INST_0/O
                         net (fo=0)                   0.000     7.195    dout[3][1]
    AY27                                                              r  dout[3][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c4.sum_1_4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[4][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.792ns  (logic 1.211ns (31.929%)  route 2.581ns (68.071%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.348ns (routing 1.442ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.687     0.687 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.687    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.687 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.010    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.038 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.348     3.386    kan_inst/clk_IBUF_BUFG
    SLICE_X86Y473        FDRE                                         r  kan_inst/gen_l1c4.sum_1_4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y473        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.465 f  kan_inst/gen_l1c4.sum_1_4_reg[9]/Q
                         net (fo=5, routed)           0.164     3.629    kan_inst/dout[4]_OBUF[5]
    SLICE_X86Y471        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     3.778 r  kan_inst/dout[4][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.417     6.195    dout[4]_OBUF[2]
    BA25                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.983     7.178 r  dout[4][2]_INST_0/O
                         net (fo=0)                   0.000     7.178    dout[4][2]
    BA25                                                              r  dout[4][2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kan_inst/gen_l1c1.sum_1_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.525ns  (logic 0.506ns (33.191%)  route 1.019ns (66.809%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.342ns (routing 0.785ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.342     1.823    kan_inst/clk_IBUF_BUFG
    SLICE_X103Y468       FDRE                                         r  kan_inst/gen_l1c1.sum_1_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y468       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.862 r  kan_inst/gen_l1c1.sum_1_1_reg[8]/Q
                         net (fo=5, routed)           0.050     1.912    kan_inst/gen_l1c1.sum_1_1[8]
    SLICE_X103Y468       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.935 r  kan_inst/dout[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.969     2.904    dout[1]_OBUF[0]
    AR27                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.444     3.348 r  dout[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.348    dout[1][0]
    AR27                                                              r  dout[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c1.sum_1_1_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.498ns (32.327%)  route 1.042ns (67.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.342ns (routing 0.785ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.342     1.823    kan_inst/clk_IBUF_BUFG
    SLICE_X103Y468       FDRE                                         r  kan_inst/gen_l1c1.sum_1_1_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y468       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.863 r  kan_inst/gen_l1c1.sum_1_1_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.042     2.905    lopt_1
    AU27                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.458     3.363 r  dout[1][5]_INST_0/O
                         net (fo=0)                   0.000     3.363    dout[1][5]
    AU27                                                              r  dout[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c2.sum_1_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.509ns  (logic 0.507ns (33.594%)  route 1.002ns (66.406%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.384ns (routing 0.785ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.384     1.865    kan_inst/clk_IBUF_BUFG
    SLICE_X107Y485       FDRE                                         r  kan_inst/gen_l1c2.sum_1_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y485       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.903 r  kan_inst/gen_l1c2.sum_1_2_reg[2]/Q
                         net (fo=1, routed)           0.050     1.953    kan_inst/gen_l1c2.sum_1_2[2]
    SLICE_X107Y484       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     1.967 r  kan_inst/dout[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.952     2.919    dout[2]_OBUF[2]
    AV26                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.455     3.374 r  dout[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.374    dout[2][2]
    AV26                                                              r  dout[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c0.sum_1_0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 0.478ns (29.920%)  route 1.120ns (70.080%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.310ns (routing 0.785ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.310     1.791    kan_inst/clk_IBUF_BUFG
    SLICE_X87Y482        FDRE                                         r  kan_inst/gen_l1c0.sum_1_0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y482        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.829 r  kan_inst/gen_l1c0.sum_1_0_reg[8]/Q
                         net (fo=5, routed)           0.034     1.863    kan_inst/gen_l1c0.sum_1_0[8]
    SLICE_X87Y482        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     1.877 r  kan_inst/dout[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           1.086     2.963    dout[0]_OBUF[3]
    AP26                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.426     3.389 r  dout[0][3]_INST_0/O
                         net (fo=0)                   0.000     3.389    dout[0][3]
    AP26                                                              r  dout[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c2.sum_1_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 0.508ns (33.249%)  route 1.020ns (66.751%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.380ns (routing 0.785ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.380     1.861    kan_inst/clk_IBUF_BUFG
    SLICE_X107Y486       FDRE                                         r  kan_inst/gen_l1c2.sum_1_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y486       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.899 f  kan_inst/gen_l1c2.sum_1_2_reg[9]/Q
                         net (fo=5, routed)           0.056     1.956    kan_inst/dout[2]_OBUF[5]
    SLICE_X107Y484       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.014     1.970 r  kan_inst/dout[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.964     2.934    dout[2]_OBUF[3]
    AW26                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.456     3.390 r  dout[2][3]_INST_0/O
                         net (fo=0)                   0.000     3.390    dout[2][3]
    AW26                                                              r  dout[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c1.sum_1_1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.589ns  (logic 0.497ns (31.259%)  route 1.092ns (68.741%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.342ns (routing 0.785ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.342     1.823    kan_inst/clk_IBUF_BUFG
    SLICE_X103Y468       FDRE                                         r  kan_inst/gen_l1c1.sum_1_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y468       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.862 f  kan_inst/gen_l1c1.sum_1_1_reg[9]/Q
                         net (fo=5, routed)           0.079     1.941    kan_inst/dout[1]_OBUF[5]
    SLICE_X104Y467       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     1.955 r  kan_inst/dout[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           1.013     2.968    dout[1]_OBUF[3]
    AT25                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.444     3.412 r  dout[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.412    dout[1][3]
    AT25                                                              r  dout[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c1.sum_1_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.586ns  (logic 0.497ns (31.334%)  route 1.089ns (68.666%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.352ns (routing 0.785ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.352     1.833    kan_inst/clk_IBUF_BUFG
    SLICE_X103Y467       FDRE                                         r  kan_inst/gen_l1c1.sum_1_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y467       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.872 r  kan_inst/gen_l1c1.sum_1_1_reg[7]/Q
                         net (fo=5, routed)           0.057     1.929    kan_inst/gen_l1c1.sum_1_1[7]
    SLICE_X104Y467       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     1.944 r  kan_inst/dout[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.032     2.976    dout[1]_OBUF[1]
    AT27                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.443     3.419 r  dout[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.419    dout[1][1]
    AT27                                                              r  dout[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c1.sum_1_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.586ns  (logic 0.497ns (31.335%)  route 1.089ns (68.665%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.352ns (routing 0.785ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.352     1.833    kan_inst/clk_IBUF_BUFG
    SLICE_X103Y467       FDRE                                         r  kan_inst/gen_l1c1.sum_1_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y467       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.872 r  kan_inst/gen_l1c1.sum_1_1_reg[7]/Q
                         net (fo=5, routed)           0.055     1.927    kan_inst/gen_l1c1.sum_1_1[7]
    SLICE_X104Y467       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.941 r  kan_inst/dout[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.034     2.975    dout[1]_OBUF[2]
    AR25                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.444     3.419 r  dout[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.419    dout[1][2]
    AR25                                                              r  dout[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c2.sum_1_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.564ns  (logic 0.521ns (33.323%)  route 1.043ns (66.677%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.384ns (routing 0.785ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.384     1.865    kan_inst/clk_IBUF_BUFG
    SLICE_X107Y485       FDRE                                         r  kan_inst/gen_l1c2.sum_1_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y485       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.903 r  kan_inst/gen_l1c2.sum_1_2_reg[1]/Q
                         net (fo=1, routed)           0.049     1.952    kan_inst/gen_l1c2.sum_1_2[1]
    SLICE_X107Y484       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     1.966 r  kan_inst/dout[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.994     2.960    dout[2]_OBUF[1]
    AV28                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.469     3.429 r  dout[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.429    dout[2][1]
    AV28                                                              r  dout[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kan_inst/gen_l1c2.sum_1_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Destination:            dout[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.568ns  (logic 0.529ns (33.717%)  route 1.039ns (66.283%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.380ns (routing 0.785ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.320     0.320 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.320    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.320 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.464    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.481 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.380     1.861    kan_inst/clk_IBUF_BUFG
    SLICE_X107Y486       FDRE                                         r  kan_inst/gen_l1c2.sum_1_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y486       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.899 f  kan_inst/gen_l1c2.sum_1_2_reg[9]/Q
                         net (fo=5, routed)           0.057     1.957    kan_inst/dout[2]_OBUF[5]
    SLICE_X107Y484       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.014     1.971 r  kan_inst/dout[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.982     2.953    dout[2]_OBUF[4]
    AW28                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.477     3.430 r  dout[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.430    dout[2][4]
    AW28                                                              r  dout[2][4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1589 Endpoints
Min Delay          1589 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[14][0]
                            (input port)
  Destination:            kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.950ns  (logic 0.773ns (12.999%)  route 5.176ns (87.001%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.149ns (routing 1.312ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU14                                              0.000     0.000 f  din[14][0] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_8__13/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.626     0.626 f  xpm_memory_base_inst_i_8__13/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.626    xpm_memory_base_inst_i_8__13/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.626 f  xpm_memory_base_inst_i_8__13/IBUFCTRL_INST/O
                         net (fo=236, routed)         4.572     5.198    kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/addra[0]
    SLICE_X96Y458        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     5.295 r  kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2/O
                         net (fo=1, routed)           0.135     5.430    kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2_n_0
    SLICE_X96Y458        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.480 r  kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_1/O
                         net (fo=2, routed)           0.469     5.950    kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/p_0_out[7]
    SLICE_X94Y459        FDRE                                         r  kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.149     2.894    kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/clka
    SLICE_X94Y459        FDRE                                         r  kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7]/C

Slack:                    inf
  Source:                 din[10][0]
                            (input port)
  Destination:            kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.931ns  (logic 0.938ns (15.809%)  route 4.993ns (84.191%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.188ns (routing 1.312ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BB10                                              0.000     0.000 f  din[10][0] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_8__9/I
    BB10                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.691     0.691 f  xpm_memory_base_inst_i_8__9/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.691    xpm_memory_base_inst_i_8__9/OUT
    BB10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.691 f  xpm_memory_base_inst_i_8__9/IBUFCTRL_INST/O
                         net (fo=137, routed)         4.326     5.017    kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/addra[0]
    SLICE_X102Y462       LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099     5.116 r  kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2/O
                         net (fo=2, routed)           0.314     5.430    kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2_n_0
    SLICE_X102Y464       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.578 r  kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_1/O
                         net (fo=2, routed)           0.353     5.931    kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/p_0_out[7]
    SLICE_X103Y461       FDRE                                         r  kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.188     2.934    kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/clka
    SLICE_X103Y461       FDRE                                         r  kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]/C

Slack:                    inf
  Source:                 din[14][0]
                            (input port)
  Destination:            kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 0.773ns (13.070%)  route 5.144ns (86.930%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.149ns (routing 1.312ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU14                                              0.000     0.000 f  din[14][0] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_8__13/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.626     0.626 f  xpm_memory_base_inst_i_8__13/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.626    xpm_memory_base_inst_i_8__13/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.626 f  xpm_memory_base_inst_i_8__13/IBUFCTRL_INST/O
                         net (fo=236, routed)         4.572     5.198    kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/addra[0]
    SLICE_X96Y458        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     5.295 r  kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2/O
                         net (fo=1, routed)           0.135     5.430    kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2_n_0
    SLICE_X96Y458        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.480 r  kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_1/O
                         net (fo=2, routed)           0.437     5.918    kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/p_0_out[7]
    SLICE_X94Y459        FDRE                                         r  kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.149     2.894    kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/clka
    SLICE_X94Y459        FDRE                                         r  kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]/C

Slack:                    inf
  Source:                 din[10][0]
                            (input port)
  Destination:            kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 0.938ns (16.119%)  route 4.879ns (83.881%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.188ns (routing 1.312ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BB10                                              0.000     0.000 f  din[10][0] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_8__9/I
    BB10                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.691     0.691 f  xpm_memory_base_inst_i_8__9/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.691    xpm_memory_base_inst_i_8__9/OUT
    BB10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.691 f  xpm_memory_base_inst_i_8__9/IBUFCTRL_INST/O
                         net (fo=137, routed)         4.326     5.017    kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/addra[0]
    SLICE_X102Y462       LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099     5.116 r  kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2/O
                         net (fo=2, routed)           0.314     5.430    kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2_n_0
    SLICE_X102Y464       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.578 r  kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_1/O
                         net (fo=2, routed)           0.239     5.817    kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/p_0_out[7]
    SLICE_X103Y461       FDRE                                         r  kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.188     2.934    kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/clka
    SLICE_X103Y461       FDRE                                         r  kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7]/C

Slack:                    inf
  Source:                 din[14][0]
                            (input port)
  Destination:            kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.541ns  (logic 0.840ns (15.168%)  route 4.700ns (84.832%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.186ns (routing 1.312ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU14                                              0.000     0.000 r  din[14][0] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_8__13/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.626     0.626 r  xpm_memory_base_inst_i_8__13/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.626    xpm_memory_base_inst_i_8__13/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.626 r  xpm_memory_base_inst_i_8__13/IBUFCTRL_INST/O
                         net (fo=236, routed)         4.640     5.267    kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/addra[0]
    SLICE_X104Y464       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     5.390 r  kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[3]_i_5/O
                         net (fo=1, routed)           0.021     5.411    kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[3]_i_5_n_0
    SLICE_X104Y464       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.061     5.472 r  kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     5.472    kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]_i_2_n_0
    SLICE_X104Y464       MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     5.502 r  kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.039     5.541    kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/p_0_out[3]
    SLICE_X104Y464       FDRE                                         r  kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.186     2.931    kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/clka
    SLICE_X104Y464       FDRE                                         r  kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/C

Slack:                    inf
  Source:                 din[10][0]
                            (input port)
  Destination:            kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.530ns  (logic 0.889ns (16.068%)  route 4.642ns (83.932%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.196ns (routing 1.312ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BB10                                              0.000     0.000 f  din[10][0] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_8__9/I
    BB10                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.691     0.691 f  xpm_memory_base_inst_i_8__9/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.691    xpm_memory_base_inst_i_8__9/OUT
    BB10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.691 f  xpm_memory_base_inst_i_8__9/IBUFCTRL_INST/O
                         net (fo=137, routed)         4.326     5.017    kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/addra[0]
    SLICE_X102Y462       LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099     5.116 r  kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2/O
                         net (fo=2, routed)           0.244     5.359    kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_2_n_0
    SLICE_X102Y462       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     5.458 r  kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[5]_i_1/O
                         net (fo=1, routed)           0.072     5.530    kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/p_0_out[5]
    SLICE_X102Y462       FDRE                                         r  kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.196     2.941    kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/clka
    SLICE_X102Y462       FDRE                                         r  kan_inst/gen_l0c5.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5]/C

Slack:                    inf
  Source:                 din[14][0]
                            (input port)
  Destination:            kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.416ns  (logic 0.766ns (14.150%)  route 4.650ns (85.850%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.199ns (routing 1.312ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU14                                              0.000     0.000 r  din[14][0] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_8__13/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.626     0.626 r  xpm_memory_base_inst_i_8__13/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.626    xpm_memory_base_inst_i_8__13/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.626 r  xpm_memory_base_inst_i_8__13/IBUFCTRL_INST/O
                         net (fo=236, routed)         4.593     5.219    kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/addra[0]
    SLICE_X104Y463       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     5.271 r  kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[2]_i_5/O
                         net (fo=1, routed)           0.017     5.288    kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[2]_i_5_n_0
    SLICE_X104Y463       MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.060     5.348 r  kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     5.348    kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]_i_2_n_0
    SLICE_X104Y463       MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     5.376 r  kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.040     5.416    kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/p_0_out[2]
    SLICE_X104Y463       FDRE                                         r  kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.199     2.944    kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/clka
    SLICE_X104Y463       FDRE                                         r  kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/C

Slack:                    inf
  Source:                 din[14][0]
                            (input port)
  Destination:            kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 0.766ns (14.265%)  route 4.606ns (85.735%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=2)
  Clock Path Skew:        2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.187ns (routing 1.312ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU14                                              0.000     0.000 f  din[14][0] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_8__13/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.626     0.626 f  xpm_memory_base_inst_i_8__13/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.626    xpm_memory_base_inst_i_8__13/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.626 f  xpm_memory_base_inst_i_8__13/IBUFCTRL_INST/O
                         net (fo=236, routed)         4.506     5.133    kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/addra[0]
    SLICE_X102Y459       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     5.221 r  kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[4]_i_2/O
                         net (fo=1, routed)           0.041     5.262    kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[4]_i_2_n_0
    SLICE_X102Y459       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     5.314 r  kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[4]_i_1/O
                         net (fo=1, routed)           0.059     5.373    kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/p_0_out[4]
    SLICE_X102Y459       FDRE                                         r  kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.187     2.933    kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/clka
    SLICE_X102Y459       FDRE                                         r  kan_inst/gen_l0c5.i14/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/C

Slack:                    inf
  Source:                 din[10][0]
                            (input port)
  Destination:            kan_inst/gen_l0c7.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.256ns  (logic 0.927ns (17.629%)  route 4.330ns (82.371%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.206ns (routing 1.312ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BB10                                              0.000     0.000 r  din[10][0] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_8__9/I
    BB10                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.691     0.691 r  xpm_memory_base_inst_i_8__9/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.691    xpm_memory_base_inst_i_8__9/OUT
    BB10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.691 r  xpm_memory_base_inst_i_8__9/IBUFCTRL_INST/O
                         net (fo=137, routed)         4.270     4.960    kan_inst/gen_l0c7.i09/rom_i/xpm_memory_base_inst/addra[0]
    SLICE_X104Y476       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     5.105 r  kan_inst/gen_l0c7.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[0]_i_5/O
                         net (fo=1, routed)           0.021     5.126    kan_inst/gen_l0c7.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[0]_i_5_n_0
    SLICE_X104Y476       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.061     5.187 r  kan_inst/gen_l0c7.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     5.187    kan_inst/gen_l0c7.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_2_n_0
    SLICE_X104Y476       MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     5.217 r  kan_inst/gen_l0c7.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.039     5.256    kan_inst/gen_l0c7.i09/rom_i/xpm_memory_base_inst/p_0_out[0]
    SLICE_X104Y476       FDRE                                         r  kan_inst/gen_l0c7.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.206     2.951    kan_inst/gen_l0c7.i09/rom_i/xpm_memory_base_inst/clka
    SLICE_X104Y476       FDRE                                         r  kan_inst/gen_l0c7.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C

Slack:                    inf
  Source:                 din[14][0]
                            (input port)
  Destination:            kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.256ns  (logic 0.856ns (16.296%)  route 4.399ns (83.704%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.144ns (routing 1.312ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU14                                              0.000     0.000 r  din[14][0] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_8__13/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.626     0.626 r  xpm_memory_base_inst_i_8__13/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.626    xpm_memory_base_inst_i_8__13/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.626 r  xpm_memory_base_inst_i_8__13/IBUFCTRL_INST/O
                         net (fo=236, routed)         4.356     4.983    kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/addra[0]
    SLICE_X94Y457        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     5.131 r  kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[0]_i_6/O
                         net (fo=1, routed)           0.009     5.140    kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[0]_i_6_n_0
    SLICE_X94Y457        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.056     5.196 r  kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     5.196    kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_3_n_0
    SLICE_X94Y457        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.222 r  kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.034     5.256    kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/p_0_out[0]
    SLICE_X94Y457        FDRE                                         r  kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.435     0.435 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.435    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.435 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.721    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.745 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        2.144     2.889    kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/clka
    SLICE_X94Y457        FDRE                                         r  kan_inst/gen_l0c4.i12/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[3][7]
                            (input port)
  Destination:            kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.206ns (26.383%)  route 0.574ns (73.617%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 MUXF8=1)
  Clock Path Skew:        2.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.519ns (routing 0.872ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN16                                              0.000     0.000 r  din[3][7] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_1__2/I
    AN16                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.187     0.187 r  xpm_memory_base_inst_i_1__2/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    xpm_memory_base_inst_i_1__2/OUT
    AN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.187 r  xpm_memory_base_inst_i_1__2/IBUFCTRL_INST/O
                         net (fo=99, routed)          0.565     0.751    kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/addra[7]
    SLICE_X100Y470       MUXF8 (Prop_F8MUX_TOP_SLICEM_S_O)
                                                      0.019     0.770 r  kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.009     0.779    kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/p_0_out[3]
    SLICE_X100Y470       FDRE                                         r  kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.519     2.226    kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/clka
    SLICE_X100Y470       FDRE                                         r  kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/C

Slack:                    inf
  Source:                 din[3][5]
                            (input port)
  Destination:            kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.204ns (26.097%)  route 0.578ns (73.903%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.510ns (routing 0.872ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM17                                              0.000     0.000 r  din[3][5] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_3__2/I
    AM17                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.180     0.180 r  xpm_memory_base_inst_i_3__2/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    xpm_memory_base_inst_i_3__2/OUT
    AM17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.180 r  xpm_memory_base_inst_i_3__2/IBUFCTRL_INST/O
                         net (fo=203, routed)         0.570     0.750    kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/addra[5]
    SLICE_X98Y473        MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.013     0.763 r  kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.763    kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_2_n_0
    SLICE_X98Y473        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.011     0.774 r  kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.008     0.782    kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/p_0_out[0]
    SLICE_X98Y473        FDRE                                         r  kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.510     2.218    kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/clka
    SLICE_X98Y473        FDRE                                         r  kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C

Slack:                    inf
  Source:                 din[3][6]
                            (input port)
  Destination:            kan_inst/gen_l0c5.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.201ns (25.531%)  route 0.585ns (74.469%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.872ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM16                                              0.000     0.000 r  din[3][6] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_2__2/I
    AM16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.177     0.177 r  xpm_memory_base_inst_i_2__2/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.177    xpm_memory_base_inst_i_2__2/OUT
    AM16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.177 r  xpm_memory_base_inst_i_2__2/IBUFCTRL_INST/O
                         net (fo=182, routed)         0.577     0.753    kan_inst/gen_l0c5.i03/rom_i/xpm_memory_base_inst/addra[6]
    SLICE_X98Y467        MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.013     0.766 r  kan_inst/gen_l0c5.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     0.766    kan_inst/gen_l0c5.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]_i_2_n_0
    SLICE_X98Y467        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.011     0.777 r  kan_inst/gen_l0c5.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.008     0.785    kan_inst/gen_l0c5.i03/rom_i/xpm_memory_base_inst/p_0_out[1]
    SLICE_X98Y467        FDRE                                         r  kan_inst/gen_l0c5.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.513     2.220    kan_inst/gen_l0c5.i03/rom_i/xpm_memory_base_inst/clka
    SLICE_X98Y467        FDRE                                         r  kan_inst/gen_l0c5.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/C

Slack:                    inf
  Source:                 din[3][6]
                            (input port)
  Destination:            kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.192ns (24.318%)  route 0.596ns (75.682%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 MUXF8=1)
  Clock Path Skew:        2.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.514ns (routing 0.872ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM16                                              0.000     0.000 r  din[3][6] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_2__2/I
    AM16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.177     0.177 r  xpm_memory_base_inst_i_2__2/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.177    xpm_memory_base_inst_i_2__2/OUT
    AM16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.177 r  xpm_memory_base_inst_i_2__2/IBUFCTRL_INST/O
                         net (fo=182, routed)         0.588     0.765    kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/addra[6]
    SLICE_X98Y470        MUXF8 (Prop_F8MUX_TOP_SLICEL_S_O)
                                                      0.015     0.780 r  kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.008     0.788    kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/p_0_out[1]
    SLICE_X98Y470        FDRE                                         r  kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.514     2.221    kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/clka
    SLICE_X98Y470        FDRE                                         r  kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/C

Slack:                    inf
  Source:                 din[3][5]
                            (input port)
  Destination:            kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.202ns (25.583%)  route 0.588ns (74.417%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        2.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.505ns (routing 0.872ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM17                                              0.000     0.000 r  din[3][5] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_3__2/I
    AM17                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.180     0.180 r  xpm_memory_base_inst_i_3__2/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    xpm_memory_base_inst_i_3__2/OUT
    AM17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.180 r  xpm_memory_base_inst_i_3__2/IBUFCTRL_INST/O
                         net (fo=203, routed)         0.562     0.742    kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/addra[5]
    SLICE_X99Y472        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     0.764 r  kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[2]_i_1/O
                         net (fo=1, routed)           0.026     0.790    kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/p_0_out[2]
    SLICE_X99Y472        FDRE                                         r  kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.505     2.212    kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/clka
    SLICE_X99Y472        FDRE                                         r  kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/C

Slack:                    inf
  Source:                 din[3][4]
                            (input port)
  Destination:            kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.214ns (27.032%)  route 0.578ns (72.968%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        2.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.521ns (routing 0.872ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL17                                              0.000     0.000 r  din[3][4] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_4__2/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.179     0.179 r  xpm_memory_base_inst_i_4__2/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.179    xpm_memory_base_inst_i_4__2/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.179 r  xpm_memory_base_inst_i_4__2/IBUFCTRL_INST/O
                         net (fo=233, routed)         0.561     0.740    kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/addra[4]
    SLICE_X101Y473       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.035     0.775 r  kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[4]_i_1/O
                         net (fo=1, routed)           0.017     0.792    kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/p_0_out[4]
    SLICE_X101Y473       FDRE                                         r  kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.521     2.228    kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/clka
    SLICE_X101Y473       FDRE                                         r  kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/C

Slack:                    inf
  Source:                 din[3][1]
                            (input port)
  Destination:            kan_inst/gen_l0c6.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.240ns (30.152%)  route 0.557ns (69.848%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.511ns (routing 0.872ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM20                                              0.000     0.000 r  din[3][1] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_7__2/I
    AM20                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.197     0.197 r  xpm_memory_base_inst_i_7__2/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.197    xpm_memory_base_inst_i_7__2/OUT
    AM20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.197 r  xpm_memory_base_inst_i_7__2/IBUFCTRL_INST/O
                         net (fo=238, routed)         0.542     0.739    kan_inst/gen_l0c6.i03/rom_i/xpm_memory_base_inst/addra[1]
    SLICE_X98Y479        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     0.761 r  kan_inst/gen_l0c6.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[4]_i_4/O
                         net (fo=1, routed)           0.007     0.768    kan_inst/gen_l0c6.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[4]_i_4_n_0
    SLICE_X98Y479        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     0.778 r  kan_inst/gen_l0c6.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     0.778    kan_inst/gen_l0c6.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]_i_2_n_0
    SLICE_X98Y479        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.011     0.789 r  kan_inst/gen_l0c6.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]_i_1/O
                         net (fo=1, routed)           0.008     0.797    kan_inst/gen_l0c6.i03/rom_i/xpm_memory_base_inst/p_0_out[4]
    SLICE_X98Y479        FDRE                                         r  kan_inst/gen_l0c6.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.511     2.218    kan_inst/gen_l0c6.i03/rom_i/xpm_memory_base_inst/clka
    SLICE_X98Y479        FDRE                                         r  kan_inst/gen_l0c6.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/C

Slack:                    inf
  Source:                 din[3][5]
                            (input port)
  Destination:            kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.215ns (26.822%)  route 0.587ns (73.178%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        2.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.505ns (routing 0.872ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM17                                              0.000     0.000 r  din[3][5] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_3__2/I
    AM17                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.180     0.180 r  xpm_memory_base_inst_i_3__2/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    xpm_memory_base_inst_i_3__2/OUT
    AM17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.180 r  xpm_memory_base_inst_i_3__2/IBUFCTRL_INST/O
                         net (fo=203, routed)         0.563     0.743    kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/addra[5]
    SLICE_X99Y472        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     0.778 r  kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[3]_i_1/O
                         net (fo=1, routed)           0.024     0.802    kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/p_0_out[3]
    SLICE_X99Y472        FDRE                                         r  kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.505     2.212    kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/clka
    SLICE_X99Y472        FDRE                                         r  kan_inst/gen_l0c0.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3]/C

Slack:                    inf
  Source:                 din[3][4]
                            (input port)
  Destination:            kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.203ns (25.108%)  route 0.605ns (74.892%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.516ns (routing 0.872ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL17                                              0.000     0.000 r  din[3][4] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_4__2/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.179     0.179 r  xpm_memory_base_inst_i_4__2/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.179    xpm_memory_base_inst_i_4__2/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.179 r  xpm_memory_base_inst_i_4__2/IBUFCTRL_INST/O
                         net (fo=233, routed)         0.597     0.776    kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/addra[4]
    SLICE_X101Y474       MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.013     0.789 r  kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     0.789    kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]_i_2_n_0
    SLICE_X101Y474       MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.011     0.800 r  kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.008     0.808    kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/p_0_out[1]
    SLICE_X101Y474       FDRE                                         r  kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.516     2.224    kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/clka
    SLICE_X101Y474       FDRE                                         r  kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/C

Slack:                    inf
  Source:                 din[3][4]
                            (input port)
  Destination:            kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.650ns period=1.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.207ns (25.482%)  route 0.605ns (74.518%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.517ns (routing 0.872ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL17                                              0.000     0.000 r  din[3][4] (IN)
                         net (fo=0)                   0.000     0.000    xpm_memory_base_inst_i_4__2/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.179     0.179 r  xpm_memory_base_inst_i_4__2/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.179    xpm_memory_base_inst_i_4__2/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.179 r  xpm_memory_base_inst_i_4__2/IBUFCTRL_INST/O
                         net (fo=233, routed)         0.596     0.775    kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/addra[4]
    SLICE_X102Y473       MUXF7 (Prop_F7MUX_GH_SLICEM_S_O)
                                                      0.015     0.790 r  kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.790    kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_2_n_0
    SLICE_X102Y473       MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.013     0.803 r  kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.009     0.812    kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/p_0_out[0]
    SLICE_X102Y473       FDRE                                         r  kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.507     0.507 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.507    clk_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.507 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.688    clk_IBUF
    BUFGCE_X1Y216        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4710, routed)        1.517     2.225    kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/clka
    SLICE_X102Y473       FDRE                                         r  kan_inst/gen_l0c7.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C





