//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG HEADER FOR STM32F4XX DISCOVERY TIMERS 1 - 14
//BY STUART MACVEIGH
//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------

//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR TIMER1
//---------------------------------
#define STM32F4xx_TIM1_CR1_CKD						0
#define STM32F4xx_TIM1_CR1_ARPE						0
#define STM32F4xx_TIM1_CR1_CMS						0
#define STM32F4xx_TIM1_CR1_DIR						0
#define STM32F4xx_TIM1_CR1_OPM						0
#define STM32F4xx_TIM1_CR1_URS						0
#define STM32F4xx_TIM1_CR1_UDIS						0

#define STM32F4xx_TIM1_CR2_OIS4						0
#define STM32F4xx_TIM1_CR2_OIS3N					0
#define STM32F4xx_TIM1_CR2_OIS3						0
#define STM32F4xx_TIM1_CR2_OIS2N					0
#define STM32F4xx_TIM1_CR2_OIS2						0
#define STM32F4xx_TIM1_CR2_OIS1N					0
#define STM32F4xx_TIM1_CR2_OIS1						0
#define STM32F4xx_TIM1_CR2_TI1S						0
#define STM32F4xx_TIM1_CR2_MMS						0
#define STM32F4xx_TIM1_CR2_CCDS						0
#define STM32F4xx_TIM1_CR2_CCUS						0
#define STM32F4xx_TIM1_CR2_CCPC						0

#define STM32F4xx_TIM1_SMCR_ETP						0
#define STM32F4xx_TIM1_SMCR_ECE						0
#define STM32F4xx_TIM1_SMCR_ETPS					0
#define STM32F4xx_TIM1_SMCR_ETF						0
#define STM32F4xx_TIM1_SMCR_MSM						0
#define STM32F4xx_TIM1_SMCR_TS						0
#define STM32F4xx_TIM1_SMCR_SMS						0

#define STM32F4xx_TIM1_DIER_TDE						0
#define STM32F4xx_TIM1_DIER_COMDE					0
#define STM32F4xx_TIM1_DIER_CC4DE					0
#define STM32F4xx_TIM1_DIER_CC3DE					0
#define STM32F4xx_TIM1_DIER_CC2DE					0
#define STM32F4xx_TIM1_DIER_CC1DE					0
#define STM32F4xx_TIM1_DIER_UDE						0
#define STM32F4xx_TIM1_DIER_BIE						0
#define STM32F4xx_TIM1_DIER_TIE						0
#define STM32F4xx_TIM1_DIER_COMIE					0
#define STM32F4xx_TIM1_DIER_CC4IE					0
#define STM32F4xx_TIM1_DIER_CC3IE					0
#define STM32F4xx_TIM1_DIER_CC2IE					0
#define STM32F4xx_TIM1_DIER_CC1IE					0
#define STM32F4xx_TIM1_DIER_UIE						0

#define STM32F4xx_TIM1_EGR_BG							0
#define STM32F4xx_TIM1_EGR_TG							0
#define STM32F4xx_TIM1_EGR_COMG						0
#define STM32F4xx_TIM1_EGR_CC4G						0
#define STM32F4xx_TIM1_EGR_CC3G						0
#define STM32F4xx_TIM1_EGR_CC2G						0
#define STM32F4xx_TIM1_EGR_CC1G						0
#define STM32F4xx_TIM1_EGR_UG							0

#define STM32F4xx_TIM1_CCMR1_OC2CE				0
#define STM32F4xx_TIM1_CCMR1_OC2M					0
#define STM32F4xx_TIM1_CCMR1_OC2PE				0
#define STM32F4xx_TIM1_CCMR1_OC2FE				0
#define STM32F4xx_TIM1_CCMR1_CC2S					0
#define STM32F4xx_TIM1_CCMR1_OC1CE				0
#define STM32F4xx_TIM1_CCMR1_OC1M					0
#define STM32F4xx_TIM1_CCMR1_OC1PE				0
#define STM32F4xx_TIM1_CCMR1_OC1FE				0
#define STM32F4xx_TIM1_CCMR1_CC1S					0

#define STM32F4xx_TIM1_CCMR2_OC4CE				0
#define STM32F4xx_TIM1_CCMR2_OC4M					0
#define STM32F4xx_TIM1_CCMR2_OC4PE				0
#define STM32F4xx_TIM1_CCMR2_OC4FE				0
#define STM32F4xx_TIM1_CCMR2_CC4S					0
#define STM32F4xx_TIM1_CCMR2_OC3CE				0
#define STM32F4xx_TIM1_CCMR2_OC3M					0
#define STM32F4xx_TIM1_CCMR2_OC3PE				0
#define STM32F4xx_TIM1_CCMR2_OC3FE				0
#define STM32F4xx_TIM1_CCMR2_CC3S					0

#define STM32F4xx_TIM1_CCER_CC4P					0
#define STM32F4xx_TIM1_CCER_CC4E					0
#define STM32F4xx_TIM1_CCER_CC3NP					0
#define STM32F4xx_TIM1_CCER_CC3NE					0
#define STM32F4xx_TIM1_CCER_CC3P					0
#define STM32F4xx_TIM1_CCER_CC3E					0
#define STM32F4xx_TIM1_CCER_CC2NP					0
#define STM32F4xx_TIM1_CCER_CC2NE					0
#define STM32F4xx_TIM1_CCER_CC2P					0
#define STM32F4xx_TIM1_CCER_CC2E					0
#define STM32F4xx_TIM1_CCER_CC1NP					0
#define STM32F4xx_TIM1_CCER_CC1NE					0
#define STM32F4xx_TIM1_CCER_CC1P					0
#define STM32F4xx_TIM1_CCER_CC1E					0

#define STM32F4xx_TIM1_RCR_REP						0

#define STM32F4xx_TIM1_BDTR_MOE						0
#define STM32F4xx_TIM1_BDTR_AOE						0
#define STM32F4xx_TIM1_BDTR_BKP						0
#define STM32F4xx_TIM1_BDTR_BKE						0
#define STM32F4xx_TIM1_BDTR_OSSR					0
#define STM32F4xx_TIM1_BDTR_OSSI					0
#define STM32F4xx_TIM1_BDTR_LOCK					0
#define STM32F4xx_TIM1_BDTR_DTG						0

#define STM32F4xx_TIM1_DCR_DBL						0
#define STM32F4xx_TIM1_DCR_DBA						0

#define STM32F4xx_TIM1_DMAR_DMAB					0


//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR TIMER2
//---------------------------------
#define STM32F4xx_TIM2_CR1_CKD						0
#define STM32F4xx_TIM2_CR1_ARPE						0
#define STM32F4xx_TIM2_CR1_CMS						0
#define STM32F4xx_TIM2_CR1_DIR						0
#define STM32F4xx_TIM2_CR1_OPM						0
#define STM32F4xx_TIM2_CR1_URS						0
#define STM32F4xx_TIM2_CR1_UDIS						0

#define STM32F4xx_TIM2_CR2_TI1S						0
#define STM32F4xx_TIM2_CR2_MMS						0
#define STM32F4xx_TIM2_CR2_CCDS						0

#define STM32F4xx_TIM2_SMCR_ETP						0
#define STM32F4xx_TIM2_SMCR_ECE						0
#define STM32F4xx_TIM2_SMCR_ETPS					0
#define STM32F4xx_TIM2_SMCR_ETF						0
#define STM32F4xx_TIM2_SMCR_MSM						0
#define STM32F4xx_TIM2_SMCR_TS						0
#define STM32F4xx_TIM2_SMCR_SMS						0

#define STM32F4xx_TIM2_DIER_TDE						0
#define STM32F4xx_TIM2_DIER_COMDE					0
#define STM32F4xx_TIM2_DIER_CC4DE					0
#define STM32F4xx_TIM2_DIER_CC3DE					0
#define STM32F4xx_TIM2_DIER_CC2DE					0
#define STM32F4xx_TIM2_DIER_CC1DE					0
#define STM32F4xx_TIM2_DIER_UDE						0
#define STM32F4xx_TIM2_DIER_TIE						0
#define STM32F4xx_TIM2_DIER_CC4IE					0
#define STM32F4xx_TIM2_DIER_CC3IE					0
#define STM32F4xx_TIM2_DIER_CC2IE					0
#define STM32F4xx_TIM2_DIER_CC1IE					0
#define STM32F4xx_TIM2_DIER_UIE						1

#define STM32F4xx_TIM2_EGR_TG							0
#define STM32F4xx_TIM2_EGR_CC4G						0
#define STM32F4xx_TIM2_EGR_CC3G						0
#define STM32F4xx_TIM2_EGR_CC2G						0
#define STM32F4xx_TIM2_EGR_CC1G						0
#define STM32F4xx_TIM2_EGR_UG							0

#define STM32F4xx_TIM2_CCMR1_OC2CE				0
#define STM32F4xx_TIM2_CCMR1_OC2M					0
#define STM32F4xx_TIM2_CCMR1_OC2PE				0
#define STM32F4xx_TIM2_CCMR1_OC2FE				0
#define STM32F4xx_TIM2_CCMR1_CC2S					0
#define STM32F4xx_TIM2_CCMR1_OC1CE				0
#define STM32F4xx_TIM2_CCMR1_OC1M					0
#define STM32F4xx_TIM2_CCMR1_OC1PE				0
#define STM32F4xx_TIM2_CCMR1_OC1FE				0
#define STM32F4xx_TIM2_CCMR1_CC1S					0

#define STM32F4xx_TIM2_CCMR2_OC4CE				0
#define STM32F4xx_TIM2_CCMR2_OC4M					0
#define STM32F4xx_TIM2_CCMR2_OC4PE				0
#define STM32F4xx_TIM2_CCMR2_OC4FE				0
#define STM32F4xx_TIM2_CCMR2_CC4S					0
#define STM32F4xx_TIM2_CCMR2_OC3CE				0
#define STM32F4xx_TIM2_CCMR2_OC3M					0
#define STM32F4xx_TIM2_CCMR2_OC3PE				0
#define STM32F4xx_TIM2_CCMR2_OC3FE				0
#define STM32F4xx_TIM2_CCMR2_CC3S					0

#define STM32F4xx_TIM2_CCER_CC4NP					0
#define STM32F4xx_TIM2_CCER_CC4P					0
#define STM32F4xx_TIM2_CCER_CC4E					0
#define STM32F4xx_TIM2_CCER_CC3NP					0
#define STM32F4xx_TIM2_CCER_CC3P					0
#define STM32F4xx_TIM2_CCER_CC3E					0
#define STM32F4xx_TIM2_CCER_CC2NP					0
#define STM32F4xx_TIM2_CCER_CC2P					0
#define STM32F4xx_TIM2_CCER_CC2E					0
#define STM32F4xx_TIM2_CCER_CC1NP					0
#define STM32F4xx_TIM2_CCER_CC1P					0
#define STM32F4xx_TIM2_CCER_CC1E					0

#define STM32F4xx_TIM2_RCR_REP						0

#define STM32F4xx_TIM2_BDTR_MOE						0
#define STM32F4xx_TIM2_BDTR_AOE						0
#define STM32F4xx_TIM2_BDTR_BKP						0
#define STM32F4xx_TIM2_BDTR_BKE						0
#define STM32F4xx_TIM2_BDTR_OSSR					0
#define STM32F4xx_TIM2_BDTR_OSSI					0
#define STM32F4xx_TIM2_BDTR_LOCK					0
#define STM32F4xx_TIM2_BDTR_DTG						0

#define STM32F4xx_TIM2_DCR_DBL						0
#define STM32F4xx_TIM2_DCR_DBA						0

#define STM32F4xx_TIM2_DMAR_DMAB					0

#define STM32F4xx_TIM2_OR_ITR1RMP					0
#define STM32F4xx_TIM2_OR_IT4RMP					0



//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR TIMER3
//---------------------------------
#define STM32F4xx_TIM3_CR1_CKD						0
#define STM32F4xx_TIM3_CR1_ARPE						0
#define STM32F4xx_TIM3_CR1_CMS						0
#define STM32F4xx_TIM3_CR1_DIR						0
#define STM32F4xx_TIM3_CR1_OPM						0
#define STM32F4xx_TIM3_CR1_URS						0
#define STM32F4xx_TIM3_CR1_UDIS						0

#define STM32F4xx_TIM3_CR2_TI1S						0
#define STM32F4xx_TIM3_CR2_MMS						0
#define STM32F4xx_TIM3_CR2_CCDS						0

#define STM32F4xx_TIM3_SMCR_ETP						0
#define STM32F4xx_TIM3_SMCR_ECE						0
#define STM32F4xx_TIM3_SMCR_ETPS					0
#define STM32F4xx_TIM3_SMCR_ETF						0
#define STM32F4xx_TIM3_SMCR_MSM						0
#define STM32F4xx_TIM3_SMCR_TS						0
#define STM32F4xx_TIM3_SMCR_SMS						0

#define STM32F4xx_TIM3_DIER_TDE						0
#define STM32F4xx_TIM3_DIER_COMDE					0
#define STM32F4xx_TIM3_DIER_CC4DE					0
#define STM32F4xx_TIM3_DIER_CC3DE					0
#define STM32F4xx_TIM3_DIER_CC2DE					0
#define STM32F4xx_TIM3_DIER_CC1DE					0
#define STM32F4xx_TIM3_DIER_UDE						0
#define STM32F4xx_TIM3_DIER_TIE						0
#define STM32F4xx_TIM3_DIER_CC4IE					0
#define STM32F4xx_TIM3_DIER_CC3IE					0
#define STM32F4xx_TIM3_DIER_CC2IE					0
#define STM32F4xx_TIM3_DIER_CC1IE					0
#define STM32F4xx_TIM3_DIER_UIE						0

#define STM32F4xx_TIM3_EGR_TG							0
#define STM32F4xx_TIM3_EGR_CC4G						0
#define STM32F4xx_TIM3_EGR_CC3G						0
#define STM32F4xx_TIM3_EGR_CC2G						0
#define STM32F4xx_TIM3_EGR_CC1G						0
#define STM32F4xx_TIM3_EGR_UG							0

#define STM32F4xx_TIM3_CCMR1_OC2CE				0
#define STM32F4xx_TIM3_CCMR1_OC2M					0
#define STM32F4xx_TIM3_CCMR1_OC2PE				0
#define STM32F4xx_TIM3_CCMR1_OC2FE				0
#define STM32F4xx_TIM3_CCMR1_CC2S					0
#define STM32F4xx_TIM3_CCMR1_OC1CE				0
#define STM32F4xx_TIM3_CCMR1_OC1M					0
#define STM32F4xx_TIM3_CCMR1_OC1PE				0
#define STM32F4xx_TIM3_CCMR1_OC1FE				0
#define STM32F4xx_TIM3_CCMR1_CC1S					0

#define STM32F4xx_TIM3_CCMR2_OC4CE				0
#define STM32F4xx_TIM3_CCMR2_OC4M					0
#define STM32F4xx_TIM3_CCMR2_OC4PE				0
#define STM32F4xx_TIM3_CCMR2_OC4FE				0
#define STM32F4xx_TIM3_CCMR2_CC4S					0
#define STM32F4xx_TIM3_CCMR2_OC3CE				0
#define STM32F4xx_TIM3_CCMR2_OC3M					6
#define STM32F4xx_TIM3_CCMR2_OC3PE				0
#define STM32F4xx_TIM3_CCMR2_OC3FE				0
#define STM32F4xx_TIM3_CCMR2_CC3S					0

#define STM32F4xx_TIM3_CCER_CC4NP					0
#define STM32F4xx_TIM3_CCER_CC4P					0
#define STM32F4xx_TIM3_CCER_CC4E					0
#define STM32F4xx_TIM3_CCER_CC3NP					0
#define STM32F4xx_TIM3_CCER_CC3P					0
#define STM32F4xx_TIM3_CCER_CC3E					1
#define STM32F4xx_TIM3_CCER_CC2NP					0
#define STM32F4xx_TIM3_CCER_CC2P					0
#define STM32F4xx_TIM3_CCER_CC2E					0
#define STM32F4xx_TIM3_CCER_CC1NP					0
#define STM32F4xx_TIM3_CCER_CC1P					0
#define STM32F4xx_TIM3_CCER_CC1E					0

#define STM32F4xx_TIM3_RCR_REP						0

#define STM32F4xx_TIM3_BDTR_MOE						0
#define STM32F4xx_TIM3_BDTR_AOE						0
#define STM32F4xx_TIM3_BDTR_BKP						0
#define STM32F4xx_TIM3_BDTR_BKE						0
#define STM32F4xx_TIM3_BDTR_OSSR					0
#define STM32F4xx_TIM3_BDTR_OSSI					0
#define STM32F4xx_TIM3_BDTR_LOCK					0
#define STM32F4xx_TIM3_BDTR_DTG						0

#define STM32F4xx_TIM3_DCR_DBL						0
#define STM32F4xx_TIM3_DCR_DBA						0

#define STM32F4xx_TIM3_DMAR_DMAB					0

#define STM32F4xx_TIM3_OR_ITR1RMP					0
#define STM32F4xx_TIM3_OR_IT4RMP					0

//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR TIMER4
//---------------------------------
#define STM32F4xx_TIM4_CR1_CKD						0
#define STM32F4xx_TIM4_CR1_ARPE						0
#define STM32F4xx_TIM4_CR1_CMS						0
#define STM32F4xx_TIM4_CR1_DIR						0
#define STM32F4xx_TIM4_CR1_OPM						0
#define STM32F4xx_TIM4_CR1_URS						0
#define STM32F4xx_TIM4_CR1_UDIS						0

#define STM32F4xx_TIM4_CR2_TI1S						0
#define STM32F4xx_TIM4_CR2_MMS						0
#define STM32F4xx_TIM4_CR2_CCDS						0

#define STM32F4xx_TIM4_SMCR_ETP						0
#define STM32F4xx_TIM4_SMCR_ECE						0
#define STM32F4xx_TIM4_SMCR_ETPS					0
#define STM32F4xx_TIM4_SMCR_ETF						0
#define STM32F4xx_TIM4_SMCR_MSM						0
#define STM32F4xx_TIM4_SMCR_TS						0
#define STM32F4xx_TIM4_SMCR_SMS						0

#define STM32F4xx_TIM4_DIER_TDE						0
#define STM32F4xx_TIM4_DIER_COMDE					0
#define STM32F4xx_TIM4_DIER_CC4DE					0
#define STM32F4xx_TIM4_DIER_CC3DE					0
#define STM32F4xx_TIM4_DIER_CC2DE					0
#define STM32F4xx_TIM4_DIER_CC1DE					0
#define STM32F4xx_TIM4_DIER_UDE						0
#define STM32F4xx_TIM4_DIER_TIE						0
#define STM32F4xx_TIM4_DIER_CC4IE					0
#define STM32F4xx_TIM4_DIER_CC3IE					0
#define STM32F4xx_TIM4_DIER_CC2IE					0
#define STM32F4xx_TIM4_DIER_CC1IE					0
#define STM32F4xx_TIM4_DIER_UIE						0

#define STM32F4xx_TIM4_EGR_TG							0
#define STM32F4xx_TIM4_EGR_CC4G						0
#define STM32F4xx_TIM4_EGR_CC3G						0
#define STM32F4xx_TIM4_EGR_CC2G						0
#define STM32F4xx_TIM4_EGR_CC1G						0
#define STM32F4xx_TIM4_EGR_UG							0

#define STM32F4xx_TIM4_CCMR1_OC2CE				0
#define STM32F4xx_TIM4_CCMR1_OC2M					0
#define STM32F4xx_TIM4_CCMR1_OC2PE				0
#define STM32F4xx_TIM4_CCMR1_OC2FE				0
#define STM32F4xx_TIM4_CCMR1_CC2S					0
#define STM32F4xx_TIM4_CCMR1_OC1CE				0
#define STM32F4xx_TIM4_CCMR1_OC1M					0
#define STM32F4xx_TIM4_CCMR1_OC1PE				0
#define STM32F4xx_TIM4_CCMR1_OC1FE				0
#define STM32F4xx_TIM4_CCMR1_CC1S					0

#define STM32F4xx_TIM4_CCMR2_OC4CE				0
#define STM32F4xx_TIM4_CCMR2_OC4M					0
#define STM32F4xx_TIM4_CCMR2_OC4PE				0
#define STM32F4xx_TIM4_CCMR2_OC4FE				0
#define STM32F4xx_TIM4_CCMR2_CC4S					0
#define STM32F4xx_TIM4_CCMR2_OC3CE				0
#define STM32F4xx_TIM4_CCMR2_OC3M					0
#define STM32F4xx_TIM4_CCMR2_OC3PE				0
#define STM32F4xx_TIM4_CCMR2_OC3FE				0
#define STM32F4xx_TIM4_CCMR2_CC3S					0

#define STM32F4xx_TIM4_CCER_CC4NP					0
#define STM32F4xx_TIM4_CCER_CC4P					0
#define STM32F4xx_TIM4_CCER_CC4E					0
#define STM32F4xx_TIM4_CCER_CC3NP					0
#define STM32F4xx_TIM4_CCER_CC3P					0
#define STM32F4xx_TIM4_CCER_CC3E					0
#define STM32F4xx_TIM4_CCER_CC2NP					0
#define STM32F4xx_TIM4_CCER_CC2P					0
#define STM32F4xx_TIM4_CCER_CC2E					0
#define STM32F4xx_TIM4_CCER_CC1NP					0
#define STM32F4xx_TIM4_CCER_CC1P					0
#define STM32F4xx_TIM4_CCER_CC1E					0

#define STM32F4xx_TIM4_RCR_REP						0

#define STM32F4xx_TIM4_BDTR_MOE						0
#define STM32F4xx_TIM4_BDTR_AOE						0
#define STM32F4xx_TIM4_BDTR_BKP						0
#define STM32F4xx_TIM4_BDTR_BKE						0
#define STM32F4xx_TIM4_BDTR_OSSR					0
#define STM32F4xx_TIM4_BDTR_OSSI					0
#define STM32F4xx_TIM4_BDTR_LOCK					0
#define STM32F4xx_TIM4_BDTR_DTG						0

#define STM32F4xx_TIM4_DCR_DBL						0
#define STM32F4xx_TIM4_DCR_DBA						0

#define STM32F4xx_TIM4_DMAR_DMAB					0

#define STM32F4xx_TIM4_OR_ITR1RMP					0
#define STM32F4xx_TIM4_OR_IT4RMP					0

//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR TIMER5
//---------------------------------
#define STM32F4xx_TIM5_CR1_CKD						0
#define STM32F4xx_TIM5_CR1_ARPE						0
#define STM32F4xx_TIM5_CR1_CMS						0
#define STM32F4xx_TIM5_CR1_DIR						0
#define STM32F4xx_TIM5_CR1_OPM						0
#define STM32F4xx_TIM5_CR1_URS						0
#define STM32F4xx_TIM5_CR1_UDIS						0

#define STM32F4xx_TIM5_CR2_TI1S						0
#define STM32F4xx_TIM5_CR2_MMS						0
#define STM32F4xx_TIM5_CR2_CCDS						0

#define STM32F4xx_TIM5_SMCR_ETP						0
#define STM32F4xx_TIM5_SMCR_ECE						0
#define STM32F4xx_TIM5_SMCR_ETPS					0
#define STM32F4xx_TIM5_SMCR_ETF						0
#define STM32F4xx_TIM5_SMCR_MSM						0
#define STM32F4xx_TIM5_SMCR_TS						0
#define STM32F4xx_TIM5_SMCR_SMS						0

#define STM32F4xx_TIM5_DIER_TDE						0
#define STM32F4xx_TIM5_DIER_COMDE					0
#define STM32F4xx_TIM5_DIER_CC4DE					0
#define STM32F4xx_TIM5_DIER_CC3DE					0
#define STM32F4xx_TIM5_DIER_CC2DE					0
#define STM32F4xx_TIM5_DIER_CC1DE					0
#define STM32F4xx_TIM5_DIER_UDE						0
#define STM32F4xx_TIM5_DIER_TIE						0
#define STM32F4xx_TIM5_DIER_CC4IE					0
#define STM32F4xx_TIM5_DIER_CC3IE					0
#define STM32F4xx_TIM5_DIER_CC2IE					0
#define STM32F4xx_TIM5_DIER_CC1IE					0
#define STM32F4xx_TIM5_DIER_UIE						0

#define STM32F4xx_TIM5_EGR_TG							0
#define STM32F4xx_TIM5_EGR_CC4G						0
#define STM32F4xx_TIM5_EGR_CC3G						0
#define STM32F4xx_TIM5_EGR_CC2G						0
#define STM32F4xx_TIM5_EGR_CC1G						0
#define STM32F4xx_TIM5_EGR_UG							0

#define STM32F4xx_TIM5_CCMR1_OC2CE				0
#define STM32F4xx_TIM5_CCMR1_OC2M					0
#define STM32F4xx_TIM5_CCMR1_OC2PE				0
#define STM32F4xx_TIM5_CCMR1_OC2FE				0
#define STM32F4xx_TIM5_CCMR1_CC2S					0
#define STM32F4xx_TIM5_CCMR1_OC1CE				0
#define STM32F4xx_TIM5_CCMR1_OC1M					0
#define STM32F4xx_TIM5_CCMR1_OC1PE				0
#define STM32F4xx_TIM5_CCMR1_OC1FE				0
#define STM32F4xx_TIM5_CCMR1_CC1S					0

#define STM32F4xx_TIM5_CCMR2_OC4CE				0
#define STM32F4xx_TIM5_CCMR2_OC4M					0
#define STM32F4xx_TIM5_CCMR2_OC4PE				0
#define STM32F4xx_TIM5_CCMR2_OC4FE				0
#define STM32F4xx_TIM5_CCMR2_CC4S					0
#define STM32F4xx_TIM5_CCMR2_OC3CE				0
#define STM32F4xx_TIM5_CCMR2_OC3M					0
#define STM32F4xx_TIM5_CCMR2_OC3PE				0
#define STM32F4xx_TIM5_CCMR2_OC3FE				0
#define STM32F4xx_TIM5_CCMR2_CC3S					0

#define STM32F4xx_TIM5_CCER_CC4NP					0
#define STM32F4xx_TIM5_CCER_CC4P					0
#define STM32F4xx_TIM5_CCER_CC4E					0
#define STM32F4xx_TIM5_CCER_CC3NP					0
#define STM32F4xx_TIM5_CCER_CC3P					0
#define STM32F4xx_TIM5_CCER_CC3E					0
#define STM32F4xx_TIM5_CCER_CC2NP					0
#define STM32F4xx_TIM5_CCER_CC2P					0
#define STM32F4xx_TIM5_CCER_CC2E					0
#define STM32F4xx_TIM5_CCER_CC1NP					0
#define STM32F4xx_TIM5_CCER_CC1P					0
#define STM32F4xx_TIM5_CCER_CC1E					0

#define STM32F4xx_TIM5_RCR_REP						0

#define STM32F4xx_TIM5_BDTR_MOE						0
#define STM32F4xx_TIM5_BDTR_AOE						0
#define STM32F4xx_TIM5_BDTR_BKP						0
#define STM32F4xx_TIM5_BDTR_BKE						0
#define STM32F4xx_TIM5_BDTR_OSSR					0
#define STM32F4xx_TIM5_BDTR_OSSI					0
#define STM32F4xx_TIM5_BDTR_LOCK					0
#define STM32F4xx_TIM5_BDTR_DTG						0

#define STM32F4xx_TIM5_DCR_DBL						0
#define STM32F4xx_TIM5_DCR_DBA						0

#define STM32F4xx_TIM5_DMAR_DMAB					0

#define STM32F4xx_TIM5_OR_ITR1RMP					0
#define STM32F4xx_TIM5_OR_IT4RMP					0

//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR TIMER6
//---------------------------------
#define STM32F4xx_TIM6_CR1_ARPE						0
#define STM32F4xx_TIM6_CR1_OPM						0
#define STM32F4xx_TIM6_CR1_URS						0
#define STM32F4xx_TIM6_CR1_UDIS						0

#define STM32F4xx_TIM6_CR2_MMS						0

#define STM32F4xx_TIM6_SMCR_ETP						0
#define STM32F4xx_TIM6_SMCR_ECE						0
#define STM32F4xx_TIM6_SMCR_ETPS					0
#define STM32F4xx_TIM6_SMCR_ETF						0
#define STM32F4xx_TIM6_SMCR_MSM						0
#define STM32F4xx_TIM6_SMCR_TS						0
#define STM32F4xx_TIM6_SMCR_SMS						0

#define STM32F4xx_TIM6_DIER_UDE						0
#define STM32F4xx_TIM6_DIER_UIE						0

#define STM32F4xx_TIM6_EGR_UG							0


//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR TIMER7
//---------------------------------
#define STM32F4xx_TIM7_CR1_ARPE						0
#define STM32F4xx_TIM7_CR1_OPM						0
#define STM32F4xx_TIM7_CR1_URS						0
#define STM32F4xx_TIM7_CR1_UDIS						0

#define STM32F4xx_TIM7_CR2_MMS						0

#define STM32F4xx_TIM7_SMCR_ETP						0
#define STM32F4xx_TIM7_SMCR_ECE						0
#define STM32F4xx_TIM7_SMCR_ETPS					0
#define STM32F4xx_TIM7_SMCR_ETF						0
#define STM32F4xx_TIM7_SMCR_MSM						0
#define STM32F4xx_TIM7_SMCR_TS						0
#define STM32F4xx_TIM7_SMCR_SMS						0

#define STM32F4xx_TIM7_DIER_UDE						0
#define STM32F4xx_TIM7_DIER_UIE						0

#define STM32F4xx_TIM7_EGR_UG							0


//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR TIMER8
//---------------------------------
#define STM32F4xx_TIM8_CR1_CKD						0
#define STM32F4xx_TIM8_CR1_ARPE						0
#define STM32F4xx_TIM8_CR1_CMS						0
#define STM32F4xx_TIM8_CR1_DIR						0
#define STM32F4xx_TIM8_CR1_OPM						0
#define STM32F4xx_TIM8_CR1_URS						0
#define STM32F4xx_TIM8_CR1_UDIS						0

#define STM32F4xx_TIM8_CR2_OIS4						0
#define STM32F4xx_TIM8_CR2_OIS3N					0
#define STM32F4xx_TIM8_CR2_OIS3						0
#define STM32F4xx_TIM8_CR2_OIS2N					0
#define STM32F4xx_TIM8_CR2_OIS2						0
#define STM32F4xx_TIM8_CR2_OIS1N					0
#define STM32F4xx_TIM8_CR2_OIS1						0
#define STM32F4xx_TIM8_CR2_TI1S						0
#define STM32F4xx_TIM8_CR2_MMS						0
#define STM32F4xx_TIM8_CR2_CCDS						0
#define STM32F4xx_TIM8_CR2_CCUS						0
#define STM32F4xx_TIM8_CR2_CCPC						0

#define STM32F4xx_TIM8_SMCR_ETP						0
#define STM32F4xx_TIM8_SMCR_ECE						0
#define STM32F4xx_TIM8_SMCR_ETPS					0
#define STM32F4xx_TIM8_SMCR_ETF						0
#define STM32F4xx_TIM8_SMCR_MSM						0
#define STM32F4xx_TIM8_SMCR_TS						0
#define STM32F4xx_TIM8_SMCR_SMS						0

#define STM32F4xx_TIM8_DIER_TDE						0
#define STM32F4xx_TIM8_DIER_COMDE					0
#define STM32F4xx_TIM8_DIER_CC4DE					0
#define STM32F4xx_TIM8_DIER_CC3DE					0
#define STM32F4xx_TIM8_DIER_CC2DE					0
#define STM32F4xx_TIM8_DIER_CC1DE					0
#define STM32F4xx_TIM8_DIER_UDE						0
#define STM32F4xx_TIM8_DIER_BIE						0
#define STM32F4xx_TIM8_DIER_TIE						0
#define STM32F4xx_TIM8_DIER_COMIE					0
#define STM32F4xx_TIM8_DIER_CC4IE					0
#define STM32F4xx_TIM8_DIER_CC3IE					0
#define STM32F4xx_TIM8_DIER_CC2IE					0
#define STM32F4xx_TIM8_DIER_CC1IE					0
#define STM32F4xx_TIM8_DIER_UIE						0

#define STM32F4xx_TIM8_EGR_BG							0
#define STM32F4xx_TIM8_EGR_TG							0
#define STM32F4xx_TIM8_EGR_COMG						0
#define STM32F4xx_TIM8_EGR_CC4G						0
#define STM32F4xx_TIM8_EGR_CC3G						0
#define STM32F4xx_TIM8_EGR_CC2G						0
#define STM32F4xx_TIM8_EGR_CC1G						0
#define STM32F4xx_TIM8_EGR_UG							0

#define STM32F4xx_TIM8_CCMR1_OC2CE				0
#define STM32F4xx_TIM8_CCMR1_OC2M					0
#define STM32F4xx_TIM8_CCMR1_OC2PE				0
#define STM32F4xx_TIM8_CCMR1_OC2FE				0
#define STM32F4xx_TIM8_CCMR1_CC2S					0
#define STM32F4xx_TIM8_CCMR1_OC1CE				0
#define STM32F4xx_TIM8_CCMR1_OC1M					0
#define STM32F4xx_TIM8_CCMR1_OC1PE				0
#define STM32F4xx_TIM8_CCMR1_OC1FE				0
#define STM32F4xx_TIM8_CCMR1_CC1S					0

#define STM32F4xx_TIM8_CCMR2_OC4CE				0
#define STM32F4xx_TIM8_CCMR2_OC4M					0
#define STM32F4xx_TIM8_CCMR2_OC4PE				0
#define STM32F4xx_TIM8_CCMR2_OC4FE				0
#define STM32F4xx_TIM8_CCMR2_CC4S					0
#define STM32F4xx_TIM8_CCMR2_OC3CE				0
#define STM32F4xx_TIM8_CCMR2_OC3M					0
#define STM32F4xx_TIM8_CCMR2_OC3PE				0
#define STM32F4xx_TIM8_CCMR2_OC3FE				0
#define STM32F4xx_TIM8_CCMR2_CC3S					0

#define STM32F4xx_TIM8_CCER_CC4P					0
#define STM32F4xx_TIM8_CCER_CC4E					0
#define STM32F4xx_TIM8_CCER_CC3NP					0
#define STM32F4xx_TIM8_CCER_CC3NE					0
#define STM32F4xx_TIM8_CCER_CC3P					0
#define STM32F4xx_TIM8_CCER_CC3E					0
#define STM32F4xx_TIM8_CCER_CC2NP					0
#define STM32F4xx_TIM8_CCER_CC2NE					0
#define STM32F4xx_TIM8_CCER_CC2P					0
#define STM32F4xx_TIM8_CCER_CC2E					0
#define STM32F4xx_TIM8_CCER_CC1NP					0
#define STM32F4xx_TIM8_CCER_CC1NE					0
#define STM32F4xx_TIM8_CCER_CC1P					0
#define STM32F4xx_TIM8_CCER_CC1E					0

#define STM32F4xx_TIM8_RCR_REP						0

#define STM32F4xx_TIM8_BDTR_MOE						0
#define STM32F4xx_TIM8_BDTR_AOE						0
#define STM32F4xx_TIM8_BDTR_BKP						0
#define STM32F4xx_TIM8_BDTR_BKE						0
#define STM32F4xx_TIM8_BDTR_OSSR					0
#define STM32F4xx_TIM8_BDTR_OSSI					0
#define STM32F4xx_TIM8_BDTR_LOCK					0
#define STM32F4xx_TIM8_BDTR_DTG						0

#define STM32F4xx_TIM8_DCR_DBL						0
#define STM32F4xx_TIM8_DCR_DBA						0

#define STM32F4xx_TIM8_DMAR_DMAB					0


//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR TIMER9
//---------------------------------
#define STM32F4xx_TIM9_CR1_CKD						0
#define STM32F4xx_TIM9_CR1_ARPE						0
#define STM32F4xx_TIM9_CR1_OPM						0
#define STM32F4xx_TIM9_CR1_URS						0
#define STM32F4xx_TIM9_CR1_UDIS						0

#define STM32F4xx_TIM9_CR2_MMS						0

#define STM32F4xx_TIM9_SMCR_MSM						0
#define STM32F4xx_TIM9_SMCR_TS						0
#define STM32F4xx_TIM9_SMCR_SMS						0

#define STM32F4xx_TIM9_DIER_TIE						0
#define STM32F4xx_TIM9_DIER_CC2IE					0
#define STM32F4xx_TIM9_DIER_CC1IE					0
#define STM32F4xx_TIM9_DIER_UIE						0

#define STM32F4xx_TIM9_EGR_TG							0
#define STM32F4xx_TIM9_EGR_CC2G						0
#define STM32F4xx_TIM9_EGR_CC1G						0
#define STM32F4xx_TIM9_EGR_UG							0

#define STM32F4xx_TIM9_CCMR1_OC2M					0
#define STM32F4xx_TIM9_CCMR1_OC2PE				0
#define STM32F4xx_TIM9_CCMR1_OC2FE				0
#define STM32F4xx_TIM9_CCMR1_CC2S					0
#define STM32F4xx_TIM9_CCMR1_OC1M					0
#define STM32F4xx_TIM9_CCMR1_OC1PE				0
#define STM32F4xx_TIM9_CCMR1_OC1FE				0
#define STM32F4xx_TIM9_CCMR1_CC1S					0

#define STM32F4xx_TIM9_CCER_CC2NP					0
#define STM32F4xx_TIM9_CCER_CC2P					0
#define STM32F4xx_TIM9_CCER_CC2E					0
#define STM32F4xx_TIM9_CCER_CC1NP					0
#define STM32F4xx_TIM9_CCER_CC1P					0
#define STM32F4xx_TIM9_CCER_CC1E					0

#define STM32F4xx_TIM9_RCR_REP						0

#define STM32F4xx_TIM9_BDTR_MOE						0
#define STM32F4xx_TIM9_BDTR_AOE						0
#define STM32F4xx_TIM9_BDTR_BKP						0
#define STM32F4xx_TIM9_BDTR_BKE						0
#define STM32F4xx_TIM9_BDTR_OSSR					0
#define STM32F4xx_TIM9_BDTR_OSSI					0
#define STM32F4xx_TIM9_BDTR_LOCK					0
#define STM32F4xx_TIM9_BDTR_DTG						0

#define STM32F4xx_TIM9_DCR_DBL						0
#define STM32F4xx_TIM9_DCR_DBA						0

#define STM32F4xx_TIM9_DMAR_DMAB					0


//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR TIMER10
//---------------------------------
#define STM32F4xx_TIM10_CR1_CKD						0
#define STM32F4xx_TIM10_CR1_ARPE					0
#define STM32F4xx_TIM10_CR1_URS						0
#define STM32F4xx_TIM10_CR1_UDIS					0

#define STM32F4xx_TIM10_DIER_CC1IE				0
#define STM32F4xx_TIM10_DIER_UIE					0

#define STM32F4xx_TIM10_EGR_CC1G					0
#define STM32F4xx_TIM10_EGR_UG						0

#define STM32F4xx_TIM10_CCMR1_OC1M				0
#define STM32F4xx_TIM10_CCMR1_OC1PE				0
#define STM32F4xx_TIM10_CCMR1_OC1FE				0
#define STM32F4xx_TIM10_CCMR1_CC1S				0

#define STM32F4xx_TIM10_CCER_CC1NP				0
#define STM32F4xx_TIM10_CCER_CC1P					0
#define STM32F4xx_TIM10_CCER_CC1E					0

#define STM32F4xx_TIM10_RCR_REP						0

#define STM32F4xx_TIM10_BDTR_MOE					0
#define STM32F4xx_TIM10_BDTR_AOE					0
#define STM32F4xx_TIM10_BDTR_BKP					0
#define STM32F4xx_TIM10_BDTR_BKE					0
#define STM32F4xx_TIM10_BDTR_OSSR					0
#define STM32F4xx_TIM10_BDTR_OSSI					0
#define STM32F4xx_TIM10_BDTR_LOCK					0
#define STM32F4xx_TIM10_BDTR_DTG					0

#define STM32F4xx_TIM10_DCR_DBL						0
#define STM32F4xx_TIM10_DCR_DBA						0

#define STM32F4xx_TIM10_DMAR_DMAB					0


//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR TIMER11
//---------------------------------
#define STM32F4xx_TIM11_CR1_CKD						0
#define STM32F4xx_TIM11_CR1_ARPE					0
#define STM32F4xx_TIM11_CR1_URS						0
#define STM32F4xx_TIM11_CR1_UDIS					0

#define STM32F4xx_TIM11_DIER_CC1IE				0
#define STM32F4xx_TIM11_DIER_UIE					0

#define STM32F4xx_TIM11_EGR_CC1G					0
#define STM32F4xx_TIM11_EGR_UG						0

#define STM32F4xx_TIM11_CCMR1_OC1M				0
#define STM32F4xx_TIM11_CCMR1_OC1PE				0
#define STM32F4xx_TIM11_CCMR1_OC1FE				0
#define STM32F4xx_TIM11_CCMR1_CC1S				0

#define STM32F4xx_TIM11_CCER_CC1NP				0
#define STM32F4xx_TIM11_CCER_CC1P					0
#define STM32F4xx_TIM11_CCER_CC1E					0

#define STM32F4xx_TIM11_RCR_REP						0

#define STM32F4xx_TIM11_BDTR_MOE					0
#define STM32F4xx_TIM11_BDTR_AOE					0
#define STM32F4xx_TIM11_BDTR_BKP					0
#define STM32F4xx_TIM11_BDTR_BKE					0
#define STM32F4xx_TIM11_BDTR_OSSR					0
#define STM32F4xx_TIM11_BDTR_OSSI					0
#define STM32F4xx_TIM11_BDTR_LOCK					0
#define STM32F4xx_TIM11_BDTR_DTG					0

#define STM32F4xx_TIM11_DCR_DBL						0
#define STM32F4xx_TIM11_DCR_DBA						0

#define STM32F4xx_TIM11_DMAR_DMAB					0



//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR TIMER12
//---------------------------------
#define STM32F4xx_TIM12_CR1_CKD						0
#define STM32F4xx_TIM12_CR1_ARPE					0
#define STM32F4xx_TIM12_CR1_OPM						0
#define STM32F4xx_TIM12_CR1_URS						0
#define STM32F4xx_TIM12_CR1_UDIS					0

#define STM32F4xx_TIM12_CR2_MMS						0

#define STM32F4xx_TIM12_SMCR_MSM					0
#define STM32F4xx_TIM12_SMCR_TS						0
#define STM32F4xx_TIM12_SMCR_SMS					0

#define STM32F4xx_TIM12_DIER_TIE					0
#define STM32F4xx_TIM12_DIER_CC2IE				0
#define STM32F4xx_TIM12_DIER_CC1IE				0
#define STM32F4xx_TIM12_DIER_UIE					0

#define STM32F4xx_TIM12_EGR_TG						0
#define STM32F4xx_TIM12_EGR_CC2G					0
#define STM32F4xx_TIM12_EGR_CC1G					0
#define STM32F4xx_TIM12_EGR_UG						0

#define STM32F4xx_TIM12_CCMR1_OC2M				0
#define STM32F4xx_TIM12_CCMR1_OC2PE				0
#define STM32F4xx_TIM12_CCMR1_OC2FE				0
#define STM32F4xx_TIM12_CCMR1_CC2S				0
#define STM32F4xx_TIM12_CCMR1_OC1M				0
#define STM32F4xx_TIM12_CCMR1_OC1PE				0
#define STM32F4xx_TIM12_CCMR1_OC1FE				0
#define STM32F4xx_TIM12_CCMR1_CC1S				0

#define STM32F4xx_TIM12_CCER_CC2NP				0
#define STM32F4xx_TIM12_CCER_CC2P					0
#define STM32F4xx_TIM12_CCER_CC2E					0
#define STM32F4xx_TIM12_CCER_CC1NP				0
#define STM32F4xx_TIM12_CCER_CC1P					0
#define STM32F4xx_TIM12_CCER_CC1E					0

#define STM32F4xx_TIM12_RCR_REP						0

#define STM32F4xx_TIM12_BDTR_MOE					0
#define STM32F4xx_TIM12_BDTR_AOE					0
#define STM32F4xx_TIM12_BDTR_BKP					0
#define STM32F4xx_TIM12_BDTR_BKE					0
#define STM32F4xx_TIM12_BDTR_OSSR					0
#define STM32F4xx_TIM12_BDTR_OSSI					0
#define STM32F4xx_TIM12_BDTR_LOCK					0
#define STM32F4xx_TIM12_BDTR_DTG					0

#define STM32F4xx_TIM12_DCR_DBL						0
#define STM32F4xx_TIM12_DCR_DBA						0

#define STM32F4xx_TIM12_DMAR_DMAB					0


//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR TIMER13
//---------------------------------
#define STM32F4xx_TIM13_CR1_CKD						0
#define STM32F4xx_TIM13_CR1_ARPE					0
#define STM32F4xx_TIM13_CR1_URS						0
#define STM32F4xx_TIM13_CR1_UDIS					0

#define STM32F4xx_TIM13_DIER_CC1IE				0
#define STM32F4xx_TIM13_DIER_UIE					0

#define STM32F4xx_TIM13_EGR_CC1G					0
#define STM32F4xx_TIM13_EGR_UG						0

#define STM32F4xx_TIM13_CCMR1_OC1M				0
#define STM32F4xx_TIM13_CCMR1_OC1PE				0
#define STM32F4xx_TIM13_CCMR1_OC1FE				0
#define STM32F4xx_TIM13_CCMR1_CC1S				0

#define STM32F4xx_TIM13_CCER_CC1NP				0
#define STM32F4xx_TIM13_CCER_CC1P					0
#define STM32F4xx_TIM13_CCER_CC1E					0

#define STM32F4xx_TIM13_RCR_REP						0

#define STM32F4xx_TIM13_BDTR_MOE					0
#define STM32F4xx_TIM13_BDTR_AOE					0
#define STM32F4xx_TIM13_BDTR_BKP					0
#define STM32F4xx_TIM13_BDTR_BKE					0
#define STM32F4xx_TIM13_BDTR_OSSR					0
#define STM32F4xx_TIM13_BDTR_OSSI					0
#define STM32F4xx_TIM13_BDTR_LOCK					0
#define STM32F4xx_TIM13_BDTR_DTG					0

#define STM32F4xx_TIM13_DCR_DBL						0
#define STM32F4xx_TIM13_DCR_DBA						0

#define STM32F4xx_TIM13_DMAR_DMAB					0


//------------------------------------------------------------------------------------
//------------------------------------------------------------------------------------
//CONFIG SETTINGS FOR TIMER14
//---------------------------------
#define STM32F4xx_TIM14_CR1_CKD						0
#define STM32F4xx_TIM14_CR1_ARPE					0
#define STM32F4xx_TIM14_CR1_URS						0
#define STM32F4xx_TIM14_CR1_UDIS					0

#define STM32F4xx_TIM14_DIER_CC1IE				0
#define STM32F4xx_TIM14_DIER_UIE					0

#define STM32F4xx_TIM14_EGR_CC1G					0
#define STM32F4xx_TIM14_EGR_UG						0

#define STM32F4xx_TIM14_CCMR1_OC1M				0
#define STM32F4xx_TIM14_CCMR1_OC1PE				0
#define STM32F4xx_TIM14_CCMR1_OC1FE				0
#define STM32F4xx_TIM14_CCMR1_CC1S				0

#define STM32F4xx_TIM14_CCER_CC1NP				0
#define STM32F4xx_TIM14_CCER_CC1P					0
#define STM32F4xx_TIM14_CCER_CC1E					0

#define STM32F4xx_TIM14_RCR_REP						0

#define STM32F4xx_TIM14_BDTR_MOE					0
#define STM32F4xx_TIM14_BDTR_AOE					0
#define STM32F4xx_TIM14_BDTR_BKP					0
#define STM32F4xx_TIM14_BDTR_BKE					0
#define STM32F4xx_TIM14_BDTR_OSSR					0
#define STM32F4xx_TIM14_BDTR_OSSI					0
#define STM32F4xx_TIM14_BDTR_LOCK					0
#define STM32F4xx_TIM14_BDTR_DTG					0

#define STM32F4xx_TIM14_DCR_DBL						0
#define STM32F4xx_TIM14_DCR_DBA						0

#define STM32F4xx_TIM14_DMAR_DMAB					0


//====================================================================================
//====================================================================================
//====================================================================================
//DO NOT CHANGE ANY SETTINGS BEYOND THIS POINT!!
//====================================================================================
//====================================================================================
//REGISTER CONSTRUCTION FOR TIM1
#define STM32F4xx_TIM1_CR1								((STM32F4xx_TIM1_CR1_CKD<<8)|(STM32F4xx_TIM1_CR1_ARPE<<7)|(STM32F4xx_TIM1_CR1_CMS<<5)|(STM32F4xx_TIM1_CR1_DIR<<4)|(STM32F4xx_TIM1_CR1_OPM<<3)|(STM32F4xx_TIM1_CR1_URS<<2)|(STM32F4xx_TIM1_CR1_UDIS<<1))
#define STM32F4xx_TIM1_CR2								((STM32F4xx_TIM1_CR2_OIS4<<14)|(STM32F4xx_TIM1_CR2_OIS3N<<13)|(STM32F4xx_TIM1_CR2_OIS3<<12)|(STM32F4xx_TIM1_CR2_OIS2N<<11)|(STM32F4xx_TIM1_CR2_OIS2<<10)|(STM32F4xx_TIM1_CR2_OIS1N<<9)|(STM32F4xx_TIM1_CR2_OIS1<<8)|(STM32F4xx_TIM1_CR2_TI1S<<7)|(STM32F4xx_TIM1_CR2_MMS<<4)|(STM32F4xx_TIM1_CR2_CCDS<<3)|(STM32F4xx_TIM1_CR2_CCUS<<2)|(STM32F4xx_TIM1_CR2_CCPC<<0))
#define STM32F4xx_TIM1_SMCR								((STM32F4xx_TIM1_SMCR_ETP<<15)|(STM32F4xx_TIM1_SMCR_ECE<<14)|(STM32F4xx_TIM1_SMCR_ETPS<<12)|(STM32F4xx_TIM1_SMCR_ETF<<8)|(STM32F4xx_TIM1_SMCR_MSM<<7)|(STM32F4xx_TIM1_SMCR_TS<<4)|(STM32F4xx_TIM1_SMCR_SMS<<0))
#define STM32F4xx_TIM1_DIER								((STM32F4xx_TIM1_DIER_TDE<<14)|(STM32F4xx_TIM1_DIER_COMDE<<13)|(STM32F4xx_TIM1_DIER_CC4DE<<12)|(STM32F4xx_TIM1_DIER_CC3DE<<11)|(STM32F4xx_TIM1_DIER_CC2DE<<10)|(STM32F4xx_TIM1_DIER_CC1DE<<9)|(STM32F4xx_TIM1_DIER_UDE<<8)|(STM32F4xx_TIM1_DIER_BIE<<7)|(STM32F4xx_TIM1_DIER_TIE<<6)|(STM32F4xx_TIM1_DIER_COMIE<<5)|(STM32F4xx_TIM1_DIER_CC4IE<<4)|(STM32F4xx_TIM1_DIER_CC3IE<<3)|(STM32F4xx_TIM1_DIER_CC2IE<<2)|(STM32F4xx_TIM1_DIER_CC1IE<<1)|(STM32F4xx_TIM1_DIER_UIE<<0))
#define STM32F4xx_TIM1_EGR								((STM32F4xx_TIM1_EGR_BG<<7)|(STM32F4xx_TIM1_EGR_TG<<6)|(STM32F4xx_TIM1_EGR_COMG<<5)|(STM32F4xx_TIM1_EGR_CC4G<<4)|(STM32F4xx_TIM1_EGR_CC3G<<3)|(STM32F4xx_TIM1_EGR_CC2G<<2)|(STM32F4xx_TIM1_EGR_CC1G<<1)|(STM32F4xx_TIM1_EGR_UG<<0))
#define STM32F4xx_TIM1_CCMR1							((STM32F4xx_TIM1_CCMR1_OC2CE<<15)|(STM32F4xx_TIM1_CCMR1_OC2M<<12)|(STM32F4xx_TIM1_CCMR1_OC2PE<<11)|(STM32F4xx_TIM1_CCMR1_OC2FE<<10)|(STM32F4xx_TIM1_CCMR1_CC2S<<8)|(STM32F4xx_TIM1_CCMR1_OC1CE<<7)|(STM32F4xx_TIM1_CCMR1_OC1M<<4)|(STM32F4xx_TIM1_CCMR1_OC1PE<<3)|(STM32F4xx_TIM1_CCMR1_OC1FE<<2)|(STM32F4xx_TIM1_CCMR1_CC1S<<0))
#define STM32F4xx_TIM1_CCMR2							((STM32F4xx_TIM1_CCMR2_OC4CE<<15)|(STM32F4xx_TIM1_CCMR2_OC4M<<12)|(STM32F4xx_TIM1_CCMR2_OC4PE<<11)|(STM32F4xx_TIM1_CCMR2_OC4FE<<10)|(STM32F4xx_TIM1_CCMR2_CC4S<<8)|(STM32F4xx_TIM1_CCMR2_OC3CE<<7)|(STM32F4xx_TIM1_CCMR2_OC3M<<4)|(STM32F4xx_TIM1_CCMR2_OC3PE<<3)|(STM32F4xx_TIM1_CCMR2_OC3FE<<2)|(STM32F4xx_TIM1_CCMR2_CC3S<<0))
#define STM32F4xx_TIM1_CCER								((STM32F4xx_TIM1_CCER_CC4P<<13)|(STM32F4xx_TIM1_CCER_CC4E<<12)|(STM32F4xx_TIM1_CCER_CC3NP<<11)|(STM32F4xx_TIM1_CCER_CC3NE<<10)|(STM32F4xx_TIM1_CCER_CC3P<<9)|(STM32F4xx_TIM1_CCER_CC3E<<8)|(STM32F4xx_TIM1_CCER_CC2NP<<7)|(STM32F4xx_TIM1_CCER_CC2NE<<6)|(STM32F4xx_TIM1_CCER_CC2P<<5)|(STM32F4xx_TIM1_CCER_CC2E<<4)|(STM32F4xx_TIM1_CCER_CC1NP<<3)|(STM32F4xx_TIM1_CCER_CC1NE<<2)|(STM32F4xx_TIM1_CCER_CC1P<<1)|(STM32F4xx_TIM1_CCER_CC1E<<0))
#define TMR1															TIM1->CNT
#define PSC1															TIM1->PSC
#define PR1																TIM1->ARR
#define STM32F4xx_TIM1_RCR								((STM32F4xx_TIM1_RCR_REP<<0))
#define T1CCR1														TIM1->CCR1
#define T1CCR2														TIM1->CCR2
#define T1CCR3														TIM1->CCR3
#define T1CCR4														TIM1->CCR4
#define STM32F4xx_TIM1_BDTR								((STM32F4xx_TIM1_BDTR_MOE<<15)|(STM32F4xx_TIM1_BDTR_AOE<<14)|(STM32F4xx_TIM1_BDTR_BKP<<13)|(STM32F4xx_TIM1_BDTR_BKE<<12)|(STM32F4xx_TIM1_BDTR_OSSR<<11)|(STM32F4xx_TIM1_BDTR_OSSI<<10)|(STM32F4xx_TIM1_BDTR_LOCK<<8)|(STM32F4xx_TIM1_BDTR_DTG<<0))
#define STM32F4xx_TIM1_DCR								((STM32F4xx_TIM1_DCR_DBL<<8)|(STM32F4xx_TIM1_DCR_DBA<<0))
#define STM32F4xx_TIM1_DMAR								((STM32F4xx_TIM1_DMAR_DMAB<<0))

//REGISTER CONSTRUCTION FOR TIM2
#define STM32F4xx_TIM2_CR1								((STM32F4xx_TIM2_CR1_CKD<<8)|(STM32F4xx_TIM2_CR1_ARPE<<7)|(STM32F4xx_TIM2_CR1_CMS<<5)|(STM32F4xx_TIM2_CR1_DIR<<4)|(STM32F4xx_TIM2_CR1_OPM<<3)|(STM32F4xx_TIM2_CR1_URS<<2)|(STM32F4xx_TIM2_CR1_UDIS<<1))
#define STM32F4xx_TIM2_CR2								((STM32F4xx_TIM2_CR2_TI1S<<7)|(STM32F4xx_TIM2_CR2_MMS<<4)|(STM32F4xx_TIM2_CR2_CCDS<<3))
#define STM32F4xx_TIM2_SMCR								((STM32F4xx_TIM2_SMCR_ETP<<15)|(STM32F4xx_TIM2_SMCR_ECE<<14)|(STM32F4xx_TIM2_SMCR_ETPS<<12)|(STM32F4xx_TIM2_SMCR_ETF<<8)|(STM32F4xx_TIM2_SMCR_MSM<<7)|(STM32F4xx_TIM2_SMCR_TS<<4)|(STM32F4xx_TIM2_SMCR_SMS<<0))
#define STM32F4xx_TIM2_DIER								((STM32F4xx_TIM2_DIER_TDE<<14)|(STM32F4xx_TIM2_DIER_CC4DE>>12)|(STM32F4xx_TIM2_DIER_CC3DE<<11)|(STM32F4xx_TIM2_DIER_CC2DE<<10)|(STM32F4xx_TIM2_DIER_CC1DE<<9)|(STM32F4xx_TIM2_DIER_UDE<<8)|(STM32F4xx_TIM2_DIER_TIE<<6)|(STM32F4xx_TIM2_DIER_CC4IE<<4)|(STM32F4xx_TIM2_DIER_CC3IE<<3)|(STM32F4xx_TIM2_DIER_CC2IE<<2)|(STM32F4xx_TIM2_DIER_CC1IE<<1)|(STM32F4xx_TIM2_DIER_UIE<<0))
#define STM32F4xx_TIM2_EGR								((STM32F4xx_TIM2_EGR_TG<<6)|(STM32F4xx_TIM2_EGR_CC4G<<4)|(STM32F4xx_TIM2_EGR_CC3G<<3)|(STM32F4xx_TIM2_EGR_CC2G<<2)|(STM32F4xx_TIM2_EGR_CC1G<<1)|(STM32F4xx_TIM2_EGR_UG<<0))
#define STM32F4xx_TIM2_CCMR1							((STM32F4xx_TIM2_CCMR1_OC2CE<<15)|(STM32F4xx_TIM2_CCMR1_OC2M<<12)|(STM32F4xx_TIM2_CCMR1_OC2PE<<11)|(STM32F4xx_TIM2_CCMR1_OC2FE<<10)|(STM32F4xx_TIM2_CCMR1_CC2S<<8)|(STM32F4xx_TIM2_CCMR1_OC1CE<<7)|(STM32F4xx_TIM2_CCMR1_OC1M<<4)|(STM32F4xx_TIM2_CCMR1_OC1PE<<3)|(STM32F4xx_TIM2_CCMR1_OC1FE<<2)|(STM32F4xx_TIM2_CCMR1_CC1S<<0))
#define STM32F4xx_TIM2_CCMR2							((STM32F4xx_TIM2_CCMR2_OC4CE<<15)|(STM32F4xx_TIM2_CCMR2_OC4M<<12)|(STM32F4xx_TIM2_CCMR2_OC4PE<<11)|(STM32F4xx_TIM2_CCMR2_OC4FE<<10)|(STM32F4xx_TIM2_CCMR2_CC4S<<8)|(STM32F4xx_TIM2_CCMR2_OC3CE<<7)|(STM32F4xx_TIM2_CCMR2_OC3M<<4)|(STM32F4xx_TIM2_CCMR2_OC3PE<<3)|(STM32F4xx_TIM2_CCMR2_OC3FE<<2)|(STM32F4xx_TIM2_CCMR2_CC3S<<0))
#define STM32F4xx_TIM2_CCER								((STM32F4xx_TIM2_CCER_CC4NP<<15)|(STM32F4xx_TIM2_CCER_CC4P<<13)|(STM32F4xx_TIM2_CCER_CC4E<<12)|(STM32F4xx_TIM2_CCER_CC3NP<<11)|(STM32F4xx_TIM2_CCER_CC3P<<9)|(STM32F4xx_TIM2_CCER_CC3E<<8)|(STM32F4xx_TIM2_CCER_CC2NP<<7)|(STM32F4xx_TIM2_CCER_CC2P<<5)|(STM32F4xx_TIM2_CCER_CC2E<<4)|(STM32F4xx_TIM2_CCER_CC1NP<<3)|(STM32F4xx_TIM2_CCER_CC1P<<1)|(STM32F4xx_TIM2_CCER_CC1E<<0))
#define TMR2															TIM2->CNT
#define PSC2															TIM2->PSC
#define PR2																TIM2->ARR
#define T2CCR1														TIM2->CCR1
#define T2CCR2														TIM2->CCR2
#define T2CCR3														TIM2->CCR3
#define T2CCR4														TIM2->CCR4
#define STM32F4xx_TIM2_BDTR								((STM32F4xx_TIM2_BDTR_MOE<<15)|(STM32F4xx_TIM2_BDTR_AOE<<14)|(STM32F4xx_TIM2_BDTR_BKP<<13)|(STM32F4xx_TIM2_BDTR_BKE<<12)|(STM32F4xx_TIM2_BDTR_OSSR<<11)|(STM32F4xx_TIM2_BDTR_OSSI<<10)|(STM32F4xx_TIM2_BDTR_LOCK<<8)|(STM32F4xx_TIM2_BDTR_DTG<<0))
#define STM32F4xx_TIM2_DCR								((STM32F4xx_TIM2_DCR_DBL<<8)|(STM32F4xx_TIM2_DCR_DBA<<0))
#define STM32F4xx_TIM2_DMAR								((STM32F4xx_TIM2_DMAR_DMAB<<0))
#define STM32F4xx_TIM2_OR									((STM32F4xx_TIM2_OR_ITR1RMP<<10)|(STM32F4xx_TIM2_OR_IT4RMP<<6))

//REGISTER CONSTRUCTION FOR TIM3
#define STM32F4xx_TIM3_CR1								((STM32F4xx_TIM3_CR1_CKD<<8)|(STM32F4xx_TIM3_CR1_ARPE<<7)|(STM32F4xx_TIM3_CR1_CMS<<5)|(STM32F4xx_TIM3_CR1_DIR<<4)|(STM32F4xx_TIM3_CR1_OPM<<3)|(STM32F4xx_TIM3_CR1_URS<<2)|(STM32F4xx_TIM3_CR1_UDIS<<1))
#define STM32F4xx_TIM3_CR2								((STM32F4xx_TIM3_CR2_TI1S<<7)|(STM32F4xx_TIM3_CR2_MMS<<4)|(STM32F4xx_TIM3_CR2_CCDS<<3))
#define STM32F4xx_TIM3_SMCR								((STM32F4xx_TIM3_SMCR_ETP<<15)|(STM32F4xx_TIM3_SMCR_ECE<<14)|(STM32F4xx_TIM3_SMCR_ETPS<<12)|(STM32F4xx_TIM3_SMCR_ETF<<8)|(STM32F4xx_TIM3_SMCR_MSM<<7)|(STM32F4xx_TIM3_SMCR_TS<<4)|(STM32F4xx_TIM3_SMCR_SMS<<0))
#define STM32F4xx_TIM3_DIER								((STM32F4xx_TIM3_DIER_TDE<<14)|(STM32F4xx_TIM3_DIER_CC4DE>>12)|(STM32F4xx_TIM3_DIER_CC3DE<<11)|(STM32F4xx_TIM3_DIER_CC2DE<<10)|(STM32F4xx_TIM3_DIER_CC1DE<<9)|(STM32F4xx_TIM3_DIER_UDE<<8)|(STM32F4xx_TIM3_DIER_TIE<<6)|(STM32F4xx_TIM3_DIER_CC4IE<<4)|(STM32F4xx_TIM3_DIER_CC3IE<<3)|(STM32F4xx_TIM3_DIER_CC2IE<<2)|(STM32F4xx_TIM3_DIER_CC1IE<<1)|(STM32F4xx_TIM3_DIER_UIE<<0))
#define STM32F4xx_TIM3_EGR								((STM32F4xx_TIM3_EGR_TG<<6)|(STM32F4xx_TIM3_EGR_CC4G<<4)|(STM32F4xx_TIM3_EGR_CC3G<<3)|(STM32F4xx_TIM3_EGR_CC2G<<2)|(STM32F4xx_TIM3_EGR_CC1G<<1)|(STM32F4xx_TIM3_EGR_UG<<0))
#define STM32F4xx_TIM3_CCMR1							((STM32F4xx_TIM3_CCMR1_OC2CE<<15)|(STM32F4xx_TIM3_CCMR1_OC2M<<12)|(STM32F4xx_TIM3_CCMR1_OC2PE<<11)|(STM32F4xx_TIM3_CCMR1_OC2FE<<10)|(STM32F4xx_TIM3_CCMR1_CC2S<<8)|(STM32F4xx_TIM3_CCMR1_OC1CE<<7)|(STM32F4xx_TIM3_CCMR1_OC1M<<4)|(STM32F4xx_TIM3_CCMR1_OC1PE<<3)|(STM32F4xx_TIM3_CCMR1_OC1FE<<2)|(STM32F4xx_TIM3_CCMR1_CC1S<<0))
#define STM32F4xx_TIM3_CCMR2							((STM32F4xx_TIM3_CCMR2_OC4CE<<15)|(STM32F4xx_TIM3_CCMR2_OC4M<<12)|(STM32F4xx_TIM3_CCMR2_OC4PE<<11)|(STM32F4xx_TIM3_CCMR2_OC4FE<<10)|(STM32F4xx_TIM3_CCMR2_CC4S<<8)|(STM32F4xx_TIM3_CCMR2_OC3CE<<7)|(STM32F4xx_TIM3_CCMR2_OC3M<<4)|(STM32F4xx_TIM3_CCMR2_OC3PE<<3)|(STM32F4xx_TIM3_CCMR2_OC3FE<<2)|(STM32F4xx_TIM3_CCMR2_CC3S<<0))
#define STM32F4xx_TIM3_CCER								((STM32F4xx_TIM3_CCER_CC4NP<<15)|(STM32F4xx_TIM3_CCER_CC4P<<13)|(STM32F4xx_TIM3_CCER_CC4E<<12)|(STM32F4xx_TIM3_CCER_CC3NP<<11)|(STM32F4xx_TIM3_CCER_CC3P<<9)|(STM32F4xx_TIM3_CCER_CC3E<<8)|(STM32F4xx_TIM3_CCER_CC2NP<<7)|(STM32F4xx_TIM3_CCER_CC2P<<5)|(STM32F4xx_TIM3_CCER_CC2E<<4)|(STM32F4xx_TIM3_CCER_CC1NP<<3)|(STM32F4xx_TIM3_CCER_CC1P<<1)|(STM32F4xx_TIM3_CCER_CC1E<<0))
#define TMR3															TIM3->CNT
#define PSC3															TIM3->PSC
#define PR3																TIM3->ARR
#define T3CCR1														TIM3->CCR1
#define T3CCR2														TIM3->CCR2
#define T3CCR3														TIM3->CCR3
#define T3CCR4														TIM3->CCR4
#define STM32F4xx_TIM3_BDTR								((STM32F4xx_TIM3_BDTR_MOE<<15)|(STM32F4xx_TIM3_BDTR_AOE<<14)|(STM32F4xx_TIM3_BDTR_BKP<<13)|(STM32F4xx_TIM3_BDTR_BKE<<12)|(STM32F4xx_TIM3_BDTR_OSSR<<11)|(STM32F4xx_TIM3_BDTR_OSSI<<10)|(STM32F4xx_TIM3_BDTR_LOCK<<8)|(STM32F4xx_TIM3_BDTR_DTG<<0))
#define STM32F4xx_TIM3_DCR								((STM32F4xx_TIM3_DCR_DBL<<8)|(STM32F4xx_TIM3_DCR_DBA<<0))
#define STM32F4xx_TIM3_DMAR								((STM32F4xx_TIM3_DMAR_DMAB<<0))
#define STM32F4xx_TIM3_OR									((STM32F4xx_TIM3_OR_ITR1RMP<<10)|(STM32F4xx_TIM3_OR_IT4RMP<<6))

//REGISTER CONSTRUCTION FOR TIM4
#define STM32F4xx_TIM4_CR1								((STM32F4xx_TIM4_CR1_CKD<<8)|(STM32F4xx_TIM4_CR1_ARPE<<7)|(STM32F4xx_TIM4_CR1_CMS<<5)|(STM32F4xx_TIM4_CR1_DIR<<4)|(STM32F4xx_TIM4_CR1_OPM<<3)|(STM32F4xx_TIM4_CR1_URS<<2)|(STM32F4xx_TIM4_CR1_UDIS<<1))
#define STM32F4xx_TIM4_CR2								((STM32F4xx_TIM4_CR2_TI1S<<7)|(STM32F4xx_TIM4_CR2_MMS<<4)|(STM32F4xx_TIM4_CR2_CCDS<<3))
#define STM32F4xx_TIM4_SMCR								((STM32F4xx_TIM4_SMCR_ETP<<15)|(STM32F4xx_TIM4_SMCR_ECE<<14)|(STM32F4xx_TIM4_SMCR_ETPS<<12)|(STM32F4xx_TIM4_SMCR_ETF<<8)|(STM32F4xx_TIM4_SMCR_MSM<<7)|(STM32F4xx_TIM4_SMCR_TS<<4)|(STM32F4xx_TIM4_SMCR_SMS<<0))
#define STM32F4xx_TIM4_DIER								((STM32F4xx_TIM4_DIER_TDE<<14)|(STM32F4xx_TIM4_DIER_CC4DE>>12)|(STM32F4xx_TIM4_DIER_CC3DE<<11)|(STM32F4xx_TIM4_DIER_CC2DE<<10)|(STM32F4xx_TIM4_DIER_CC1DE<<9)|(STM32F4xx_TIM4_DIER_UDE<<8)|(STM32F4xx_TIM4_DIER_TIE<<6)|(STM32F4xx_TIM4_DIER_CC4IE<<4)|(STM32F4xx_TIM4_DIER_CC3IE<<3)|(STM32F4xx_TIM4_DIER_CC2IE<<2)|(STM32F4xx_TIM4_DIER_CC1IE<<1)|(STM32F4xx_TIM4_DIER_UIE<<0))
#define STM32F4xx_TIM4_EGR								((STM32F4xx_TIM4_EGR_TG<<6)|(STM32F4xx_TIM4_EGR_CC4G<<4)|(STM32F4xx_TIM4_EGR_CC3G<<3)|(STM32F4xx_TIM4_EGR_CC2G<<2)|(STM32F4xx_TIM4_EGR_CC1G<<1)|(STM32F4xx_TIM4_EGR_UG<<0))
#define STM32F4xx_TIM4_CCMR1							((STM32F4xx_TIM4_CCMR1_OC2CE<<15)|(STM32F4xx_TIM4_CCMR1_OC2M<<12)|(STM32F4xx_TIM4_CCMR1_OC2PE<<11)|(STM32F4xx_TIM4_CCMR1_OC2FE<<10)|(STM32F4xx_TIM4_CCMR1_CC2S<<8)|(STM32F4xx_TIM4_CCMR1_OC1CE<<7)|(STM32F4xx_TIM4_CCMR1_OC1M<<4)|(STM32F4xx_TIM4_CCMR1_OC1PE<<3)|(STM32F4xx_TIM4_CCMR1_OC1FE<<2)|(STM32F4xx_TIM4_CCMR1_CC1S<<0))
#define STM32F4xx_TIM4_CCMR2							((STM32F4xx_TIM4_CCMR2_OC4CE<<15)|(STM32F4xx_TIM4_CCMR2_OC4M<<12)|(STM32F4xx_TIM4_CCMR2_OC4PE<<11)|(STM32F4xx_TIM4_CCMR2_OC4FE<<10)|(STM32F4xx_TIM4_CCMR2_CC4S<<8)|(STM32F4xx_TIM4_CCMR2_OC3CE<<7)|(STM32F4xx_TIM4_CCMR2_OC3M<<4)|(STM32F4xx_TIM4_CCMR2_OC3PE<<3)|(STM32F4xx_TIM4_CCMR2_OC3FE<<2)|(STM32F4xx_TIM4_CCMR2_CC3S<<0))
#define STM32F4xx_TIM4_CCER								((STM32F4xx_TIM4_CCER_CC4NP<<15)|(STM32F4xx_TIM4_CCER_CC4P<<13)|(STM32F4xx_TIM4_CCER_CC4E<<12)|(STM32F4xx_TIM4_CCER_CC3NP<<11)|(STM32F4xx_TIM4_CCER_CC3P<<9)|(STM32F4xx_TIM4_CCER_CC3E<<8)|(STM32F4xx_TIM4_CCER_CC2NP<<7)|(STM32F4xx_TIM4_CCER_CC2P<<5)|(STM32F4xx_TIM4_CCER_CC2E<<4)|(STM32F4xx_TIM4_CCER_CC1NP<<3)|(STM32F4xx_TIM4_CCER_CC1P<<1)|(STM32F4xx_TIM4_CCER_CC1E<<0))
#define TMR4															TIM4->CNT
#define PSC4															TIM4->PSC
#define PR4																TIM4->ARR
#define T4CCR1														TIM4->CCR1
#define T4CCR2														TIM4->CCR2
#define T4CCR3														TIM4->CCR3
#define T4CCR4														TIM4->CCR4
#define STM32F4xx_TIM4_BDTR								((STM32F4xx_TIM4_BDTR_MOE<<15)|(STM32F4xx_TIM4_BDTR_AOE<<14)|(STM32F4xx_TIM4_BDTR_BKP<<13)|(STM32F4xx_TIM4_BDTR_BKE<<12)|(STM32F4xx_TIM4_BDTR_OSSR<<11)|(STM32F4xx_TIM4_BDTR_OSSI<<10)|(STM32F4xx_TIM4_BDTR_LOCK<<8)|(STM32F4xx_TIM4_BDTR_DTG<<0))
#define STM32F4xx_TIM4_DCR								((STM32F4xx_TIM4_DCR_DBL<<8)|(STM32F4xx_TIM4_DCR_DBA<<0))
#define STM32F4xx_TIM4_DMAR								((STM32F4xx_TIM4_DMAR_DMAB<<0))
#define STM32F4xx_TIM4_OR									((STM32F4xx_TIM4_OR_ITR1RMP<<10)|(STM32F4xx_TIM4_OR_IT4RMP<<6))

//REGISTER CONSTRUCTION FOR TIM5
#define STM32F4xx_TIM5_CR1								((STM32F4xx_TIM5_CR1_CKD<<8)|(STM32F4xx_TIM5_CR1_ARPE<<7)|(STM32F4xx_TIM5_CR1_CMS<<5)|(STM32F4xx_TIM5_CR1_DIR<<4)|(STM32F4xx_TIM5_CR1_OPM<<3)|(STM32F4xx_TIM5_CR1_URS<<2)|(STM32F4xx_TIM5_CR1_UDIS<<1))
#define STM32F4xx_TIM5_CR2								((STM32F4xx_TIM5_CR2_TI1S<<7)|(STM32F4xx_TIM5_CR2_MMS<<4)|(STM32F4xx_TIM5_CR2_CCDS<<3))
#define STM32F4xx_TIM5_SMCR								((STM32F4xx_TIM5_SMCR_ETP<<15)|(STM32F4xx_TIM5_SMCR_ECE<<14)|(STM32F4xx_TIM5_SMCR_ETPS<<12)|(STM32F4xx_TIM5_SMCR_ETF<<8)|(STM32F4xx_TIM5_SMCR_MSM<<7)|(STM32F4xx_TIM5_SMCR_TS<<4)|(STM32F4xx_TIM5_SMCR_SMS<<0))
#define STM32F4xx_TIM5_DIER								((STM32F4xx_TIM5_DIER_TDE<<14)|(STM32F4xx_TIM5_DIER_CC4DE>>12)|(STM32F4xx_TIM5_DIER_CC3DE<<11)|(STM32F4xx_TIM5_DIER_CC2DE<<10)|(STM32F4xx_TIM5_DIER_CC1DE<<9)|(STM32F4xx_TIM5_DIER_UDE<<8)|(STM32F4xx_TIM5_DIER_TIE<<6)|(STM32F4xx_TIM5_DIER_CC4IE<<4)|(STM32F4xx_TIM5_DIER_CC3IE<<3)|(STM32F4xx_TIM5_DIER_CC2IE<<2)|(STM32F4xx_TIM5_DIER_CC1IE<<1)|(STM32F4xx_TIM5_DIER_UIE<<0))
#define STM32F4xx_TIM5_EGR								((STM32F4xx_TIM5_EGR_TG<<6)|(STM32F4xx_TIM5_EGR_CC4G<<4)|(STM32F4xx_TIM5_EGR_CC3G<<3)|(STM32F4xx_TIM5_EGR_CC2G<<2)|(STM32F4xx_TIM5_EGR_CC1G<<1)|(STM32F4xx_TIM5_EGR_UG<<0))
#define STM32F4xx_TIM5_CCMR1							((STM32F4xx_TIM5_CCMR1_OC2CE<<15)|(STM32F4xx_TIM5_CCMR1_OC2M<<12)|(STM32F4xx_TIM5_CCMR1_OC2PE<<11)|(STM32F4xx_TIM5_CCMR1_OC2FE<<10)|(STM32F4xx_TIM5_CCMR1_CC2S<<8)|(STM32F4xx_TIM5_CCMR1_OC1CE<<7)|(STM32F4xx_TIM5_CCMR1_OC1M<<4)|(STM32F4xx_TIM5_CCMR1_OC1PE<<3)|(STM32F4xx_TIM5_CCMR1_OC1FE<<2)|(STM32F4xx_TIM5_CCMR1_CC1S<<0))
#define STM32F4xx_TIM5_CCMR2							((STM32F4xx_TIM5_CCMR2_OC4CE<<15)|(STM32F4xx_TIM5_CCMR2_OC4M<<12)|(STM32F4xx_TIM5_CCMR2_OC4PE<<11)|(STM32F4xx_TIM5_CCMR2_OC4FE<<10)|(STM32F4xx_TIM5_CCMR2_CC4S<<8)|(STM32F4xx_TIM5_CCMR2_OC3CE<<7)|(STM32F4xx_TIM5_CCMR2_OC3M<<4)|(STM32F4xx_TIM5_CCMR2_OC3PE<<3)|(STM32F4xx_TIM5_CCMR2_OC3FE<<2)|(STM32F4xx_TIM5_CCMR2_CC3S<<0))
#define STM32F4xx_TIM5_CCER								((STM32F4xx_TIM5_CCER_CC4NP<<15)|(STM32F4xx_TIM5_CCER_CC4P<<13)|(STM32F4xx_TIM5_CCER_CC4E<<12)|(STM32F4xx_TIM5_CCER_CC3NP<<11)|(STM32F4xx_TIM5_CCER_CC3P<<9)|(STM32F4xx_TIM5_CCER_CC3E<<8)|(STM32F4xx_TIM5_CCER_CC2NP<<7)|(STM32F4xx_TIM5_CCER_CC2P<<5)|(STM32F4xx_TIM5_CCER_CC2E<<4)|(STM32F4xx_TIM5_CCER_CC1NP<<3)|(STM32F4xx_TIM5_CCER_CC1P<<1)|(STM32F4xx_TIM5_CCER_CC1E<<0))
#define TMR5															TIM5->CNT
#define PSC5															TIM5->PSC
#define PR5																TIM5->ARR
#define T5CCR1														TIM5->CCR1
#define T5CCR2														TIM5->CCR2
#define T5CCR3														TIM5->CCR3
#define T5CCR4														TIM5->CCR4
#define STM32F4xx_TIM5_BDTR								((STM32F4xx_TIM5_BDTR_MOE<<15)|(STM32F4xx_TIM5_BDTR_AOE<<14)|(STM32F4xx_TIM5_BDTR_BKP<<13)|(STM32F4xx_TIM5_BDTR_BKE<<12)|(STM32F4xx_TIM5_BDTR_OSSR<<11)|(STM32F4xx_TIM5_BDTR_OSSI<<10)|(STM32F4xx_TIM5_BDTR_LOCK<<8)|(STM32F4xx_TIM5_BDTR_DTG<<0))
#define STM32F4xx_TIM5_DCR								((STM32F4xx_TIM5_DCR_DBL<<8)|(STM32F4xx_TIM5_DCR_DBA<<0))
#define STM32F4xx_TIM5_DMAR								((STM32F4xx_TIM5_DMAR_DMAB<<0))
#define STM32F4xx_TIM5_OR									((STM32F4xx_TIM5_OR_ITR1RMP<<10)|(STM32F4xx_TIM5_OR_IT4RMP<<6))

//REGISTER CONSTRUCTION FOR TIM6
#define STM32F4xx_TIM6_CR1								((STM32F4xx_TIM6_CR1_ARPE<<7)|(STM32F4xx_TIM6_CR1_OPM<<3)|(STM32F4xx_TIM6_CR1_URS<<2)|(STM32F4xx_TIM6_CR1_UDIS<<1))
#define STM32F4xx_TIM6_CR2								((STM32F4xx_TIM6_CR2_MMS<<4))
#define STM32F4xx_TIM6_DIER								((STM32F4xx_TIM6_DIER_UDE<<8)|(STM32F4xx_TIM6_DIER_UIE<<0))
#define STM32F4xx_TIM6_EGR								((STM32F4xx_TIM6_EGR_UG<<0))
#define TMR6															TIM6->CNT
#define PSC6															TIM6->PSC
#define PR6																TIM6->ARR

//REGISTER CONSTRUCTION FOR TIM7
#define STM32F4xx_TIM7_CR1								((STM32F4xx_TIM7_CR1_ARPE<<7)|(STM32F4xx_TIM7_CR1_OPM<<3)|(STM32F4xx_TIM7_CR1_URS<<2)|(STM32F4xx_TIM7_CR1_UDIS<<1))
#define STM32F4xx_TIM7_CR2								((STM32F4xx_TIM7_CR2_MMS<<4))
#define STM32F4xx_TIM7_DIER								((STM32F4xx_TIM7_DIER_UDE<<8)|(STM32F4xx_TIM7_DIER_UIE<<0))
#define STM32F4xx_TIM7_EGR								((STM32F4xx_TIM7_EGR_UG<<0))
#define TMR7															TIM7->CNT
#define PSC7															TIM7->PSC
#define PR7																TIM7->ARR



//REGISTER CONSTRUCTION FOR TIM8
#define STM32F4xx_TIM8_CR1								((STM32F4xx_TIM8_CR1_CKD<<8)|(STM32F4xx_TIM8_CR1_ARPE<<7)|(STM32F4xx_TIM8_CR1_CMS<<5)|(STM32F4xx_TIM8_CR1_DIR<<4)|(STM32F4xx_TIM8_CR1_OPM<<3)|(STM32F4xx_TIM8_CR1_URS<<2)|(STM32F4xx_TIM8_CR1_UDIS<<1))
#define STM32F4xx_TIM8_CR2								((STM32F4xx_TIM8_CR2_OIS4<<14)|(STM32F4xx_TIM8_CR2_OIS3N<<13)|(STM32F4xx_TIM8_CR2_OIS3<<12)|(STM32F4xx_TIM8_CR2_OIS2N<<11)|(STM32F4xx_TIM8_CR2_OIS2<<10)|(STM32F4xx_TIM8_CR2_OIS1N<<9)|(STM32F4xx_TIM8_CR2_OIS1<<8)|(STM32F4xx_TIM8_CR2_TI1S<<7)|(STM32F4xx_TIM8_CR2_MMS<<4)|(STM32F4xx_TIM8_CR2_CCDS<<3)|(STM32F4xx_TIM8_CR2_CCUS<<2)|(STM32F4xx_TIM8_CR2_CCPC<<0))
#define STM32F4xx_TIM8_SMCR								((STM32F4xx_TIM8_SMCR_ETP<<15)|(STM32F4xx_TIM8_SMCR_ECE<<14)|(STM32F4xx_TIM8_SMCR_ETPS<<12)|(STM32F4xx_TIM8_SMCR_ETF<<8)|(STM32F4xx_TIM8_SMCR_MSM<<7)|(STM32F4xx_TIM8_SMCR_TS<<4)|(STM32F4xx_TIM8_SMCR_SMS<<0))
#define STM32F4xx_TIM8_DIER								((STM32F4xx_TIM8_DIER_TDE<<14)|(STM32F4xx_TIM8_DIER_COMDE<<13)|(STM32F4xx_TIM8_DIER_CC4DE<<12)|(STM32F4xx_TIM8_DIER_CC3DE<<11)|(STM32F4xx_TIM8_DIER_CC2DE<<10)|(STM32F4xx_TIM8_DIER_CC1DE<<9)|(STM32F4xx_TIM8_DIER_UDE<<8)|(STM32F4xx_TIM8_DIER_BIE<<7)|(STM32F4xx_TIM8_DIER_TIE<<6)|(STM32F4xx_TIM8_DIER_COMIE<<5)|(STM32F4xx_TIM8_DIER_CC4IE<<4)|(STM32F4xx_TIM8_DIER_CC3IE<<3)|(STM32F4xx_TIM8_DIER_CC2IE<<2)|(STM32F4xx_TIM8_DIER_CC1IE<<1)|(STM32F4xx_TIM8_DIER_UIE<<0))
#define STM32F4xx_TIM8_EGR								((STM32F4xx_TIM8_EGR_BG<<7)|(STM32F4xx_TIM8_EGR_TG<<6)|(STM32F4xx_TIM8_EGR_COMG<<5)|(STM32F4xx_TIM8_EGR_CC4G<<4)|(STM32F4xx_TIM8_EGR_CC3G<<3)|(STM32F4xx_TIM8_EGR_CC2G<<2)|(STM32F4xx_TIM8_EGR_CC1G<<1)|(STM32F4xx_TIM8_EGR_UG<<0))
#define STM32F4xx_TIM8_CCMR1							((STM32F4xx_TIM8_CCMR1_OC2CE<<15)|(STM32F4xx_TIM8_CCMR1_OC2M<<12)|(STM32F4xx_TIM8_CCMR1_OC2PE<<11)|(STM32F4xx_TIM8_CCMR1_OC2FE<<10)|(STM32F4xx_TIM8_CCMR1_CC2S<<8)|(STM32F4xx_TIM8_CCMR1_OC1CE<<7)|(STM32F4xx_TIM8_CCMR1_OC1M<<4)|(STM32F4xx_TIM8_CCMR1_OC1PE<<3)|(STM32F4xx_TIM8_CCMR1_OC1FE<<2)|(STM32F4xx_TIM8_CCMR1_CC1S<<0))
#define STM32F4xx_TIM8_CCMR2							((STM32F4xx_TIM8_CCMR2_OC4CE<<15)|(STM32F4xx_TIM8_CCMR2_OC4M<<12)|(STM32F4xx_TIM8_CCMR2_OC4PE<<11)|(STM32F4xx_TIM8_CCMR2_OC4FE<<10)|(STM32F4xx_TIM8_CCMR2_CC4S<<8)|(STM32F4xx_TIM8_CCMR2_OC3CE<<7)|(STM32F4xx_TIM8_CCMR2_OC3M<<4)|(STM32F4xx_TIM8_CCMR2_OC3PE<<3)|(STM32F4xx_TIM8_CCMR2_OC3FE<<2)|(STM32F4xx_TIM8_CCMR2_CC3S<<0))
#define STM32F4xx_TIM8_CCER								((STM32F4xx_TIM8_CCER_CC4P<<13)|(STM32F4xx_TIM8_CCER_CC4E<<12)|(STM32F4xx_TIM8_CCER_CC3NP<<11)|(STM32F4xx_TIM8_CCER_CC3NE<<10)|(STM32F4xx_TIM8_CCER_CC3P<<9)|(STM32F4xx_TIM8_CCER_CC3E<<8)|(STM32F4xx_TIM8_CCER_CC2NP<<7)|(STM32F4xx_TIM8_CCER_CC2NE<<6)|(STM32F4xx_TIM8_CCER_CC2P<<5)|(STM32F4xx_TIM8_CCER_CC2E<<4)|(STM32F4xx_TIM8_CCER_CC1NP<<3)|(STM32F4xx_TIM8_CCER_CC1NE<<2)|(STM32F4xx_TIM8_CCER_CC1P<<1)|(STM32F4xx_TIM8_CCER_CC1E<<0))
#define TMR8															TIM8->CNT
#define PSC8															TIM8->PSC
#define PR8																TIM8->ARR
#define STM32F4xx_TIM8_RCR								((STM32F4xx_TIM8_RCR_REP<<0))
#define T8CCR1														TIM8->CCR1
#define T8CCR2														TIM8->CCR2
#define T8CCR3														TIM8->CCR3
#define T8CCR4														TIM8->CCR4
#define STM32F4xx_TIM8_BDTR								((STM32F4xx_TIM8_BDTR_MOE<<15)|(STM32F4xx_TIM8_BDTR_AOE<<14)|(STM32F4xx_TIM8_BDTR_BKP<<13)|(STM32F4xx_TIM8_BDTR_BKE<<12)|(STM32F4xx_TIM8_BDTR_OSSR<<11)|(STM32F4xx_TIM8_BDTR_OSSI<<10)|(STM32F4xx_TIM8_BDTR_LOCK<<8)|(STM32F4xx_TIM8_BDTR_DTG<<0))
#define STM32F4xx_TIM8_DCR								((STM32F4xx_TIM8_DCR_DBL<<8)|(STM32F4xx_TIM8_DCR_DBA<<0))
#define STM32F4xx_TIM8_DMAR								((STM32F4xx_TIM8_DMAR_DMAB<<0))


//REGISTER CONSTRUCTION FOR TIM9
#define STM32F4xx_TIM9_CR1								((STM32F4xx_TIM9_CR1_CKD<<8)|(STM32F4xx_TIM9_CR1_ARPE<<7)|(STM32F4xx_TIM9_CR1_OPM<<3)|(STM32F4xx_TIM9_CR1_URS<<2)|(STM32F4xx_TIM9_CR1_UDIS<<1))
#define STM32F4xx_TIM9_CR2								((STM32F4xx_TIM9_CR2_MMS<<4))
#define STM32F4xx_TIM9_SMCR								((STM32F4xx_TIM9_SMCR_MSM<<7)|(STM32F4xx_TIM9_SMCR_TS<<4)|(STM32F4xx_TIM9_SMCR_SMS<<0))
#define STM32F4xx_TIM9_DIER								((STM32F4xx_TIM9_DIER_TIE<<6)|(STM32F4xx_TIM9_DIER_CC2IE<<2)|(STM32F4xx_TIM9_DIER_CC1IE<<1)|(STM32F4xx_TIM9_DIER_UIE<<0))
#define STM32F4xx_TIM9_EGR								((STM32F4xx_TIM9_EGR_TG<<6)|(STM32F4xx_TIM9_EGR_CC2G<<2)|(STM32F4xx_TIM9_EGR_CC1G<<1)|(STM32F4xx_TIM9_EGR_UG<<0))
#define STM32F4xx_TIM9_CCMR1							((STM32F4xx_TIM9_CCMR1_OC2M<<12)|(STM32F4xx_TIM9_CCMR1_OC1PE<<11)|(STM32F4xx_TIM9_CCMR1_OC2FE<<10)|(STM32F4xx_TIM9_CCMR1_CC2S<<8)|(STM32F4xx_TIM9_CCMR1_OC1M<<4)|(STM32F4xx_TIM9_CCMR1_OC1PE<<3)|(STM32F4xx_TIM9_CCMR1_OC1FE<<2)|(STM32F4xx_TIM9_CCMR1_CC1S<<0))
#define STM32F4xx_TIM9_CCER								((STM32F4xx_TIM9_CCER_CC2NP<<7)|(STM32F4xx_TIM9_CCER_CC2P<<5)|(STM32F4xx_TIM9_CCER_CC2E<<4)|(STM32F4xx_TIM9_CCER_CC1NP<<3)|(STM32F4xx_TIM9_CCER_CC1P<<1)|(STM32F4xx_TIM9_CCER_CC1E<<0))
#define TMR9															TIM9->CNT
#define PSC9															TIM9->PSC
#define PR9																TIM9->ARR
#define T9CCR1														TIM9->CCR1
#define T9CCR2														TIM9->CCR2
#define STM32F4xx_TIM9_BDTR								((STM32F4xx_TIM9_BDTR_MOE<<15)|(STM32F4xx_TIM9_BDTR_AOE<<14)|(STM32F4xx_TIM9_BDTR_BKP<<13)|(STM32F4xx_TIM9_BDTR_BKE<<12)|(STM32F4xx_TIM9_BDTR_OSSR<<11)|(STM32F4xx_TIM9_BDTR_OSSI<<10)|(STM32F4xx_TIM9_BDTR_LOCK<<8)|(STM32F4xx_TIM9_BDTR_DTG<<0))
#define STM32F4xx_TIM9_DCR								((STM32F4xx_TIM9_DCR_DBL<<8)|(STM32F4xx_TIM9_DCR_DBA<<0))
#define STM32F4xx_TIM9_DMAR								((STM32F4xx_TIM9_DMAR_DMAB<<0))


//REGISTER CONSTRUCTION FOR TIM10
#define STM32F4xx_TIM10_CR1								((STM32F4xx_TIM10_CR1_CKD<<8)|(STM32F4xx_TIM10_CR1_ARPE<<7)|(STM32F4xx_TIM10_CR1_URS<<2)|(STM32F4xx_TIM10_CR1_UDIS<<1))
#define STM32F4xx_TIM10_DIER							((STM32F4xx_TIM10_DIER_CC1IE<<1)|(STM32F4xx_TIM10_DIER_UIE<<0))
#define STM32F4xx_TIM10_EGR								((STM32F4xx_TIM10_EGR_CC1G<<1)|(STM32F4xx_TIM10_EGR_UG<<0))
#define STM32F4xx_TIM10_CCMR1							((STM32F4xx_TIM10_CCMR1_OC1M<<4)|(STM32F4xx_TIM10_CCMR1_OC1PE<<3)|(STM32F4xx_TIM10_CCMR1_OC1FE<<2)|(STM32F4xx_TIM10_CCMR1_CC1S<<0))
#define STM32F4xx_TIM10_CCER							((STM32F4xx_TIM10_CCER_CC1NP<<3)|(STM32F4xx_TIM10_CCER_CC1P<<1)|(STM32F4xx_TIM10_CCER_CC1E<<0))
#define TMR10															TIM10->CNT
#define PSC10															TIM10->PSC
#define PR10															TIM10->ARR
#define T10CCR1														TIM10->CCR1


//REGISTER CONSTRUCTION FOR TIM11
#define STM32F4xx_TIM11_CR1								((STM32F4xx_TIM11_CR1_CKD<<8)|(STM32F4xx_TIM11_CR1_ARPE<<7)|(STM32F4xx_TIM11_CR1_URS<<2)|(STM32F4xx_TIM11_CR1_UDIS<<1))
#define STM32F4xx_TIM11_DIER							((STM32F4xx_TIM11_DIER_CC1IE<<1)|(STM32F4xx_TIM11_DIER_UIE<<0))
#define STM32F4xx_TIM11_EGR								((STM32F4xx_TIM11_EGR_CC1G<<1)|(STM32F4xx_TIM11_EGR_UG<<0))
#define STM32F4xx_TIM11_CCMR1							((STM32F4xx_TIM11_CCMR1_OC1M<<4)|(STM32F4xx_TIM11_CCMR1_OC1PE<<3)|(STM32F4xx_TIM11_CCMR1_OC1FE<<2)|(STM32F4xx_TIM11_CCMR1_CC1S<<0))
#define STM32F4xx_TIM11_CCER							((STM32F4xx_TIM11_CCER_CC1NP<<3)|(STM32F4xx_TIM11_CCER_CC1P<<1)|(STM32F4xx_TIM11_CCER_CC1E<<0))
#define TMR11															TIM11->CNT
#define PSC11															TIM11->PSC
#define PR11															TIM11->ARR
#define T11CCR1														TIM11->CCR1

//REGISTER CONSTRUCTION FOR TIM12
#define STM32F4xx_TIM12_CR1								((STM32F4xx_TIM12_CR1_CKD<<8)|(STM32F4xx_TIM12_CR1_ARPE<<7)|(STM32F4xx_TIM12_CR1_OPM<<3)|(STM32F4xx_TIM12_CR1_URS<<2)|(STM32F4xx_TIM12_CR1_UDIS<<1))
#define STM32F4xx_TIM12_CR2								((STM32F4xx_TIM12_CR2_MMS<<4))
#define STM32F4xx_TIM12_SMCR							((STM32F4xx_TIM12_SMCR_MSM<<7)|(STM32F4xx_TIM12_SMCR_TS<<4)|(STM32F4xx_TIM12_SMCR_SMS<<0))
#define STM32F4xx_TIM12_DIER							((STM32F4xx_TIM12_DIER_TIE<<6)|(STM32F4xx_TIM12_DIER_CC2IE<<2)|(STM32F4xx_TIM12_DIER_CC1IE<<1)|(STM32F4xx_TIM12_DIER_UIE<<0))
#define STM32F4xx_TIM12_EGR								((STM32F4xx_TIM12_EGR_TG<<6)|(STM32F4xx_TIM12_EGR_CC2G<<2)|(STM32F4xx_TIM12_EGR_CC1G<<1)|(STM32F4xx_TIM12_EGR_UG<<0))
#define STM32F4xx_TIM12_CCMR1							((STM32F4xx_TIM12_CCMR1_OC2M<<12)|(STM32F4xx_TIM12_CCMR1_OC1PE<<11)|(STM32F4xx_TIM12_CCMR1_OC2FE<<10)|(STM32F4xx_TIM12_CCMR1_CC2S<<8)|(STM32F4xx_TIM12_CCMR1_OC1M<<4)|(STM32F4xx_TIM12_CCMR1_OC1PE<<3)|(STM32F4xx_TIM12_CCMR1_OC1FE<<2)|(STM32F4xx_TIM12_CCMR1_CC1S<<0))
#define STM32F4xx_TIM12_CCER							((STM32F4xx_TIM12_CCER_CC2NP<<7)|(STM32F4xx_TIM12_CCER_CC2P<<5)|(STM32F4xx_TIM12_CCER_CC2E<<4)|(STM32F4xx_TIM12_CCER_CC1NP<<3)|(STM32F4xx_TIM12_CCER_CC1P<<1)|(STM32F4xx_TIM12_CCER_CC1E<<0))
#define TMR12															TIM12->CNT
#define PSC12															TIM12->PSC
#define PR12															TIM12->ARR
#define T12CCR1														TIM12->CCR1
#define T12CCR2														TIM12->CCR2
#define STM32F4xx_TIM12_BDTR							((STM32F4xx_TIM12_BDTR_MOE<<15)|(STM32F4xx_TIM12_BDTR_AOE<<14)|(STM32F4xx_TIM12_BDTR_BKP<<13)|(STM32F4xx_TIM12_BDTR_BKE<<12)|(STM32F4xx_TIM12_BDTR_OSSR<<11)|(STM32F4xx_TIM12_BDTR_OSSI<<10)|(STM32F4xx_TIM12_BDTR_LOCK<<8)|(STM32F4xx_TIM12_BDTR_DTG<<0))
#define STM32F4xx_TIM12_DCR								((STM32F4xx_TIM12_DCR_DBL<<8)|(STM32F4xx_TIM12_DCR_DBA<<0))
#define STM32F4xx_TIM12_DMAR							((STM32F4xx_TIM12_DMAR_DMAB<<0))

//REGISTER CONSTRUCTION FOR TIM13
#define STM32F4xx_TIM13_CR1								((STM32F4xx_TIM13_CR1_CKD<<8)|(STM32F4xx_TIM13_CR1_ARPE<<7)|(STM32F4xx_TIM13_CR1_URS<<2)|(STM32F4xx_TIM13_CR1_UDIS<<1))
#define STM32F4xx_TIM13_DIER							((STM32F4xx_TIM13_DIER_CC1IE<<1)|(STM32F4xx_TIM13_DIER_UIE<<0))
#define STM32F4xx_TIM13_EGR								((STM32F4xx_TIM13_EGR_CC1G<<1)|(STM32F4xx_TIM13_EGR_UG<<0))
#define STM32F4xx_TIM13_CCMR1							((STM32F4xx_TIM13_CCMR1_OC1M<<4)|(STM32F4xx_TIM13_CCMR1_OC1PE<<3)|(STM32F4xx_TIM13_CCMR1_OC1FE<<2)|(STM32F4xx_TIM13_CCMR1_CC1S<<0))
#define STM32F4xx_TIM13_CCER							((STM32F4xx_TIM13_CCER_CC1NP<<3)|(STM32F4xx_TIM13_CCER_CC1P<<1)|(STM32F4xx_TIM13_CCER_CC1E<<0))
#define TMR13															TIM13->CNT
#define PSC13															TIM13->PSC
#define PR13															TIM13->ARR
#define T13CCR1														TIM13->CCR1

//REGISTER CONSTRUCTION FOR TIM14
#define STM32F4xx_TIM14_CR1								((STM32F4xx_TIM14_CR1_CKD<<8)|(STM32F4xx_TIM14_CR1_ARPE<<7)|(STM32F4xx_TIM14_CR1_URS<<2)|(STM32F4xx_TIM14_CR1_UDIS<<1))
#define STM32F4xx_TIM14_DIER							((STM32F4xx_TIM14_DIER_CC1IE<<1)|(STM32F4xx_TIM14_DIER_UIE<<0))
#define STM32F4xx_TIM14_EGR								((STM32F4xx_TIM14_EGR_CC1G<<1)|(STM32F4xx_TIM14_EGR_UG<<0))
#define STM32F4xx_TIM14_CCMR1							((STM32F4xx_TIM14_CCMR1_OC1M<<4)|(STM32F4xx_TIM14_CCMR1_OC1PE<<3)|(STM32F4xx_TIM14_CCMR1_OC1FE<<2)|(STM32F4xx_TIM14_CCMR1_CC1S<<0))
#define STM32F4xx_TIM14_CCER							((STM32F4xx_TIM14_CCER_CC1NP<<3)|(STM32F4xx_TIM14_CCER_CC1P<<1)|(STM32F4xx_TIM14_CCER_CC1E<<0))
#define TMR14															TIM14->CNT
#define PSC14															TIM14->PSC
#define PR14															TIM14->ARR
#define T14CCR1														TIM14->CCR1

//====================================================================================
//====================================================================================
//CALL FUNCTIONS TO CONFIG AND ENABLE WITH SELECTED SETTINGS
//====================================================================================

//CONFIG FOR TIM1
#define config_TIM1()											{RCC->APB2ENR|=0x01; TIM1->CR1&=(~0x01); CLR_TIM1_IF(); TIM1->CR1=STM32F4xx_TIM1_CR1; TIM1->CR2=STM32F4xx_TIM1_CR2; TIM1->SMCR=STM32F4xx_TIM1_SMCR; TIM1->DIER=STM32F4xx_TIM1_DIER; TIM1->EGR=STM32F4xx_TIM1_EGR; TIM1->CCMR1=STM32F4xx_TIM1_CCMR1; TIM1->CCMR2=STM32F4xx_TIM1_CCMR2; TIM1->CCER=STM32F4xx_TIM1_CCER; TIM1->RCR=STM32F4xx_TIM1_RCR; TIM1->BDTR=STM32F4xx_TIM1_BDTR; TIM1->DCR=STM32F4xx_TIM1_DCR; TIM1->DMAR=STM32F4xx_TIM1_DMAR; NVIC->ISER[0]|=(1u<<25);}	
#define start_timer1()										TIM1->CR1|=0x01
#define stop_timer1()											TIM1->CR1&=(~0x01)
#define CLR_TIM1_IF()											TIM1->SR&=(~0x01)
	
//CONFIG FOR TIM2
#define config_TIM2()											{RCC->APB1ENR|=0x01; TIM2->CR1&=(~0x01); CLR_TIM2_IF(); TIM2->CR1=STM32F4xx_TIM2_CR1; TIM2->CR2=STM32F4xx_TIM2_CR2; TIM2->SMCR=STM32F4xx_TIM2_SMCR; TIM2->DIER=STM32F4xx_TIM2_DIER; TIM2->EGR=STM32F4xx_TIM2_EGR; TIM2->CCMR1=STM32F4xx_TIM2_CCMR1; TIM2->CCMR2=STM32F4xx_TIM2_CCMR2; TIM2->CCER=STM32F4xx_TIM2_CCER; TIM2->BDTR=STM32F4xx_TIM2_BDTR; TIM2->DCR=STM32F4xx_TIM2_DCR; TIM2->DMAR=STM32F4xx_TIM2_DMAR; TIM2->OR=STM32F4xx_TIM2_OR; NVIC->ISER[0]|=(1u<<28);}
#define start_timer2()										TIM2->CR1|=0x01
#define stop_timer2()											TIM2->CR1&=(~0x01)
#define CLR_TIM2_IF()											TIM2->SR&=(~0x01)
	
//CONFIG FOR TIM3
#define config_TIM3()											{RCC->APB1ENR|=0x02; TIM3->CR1&=(~0x01); CLR_TIM3_IF(); TIM3->CR1=STM32F4xx_TIM3_CR1; TIM3->CR2=STM32F4xx_TIM3_CR2; TIM3->SMCR=STM32F4xx_TIM3_SMCR; TIM3->DIER=STM32F4xx_TIM3_DIER; TIM3->EGR=STM32F4xx_TIM3_EGR; TIM3->CCMR1=STM32F4xx_TIM3_CCMR1; TIM3->CCMR2=STM32F4xx_TIM3_CCMR2; TIM3->CCER=STM32F4xx_TIM3_CCER; TIM3->BDTR=STM32F4xx_TIM3_BDTR; TIM3->DCR=STM32F4xx_TIM3_DCR; TIM3->DMAR=STM32F4xx_TIM3_DMAR; TIM3->OR=STM32F4xx_TIM3_OR; NVIC->ISER[0]|=(1u<<29);}
#define start_timer3()										TIM3->CR1|=0x01
#define stop_timer3()											TIM3->CR1&=(~0x01)
#define CLR_TIM3_IF()											TIM3->SR&=(~0x01)
	
//CONFIG FOR TIM4
#define config_TIM4()											{RCC->APB1ENR|=0x04; TIM4->CR1&=(~0x01); CLR_TIM4_IF(); TIM4->CR1=STM32F4xx_TIM4_CR1; TIM4->CR2=STM32F4xx_TIM4_CR2; TIM4->SMCR=STM32F4xx_TIM4_SMCR; TIM4->DIER=STM32F4xx_TIM4_DIER; TIM4->EGR=STM32F4xx_TIM4_EGR; TIM4->CCMR1=STM32F4xx_TIM4_CCMR1; TIM4->CCMR2=STM32F4xx_TIM4_CCMR2; TIM4->CCER=STM32F4xx_TIM4_CCER; TIM4->BDTR=STM32F4xx_TIM4_BDTR; TIM4->DCR=STM32F4xx_TIM4_DCR; TIM4->DMAR=STM32F4xx_TIM4_DMAR; TIM4->OR=STM32F4xx_TIM4_OR; NVIC->ISER[0]|=(1u<<30);}
#define start_timer4()										TIM4->CR1|=0x01
#define stop_timer4()											TIM4->CR1&=(~0x01)
#define CLR_TIM4_IF()											TIM4->SR&=(~0x01)
	
//CONFIG FOR TIM5
#define config_TIM5()											{RCC->APB1ENR|=0x08; TIM5->CR1&=(~0x01); CLR_TIM5_IF(); TIM5->CR1=STM32F4xx_TIM5_CR1; TIM5->CR2=STM32F4xx_TIM5_CR2; TIM5->SMCR=STM32F4xx_TIM5_SMCR; TIM5->DIER=STM32F4xx_TIM5_DIER; TIM5->EGR=STM32F4xx_TIM5_EGR; TIM5->CCMR1=STM32F4xx_TIM5_CCMR1; TIM5->CCMR2=STM32F4xx_TIM5_CCMR2; TIM5->CCER=STM32F4xx_TIM5_CCER; TIM5->BDTR=STM32F4xx_TIM5_BDTR; TIM5->DCR=STM32F4xx_TIM5_DCR; TIM5->DMAR=STM32F4xx_TIM5_DMAR; TIM5->OR=STM32F4xx_TIM5_OR; NVIC->ISER[1]|=(1u<<18);}
#define start_timer5()										TIM5->CR1|=0x01
#define stop_timer5()											TIM5->CR1&=(~0x01)
#define CLR_TIM5_IF()											TIM5->SR&=(~0x01)
	
//CONFIG FOR TIM6
#define config_TIM6()											{RCC->APB1ENR|=0x10; TIM6->CR1&=(~0x01); CLR_TIM6_IF(); TIM6->CR1=STM32F4xx_TIM6_CR1; TIM6->CR2=STM32F4xx_TIM6_CR2; TIM6->DIER=STM32F4xx_TIM6_DIER; TIM6->EGR=STM32F4xx_TIM6_EGR; NVIC->ISER[1]|=(1u<<22);}
#define start_timer6()										TIM6->CR1|=0x01
#define stop_timer6()											TIM6->CR1&=(~0x01)
#define CLR_TIM6_IF()											TIM6->SR&=(~0x01)
	
//CONFIG FOR TIM7
#define config_TIM7()											{RCC->APB1ENR|=0x20; TIM7->CR1&=(~0x01); CLR_TIM7_IF(); TIM7->CR1=STM32F4xx_TIM7_CR1; TIM7->CR2=STM32F4xx_TIM7_CR2; TIM7->DIER=STM32F4xx_TIM7_DIER; TIM7->EGR=STM32F4xx_TIM7_EGR; NVIC->ISER[1]|=(1u<<23);}
#define start_timer7()										TIM7->CR1|=0x01
#define stop_timer7()											TIM7->CR1&=(~0x01)
#define CLR_TIM7_IF()											TIM7->SR&=(~0x01)
	
//CONFIG FOR TIM8
#define config_TIM8()											{RCC->APB2ENR|=0x02; TIM8->CR1&=(~0x01); CLR_TIM8_IF(); TIM8->CR1=STM32F4xx_TIM8_CR1; TIM8->CR2=STM32F4xx_TIM8_CR2; TIM8->SMCR=STM32F4xx_TIM8_SMCR; TIM8->DIER=STM32F4xx_TIM8_DIER; TIM8->EGR=STM32F4xx_TIM8_EGR; TIM8->CCMR1=STM32F4xx_TIM8_CCMR1; TIM8->CCMR2=STM32F4xx_TIM8_CCMR2; TIM8->CCER=STM32F4xx_TIM8_CCER; TIM8->RCR=STM32F4xx_TIM8_RCR; TIM8->BDTR=STM32F4xx_TIM8_BDTR; TIM8->DCR=STM32F4xx_TIM8_DCR; TIM8->DMAR=STM32F4xx_TIM8_DMAR; NVIC->ISER[1]|=(1u<<12);}
#define start_timer8()										TIM8->CR1|=0x01
#define stop_timer8()											TIM8->CR1&=(~0x01)
#define CLR_TIM8_IF()											TIM8->SR&=(~0x01)
	
//CONFIG FOR TIM9
#define config_TIM9()											{RCC->APB2ENR|=0x10000; TIM9->CR1&=(~0x01); CLR_TIM9_IF(); TIM9->CR1=STM32F4xx_TIM9_CR1; TIM9->CR2=STM32F4xx_TIM9_CR2; TIM9->SMCR=STM32F4xx_TIM9_SMCR; TIM9->DIER=STM32F4xx_TIM9_DIER; TIM9->EGR=STM32F4xx_TIM9_EGR; TIM9->CCMR1=STM32F4xx_TIM9_CCMR1; TIM9->CCER=STM32F4xx_TIM9_CCER; TIM9->BDTR=STM32F4xx_TIM9_BDTR; NVIC->ISER[0]|=(1u<<24);}
#define start_timer9()										TIM9->CR1|=0x01
#define stop_timer9()											TIM9->CR1&=(~0x01)
#define CLR_TIM9_IF()											TIM9->SR&=(~0x01)
	
//CONFIG FOR TIM10
#define config_TIM10()										{RCC->APB2ENR|=0x20000; TIM10->CR1&=(~0x01); CLR_TIM10_IF(); TIM10->CR1=STM32F4xx_TIM10_CR1; TIM10->DIER=STM32F4xx_TIM10_DIER; TIM10->EGR=STM32F4xx_TIM10_EGR; TIM10->CCMR1=STM32F4xx_TIM10_CCMR1; TIM10->CCER=STM32F4xx_TIM10_CCER; NVIC->ISER[0]|=(1u<<25);}
#define start_timer10()										TIM10->CR1|=0x01
#define stop_timer10()										TIM10->CR1&=(~0x01)
#define CLR_TIM10_IF()										TIM10->SR&=(~0x01)
	
//CONFIG FOR TIM11
#define config_TIM11()										{RCC->APB2ENR|=0x40000; TIM11->CR1&=(~0x01); CLR_TIM11_IF(); TIM11->CR1=STM32F4xx_TIM11_CR1; TIM11->DIER=STM32F4xx_TIM11_DIER; TIM11->EGR=STM32F4xx_TIM11_EGR; TIM11->CCMR1=STM32F4xx_TIM11_CCMR1; TIM11->CCER=STM32F4xx_TIM11_CCER; NVIC->ISER[0]|=(1u<<26);}
#define start_timer11()										TIM11->CR1|=0x01
#define stop_timer11()										TIM11->CR1&=(~0x01)
#define CLR_TIM11_IF()										TIM11->SR&=(~0x01)
	
//CONFIG FOR TIM12
#define config_TIM12()										{RCC->APB1ENR|=0x40; TIM12->CR1&=(~0x01); CLR_TIM12_IF(); TIM12->CR1=STM32F4xx_TIM12_CR1; TIM12->CR2=STM32F4xx_TIM12_CR2; TIM12->SMCR=STM32F4xx_TIM12_SMCR; TIM12->DIER=STM32F4xx_TIM12_DIER; TIM12->EGR=STM32F4xx_TIM12_EGR; TIM12->CCMR1=STM32F4xx_TIM12_CCMR1; TIM12->CCER=STM32F4xx_TIM12_CCER; TIM12->BDTR=STM32F4xx_TIM12_BDTR; NVIC->ISER[1]|=(1u<<11);}
#define start_timer12()										TIM12->CR1|=0x01
#define stop_timer12()										TIM12->CR1&=(~0x01)
#define CLR_TIM12_IF()										TIM12->SR&=(~0x01)
	
//CONFIG FOR TIM13
#define config_TIM13()										{RCC->APB1ENR|=0x80; TIM13->CR1&=(~0x01); CLR_TIM13_IF(); TIM13->CR1=STM32F4xx_TIM13_CR1; TIM13->DIER=STM32F4xx_TIM13_DIER; TIM13->EGR=STM32F4xx_TIM13_EGR; TIM13->CCMR1=STM32F4xx_TIM13_CCMR1; TIM13->CCER=STM32F4xx_TIM13_CCER; NVIC->ISER[1]|=(1u<<12);}
#define start_timer13()										TIM13->CR1|=0x01
#define stop_timer13()										TIM13->CR1&=(~0x01)
#define CLR_TIM13_IF()										TIM13->SR&=(~0x01)
	
//CONFIG FOR TIM14
#define config_TIM14()										{RCC->APB1ENR|=0x100; TIM14->CR1&=(~0x01); CLR_TIM14_IF(); TIM14->CR1=STM32F4xx_TIM14_CR1; TIM14->DIER=STM32F4xx_TIM14_DIER; TIM14->EGR=STM32F4xx_TIM14_EGR; TIM14->CCMR1=STM32F4xx_TIM14_CCMR1; TIM14->CCER=STM32F4xx_TIM14_CCER; NVIC->ISER[1]|=(1u<<13);}
#define start_timer14()										TIM14->CR1|=0x01
#define stop_timer14()										TIM14->CR1&=(~0x01)
#define CLR_TIM14_IF()										TIM14->SR&=(~0x01)
	
//EOF
