xmverilog(64): 17.10-s001: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	xmverilog	17.10-s001: Started on Oct 19, 2023 at 14:21:25 EDT
ncverilog
	-l
	nc.log
	+access+r
	../../src/syn/full_adder_syn.v
	../../src/full_adder_tb_patterns.v
	../../src/syn/osu05_stdcells.v
xmverilog: *W,NCEXDEP: Executable (ncverilog) is deprecated. Use (xmverilog) instead.
Recompiling... reason: file '/home/ead/yihui/ece6250/lab4/src/full_adder_tb_patterns.v' is newer than expected.
	expected: Thu Oct 19 14:17:05 2023
	actual:   Thu Oct 19 14:21:23 2023
file: ../../src/full_adder_tb_patterns.v
	module worklib.full_adder_test:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
     $hold (negedge D, negedge CLK, thold_negedge$D$CLK,  NOTIFIER);
                                                      |
xmelab: *W,CUNGL1 (/home/ead/yihui/ece6250/lab4/src/syn/osu05_stdcells.v,260|54): Negative timing check limit not allowed in a 1 limit timing check, setting to 0 in instance (DFFNEGX1).
     $hold (posedge D, negedge CLK, thold_posedge$D$CLK,  NOTIFIER);
                                                      |
xmelab: *W,CUNGL1 (/home/ead/yihui/ece6250/lab4/src/syn/osu05_stdcells.v,262|54): Negative timing check limit not allowed in a 1 limit timing check, setting to 0 in instance (DFFNEGX1).
     $hold (negedge D, posedge CLK, thold_negedge$D$CLK,  NOTIFIER);
                                                      |
xmelab: *W,CUNGL1 (/home/ead/yihui/ece6250/lab4/src/syn/osu05_stdcells.v,298|54): Negative timing check limit not allowed in a 1 limit timing check, setting to 0 in instance (DFFPOSX1).
     $hold (posedge D, posedge CLK, thold_posedge$D$CLK,  NOTIFIER);
                                                      |
xmelab: *W,CUNGL1 (/home/ead/yihui/ece6250/lab4/src/syn/osu05_stdcells.v,300|54): Negative timing check limit not allowed in a 1 limit timing check, setting to 0 in instance (DFFPOSX1).
     $recovery(posedge R, posedge CLK &&& \D&S , trec$R$CLK, NOTIFIER);
                                                          |
xmelab: *W,CUNGL1 (/home/ead/yihui/ece6250/lab4/src/syn/osu05_stdcells.v,361|58): Negative timing check limit not allowed in a 1 limit timing check, setting to 0 in instance (DFFSR).
     $hold (negedge D, negedge CLK, thold_negedge$D$CLK,  NOTIFIER);
                                                      |
xmelab: *W,CUNGL1 (/home/ead/yihui/ece6250/lab4/src/syn/osu05_stdcells.v,573|54): Negative timing check limit not allowed in a 1 limit timing check, setting to 0 in instance (LATCH).
     $hold (posedge D, negedge CLK, thold_posedge$D$CLK,  NOTIFIER);
                                                      |
xmelab: *W,CUNGL1 (/home/ead/yihui/ece6250/lab4/src/syn/osu05_stdcells.v,575|54): Negative timing check limit not allowed in a 1 limit timing check, setting to 0 in instance (LATCH).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.full_adder_test:v <0x716b8fc4>
			streams:  43, words: 121798
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                50      43
		UDPs:                    5       4
		Primitives:             78       6
		Timing outputs:         45      11
		Registers:             139     142
		Scalar wires:           55       -
		Vectored wires:          1       -
		Named events:            2       2
		Always blocks:           3       3
		Initial blocks:          2       2
		Parallel blocks:         2       2
		Cont. assignments:       1       1
		Timing checks:          31       -
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.full_adder_test:v
Loading snapshot worklib.full_adder_test:v .................... Done
xcelium> source /apps/vlsi_2018/cadence/XCELIUM1710/tools/xcelium/files/xmsimrc
xcelium> run
#############################################################################
 MAX TB Version O-2018.06-SP1
 Test Protocol File generated from original file "full_adder_tb_patterns.v"
 STIL file version: 1.0
#############################################################################

xmsim: *W,PRPASZ: Packed array at "full_adder_test.TDATA_FILE" of 8192 bits exceeds limit of 4096 - not probed
 Use 'probe -create -packed 8192 full_adder_test.TDATA_FILE' or 'setenv SHM_PACKED_LIMIT 8192' to adjust limit.
xmsim: *W,PRPASZ: Packed array at "full_adder_test.diag_file" of 8192 bits exceeds limit of 4096 - not probed
 Use 'probe -create -packed 8192 full_adder_test.diag_file' or 'setenv SHM_PACKED_LIMIT 8192' to adjust limit.
XTB: Starting serial simulation of 6 patterns
XTB: Simulation of 6 patterns completed with 0 mismatches (time: 1200.00 ns, cycles: 12)

/home/ead/yihui/ece6250/lab4/src/full_adder_tb_patterns.v:807      $finish(0);
xcelium> exit
TOOL:	xmverilog	17.10-s001: Exiting on Oct 19, 2023 at 14:21:26 EDT  (total: 00:00:01)
