
---------- Begin Simulation Statistics ----------
final_tick                                57214751500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 202787                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434624                       # Number of bytes of host memory used
host_op_rate                                   323598                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    73.88                       # Real time elapsed on the host
host_tick_rate                              774462356                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14981195                       # Number of instructions simulated
sim_ops                                      23906387                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057215                       # Number of seconds simulated
sim_ticks                                 57214751500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4981194                       # Number of instructions committed
system.cpu0.committedOps                      9397019                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             22.972297                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3105293                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     786422                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2018                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4756898                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        18133                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       98742737                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.043531                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1964999                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          201                       # TLB misses on write requests
system.cpu0.numCycles                       114429467                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4432778     47.17%     47.19% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     47.20% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.01%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     47.23% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     47.23% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.01%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     47.25% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      2.12%     49.39% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      1.42%     50.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.02%     50.83% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         4620877     49.17%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 9397019                       # Class of committed instruction
system.cpu0.tickCycles                       15686730                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000001                       # Number of instructions committed
system.cpu1.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.442949                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1920448                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1871002                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       365549                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        28448                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       94459094                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.087390                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2313331                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          250                       # TLB misses on write requests
system.cpu1.numCycles                       114429503                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14509368                       # Class of committed instruction
system.cpu1.tickCycles                       19970409                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1497321                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2995702                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1540381                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          345                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3080828                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            345                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               9565                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1488038                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9283                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1488816                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1488815                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9565                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4494082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4494082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4494082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    191130752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    191130752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               191130752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1498381                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1498381    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1498381                       # Request fanout histogram
system.membus.reqLayer4.occupancy          9517861500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              16.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7816103500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1956076                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1956076                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1956076                       # number of overall hits
system.cpu0.icache.overall_hits::total        1956076                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8880                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8880                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8880                       # number of overall misses
system.cpu0.icache.overall_misses::total         8880                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    262059000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    262059000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    262059000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    262059000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1964956                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1964956                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1964956                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1964956                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004519                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004519                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004519                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004519                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 29511.148649                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 29511.148649                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 29511.148649                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 29511.148649                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8864                       # number of writebacks
system.cpu0.icache.writebacks::total             8864                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8880                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8880                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8880                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8880                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    253179000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    253179000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    253179000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    253179000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004519                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004519                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004519                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004519                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 28511.148649                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28511.148649                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 28511.148649                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28511.148649                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8864                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1956076                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1956076                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8880                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8880                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    262059000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    262059000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1964956                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1964956                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004519                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004519                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 29511.148649                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 29511.148649                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8880                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8880                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    253179000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    253179000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004519                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004519                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 28511.148649                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28511.148649                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999761                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1964956                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8880                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           221.278829                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999761                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         15728528                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        15728528                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4345867                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4345867                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4345867                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4345867                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1183288                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1183288                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1183288                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1183288                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 102628003000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 102628003000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 102628003000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 102628003000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5529155                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5529155                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5529155                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5529155                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.214009                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.214009                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.214009                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.214009                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86731.212520                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86731.212520                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86731.212520                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86731.212520                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       586359                       # number of writebacks
system.cpu0.dcache.writebacks::total           586359                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       582425                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       582425                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       582425                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       582425                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       600863                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       600863                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       600863                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       600863                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  50930149500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  50930149500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  50930149500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  50930149500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.108672                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.108672                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.108672                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.108672                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84761.666969                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84761.666969                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84761.666969                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84761.666969                       # average overall mshr miss latency
system.cpu0.dcache.replacements                600846                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       767486                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         767486                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16403                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16403                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    464794500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    464794500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       783889                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       783889                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.020925                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020925                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28335.944644                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28335.944644                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16100                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16100                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    432766500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    432766500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.020539                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.020539                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 26879.906832                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26879.906832                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3578381                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3578381                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1166885                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1166885                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 102163208500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 102163208500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4745266                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4745266                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.245905                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.245905                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 87552.079682                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87552.079682                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       582122                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       582122                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       584763                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       584763                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  50497383000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  50497383000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.123231                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.123231                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86355.297787                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86355.297787                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999776                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4946729                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           600862                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.232721                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999776                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         44834102                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        44834102                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2302145                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2302145                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2302145                       # number of overall hits
system.cpu1.icache.overall_hits::total        2302145                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11119                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11119                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11119                       # number of overall misses
system.cpu1.icache.overall_misses::total        11119                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    272819000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    272819000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    272819000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    272819000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2313264                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2313264                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2313264                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2313264                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004807                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004807                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004807                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004807                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24536.289235                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24536.289235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24536.289235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24536.289235                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11103                       # number of writebacks
system.cpu1.icache.writebacks::total            11103                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11119                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11119                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11119                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11119                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    261700000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    261700000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    261700000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    261700000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004807                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004807                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004807                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004807                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23536.289235                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23536.289235                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23536.289235                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23536.289235                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11103                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2302145                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2302145                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11119                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11119                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    272819000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    272819000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2313264                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2313264                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004807                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004807                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24536.289235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24536.289235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11119                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11119                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    261700000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    261700000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004807                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004807                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23536.289235                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23536.289235                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999751                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2313264                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11119                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           208.046047                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999751                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18517231                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18517231                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7320255                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7320255                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7320255                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7320255                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1465586                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1465586                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1465586                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1465586                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  98125166000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  98125166000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  98125166000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  98125166000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8785841                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8785841                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8785841                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8785841                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166812                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166812                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166812                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166812                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66952.854353                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66952.854353                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66952.854353                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66952.854353                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       912699                       # number of writebacks
system.cpu1.dcache.writebacks::total           912699                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       546001                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       546001                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       546001                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       546001                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       919585                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       919585                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       919585                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       919585                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  78107718000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  78107718000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  78107718000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  78107718000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104667                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104667                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104667                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104667                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84938.007906                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84938.007906                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84938.007906                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84938.007906                       # average overall mshr miss latency
system.cpu1.dcache.replacements                919568                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1495630                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1495630                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9379                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9379                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    333974000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    333974000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1505009                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1505009                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.006232                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006232                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 35608.700288                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35608.700288                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9045                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9045                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    311006500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    311006500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.006010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 34384.355998                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34384.355998                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5824625                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5824625                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1456207                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1456207                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  97791192000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  97791192000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67154.732809                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67154.732809                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       545667                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       545667                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  77796711500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  77796711500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85440.190986                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85440.190986                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999767                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8239839                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           919584                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.960398                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999767                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         71206312                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        71206312                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6928                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18055                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9356                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7726                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42065                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6928                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18055                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9356                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7726                       # number of overall hits
system.l2.overall_hits::total                   42065                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1952                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            582808                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1763                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            911859                       # number of demand (read+write) misses
system.l2.demand_misses::total                1498382                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1952                       # number of overall misses
system.l2.overall_misses::.cpu0.data           582808                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1763                       # number of overall misses
system.l2.overall_misses::.cpu1.data           911859                       # number of overall misses
system.l2.overall_misses::total               1498382                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    162463500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  49767024000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    141396000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  76638704000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     126709587500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    162463500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  49767024000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    141396000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  76638704000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    126709587500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8880                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          600863                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11119                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          919585                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1540447                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8880                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         600863                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11119                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         919585                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1540447                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.219820                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.969952                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.158557                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.991598                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.972693                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.219820                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.969952                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.158557                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.991598                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.972693                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83229.252049                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85391.799701                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80201.928531                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84046.660723                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84564.274998                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83229.252049                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85391.799701                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80201.928531                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84046.660723                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84564.274998                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1488038                       # number of writebacks
system.l2.writebacks::total                   1488038                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       582808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1763                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       911859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1498382                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       582808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       911859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1498382                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    142943500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  43938954000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    123766000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  67520124000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 111725787500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    142943500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  43938954000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    123766000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  67520124000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 111725787500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.219820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.969952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.158557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.991598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.972693                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.219820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.969952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.158557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.991598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.972693                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73229.252049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75391.816859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70201.928531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74046.671689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74564.288346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73229.252049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75391.816859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70201.928531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74046.671689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74564.288346                       # average overall mshr miss latency
system.l2.replacements                        1497572                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1499058                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1499058                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1499058                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1499058                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19967                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19967                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19967                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19967                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           94                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            94                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5080                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1406                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6486                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         579683                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         909134                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1488817                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  49495575000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  76409377000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  125904952000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       584763                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1495303                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.991313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998456                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85383.864974                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84046.330904                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84567.110666                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       579683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       909134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1488817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  43698755000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  67318047000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 111016802000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.991313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998456                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75383.882225                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74046.341903                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74567.124099                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6928                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9356                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16284                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1952                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1763                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3715                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    162463500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    141396000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    303859500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8880                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11119                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19999                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.219820                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.158557                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.185759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83229.252049                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80201.928531                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81792.597577                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1763                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3715                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    142943500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    123766000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    266709500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.219820                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.158557                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.185759                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73229.252049                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70201.928531                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71792.597577                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        12975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19295                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         3125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2725                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5850                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    271449000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    229327000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    500776000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.194099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.301271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.232651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86863.680000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84156.697248                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85602.735043                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         3125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2725                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5850                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    240199000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    202077000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    442276000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.194099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.301271                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.232651                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76863.680000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 74156.697248                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75602.735043                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.494766                       # Cycle average of tags in use
system.l2.tags.total_refs                     3080732                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1498596                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.055746                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.325115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.132071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      254.805080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.722244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      764.510256                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.248833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.746592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999507                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          260                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          764                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26145220                       # Number of tag accesses
system.l2.tags.data_accesses                 26145220                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        124928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      37299648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        112832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58358912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95896320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       124928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       112832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        237760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     95234432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        95234432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         582807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         911858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1498380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1488038                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1488038                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2183493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        651923621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1972079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1019997649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1676076842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2183493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1972079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4155572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1664508357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1664508357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1664508357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2183493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       651923621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1972079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1019997649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3340585199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1488028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    582730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    911843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000135626500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92791                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92791                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4163060                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1397527                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1498381                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1488038                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1498381                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1488038                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     93                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             93066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             93125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             93141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             93044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            93102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            93002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92908                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21583360500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7491440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             49676260500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14405.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33155.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1390839                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1385738                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1498381                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1488038                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  778345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  579527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  140166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 106546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 105551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 101028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  95107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  96186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       209708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    911.363687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   825.591535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.727221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5050      2.41%      2.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6471      3.09%      5.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5459      2.60%      8.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5257      2.51%     10.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5306      2.53%     13.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5065      2.42%     15.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5101      2.43%     17.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5195      2.48%     20.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       166804     79.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       209708                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        92791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.146814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.061503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.701415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          92668     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            61      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            35      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           11      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92791                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.036049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.032355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.371388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            91813     98.95%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              117      0.13%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               74      0.08%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              255      0.27%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              353      0.38%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              171      0.18%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92791                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95890432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95232064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95896384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             95234432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1675.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1664.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1676.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1664.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   13.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57214729500                       # Total gap between requests
system.mem_ctrls.avgGap                      19158.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       124928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     37294720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       112832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58357952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95232064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2183492.835759323556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 651837489.847351670265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1972078.826559265843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1019980869.793692946434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1664466968.802617311478                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       582808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1763                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       911858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1488038                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     62760750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  19683447500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     51451000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29878601250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1460160789750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32152.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33773.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29183.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32766.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    981265.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            748893180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            398042370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5347053180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3883309380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4516374720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23151522990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2474445600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40519641420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        708.202699                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6061676000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1910480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49242595500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            748450500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            397799490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5350723140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3884055840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4516374720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23159763480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2467506240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40524673410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        708.290648                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6045305000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1910480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49258966500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             45144                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2987096                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19967                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           30890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1495303                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1495301                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19999                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25145                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1802571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2758737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4621273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1135616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     75982144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1422208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    117266112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              195806080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1497572                       # Total snoops (count)
system.tol2bus.snoopTraffic                  95234432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3038019                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000114                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010656                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3037674     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    345      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3038019                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3059439000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1379448354                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16689478                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         901311463                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13334471                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57214751500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
