

================================================================
== Vitis HLS Report for 'kenel_tutorial_Pipeline_3'
================================================================
* Date:           Thu Apr 13 19:01:27 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      455|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|      533|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      533|      509|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |empty_20_fu_122_p2         |         +|   0|  0|   20|          13|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|    2|           1|           1|
    |empty_23_fu_137_p2         |      icmp|   0|  0|    9|           4|           2|
    |exitcond3_fu_116_p2        |      icmp|   0|  0|   12|          13|          14|
    |empty_21_fu_184_p3         |    select|   0|  0|  408|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  455|          34|          22|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_load  |   9|          2|   13|         26|
    |loop_index_fu_68                  |   9|          2|   13|         26|
    |m00_axi_blk_n_W                   |   9|          2|    1|          2|
    |shiftreg_fu_64                    |   9|          2|  480|        960|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|  509|       1018|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |    1|   0|    1|          0|
    |empty_23_reg_225                    |    1|   0|    1|          0|
    |empty_23_reg_225_pp0_iter1_reg      |    1|   0|    1|          0|
    |exitcond3_reg_216                   |    1|   0|    1|          0|
    |loop_index_fu_68                    |   13|   0|   13|          0|
    |m00_axi_output_buffer_load_reg_235  |   32|   0|   32|          0|
    |shiftreg_fu_64                      |  480|   0|  480|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               |  533|   0|  533|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+---------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+--------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  kenel_tutorial_Pipeline_3|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  kenel_tutorial_Pipeline_3|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  kenel_tutorial_Pipeline_3|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  kenel_tutorial_Pipeline_3|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  kenel_tutorial_Pipeline_3|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  kenel_tutorial_Pipeline_3|  return value|
|m_axi_m00_axi_AWVALID           |  out|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_AWREADY           |   in|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_AWADDR            |  out|   64|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_AWID              |  out|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_AWLEN             |  out|   32|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_AWSIZE            |  out|    3|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_AWBURST           |  out|    2|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_AWLOCK            |  out|    2|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_AWCACHE           |  out|    4|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_AWPROT            |  out|    3|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_AWQOS             |  out|    4|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_AWREGION          |  out|    4|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_AWUSER            |  out|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_WVALID            |  out|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_WREADY            |   in|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_WDATA             |  out|  512|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_WSTRB             |  out|   64|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_WLAST             |  out|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_WID               |  out|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_WUSER             |  out|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_ARVALID           |  out|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_ARREADY           |   in|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_ARADDR            |  out|   64|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_ARID              |  out|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_ARLEN             |  out|   32|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_ARSIZE            |  out|    3|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_ARBURST           |  out|    2|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_ARLOCK            |  out|    2|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_ARCACHE           |  out|    4|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_ARPROT            |  out|    3|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_ARQOS             |  out|    4|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_ARREGION          |  out|    4|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_ARUSER            |  out|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_RVALID            |   in|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_RREADY            |  out|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_RDATA             |   in|  512|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_RLAST             |   in|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_RID               |   in|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_RFIFONUM          |   in|    9|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_RUSER             |   in|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_RRESP             |   in|    2|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_BVALID            |   in|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_BREADY            |  out|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_BRESP             |   in|    2|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_BID               |   in|    1|       m_axi|                    m00_axi|       pointer|
|m_axi_m00_axi_BUSER             |   in|    1|       m_axi|                    m00_axi|       pointer|
|sext_ln47                       |   in|   58|     ap_none|                  sext_ln47|        scalar|
|m00_axi_output_buffer_address0  |  out|   13|   ap_memory|      m00_axi_output_buffer|         array|
|m00_axi_output_buffer_ce0       |  out|    1|   ap_memory|      m00_axi_output_buffer|         array|
|m00_axi_output_buffer_q0        |   in|   32|   ap_memory|      m00_axi_output_buffer|         array|
+--------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 7 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln47_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln47"   --->   Operation 8 'read' 'sext_ln47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln47_cast = sext i58 %sext_ln47_read"   --->   Operation 9 'sext' 'sext_ln47_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %m00_axi, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %loop_index"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index_load = load i13 %loop_index"   --->   Operation 14 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.64ns)   --->   "%exitcond3 = icmp_eq  i13 %loop_index_load, i13 4096"   --->   Operation 15 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.75ns)   --->   "%empty_20 = add i13 %loop_index_load, i13 1"   --->   Operation 16 'add' 'empty_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3, void %load-store-loop.split, void %memcpy-split.exitStub"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%loop_index_cast3 = zext i13 %loop_index_load"   --->   Operation 18 'zext' 'loop_index_cast3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_22 = trunc i13 %loop_index_load"   --->   Operation 19 'trunc' 'empty_22' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer_addr = getelementptr i32 %m00_axi_output_buffer, i64 0, i64 %loop_index_cast3"   --->   Operation 20 'getelementptr' 'm00_axi_output_buffer_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.24ns)   --->   "%m00_axi_output_buffer_load = load i13 %m00_axi_output_buffer_addr"   --->   Operation 21 'load' 'm00_axi_output_buffer_load' <Predicate = (!exitcond3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "%empty_23 = icmp_eq  i4 %empty_22, i4 15"   --->   Operation 22 'icmp' 'empty_23' <Predicate = (!exitcond3)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_23, void %load-store-loop.split._crit_edge, void"   --->   Operation 23 'br' 'br_ln0' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 %empty_20, i13 %loop_index"   --->   Operation 24 'store' 'store_ln0' <Predicate = (!exitcond3)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %m00_axi"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%m00_axi_addr = getelementptr i512 %m00_axi, i64 %sext_ln47_cast" [../kenel_tutorial_cmodel.cpp:47]   --->   Operation 26 'getelementptr' 'm00_axi_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (1.24ns)   --->   "%m00_axi_output_buffer_load = load i13 %m00_axi_output_buffer_addr"   --->   Operation 29 'load' 'm00_axi_output_buffer_load' <Predicate = (!exitcond3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shiftreg_load_1 = load i480 %shiftreg"   --->   Operation 30 'load' 'shiftreg_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i480, i32 %m00_axi_output_buffer_load, i480 %shiftreg_load_1"   --->   Operation 31 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (7.30ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %m00_axi_addr, i512 %tmp, i64 18446744073709551615" [../kenel_tutorial_cmodel.cpp:47]   --->   Operation 32 'write' 'write_ln47' <Predicate = (empty_23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.split._crit_edge"   --->   Operation 33 'br' 'br_ln0' <Predicate = (empty_23)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shiftreg_load = load i480 %shiftreg"   --->   Operation 34 'load' 'shiftreg_load' <Predicate = (!empty_23)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i448 @_ssdm_op_PartSelect.i448.i480.i32.i32, i480 %shiftreg_load, i32 32, i32 479"   --->   Operation 35 'partselect' 'tmp_1' <Predicate = (!empty_23)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i32.i448, i32 %m00_axi_output_buffer_load, i448 %tmp_1"   --->   Operation 36 'bitconcatenate' 'tmp_2' <Predicate = (!empty_23)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.53ns)   --->   "%empty_21 = select i1 %empty_23, i480 0, i480 %tmp_2"   --->   Operation 37 'select' 'empty_21' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i480 %empty_21, i480 %shiftreg"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m00_axi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln47]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m00_axi_output_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg                   (alloca           ) [ 0111]
loop_index                 (alloca           ) [ 0100]
sext_ln47_read             (read             ) [ 0000]
sext_ln47_cast             (sext             ) [ 0110]
specinterface_ln0          (specinterface    ) [ 0000]
store_ln0                  (store            ) [ 0000]
store_ln0                  (store            ) [ 0000]
br_ln0                     (br               ) [ 0000]
loop_index_load            (load             ) [ 0000]
exitcond3                  (icmp             ) [ 0110]
empty_20                   (add              ) [ 0000]
br_ln0                     (br               ) [ 0000]
loop_index_cast3           (zext             ) [ 0000]
empty_22                   (trunc            ) [ 0000]
m00_axi_output_buffer_addr (getelementptr    ) [ 0110]
empty_23                   (icmp             ) [ 0111]
br_ln0                     (br               ) [ 0000]
store_ln0                  (store            ) [ 0000]
specbitsmap_ln0            (specbitsmap      ) [ 0000]
m00_axi_addr               (getelementptr    ) [ 0101]
specpipeline_ln0           (specpipeline     ) [ 0000]
empty                      (speclooptripcount) [ 0000]
m00_axi_output_buffer_load (load             ) [ 0101]
shiftreg_load_1            (load             ) [ 0000]
tmp                        (bitconcatenate   ) [ 0000]
write_ln47                 (write            ) [ 0000]
br_ln0                     (br               ) [ 0000]
shiftreg_load              (load             ) [ 0000]
tmp_1                      (partselect       ) [ 0000]
tmp_2                      (bitconcatenate   ) [ 0000]
empty_21                   (select           ) [ 0000]
store_ln0                  (store            ) [ 0000]
br_ln0                     (br               ) [ 0000]
ret_ln0                    (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m00_axi">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m00_axi"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln47">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m00_axi_output_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m00_axi_output_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i32.i480"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i448.i480.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i480.i32.i448"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="shiftreg_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="loop_index_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sext_ln47_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="58" slack="0"/>
<pin id="74" dir="0" index="1" bw="58" slack="0"/>
<pin id="75" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln47_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln47_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="512" slack="1"/>
<pin id="81" dir="0" index="2" bw="512" slack="0"/>
<pin id="82" dir="0" index="3" bw="1" slack="0"/>
<pin id="83" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="m00_axi_output_buffer_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="13" slack="0"/>
<pin id="90" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_output_buffer_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="13" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m00_axi_output_buffer_load/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="sext_ln47_cast_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="58" slack="0"/>
<pin id="101" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_cast/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="13" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="480" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="loop_index_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="13" slack="0"/>
<pin id="115" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="exitcond3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="13" slack="0"/>
<pin id="118" dir="0" index="1" bw="13" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="empty_20_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="13" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_20/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="loop_index_cast3_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="13" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_cast3/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="empty_22_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="13" slack="0"/>
<pin id="135" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_22/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="empty_23_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln0_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="13" slack="0"/>
<pin id="145" dir="0" index="1" bw="13" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="m00_axi_addr_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="1"/>
<pin id="151" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="shiftreg_load_1_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="480" slack="2"/>
<pin id="155" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg_load_1/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="512" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="0" index="2" bw="480" slack="0"/>
<pin id="160" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="shiftreg_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="480" slack="2"/>
<pin id="166" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg_load/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="448" slack="0"/>
<pin id="169" dir="0" index="1" bw="480" slack="0"/>
<pin id="170" dir="0" index="2" bw="7" slack="0"/>
<pin id="171" dir="0" index="3" bw="10" slack="0"/>
<pin id="172" dir="1" index="4" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="480" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="1"/>
<pin id="180" dir="0" index="2" bw="448" slack="0"/>
<pin id="181" dir="1" index="3" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="empty_21_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="2"/>
<pin id="186" dir="0" index="1" bw="480" slack="0"/>
<pin id="187" dir="0" index="2" bw="480" slack="0"/>
<pin id="188" dir="1" index="3" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_21/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln0_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="480" slack="0"/>
<pin id="193" dir="0" index="1" bw="480" slack="2"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="196" class="1005" name="shiftreg_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="480" slack="0"/>
<pin id="198" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg "/>
</bind>
</comp>

<comp id="204" class="1005" name="loop_index_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="13" slack="0"/>
<pin id="206" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="loop_index "/>
</bind>
</comp>

<comp id="211" class="1005" name="sext_ln47_cast_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln47_cast "/>
</bind>
</comp>

<comp id="216" class="1005" name="exitcond3_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="m00_axi_output_buffer_addr_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="13" slack="1"/>
<pin id="222" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_output_buffer_addr "/>
</bind>
</comp>

<comp id="225" class="1005" name="empty_23_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="2"/>
<pin id="227" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="230" class="1005" name="m00_axi_addr_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="512" slack="1"/>
<pin id="232" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_addr "/>
</bind>
</comp>

<comp id="235" class="1005" name="m00_axi_output_buffer_load_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_output_buffer_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="52" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="72" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="113" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="136"><net_src comp="113" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="122" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="153" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="173"><net_src comp="56" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="58" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="176"><net_src comp="60" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="182"><net_src comp="62" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="167" pin="4"/><net_sink comp="177" pin=2"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="177" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="64" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="207"><net_src comp="68" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="214"><net_src comp="99" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="219"><net_src comp="116" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="86" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="228"><net_src comp="137" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="233"><net_src comp="148" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="238"><net_src comp="93" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="177" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m00_axi | {3 }
 - Input state : 
	Port: kenel_tutorial_Pipeline_3 : m00_axi | {}
	Port: kenel_tutorial_Pipeline_3 : sext_ln47 | {1 }
	Port: kenel_tutorial_Pipeline_3 : m00_axi_output_buffer | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		loop_index_load : 1
		exitcond3 : 2
		empty_20 : 2
		br_ln0 : 3
		loop_index_cast3 : 2
		empty_22 : 2
		m00_axi_output_buffer_addr : 3
		m00_axi_output_buffer_load : 4
		empty_23 : 3
		br_ln0 : 4
		store_ln0 : 3
	State 2
	State 3
		tmp : 1
		write_ln47 : 2
		tmp_1 : 1
		tmp_2 : 2
		empty_21 : 3
		store_ln0 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|  select  |      empty_21_fu_184      |    0    |   408   |
|----------|---------------------------|---------|---------|
|   icmp   |      exitcond3_fu_116     |    0    |    12   |
|          |      empty_23_fu_137      |    0    |    9    |
|----------|---------------------------|---------|---------|
|    add   |      empty_20_fu_122      |    0    |    20   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln47_read_read_fu_72 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln47_write_fu_78  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln47_cast_fu_99   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |  loop_index_cast3_fu_128  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |      empty_22_fu_133      |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|         tmp_fu_156        |    0    |    0    |
|          |        tmp_2_fu_177       |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        tmp_1_fu_167       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   449   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         empty_23_reg_225         |    1   |
|         exitcond3_reg_216        |    1   |
|        loop_index_reg_204        |   13   |
|       m00_axi_addr_reg_230       |   512  |
|m00_axi_output_buffer_addr_reg_220|   13   |
|m00_axi_output_buffer_load_reg_235|   32   |
|      sext_ln47_cast_reg_211      |   64   |
|         shiftreg_reg_196         |   480  |
+----------------------------------+--------+
|               Total              |  1116  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_93 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   449  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1116  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1116  |   458  |
+-----------+--------+--------+--------+
