Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 16 13:10:57 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                       Violations  
-------  --------  --------------------------------  ----------  
HPDR-1   Warning   Port pin direction inconsistency  4           
LUTAR-1  Warning   LUT drives async reset alert      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.714        0.000                      0                   86        0.199        0.000                      0                   86        3.000        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       33.714        0.000                      0                   86        0.199        0.000                      0                   86       19.363        0.000                       0                    66  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.714ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.178ns (19.963%)  route 4.723ns (80.037%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.089 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.744    -1.008    keypad_inst/CLK
    SLICE_X28Y44         FDCE                                         r  keypad_inst/sclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.552 f  keypad_inst/sclk_reg[11]/Q
                         net (fo=10, routed)          1.784     1.233    keypad_inst/sclk[11]
    SLICE_X30Y40         LUT4 (Prop_lut4_I2_O)        0.146     1.379 r  keypad_inst/sclk[31]_i_31/O
                         net (fo=1, routed)           0.779     2.158    keypad_inst/sclk[31]_i_31_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.328     2.486 r  keypad_inst/sclk[31]_i_21/O
                         net (fo=1, routed)           0.594     3.080    keypad_inst/sclk[31]_i_21_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.204 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=32, routed)          1.565     4.769    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.893 r  keypad_inst/sclk[25]_i_1/O
                         net (fo=1, routed)           0.000     4.893    keypad_inst/sclk[25]_i_1_n_0
    SLICE_X30Y48         FDCE                                         r  keypad_inst/sclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.569    38.089    keypad_inst/CLK
    SLICE_X30Y48         FDCE                                         r  keypad_inst/sclk_reg[25]/C
                         clock pessimism              0.605    38.693    
                         clock uncertainty           -0.164    38.530    
    SLICE_X30Y48         FDCE (Setup_fdce_C_D)        0.077    38.607    keypad_inst/sclk_reg[25]
  -------------------------------------------------------------------
                         required time                         38.607    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 33.714    

Slack (MET) :             33.726ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 1.178ns (19.990%)  route 4.715ns (80.010%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.089 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.744    -1.008    keypad_inst/CLK
    SLICE_X28Y44         FDCE                                         r  keypad_inst/sclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.552 f  keypad_inst/sclk_reg[11]/Q
                         net (fo=10, routed)          1.784     1.233    keypad_inst/sclk[11]
    SLICE_X30Y40         LUT4 (Prop_lut4_I2_O)        0.146     1.379 r  keypad_inst/sclk[31]_i_31/O
                         net (fo=1, routed)           0.779     2.158    keypad_inst/sclk[31]_i_31_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.328     2.486 r  keypad_inst/sclk[31]_i_21/O
                         net (fo=1, routed)           0.594     3.080    keypad_inst/sclk[31]_i_21_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.204 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=32, routed)          1.557     4.761    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.885 r  keypad_inst/sclk[26]_i_1/O
                         net (fo=1, routed)           0.000     4.885    keypad_inst/sclk[26]_i_1_n_0
    SLICE_X30Y48         FDCE                                         r  keypad_inst/sclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.569    38.089    keypad_inst/CLK
    SLICE_X30Y48         FDCE                                         r  keypad_inst/sclk_reg[26]/C
                         clock pessimism              0.605    38.693    
                         clock uncertainty           -0.164    38.530    
    SLICE_X30Y48         FDCE (Setup_fdce_C_D)        0.081    38.611    keypad_inst/sclk_reg[26]
  -------------------------------------------------------------------
                         required time                         38.611    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 33.726    

Slack (MET) :             33.881ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 1.178ns (20.548%)  route 4.555ns (79.452%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.089 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.744    -1.008    keypad_inst/CLK
    SLICE_X28Y44         FDCE                                         r  keypad_inst/sclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.552 f  keypad_inst/sclk_reg[11]/Q
                         net (fo=10, routed)          1.784     1.233    keypad_inst/sclk[11]
    SLICE_X30Y40         LUT4 (Prop_lut4_I2_O)        0.146     1.379 r  keypad_inst/sclk[31]_i_31/O
                         net (fo=1, routed)           0.779     2.158    keypad_inst/sclk[31]_i_31_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.328     2.486 r  keypad_inst/sclk[31]_i_21/O
                         net (fo=1, routed)           0.594     3.080    keypad_inst/sclk[31]_i_21_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.204 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=32, routed)          1.397     4.601    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I4_O)        0.124     4.725 r  keypad_inst/sclk[21]_i_1/O
                         net (fo=1, routed)           0.000     4.725    keypad_inst/sclk[21]_i_1_n_0
    SLICE_X30Y47         FDCE                                         r  keypad_inst/sclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.569    38.089    keypad_inst/CLK
    SLICE_X30Y47         FDCE                                         r  keypad_inst/sclk_reg[21]/C
                         clock pessimism              0.605    38.693    
                         clock uncertainty           -0.164    38.530    
    SLICE_X30Y47         FDCE (Setup_fdce_C_D)        0.077    38.607    keypad_inst/sclk_reg[21]
  -------------------------------------------------------------------
                         required time                         38.607    
                         arrival time                          -4.725    
  -------------------------------------------------------------------
                         slack                                 33.881    

Slack (MET) :             33.893ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 1.178ns (20.577%)  route 4.547ns (79.423%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.089 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.744    -1.008    keypad_inst/CLK
    SLICE_X28Y44         FDCE                                         r  keypad_inst/sclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.552 f  keypad_inst/sclk_reg[11]/Q
                         net (fo=10, routed)          1.784     1.233    keypad_inst/sclk[11]
    SLICE_X30Y40         LUT4 (Prop_lut4_I2_O)        0.146     1.379 r  keypad_inst/sclk[31]_i_31/O
                         net (fo=1, routed)           0.779     2.158    keypad_inst/sclk[31]_i_31_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.328     2.486 r  keypad_inst/sclk[31]_i_21/O
                         net (fo=1, routed)           0.594     3.080    keypad_inst/sclk[31]_i_21_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.204 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=32, routed)          1.389     4.593    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I4_O)        0.124     4.717 r  keypad_inst/sclk[23]_i_1/O
                         net (fo=1, routed)           0.000     4.717    keypad_inst/sclk[23]_i_1_n_0
    SLICE_X30Y47         FDCE                                         r  keypad_inst/sclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.569    38.089    keypad_inst/CLK
    SLICE_X30Y47         FDCE                                         r  keypad_inst/sclk_reg[23]/C
                         clock pessimism              0.605    38.693    
                         clock uncertainty           -0.164    38.530    
    SLICE_X30Y47         FDCE (Setup_fdce_C_D)        0.081    38.611    keypad_inst/sclk_reg[23]
  -------------------------------------------------------------------
                         required time                         38.611    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                 33.893    

Slack (MET) :             33.903ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 1.178ns (20.800%)  route 4.486ns (79.200%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.089 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.744    -1.008    keypad_inst/CLK
    SLICE_X28Y44         FDCE                                         r  keypad_inst/sclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.552 f  keypad_inst/sclk_reg[11]/Q
                         net (fo=10, routed)          1.784     1.233    keypad_inst/sclk[11]
    SLICE_X30Y40         LUT4 (Prop_lut4_I2_O)        0.146     1.379 r  keypad_inst/sclk[31]_i_31/O
                         net (fo=1, routed)           0.779     2.158    keypad_inst/sclk[31]_i_31_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.328     2.486 r  keypad_inst/sclk[31]_i_21/O
                         net (fo=1, routed)           0.594     3.080    keypad_inst/sclk[31]_i_21_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.204 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=32, routed)          1.328     4.532    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.656 r  keypad_inst/sclk[27]_i_1/O
                         net (fo=1, routed)           0.000     4.656    keypad_inst/sclk[27]_i_1_n_0
    SLICE_X28Y48         FDCE                                         r  keypad_inst/sclk_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.569    38.089    keypad_inst/CLK
    SLICE_X28Y48         FDCE                                         r  keypad_inst/sclk_reg[27]/C
                         clock pessimism              0.605    38.693    
                         clock uncertainty           -0.164    38.530    
    SLICE_X28Y48         FDCE (Setup_fdce_C_D)        0.029    38.559    keypad_inst/sclk_reg[27]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 33.903    

Slack (MET) :             33.912ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 1.178ns (20.650%)  route 4.527ns (79.350%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.089 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.744    -1.008    keypad_inst/CLK
    SLICE_X28Y44         FDCE                                         r  keypad_inst/sclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.552 f  keypad_inst/sclk_reg[11]/Q
                         net (fo=10, routed)          1.784     1.233    keypad_inst/sclk[11]
    SLICE_X30Y40         LUT4 (Prop_lut4_I2_O)        0.146     1.379 r  keypad_inst/sclk[31]_i_31/O
                         net (fo=1, routed)           0.779     2.158    keypad_inst/sclk[31]_i_31_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.328     2.486 r  keypad_inst/sclk[31]_i_21/O
                         net (fo=1, routed)           0.594     3.080    keypad_inst/sclk[31]_i_21_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.204 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=32, routed)          1.369     4.573    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.697 r  keypad_inst/sclk[29]_i_1/O
                         net (fo=1, routed)           0.000     4.697    keypad_inst/sclk[29]_i_1_n_0
    SLICE_X30Y48         FDCE                                         r  keypad_inst/sclk_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.569    38.089    keypad_inst/CLK
    SLICE_X30Y48         FDCE                                         r  keypad_inst/sclk_reg[29]/C
                         clock pessimism              0.605    38.693    
                         clock uncertainty           -0.164    38.530    
    SLICE_X30Y48         FDCE (Setup_fdce_C_D)        0.079    38.609    keypad_inst/sclk_reg[29]
  -------------------------------------------------------------------
                         required time                         38.609    
                         arrival time                          -4.697    
  -------------------------------------------------------------------
                         slack                                 33.912    

Slack (MET) :             33.916ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 1.178ns (20.841%)  route 4.474ns (79.159%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.089 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.744    -1.008    keypad_inst/CLK
    SLICE_X28Y44         FDCE                                         r  keypad_inst/sclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.552 f  keypad_inst/sclk_reg[11]/Q
                         net (fo=10, routed)          1.784     1.233    keypad_inst/sclk[11]
    SLICE_X30Y40         LUT4 (Prop_lut4_I2_O)        0.146     1.379 r  keypad_inst/sclk[31]_i_31/O
                         net (fo=1, routed)           0.779     2.158    keypad_inst/sclk[31]_i_31_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.328     2.486 r  keypad_inst/sclk[31]_i_21/O
                         net (fo=1, routed)           0.594     3.080    keypad_inst/sclk[31]_i_21_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.204 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=32, routed)          1.317     4.521    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.645 r  keypad_inst/sclk[28]_i_1/O
                         net (fo=1, routed)           0.000     4.645    keypad_inst/sclk[28]_i_1_n_0
    SLICE_X28Y48         FDCE                                         r  keypad_inst/sclk_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.569    38.089    keypad_inst/CLK
    SLICE_X28Y48         FDCE                                         r  keypad_inst/sclk_reg[28]/C
                         clock pessimism              0.605    38.693    
                         clock uncertainty           -0.164    38.530    
    SLICE_X28Y48         FDCE (Setup_fdce_C_D)        0.031    38.561    keypad_inst/sclk_reg[28]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 33.916    

Slack (MET) :             33.964ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.178ns (21.024%)  route 4.425ns (78.976%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 38.088 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.744    -1.008    keypad_inst/CLK
    SLICE_X28Y44         FDCE                                         r  keypad_inst/sclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.552 f  keypad_inst/sclk_reg[11]/Q
                         net (fo=10, routed)          1.784     1.233    keypad_inst/sclk[11]
    SLICE_X30Y40         LUT4 (Prop_lut4_I2_O)        0.146     1.379 r  keypad_inst/sclk[31]_i_31/O
                         net (fo=1, routed)           0.779     2.158    keypad_inst/sclk[31]_i_31_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.328     2.486 r  keypad_inst/sclk[31]_i_21/O
                         net (fo=1, routed)           0.594     3.080    keypad_inst/sclk[31]_i_21_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.204 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=32, routed)          1.268     4.472    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I4_O)        0.124     4.596 r  keypad_inst/sclk[20]_i_1/O
                         net (fo=1, routed)           0.000     4.596    keypad_inst/sclk[20]_i_1_n_0
    SLICE_X28Y46         FDCE                                         r  keypad_inst/sclk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.568    38.088    keypad_inst/CLK
    SLICE_X28Y46         FDCE                                         r  keypad_inst/sclk_reg[20]/C
                         clock pessimism              0.605    38.692    
                         clock uncertainty           -0.164    38.529    
    SLICE_X28Y46         FDCE (Setup_fdce_C_D)        0.031    38.560    keypad_inst/sclk_reg[20]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                          -4.596    
  -------------------------------------------------------------------
                         slack                                 33.964    

Slack (MET) :             34.009ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.178ns (21.201%)  route 4.378ns (78.799%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 38.088 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.744    -1.008    keypad_inst/CLK
    SLICE_X28Y44         FDCE                                         r  keypad_inst/sclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.552 f  keypad_inst/sclk_reg[11]/Q
                         net (fo=10, routed)          1.784     1.233    keypad_inst/sclk[11]
    SLICE_X30Y40         LUT4 (Prop_lut4_I2_O)        0.146     1.379 r  keypad_inst/sclk[31]_i_31/O
                         net (fo=1, routed)           0.779     2.158    keypad_inst/sclk[31]_i_31_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.328     2.486 r  keypad_inst/sclk[31]_i_21/O
                         net (fo=1, routed)           0.594     3.080    keypad_inst/sclk[31]_i_21_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.204 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=32, routed)          1.221     4.425    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I4_O)        0.124     4.549 r  keypad_inst/sclk[17]_i_1/O
                         net (fo=1, routed)           0.000     4.549    keypad_inst/sclk[17]_i_1_n_0
    SLICE_X28Y46         FDCE                                         r  keypad_inst/sclk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.568    38.088    keypad_inst/CLK
    SLICE_X28Y46         FDCE                                         r  keypad_inst/sclk_reg[17]/C
                         clock pessimism              0.605    38.692    
                         clock uncertainty           -0.164    38.529    
    SLICE_X28Y46         FDCE (Setup_fdce_C_D)        0.029    38.558    keypad_inst/sclk_reg[17]
  -------------------------------------------------------------------
                         required time                         38.558    
                         arrival time                          -4.549    
  -------------------------------------------------------------------
                         slack                                 34.009    

Slack (MET) :             34.047ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.178ns (21.244%)  route 4.367ns (78.756%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 38.088 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.744    -1.008    keypad_inst/CLK
    SLICE_X28Y44         FDCE                                         r  keypad_inst/sclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.552 f  keypad_inst/sclk_reg[11]/Q
                         net (fo=10, routed)          1.784     1.233    keypad_inst/sclk[11]
    SLICE_X30Y40         LUT4 (Prop_lut4_I2_O)        0.146     1.379 r  keypad_inst/sclk[31]_i_31/O
                         net (fo=1, routed)           0.779     2.158    keypad_inst/sclk[31]_i_31_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.328     2.486 r  keypad_inst/sclk[31]_i_21/O
                         net (fo=1, routed)           0.594     3.080    keypad_inst/sclk[31]_i_21_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.204 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=32, routed)          1.210     4.413    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124     4.537 r  keypad_inst/sclk[12]_i_1/O
                         net (fo=1, routed)           0.000     4.537    keypad_inst/sclk[12]_i_1_n_0
    SLICE_X28Y44         FDCE                                         r  keypad_inst/sclk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.568    38.088    keypad_inst/CLK
    SLICE_X28Y44         FDCE                                         r  keypad_inst/sclk_reg[12]/C
                         clock pessimism              0.630    38.717    
                         clock uncertainty           -0.164    38.554    
    SLICE_X28Y44         FDCE (Setup_fdce_C_D)        0.031    38.585    keypad_inst/sclk_reg[12]
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                 34.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sync_inst/c_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_h_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.781%)  route 0.147ns (44.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.421    sync_inst/CLK
    SLICE_X27Y44         FDCE                                         r  sync_inst/c_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.280 f  sync_inst/c_h_reg[9]/Q
                         net (fo=8, routed)           0.147    -0.132    sync_inst/c_h[9]
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.087 r  sync_inst/c_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    sync_inst/c_h_1[8]
    SLICE_X26Y44         FDCE                                         r  sync_inst/c_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.857    -0.519    sync_inst/CLK
    SLICE_X26Y44         FDCE                                         r  sync_inst/c_h_reg[8]/C
                         clock pessimism              0.111    -0.408    
    SLICE_X26Y44         FDCE (Hold_fdce_C_D)         0.121    -0.287    sync_inst/c_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.760%)  route 0.085ns (27.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.422    sync_inst/CLK
    SLICE_X27Y40         FDCE                                         r  sync_inst/c_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.128    -0.294 r  sync_inst/c_v_reg[3]/Q
                         net (fo=13, routed)          0.085    -0.209    sync_inst/c_v[3]
    SLICE_X27Y40         LUT6 (Prop_lut6_I1_O)        0.099    -0.110 r  sync_inst/c_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    sync_inst/c_v_0[5]
    SLICE_X27Y40         FDCE                                         r  sync_inst/c_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.520    sync_inst/CLK
    SLICE_X27Y40         FDCE                                         r  sync_inst/c_v_reg[5]/C
                         clock pessimism              0.098    -0.422    
    SLICE_X27Y40         FDCE (Hold_fdce_C_D)         0.092    -0.330    sync_inst/c_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 sync_inst/c_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_h_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.514%)  route 0.175ns (48.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.421    sync_inst/CLK
    SLICE_X25Y45         FDCE                                         r  sync_inst/c_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  sync_inst/c_h_reg[4]/Q
                         net (fo=8, routed)           0.175    -0.105    sync_inst/c_h[4]
    SLICE_X26Y44         LUT5 (Prop_lut5_I2_O)        0.045    -0.060 r  sync_inst/c_h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.060    sync_inst/c_h_1[7]
    SLICE_X26Y44         FDCE                                         r  sync_inst/c_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.857    -0.519    sync_inst/CLK
    SLICE_X26Y44         FDCE                                         r  sync_inst/c_h_reg[7]/C
                         clock pessimism              0.114    -0.405    
    SLICE_X26Y44         FDCE (Hold_fdce_C_D)         0.120    -0.285    sync_inst/c_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 graph_inst/current_bar_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/current_bar_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.571%)  route 0.160ns (43.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.422    graph_inst/CLK
    SLICE_X26Y41         FDCE                                         r  graph_inst/current_bar_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.258 r  graph_inst/current_bar_y_reg[2]/Q
                         net (fo=12, routed)          0.160    -0.097    graph_inst/Q[0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I3_O)        0.045    -0.052 r  graph_inst/current_bar_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.052    graph_inst/current_bar_y[7]_i_1_n_0
    SLICE_X26Y40         FDCE                                         r  graph_inst/current_bar_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.520    graph_inst/CLK
    SLICE_X26Y40         FDCE                                         r  graph_inst/current_bar_y_reg[7]/C
                         clock pessimism              0.114    -0.406    
    SLICE_X26Y40         FDCE (Hold_fdce_C_D)         0.121    -0.285    graph_inst/current_bar_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_h_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.421    sync_inst/CLK
    SLICE_X26Y44         FDCE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.257 r  sync_inst/c_h_reg[7]/Q
                         net (fo=9, routed)           0.128    -0.129    sync_inst/c_h[7]
    SLICE_X27Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.084 r  sync_inst/c_h[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    sync_inst/c_h_1[9]
    SLICE_X27Y44         FDCE                                         r  sync_inst/c_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.857    -0.519    sync_inst/CLK
    SLICE_X27Y44         FDCE                                         r  sync_inst/c_h_reg[9]/C
                         clock pessimism              0.111    -0.408    
    SLICE_X27Y44         FDCE (Hold_fdce_C_D)         0.091    -0.317    sync_inst/c_h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.422    sync_inst/CLK
    SLICE_X27Y41         FDCE                                         r  sync_inst/c_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  sync_inst/c_v_reg[9]/Q
                         net (fo=5, routed)           0.146    -0.134    sync_inst/c_v[9]
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.045    -0.089 r  sync_inst/c_v[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.089    sync_inst/c_v_0[9]
    SLICE_X27Y41         FDCE                                         r  sync_inst/c_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.520    sync_inst/CLK
    SLICE_X27Y41         FDCE                                         r  sync_inst/c_v_reg[9]/C
                         clock pessimism              0.098    -0.422    
    SLICE_X27Y41         FDCE (Hold_fdce_C_D)         0.092    -0.330    sync_inst/c_v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 sync_inst/c_h_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_h_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.227ns (68.150%)  route 0.106ns (31.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.421    sync_inst/CLK
    SLICE_X24Y44         FDCE                                         r  sync_inst/c_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDCE (Prop_fdce_C_Q)         0.128    -0.293 r  sync_inst/c_h_reg[3]/Q
                         net (fo=6, routed)           0.106    -0.187    sync_inst/c_h[3]
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.099    -0.088 r  sync_inst/c_h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    sync_inst/c_h_1[5]
    SLICE_X24Y44         FDCE                                         r  sync_inst/c_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.857    -0.519    sync_inst/CLK
    SLICE_X24Y44         FDCE                                         r  sync_inst/c_h_reg[5]/C
                         clock pessimism              0.098    -0.421    
    SLICE_X24Y44         FDCE (Hold_fdce_C_D)         0.091    -0.330    sync_inst/c_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.288%)  route 0.157ns (45.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.587    -0.423    sync_inst/CLK
    SLICE_X28Y41         FDCE                                         r  sync_inst/c_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  sync_inst/c_v_reg[7]/Q
                         net (fo=12, routed)          0.157    -0.125    sync_inst/Q[3]
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.045    -0.080 r  sync_inst/c_v[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    sync_inst/c_v_0[7]
    SLICE_X28Y41         FDCE                                         r  sync_inst/c_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.521    sync_inst/CLK
    SLICE_X28Y41         FDCE                                         r  sync_inst/c_v_reg[7]/C
                         clock pessimism              0.098    -0.423    
    SLICE_X28Y41         FDCE (Hold_fdce_C_D)         0.092    -0.331    sync_inst/c_v_reg[7]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.227ns (58.392%)  route 0.162ns (41.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.422    sync_inst/CLK
    SLICE_X27Y40         FDCE                                         r  sync_inst/c_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.128    -0.294 r  sync_inst/c_v_reg[3]/Q
                         net (fo=13, routed)          0.162    -0.132    sync_inst/c_v[3]
    SLICE_X28Y41         LUT6 (Prop_lut6_I4_O)        0.099    -0.033 r  sync_inst/c_v[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    sync_inst/c_v_0[6]
    SLICE_X28Y41         FDCE                                         r  sync_inst/c_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.521    sync_inst/CLK
    SLICE_X28Y41         FDCE                                         r  sync_inst/c_v_reg[6]/C
                         clock pessimism              0.133    -0.388    
    SLICE_X28Y41         FDCE (Hold_fdce_C_D)         0.091    -0.297    sync_inst/c_v_reg[6]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 graph_inst/current_bar_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/current_bar_y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.422    graph_inst/CLK
    SLICE_X26Y40         FDCE                                         r  graph_inst/current_bar_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.258 r  graph_inst/current_bar_y_reg[4]/Q
                         net (fo=9, routed)           0.199    -0.059    graph_inst/Q[2]
    SLICE_X26Y40         LUT5 (Prop_lut5_I1_O)        0.043    -0.016 r  graph_inst/current_bar_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    graph_inst/current_bar_y[6]_i_1_n_0
    SLICE_X26Y40         FDCE                                         r  graph_inst/current_bar_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.520    graph_inst/CLK
    SLICE_X26Y40         FDCE                                         r  graph_inst/current_bar_y_reg[6]/C
                         clock pessimism              0.098    -0.422    
    SLICE_X26Y40         FDCE (Hold_fdce_C_D)         0.133    -0.289    graph_inst/current_bar_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X26Y41     graph_inst/current_bar_y_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X26Y41     graph_inst/current_bar_y_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X26Y40     graph_inst/current_bar_y_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X26Y40     graph_inst/current_bar_y_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X26Y40     graph_inst/current_bar_y_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X26Y40     graph_inst/current_bar_y_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X26Y41     graph_inst/current_bar_y_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X26Y41     graph_inst/current_bar_y_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y41     graph_inst/current_bar_y_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y41     graph_inst/current_bar_y_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y41     graph_inst/current_bar_y_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y41     graph_inst/current_bar_y_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y40     graph_inst/current_bar_y_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y40     graph_inst/current_bar_y_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y40     graph_inst/current_bar_y_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y40     graph_inst/current_bar_y_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y40     graph_inst/current_bar_y_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y40     graph_inst/current_bar_y_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y41     graph_inst/current_bar_y_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y41     graph_inst/current_bar_y_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y41     graph_inst/current_bar_y_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y41     graph_inst/current_bar_y_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y40     graph_inst/current_bar_y_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y40     graph_inst/current_bar_y_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y40     graph_inst/current_bar_y_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y40     graph_inst/current_bar_y_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y40     graph_inst/current_bar_y_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X26Y40     graph_inst/current_bar_y_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_inst/c_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.377ns  (logic 5.533ns (38.483%)  route 8.844ns (61.517%))
  Logic Levels:           7  (CARRY4=2 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.744    -1.008    sync_inst/CLK
    SLICE_X27Y40         FDCE                                         r  sync_inst/c_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.552 r  sync_inst/c_v_reg[5]/Q
                         net (fo=14, routed)          1.039     0.487    sync_inst/Q[1]
    SLICE_X27Y41         LUT5 (Prop_lut5_I2_O)        0.124     0.611 r  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=21, routed)          1.243     1.855    sync_inst/c_v_reg[9]_0
    SLICE_X25Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.979 r  sync_inst/rgb3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.979    graph_inst/S[1]
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.529 r  graph_inst/rgb3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.529    graph_inst/rgb3_carry_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.800 f  graph_inst/rgb3_carry__0/CO[0]
                         net (fo=1, routed)           0.721     3.521    sync_inst/CO[0]
    SLICE_X24Y44         LUT6 (Prop_lut6_I0_O)        0.373     3.894 f  sync_inst/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.016     4.910    sync_inst/red_OBUF[3]_inst_i_3_n_0
    SLICE_X27Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.034 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.825     9.859    red_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.511    13.369 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.369    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.255ns  (logic 5.551ns (38.939%)  route 8.704ns (61.061%))
  Logic Levels:           7  (CARRY4=2 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.744    -1.008    sync_inst/CLK
    SLICE_X27Y40         FDCE                                         r  sync_inst/c_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.552 r  sync_inst/c_v_reg[5]/Q
                         net (fo=14, routed)          1.039     0.487    sync_inst/Q[1]
    SLICE_X27Y41         LUT5 (Prop_lut5_I2_O)        0.124     0.611 r  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=21, routed)          1.243     1.855    sync_inst/c_v_reg[9]_0
    SLICE_X25Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.979 r  sync_inst/rgb3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.979    graph_inst/S[1]
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.529 r  graph_inst/rgb3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.529    graph_inst/rgb3_carry_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.800 f  graph_inst/rgb3_carry__0/CO[0]
                         net (fo=1, routed)           0.721     3.521    sync_inst/CO[0]
    SLICE_X24Y44         LUT6 (Prop_lut6_I0_O)        0.373     3.894 f  sync_inst/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.016     4.910    sync_inst/red_OBUF[3]_inst_i_3_n_0
    SLICE_X27Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.034 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.685     9.719    red_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         3.529    13.247 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.247    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.114ns  (logic 5.560ns (39.391%)  route 8.554ns (60.609%))
  Logic Levels:           7  (CARRY4=2 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.744    -1.008    sync_inst/CLK
    SLICE_X27Y40         FDCE                                         r  sync_inst/c_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.552 r  sync_inst/c_v_reg[5]/Q
                         net (fo=14, routed)          1.039     0.487    sync_inst/Q[1]
    SLICE_X27Y41         LUT5 (Prop_lut5_I2_O)        0.124     0.611 r  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=21, routed)          1.243     1.855    sync_inst/c_v_reg[9]_0
    SLICE_X25Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.979 r  sync_inst/rgb3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.979    graph_inst/S[1]
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.529 r  graph_inst/rgb3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.529    graph_inst/rgb3_carry_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.800 f  graph_inst/rgb3_carry__0/CO[0]
                         net (fo=1, routed)           0.721     3.521    sync_inst/CO[0]
    SLICE_X24Y44         LUT6 (Prop_lut6_I0_O)        0.373     3.894 f  sync_inst/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.016     4.910    sync_inst/red_OBUF[3]_inst_i_3_n_0
    SLICE_X27Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.034 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.535     9.569    red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    13.106 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.106    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.941ns  (logic 5.537ns (39.716%)  route 8.404ns (60.284%))
  Logic Levels:           7  (CARRY4=2 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.744    -1.008    sync_inst/CLK
    SLICE_X27Y40         FDCE                                         r  sync_inst/c_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.552 r  sync_inst/c_v_reg[5]/Q
                         net (fo=14, routed)          1.039     0.487    sync_inst/Q[1]
    SLICE_X27Y41         LUT5 (Prop_lut5_I2_O)        0.124     0.611 r  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=21, routed)          1.243     1.855    sync_inst/c_v_reg[9]_0
    SLICE_X25Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.979 r  sync_inst/rgb3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.979    graph_inst/S[1]
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.529 r  graph_inst/rgb3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.529    graph_inst/rgb3_carry_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.800 f  graph_inst/rgb3_carry__0/CO[0]
                         net (fo=1, routed)           0.721     3.521    sync_inst/CO[0]
    SLICE_X24Y44         LUT6 (Prop_lut6_I0_O)        0.373     3.894 f  sync_inst/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.016     4.910    sync_inst/red_OBUF[3]_inst_i_3_n_0
    SLICE_X27Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.034 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.385     9.419    red_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.515    12.934 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.934    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_v_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.989ns  (logic 4.631ns (42.148%)  route 6.357ns (57.852%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.743    -1.009    sync_inst/CLK
    SLICE_X28Y41         FDCE                                         r  sync_inst/c_v_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.590 f  sync_inst/c_v_reg[8]/Q
                         net (fo=9, routed)           1.168     0.579    sync_inst/Q[4]
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.327     0.906 f  sync_inst/vsync_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.464     1.370    sync_inst/vsync_OBUF_inst_i_3_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.332     1.702 r  sync_inst/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.725     6.427    vsync_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.553     9.980 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     9.980    vsync
    Y19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.750ns  (logic 4.498ns (41.845%)  route 6.252ns (58.155%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.744    -1.008    sync_inst/CLK
    SLICE_X27Y40         FDCE                                         r  sync_inst/c_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.552 f  sync_inst/c_v_reg[5]/Q
                         net (fo=14, routed)          1.039     0.487    sync_inst/Q[1]
    SLICE_X27Y41         LUT5 (Prop_lut5_I2_O)        0.124     0.611 f  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=21, routed)          0.961     1.573    sync_inst/c_v_reg[9]_0
    SLICE_X27Y44         LUT4 (Prop_lut4_I0_O)        0.152     1.725 r  sync_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.251     5.976    green_OBUF[0]
    AB21                 OBUF (Prop_obuf_I_O)         3.766     9.742 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.742    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.599ns  (logic 4.487ns (42.336%)  route 6.112ns (57.664%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.744    -1.008    sync_inst/CLK
    SLICE_X27Y40         FDCE                                         r  sync_inst/c_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.552 f  sync_inst/c_v_reg[5]/Q
                         net (fo=14, routed)          1.039     0.487    sync_inst/Q[1]
    SLICE_X27Y41         LUT5 (Prop_lut5_I2_O)        0.124     0.611 f  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=21, routed)          0.961     1.573    sync_inst/c_v_reg[9]_0
    SLICE_X27Y44         LUT4 (Prop_lut4_I0_O)        0.152     1.725 r  sync_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.111     5.836    green_OBUF[0]
    AA21                 OBUF (Prop_obuf_I_O)         3.755     9.591 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.591    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.458ns  (logic 4.497ns (42.995%)  route 5.962ns (57.005%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.744    -1.008    sync_inst/CLK
    SLICE_X27Y40         FDCE                                         r  sync_inst/c_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.552 f  sync_inst/c_v_reg[5]/Q
                         net (fo=14, routed)          1.039     0.487    sync_inst/Q[1]
    SLICE_X27Y41         LUT5 (Prop_lut5_I2_O)        0.124     0.611 f  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=21, routed)          0.961     1.573    sync_inst/c_v_reg[9]_0
    SLICE_X27Y44         LUT4 (Prop_lut4_I0_O)        0.152     1.725 r  sync_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.962     5.686    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.765     9.451 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.451    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.299ns  (logic 4.487ns (43.568%)  route 5.812ns (56.432%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.744    -1.008    sync_inst/CLK
    SLICE_X27Y40         FDCE                                         r  sync_inst/c_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.552 f  sync_inst/c_v_reg[5]/Q
                         net (fo=14, routed)          1.039     0.487    sync_inst/Q[1]
    SLICE_X27Y41         LUT5 (Prop_lut5_I2_O)        0.124     0.611 f  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=21, routed)          0.961     1.573    sync_inst/c_v_reg[9]_0
    SLICE_X27Y44         LUT4 (Prop_lut4_I0_O)        0.152     1.725 r  sync_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.812     5.536    green_OBUF[0]
    AA22                 OBUF (Prop_obuf_I_O)         3.755     9.291 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.291    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.907ns  (logic 4.183ns (46.963%)  route 4.724ns (53.037%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.746    -1.006    sync_inst/CLK
    SLICE_X26Y44         FDCE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.488 f  sync_inst/c_h_reg[7]/Q
                         net (fo=9, routed)           0.873     0.385    sync_inst/c_h[7]
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124     0.509 r  sync_inst/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.851     4.360    hsync_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.541     7.901 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     7.901    hsync
    AA19                                                              r  hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad_inst/col_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            key_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.309ns (53.207%)  route 1.152ns (46.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.422    keypad_inst/CLK
    SLICE_X24Y42         FDCE                                         r  keypad_inst/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  keypad_inst/col_reg[2]/Q
                         net (fo=1, routed)           1.152     0.871    key_io_IBUF[2]
    Y4                   OBUF (Prop_obuf_I_O)         1.168     2.039 r  key_io_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.039    key_io[2]
    Y4                                                                r  key_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/col_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            key_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.345ns (53.775%)  route 1.156ns (46.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.422    keypad_inst/CLK
    SLICE_X24Y42         FDCE                                         r  keypad_inst/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  keypad_inst/col_reg[0]/Q
                         net (fo=1, routed)           1.156     0.875    key_io_IBUF[0]
    AB7                  OBUF (Prop_obuf_I_O)         1.204     2.079 r  key_io_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.079    key_io[0]
    AB7                                                               r  key_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/col_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            key_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.589ns  (logic 1.377ns (53.202%)  route 1.211ns (46.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.422    keypad_inst/CLK
    SLICE_X24Y42         FDCE                                         r  keypad_inst/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.128    -0.294 r  keypad_inst/col_reg[1]/Q
                         net (fo=1, routed)           1.211     0.918    key_io_IBUF[1]
    AB6                  OBUF (Prop_obuf_I_O)         1.249     2.167 r  key_io_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.167    key_io[1]
    AB6                                                               r  key_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/col_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            key_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.619ns  (logic 1.369ns (52.253%)  route 1.250ns (47.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.588    -0.422    keypad_inst/CLK
    SLICE_X24Y42         FDCE                                         r  keypad_inst/col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.128    -0.294 r  keypad_inst/col_reg[3]/Q
                         net (fo=1, routed)           1.250     0.957    key_io_IBUF[3]
    AA4                  OBUF (Prop_obuf_I_O)         1.241     2.197 r  key_io_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.197    key_io[3]
    AA4                                                               r  key_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.428ns (50.043%)  route 1.425ns (49.957%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.421    sync_inst/CLK
    SLICE_X24Y44         FDCE                                         r  sync_inst/c_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  sync_inst/c_h_reg[5]/Q
                         net (fo=7, routed)           0.134    -0.146    sync_inst/c_h[5]
    SLICE_X26Y44         LUT6 (Prop_lut6_I3_O)        0.045    -0.101 r  sync_inst/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.291     1.191    hsync_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.242     2.433 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.433    hsync
    AA19                                                              r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.002ns  (logic 1.528ns (50.891%)  route 1.474ns (49.109%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.421    sync_inst/CLK
    SLICE_X26Y44         FDCE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.257 f  sync_inst/c_h_reg[7]/Q
                         net (fo=9, routed)           0.129    -0.128    sync_inst/c_h[7]
    SLICE_X27Y44         LUT4 (Prop_lut4_I2_O)        0.049    -0.079 r  sync_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.346     1.266    green_OBUF[0]
    AA22                 OBUF (Prop_obuf_I_O)         1.315     2.581 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.581    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.074ns  (logic 1.537ns (50.002%)  route 1.537ns (49.998%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.421    sync_inst/CLK
    SLICE_X26Y44         FDCE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.257 f  sync_inst/c_h_reg[7]/Q
                         net (fo=9, routed)           0.129    -0.128    sync_inst/c_h[7]
    SLICE_X27Y44         LUT4 (Prop_lut4_I2_O)        0.049    -0.079 r  sync_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.409     1.329    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         1.324     2.654 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.654    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.128ns  (logic 1.528ns (48.844%)  route 1.600ns (51.156%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.421    sync_inst/CLK
    SLICE_X26Y44         FDCE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.257 f  sync_inst/c_h_reg[7]/Q
                         net (fo=9, routed)           0.129    -0.128    sync_inst/c_h[7]
    SLICE_X27Y44         LUT4 (Prop_lut4_I2_O)        0.049    -0.079 r  sync_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.471     1.392    green_OBUF[0]
    AA21                 OBUF (Prop_obuf_I_O)         1.315     2.707 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.707    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.192ns  (logic 1.539ns (48.213%)  route 1.653ns (51.787%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.421    sync_inst/CLK
    SLICE_X26Y44         FDCE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.257 f  sync_inst/c_h_reg[7]/Q
                         net (fo=9, routed)           0.129    -0.128    sync_inst/c_h[7]
    SLICE_X27Y44         LUT4 (Prop_lut4_I2_O)        0.049    -0.079 r  sync_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.524     1.445    green_OBUF[0]
    AB21                 OBUF (Prop_obuf_I_O)         1.326     2.771 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.771    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.195ns  (logic 1.425ns (44.604%)  route 1.770ns (55.396%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.589    -0.421    sync_inst/CLK
    SLICE_X26Y44         FDCE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.257 f  sync_inst/c_h_reg[7]/Q
                         net (fo=9, routed)           0.129    -0.128    sync_inst/c_h[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I2_O)        0.045    -0.083 r  sync_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.641     1.558    red_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         1.216     2.774 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.774    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755    20.755 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.235    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204    18.031 f  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564    18.595    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    18.624 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    19.468    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.638    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            keypad_inst/sclk_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.327ns  (logic 1.454ns (17.455%)  route 6.874ns (82.545%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.123     5.452    keypad_inst/reset
    SLICE_X22Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.576 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          2.751     8.327    keypad_inst/AR[0]
    SLICE_X30Y48         FDCE                                         f  keypad_inst/sclk_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.569    -1.636    keypad_inst/CLK
    SLICE_X30Y48         FDCE                                         r  keypad_inst/sclk_reg[25]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            keypad_inst/sclk_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.327ns  (logic 1.454ns (17.455%)  route 6.874ns (82.545%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.123     5.452    keypad_inst/reset
    SLICE_X22Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.576 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          2.751     8.327    keypad_inst/AR[0]
    SLICE_X30Y48         FDCE                                         f  keypad_inst/sclk_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.569    -1.636    keypad_inst/CLK
    SLICE_X30Y48         FDCE                                         r  keypad_inst/sclk_reg[26]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            keypad_inst/sclk_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.327ns  (logic 1.454ns (17.455%)  route 6.874ns (82.545%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.123     5.452    keypad_inst/reset
    SLICE_X22Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.576 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          2.751     8.327    keypad_inst/AR[0]
    SLICE_X30Y48         FDCE                                         f  keypad_inst/sclk_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.569    -1.636    keypad_inst/CLK
    SLICE_X30Y48         FDCE                                         r  keypad_inst/sclk_reg[29]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            keypad_inst/sclk_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.327ns  (logic 1.454ns (17.455%)  route 6.874ns (82.545%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.123     5.452    keypad_inst/reset
    SLICE_X22Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.576 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          2.751     8.327    keypad_inst/AR[0]
    SLICE_X30Y48         FDCE                                         f  keypad_inst/sclk_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.569    -1.636    keypad_inst/CLK
    SLICE_X30Y48         FDCE                                         r  keypad_inst/sclk_reg[30]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            keypad_inst/sclk_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.037ns  (logic 1.454ns (18.086%)  route 6.583ns (81.914%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.123     5.452    keypad_inst/reset
    SLICE_X22Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.576 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          2.460     8.037    keypad_inst/AR[0]
    SLICE_X30Y47         FDCE                                         f  keypad_inst/sclk_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.569    -1.636    keypad_inst/CLK
    SLICE_X30Y47         FDCE                                         r  keypad_inst/sclk_reg[21]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            keypad_inst/sclk_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.037ns  (logic 1.454ns (18.086%)  route 6.583ns (81.914%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.123     5.452    keypad_inst/reset
    SLICE_X22Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.576 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          2.460     8.037    keypad_inst/AR[0]
    SLICE_X30Y47         FDCE                                         f  keypad_inst/sclk_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.569    -1.636    keypad_inst/CLK
    SLICE_X30Y47         FDCE                                         r  keypad_inst/sclk_reg[23]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            keypad_inst/sclk_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.037ns  (logic 1.454ns (18.086%)  route 6.583ns (81.914%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.123     5.452    keypad_inst/reset
    SLICE_X22Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.576 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          2.460     8.037    keypad_inst/AR[0]
    SLICE_X30Y47         FDCE                                         f  keypad_inst/sclk_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.569    -1.636    keypad_inst/CLK
    SLICE_X30Y47         FDCE                                         r  keypad_inst/sclk_reg[24]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            keypad_inst/sclk_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.032ns  (logic 1.454ns (18.097%)  route 6.578ns (81.903%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.123     5.452    keypad_inst/reset
    SLICE_X22Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.576 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          2.455     8.032    keypad_inst/AR[0]
    SLICE_X28Y48         FDCE                                         f  keypad_inst/sclk_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.569    -1.636    keypad_inst/CLK
    SLICE_X28Y48         FDCE                                         r  keypad_inst/sclk_reg[27]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            keypad_inst/sclk_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.032ns  (logic 1.454ns (18.097%)  route 6.578ns (81.903%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.123     5.452    keypad_inst/reset
    SLICE_X22Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.576 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          2.455     8.032    keypad_inst/AR[0]
    SLICE_X28Y48         FDCE                                         f  keypad_inst/sclk_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.569    -1.636    keypad_inst/CLK
    SLICE_X28Y48         FDCE                                         r  keypad_inst/sclk_reg[28]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            keypad_inst/sclk_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.032ns  (logic 1.454ns (18.097%)  route 6.578ns (81.903%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.123     5.452    keypad_inst/reset
    SLICE_X22Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.576 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          2.455     8.032    keypad_inst/AR[0]
    SLICE_X28Y48         FDCE                                         f  keypad_inst/sclk_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          1.569    -1.636    keypad_inst/CLK
    SLICE_X28Y48         FDCE                                         r  keypad_inst/sclk_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sync_inst/c_v_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.707ns  (logic 0.045ns (2.637%)  route 1.662ns (97.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.345     1.345    keypad_inst/locked
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          0.317     1.707    sync_inst/AR[0]
    SLICE_X28Y39         FDCE                                         f  sync_inst/c_v_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.854    -0.522    sync_inst/CLK
    SLICE_X28Y39         FDCE                                         r  sync_inst/c_v_reg[0]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sync_inst/c_v_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.707ns  (logic 0.045ns (2.637%)  route 1.662ns (97.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.345     1.345    keypad_inst/locked
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          0.317     1.707    sync_inst/AR[0]
    SLICE_X28Y39         FDCE                                         f  sync_inst/c_v_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.854    -0.522    sync_inst/CLK
    SLICE_X28Y39         FDCE                                         r  sync_inst/c_v_reg[1]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sync_inst/c_v_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.707ns  (logic 0.045ns (2.637%)  route 1.662ns (97.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.345     1.345    keypad_inst/locked
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          0.317     1.707    sync_inst/AR[0]
    SLICE_X28Y39         FDCE                                         f  sync_inst/c_v_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.854    -0.522    sync_inst/CLK
    SLICE_X28Y39         FDCE                                         r  sync_inst/c_v_reg[4]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/col_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.045ns (2.511%)  route 1.747ns (97.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.345     1.345    keypad_inst/locked
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          0.402     1.792    keypad_inst/AR[0]
    SLICE_X24Y42         FDCE                                         f  keypad_inst/col_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.520    keypad_inst/CLK
    SLICE_X24Y42         FDCE                                         r  keypad_inst/col_reg[0]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/col_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.045ns (2.511%)  route 1.747ns (97.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.345     1.345    keypad_inst/locked
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          0.402     1.792    keypad_inst/AR[0]
    SLICE_X24Y42         FDCE                                         f  keypad_inst/col_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.520    keypad_inst/CLK
    SLICE_X24Y42         FDCE                                         r  keypad_inst/col_reg[1]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/col_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.045ns (2.511%)  route 1.747ns (97.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.345     1.345    keypad_inst/locked
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          0.402     1.792    keypad_inst/AR[0]
    SLICE_X24Y42         FDCE                                         f  keypad_inst/col_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.520    keypad_inst/CLK
    SLICE_X24Y42         FDCE                                         r  keypad_inst/col_reg[2]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            keypad_inst/col_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.045ns (2.511%)  route 1.747ns (97.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.345     1.345    keypad_inst/locked
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          0.402     1.792    keypad_inst/AR[0]
    SLICE_X24Y42         FDCE                                         f  keypad_inst/col_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.520    keypad_inst/CLK
    SLICE_X24Y42         FDCE                                         r  keypad_inst/col_reg[3]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            graph_inst/current_bar_y_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.045ns (2.504%)  route 1.752ns (97.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.345     1.345    keypad_inst/locked
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          0.407     1.797    graph_inst/AR[0]
    SLICE_X26Y40         FDCE                                         f  graph_inst/current_bar_y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.520    graph_inst/CLK
    SLICE_X26Y40         FDCE                                         r  graph_inst/current_bar_y_reg[4]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            graph_inst/current_bar_y_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.045ns (2.504%)  route 1.752ns (97.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.345     1.345    keypad_inst/locked
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          0.407     1.797    graph_inst/AR[0]
    SLICE_X26Y40         FDCE                                         f  graph_inst/current_bar_y_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.520    graph_inst/CLK
    SLICE_X26Y40         FDCE                                         r  graph_inst/current_bar_y_reg[5]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            graph_inst/current_bar_y_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.045ns (2.504%)  route 1.752ns (97.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.345     1.345    keypad_inst/locked
    SLICE_X22Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.390 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=64, routed)          0.407     1.797    graph_inst/AR[0]
    SLICE_X26Y40         FDCE                                         f  graph_inst/current_bar_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=64, routed)          0.856    -0.520    graph_inst/CLK
    SLICE_X26Y40         FDCE                                         r  graph_inst/current_bar_y_reg[6]/C





