

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3'
================================================================
* Date:           Tue Jan 20 09:52:11 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.850 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      515|      515|  6.180 us|  6.180 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n2_1_L_n2_2_L_n2_3  |      513|      513|         3|          1|          1|   512|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    124|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     41|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|      76|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      76|    246|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_4s_12_1_1_U1  |mul_8s_4s_12_1_1  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_158_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln101_fu_219_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln102_fu_213_p2     |         +|   0|  0|  13|           4|           1|
    |m27_fu_263_p2           |         +|   0|  0|  23|          16|          16|
    |and_ln22_fu_188_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln100_fu_152_p2    |      icmp|   0|  0|  12|          10|          11|
    |icmp_ln101_fu_170_p2    |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln102_fu_182_p2    |      icmp|   0|  0|  13|           4|           5|
    |or_ln22_fu_194_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln101_fu_225_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln22_fu_200_p3   |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln22_fu_176_p2      |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 124|          66|          50|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_n2_2_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    8|         16|
    |i_n2_2_fu_70                            |   9|          2|    4|          8|
    |indvar_flatten14_fu_78                  |   9|          2|   10|         20|
    |indvar_flatten_fu_74                    |   9|          2|    8|         16|
    |m27_1_fu_66                             |   9|          2|   16|         32|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   62|        124|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_n2_2_fu_70                      |   4|   0|    4|          0|
    |icmp_ln100_reg_327                |   1|   0|    1|          0|
    |in_data_8_load_reg_336            |   8|   0|    8|          0|
    |indvar_flatten14_fu_78            |  10|   0|   10|          0|
    |indvar_flatten_fu_74              |   8|   0|    8|          0|
    |m27_1_fu_66                       |  16|   0|   16|          0|
    |phi_ln103_fu_62                   |  12|   0|   12|          0|
    |sext_ln100_cast_reg_322           |  12|   0|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  76|   0|   76|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3|  return value|
|shl_ln94_cast         |   in|   10|     ap_none|                         shl_ln94_cast|        scalar|
|in_data_8_address0    |  out|    4|   ap_memory|                             in_data_8|         array|
|in_data_8_ce0         |  out|    1|   ap_memory|                             in_data_8|         array|
|in_data_8_q0          |   in|    8|   ap_memory|                             in_data_8|         array|
|sext_ln100            |   in|    4|     ap_none|                            sext_ln100|        scalar|
|m27_1_out             |  out|   16|      ap_vld|                             m27_1_out|       pointer|
|m27_1_out_ap_vld      |  out|    1|      ap_vld|                             m27_1_out|       pointer|
|phi_ln103_out         |  out|   12|      ap_vld|                         phi_ln103_out|       pointer|
|phi_ln103_out_ap_vld  |  out|    1|      ap_vld|                         phi_ln103_out|       pointer|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.85>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln103 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%m27_1 = alloca i32 1" [case_3.cc:22]   --->   Operation 7 'alloca' 'm27_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_n2_2 = alloca i32 1" [case_3.cc:102]   --->   Operation 8 'alloca' 'i_n2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln100_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sext_ln100"   --->   Operation 11 'read' 'sext_ln100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln94_cast_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %shl_ln94_cast"   --->   Operation 12 'read' 'shl_ln94_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln100_cast = sext i4 %sext_ln100_read"   --->   Operation 13 'sext' 'sext_ln100_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln94_cast_cast = sext i10 %shl_ln94_cast_read"   --->   Operation 14 'sext' 'shl_ln94_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_8, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten14"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln102 = store i4 0, i4 %i_n2_2" [case_3.cc:102]   --->   Operation 18 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %shl_ln94_cast_cast, i16 %m27_1" [case_3.cc:22]   --->   Operation 19 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc36"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i10 %indvar_flatten14" [case_3.cc:100]   --->   Operation 21 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%icmp_ln100 = icmp_eq  i10 %indvar_flatten14_load, i10 512" [case_3.cc:100]   --->   Operation 22 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.73ns)   --->   "%add_ln100 = add i10 %indvar_flatten14_load, i10 1" [case_3.cc:100]   --->   Operation 23 'add' 'add_ln100' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.inc42, void %for.cond.cleanup16.exitStub" [case_3.cc:100]   --->   Operation 24 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_n2_2_load = load i4 %i_n2_2" [case_3.cc:102]   --->   Operation 25 'load' 'i_n2_2_load' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [case_3.cc:101]   --->   Operation 26 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.91ns)   --->   "%icmp_ln101 = icmp_eq  i8 %indvar_flatten_load, i8 64" [case_3.cc:101]   --->   Operation 27 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln100)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%xor_ln22 = xor i1 %icmp_ln101, i1 1" [case_3.cc:22]   --->   Operation 28 'xor' 'xor_ln22' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%icmp_ln102 = icmp_eq  i4 %i_n2_2_load, i4 8" [case_3.cc:102]   --->   Operation 29 'icmp' 'icmp_ln102' <Predicate = (!icmp_ln100)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%and_ln22 = and i1 %icmp_ln102, i1 %xor_ln22" [case_3.cc:22]   --->   Operation 30 'and' 'and_ln22' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%or_ln22 = or i1 %and_ln22, i1 %icmp_ln101" [case_3.cc:22]   --->   Operation 31 'or' 'or_ln22' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %or_ln22, i4 0, i4 %i_n2_2_load" [case_3.cc:22]   --->   Operation 32 'select' 'select_ln22' <Predicate = (!icmp_ln100)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i4 %select_ln22" [case_3.cc:102]   --->   Operation 33 'zext' 'zext_ln102' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%in_data_8_addr = getelementptr i8 %in_data_8, i64 0, i64 %zext_ln102" [case_3.cc:103]   --->   Operation 34 'getelementptr' 'in_data_8_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%in_data_8_load = load i4 %in_data_8_addr" [case_3.cc:103]   --->   Operation 35 'load' 'in_data_8_load' <Predicate = (!icmp_ln100)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln102 = add i4 %select_ln22, i4 1" [case_3.cc:102]   --->   Operation 36 'add' 'add_ln102' <Predicate = (!icmp_ln100)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.91ns)   --->   "%add_ln101 = add i8 %indvar_flatten_load, i8 1" [case_3.cc:101]   --->   Operation 37 'add' 'add_ln101' <Predicate = (!icmp_ln100)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.24ns)   --->   "%select_ln101 = select i1 %icmp_ln101, i8 1, i8 %add_ln101" [case_3.cc:101]   --->   Operation 38 'select' 'select_ln101' <Predicate = (!icmp_ln100)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln100 = store i10 %add_ln100, i10 %indvar_flatten14" [case_3.cc:100]   --->   Operation 39 'store' 'store_ln100' <Predicate = (!icmp_ln100)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln101 = store i8 %select_ln101, i8 %indvar_flatten" [case_3.cc:101]   --->   Operation 40 'store' 'store_ln101' <Predicate = (!icmp_ln100)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln102 = store i4 %add_ln102, i4 %i_n2_2" [case_3.cc:102]   --->   Operation 41 'store' 'store_ln102' <Predicate = (!icmp_ln100)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 42 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load = load i4 %in_data_8_addr" [case_3.cc:103]   --->   Operation 42 'load' 'in_data_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%phi_ln103_load = load i12 %phi_ln103"   --->   Operation 54 'load' 'phi_ln103_load' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%m27_1_load_1 = load i16 %m27_1"   --->   Operation 55 'load' 'm27_1_load_1' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %m27_1_out, i16 %m27_1_load_1"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %phi_ln103_out, i12 %phi_ln103_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln100)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.83>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%m27_1_load = load i16 %m27_1" [case_3.cc:104]   --->   Operation 43 'load' 'm27_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n2_1_L_n2_2_L_n2_3_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [case_3.cc:22]   --->   Operation 46 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i8 %in_data_8_load" [case_3.cc:103]   --->   Operation 47 'sext' 'sext_ln103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (4.17ns)   --->   "%m34 = mul i12 %sext_ln103, i12 %sext_ln100_cast" [case_3.cc:103]   --->   Operation 48 'mul' 'm34' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i12 %m34" [case_3.cc:104]   --->   Operation 49 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.07ns)   --->   "%m27 = add i16 %sext_ln104, i16 %m27_1_load" [case_3.cc:104]   --->   Operation 50 'add' 'm27' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27, i16 %m27_1" [case_3.cc:22]   --->   Operation 51 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln103 = store i12 %m34, i12 %phi_ln103" [case_3.cc:103]   --->   Operation 52 'store' 'store_ln103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.inc36" [case_3.cc:102]   --->   Operation 53 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ shl_ln94_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln100]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m27_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ phi_ln103_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln103             (alloca           ) [ 0111]
m27_1                 (alloca           ) [ 0111]
i_n2_2                (alloca           ) [ 0100]
indvar_flatten        (alloca           ) [ 0100]
indvar_flatten14      (alloca           ) [ 0100]
sext_ln100_read       (read             ) [ 0000]
shl_ln94_cast_read    (read             ) [ 0000]
sext_ln100_cast       (sext             ) [ 0111]
shl_ln94_cast_cast    (sext             ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln102           (store            ) [ 0000]
store_ln22            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten14_load (load             ) [ 0000]
icmp_ln100            (icmp             ) [ 0110]
add_ln100             (add              ) [ 0000]
br_ln100              (br               ) [ 0000]
i_n2_2_load           (load             ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
icmp_ln101            (icmp             ) [ 0000]
xor_ln22              (xor              ) [ 0000]
icmp_ln102            (icmp             ) [ 0000]
and_ln22              (and              ) [ 0000]
or_ln22               (or               ) [ 0000]
select_ln22           (select           ) [ 0000]
zext_ln102            (zext             ) [ 0000]
in_data_8_addr        (getelementptr    ) [ 0110]
add_ln102             (add              ) [ 0000]
add_ln101             (add              ) [ 0000]
select_ln101          (select           ) [ 0000]
store_ln100           (store            ) [ 0000]
store_ln101           (store            ) [ 0000]
store_ln102           (store            ) [ 0000]
in_data_8_load        (load             ) [ 0101]
m27_1_load            (load             ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
specpipeline_ln22     (specpipeline     ) [ 0000]
sext_ln103            (sext             ) [ 0000]
m34                   (mul              ) [ 0000]
sext_ln104            (sext             ) [ 0000]
m27                   (add              ) [ 0000]
store_ln22            (store            ) [ 0000]
store_ln103           (store            ) [ 0000]
br_ln102              (br               ) [ 0000]
phi_ln103_load        (load             ) [ 0000]
m27_1_load_1          (load             ) [ 0000]
write_ln0             (write            ) [ 0000]
write_ln0             (write            ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="shl_ln94_cast">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_ln94_cast"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_data_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln100">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m27_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m27_1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="phi_ln103_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_ln103_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_n2_1_L_n2_2_L_n2_3_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="phi_ln103_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln103/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="m27_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m27_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_n2_2_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_n2_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="indvar_flatten_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten14_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten14/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sext_ln100_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="4" slack="0"/>
<pin id="85" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln100_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="shl_ln94_cast_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="10" slack="0"/>
<pin id="91" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_ln94_cast_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln0_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="0" index="2" bw="16" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln0_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="12" slack="0"/>
<pin id="104" dir="0" index="2" bw="12" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in_data_8_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_8_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_data_8_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sext_ln100_cast_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100_cast/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="shl_ln94_cast_cast_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="shl_ln94_cast_cast/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln0_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="10" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln102_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="4" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln22_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten14_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten14_load/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln100_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="10" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln100_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_n2_2_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_n2_2_load/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="indvar_flatten_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln101_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="xor_ln22_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln22/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln102_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="and_ln22_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="or_ln22_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln22_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln102_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln102_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln101_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="select_ln101_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln100_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="10" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln101_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln102_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="4" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="m27_1_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="2"/>
<pin id="250" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_1_load/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sext_ln103_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="1"/>
<pin id="253" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln103/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="m34_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="2"/>
<pin id="257" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m34/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sext_ln104_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="0"/>
<pin id="261" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="m27_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="12" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="0"/>
<pin id="266" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m27/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln22_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="2"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln103_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="0"/>
<pin id="276" dir="0" index="1" bw="12" slack="2"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="phi_ln103_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="1"/>
<pin id="281" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln103_load/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="m27_1_load_1_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="1"/>
<pin id="285" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_1_load_1/2 "/>
</bind>
</comp>

<comp id="287" class="1005" name="phi_ln103_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="12" slack="1"/>
<pin id="289" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln103 "/>
</bind>
</comp>

<comp id="293" class="1005" name="m27_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="m27_1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="i_n2_2_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_n2_2 "/>
</bind>
</comp>

<comp id="308" class="1005" name="indvar_flatten_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="315" class="1005" name="indvar_flatten14_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten14 "/>
</bind>
</comp>

<comp id="322" class="1005" name="sext_ln100_cast_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="2"/>
<pin id="324" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln100_cast "/>
</bind>
</comp>

<comp id="327" class="1005" name="icmp_ln100_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln100 "/>
</bind>
</comp>

<comp id="331" class="1005" name="in_data_8_addr_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="1"/>
<pin id="333" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_data_8_addr "/>
</bind>
</comp>

<comp id="336" class="1005" name="in_data_8_load_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_data_8_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="58" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="60" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="82" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="88" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="125" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="149" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="174"><net_src comp="167" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="38" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="164" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="176" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="170" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="164" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="217"><net_src comp="200" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="167" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="170" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="219" pin="2"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="158" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="225" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="213" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="248" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="254" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="290"><net_src comp="62" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="296"><net_src comp="66" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="300"><net_src comp="293" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="304"><net_src comp="70" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="311"><net_src comp="74" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="318"><net_src comp="78" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="325"><net_src comp="121" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="330"><net_src comp="152" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="108" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="339"><net_src comp="115" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="251" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_data_8 | {}
	Port: m27_1_out | {2 }
	Port: phi_ln103_out | {2 }
 - Input state : 
	Port: case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 : shl_ln94_cast | {1 }
	Port: case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 : in_data_8 | {1 2 }
	Port: case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 : sext_ln100 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln102 : 1
		store_ln22 : 1
		indvar_flatten14_load : 1
		icmp_ln100 : 2
		add_ln100 : 2
		br_ln100 : 3
		i_n2_2_load : 1
		indvar_flatten_load : 1
		icmp_ln101 : 2
		xor_ln22 : 3
		icmp_ln102 : 2
		and_ln22 : 3
		or_ln22 : 3
		select_ln22 : 3
		zext_ln102 : 4
		in_data_8_addr : 5
		in_data_8_load : 6
		add_ln102 : 4
		add_ln101 : 2
		select_ln101 : 3
		store_ln100 : 3
		store_ln101 : 4
		store_ln102 : 5
	State 2
		write_ln0 : 1
		write_ln0 : 1
	State 3
		m34 : 1
		sext_ln104 : 2
		m27 : 3
		store_ln22 : 4
		store_ln103 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln100_fu_158       |    0    |    0    |    13   |
|    add   |        add_ln102_fu_213       |    0    |    0    |    13   |
|          |        add_ln101_fu_219       |    0    |    0    |    15   |
|          |           m27_fu_263          |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln100_fu_152       |    0    |    0    |    13   |
|   icmp   |       icmp_ln101_fu_170       |    0    |    0    |    15   |
|          |       icmp_ln102_fu_182       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           m34_fu_254          |    0    |    0    |    41   |
|----------|-------------------------------|---------|---------|---------|
|  select  |       select_ln22_fu_200      |    0    |    0    |    4    |
|          |      select_ln101_fu_225      |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln22_fu_176        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln22_fu_188        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    or    |         or_ln22_fu_194        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|   read   |   sext_ln100_read_read_fu_82  |    0    |    0    |    0    |
|          | shl_ln94_cast_read_read_fu_88 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_94     |    0    |    0    |    0    |
|          |     write_ln0_write_fu_101    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     sext_ln100_cast_fu_121    |    0    |    0    |    0    |
|   sext   |   shl_ln94_cast_cast_fu_125   |    0    |    0    |    0    |
|          |       sext_ln103_fu_251       |    0    |    0    |    0    |
|          |       sext_ln104_fu_259       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   zext   |       zext_ln102_fu_208       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    0    |    0    |   164   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     i_n2_2_reg_301     |    4   |
|   icmp_ln100_reg_327   |    1   |
| in_data_8_addr_reg_331 |    4   |
| in_data_8_load_reg_336 |    8   |
|indvar_flatten14_reg_315|   10   |
| indvar_flatten_reg_308 |    8   |
|      m27_1_reg_293     |   16   |
|    phi_ln103_reg_287   |   12   |
| sext_ln100_cast_reg_322|   12   |
+------------------------+--------+
|          Total         |   75   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_115 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |    8   ||  1.588  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   164  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |    9   |
|  Register |    -   |    -   |   75   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   75   |   173  |
+-----------+--------+--------+--------+--------+
