

================================================================
== Vitis HLS Report for 'dense_output_7'
================================================================
* Date:           Thu Aug 29 18:13:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.544 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54|  0.540 us|  0.540 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201  |dense_output_7_Pipeline_VITIS_LOOP_67_1  |       45|       45|  0.450 us|  0.450 us|   45|   45|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i16 %input_r, i64 0, i64 0"   --->   Operation 11 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.67ns)   --->   "%input_load = load i4 %input_addr"   --->   Operation 12 'load' 'input_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr i16 %input_r, i64 0, i64 1"   --->   Operation 13 'getelementptr' 'input_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.67ns)   --->   "%input_load_1 = load i4 %input_addr_2"   --->   Operation 14 'load' 'input_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 15 [1/2] (0.67ns)   --->   "%input_load = load i4 %input_addr"   --->   Operation 15 'load' 'input_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 16 [1/2] (0.67ns)   --->   "%input_load_1 = load i4 %input_addr_2"   --->   Operation 16 'load' 'input_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr i16 %input_r, i64 0, i64 2"   --->   Operation 17 'getelementptr' 'input_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (0.67ns)   --->   "%input_load_2 = load i4 %input_addr_3"   --->   Operation 18 'load' 'input_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr i16 %input_r, i64 0, i64 3"   --->   Operation 19 'getelementptr' 'input_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.67ns)   --->   "%input_load_3 = load i4 %input_addr_4"   --->   Operation 20 'load' 'input_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 21 [1/2] (0.67ns)   --->   "%input_load_2 = load i4 %input_addr_3"   --->   Operation 21 'load' 'input_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 22 [1/2] (0.67ns)   --->   "%input_load_3 = load i4 %input_addr_4"   --->   Operation 22 'load' 'input_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr i16 %input_r, i64 0, i64 4"   --->   Operation 23 'getelementptr' 'input_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (0.67ns)   --->   "%input_load_4 = load i4 %input_addr_5"   --->   Operation 24 'load' 'input_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr i16 %input_r, i64 0, i64 5"   --->   Operation 25 'getelementptr' 'input_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.67ns)   --->   "%input_load_5 = load i4 %input_addr_6"   --->   Operation 26 'load' 'input_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 27 [1/2] (0.67ns)   --->   "%input_load_4 = load i4 %input_addr_5"   --->   Operation 27 'load' 'input_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 28 [1/2] (0.67ns)   --->   "%input_load_5 = load i4 %input_addr_6"   --->   Operation 28 'load' 'input_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr i16 %input_r, i64 0, i64 6"   --->   Operation 29 'getelementptr' 'input_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (0.67ns)   --->   "%input_load_6 = load i4 %input_addr_7"   --->   Operation 30 'load' 'input_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr i16 %input_r, i64 0, i64 7"   --->   Operation 31 'getelementptr' 'input_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (0.67ns)   --->   "%input_load_7 = load i4 %input_addr_8"   --->   Operation 32 'load' 'input_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 0.67>
ST_5 : Operation 33 [1/2] (0.67ns)   --->   "%input_load_6 = load i4 %input_addr_7"   --->   Operation 33 'load' 'input_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 34 [1/2] (0.67ns)   --->   "%input_load_7 = load i4 %input_addr_8"   --->   Operation 34 'load' 'input_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr i16 %input_r, i64 0, i64 8"   --->   Operation 35 'getelementptr' 'input_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [2/2] (0.67ns)   --->   "%input_load_8 = load i4 %input_addr_9"   --->   Operation 36 'load' 'input_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr i16 %input_r, i64 0, i64 9"   --->   Operation 37 'getelementptr' 'input_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [2/2] (0.67ns)   --->   "%input_load_9 = load i4 %input_addr_10"   --->   Operation 38 'load' 'input_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 0.67>
ST_6 : Operation 39 [1/2] (0.67ns)   --->   "%input_load_8 = load i4 %input_addr_9"   --->   Operation 39 'load' 'input_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 40 [1/2] (0.67ns)   --->   "%input_load_9 = load i4 %input_addr_10"   --->   Operation 40 'load' 'input_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr i16 %input_r, i64 0, i64 10"   --->   Operation 41 'getelementptr' 'input_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [2/2] (0.67ns)   --->   "%input_load_10 = load i4 %input_addr_11"   --->   Operation 42 'load' 'input_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr i16 %input_r, i64 0, i64 11"   --->   Operation 43 'getelementptr' 'input_addr_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [2/2] (0.67ns)   --->   "%input_load_11 = load i4 %input_addr_12"   --->   Operation 44 'load' 'input_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 0.67>
ST_7 : Operation 45 [1/2] (0.67ns)   --->   "%input_load_10 = load i4 %input_addr_11"   --->   Operation 45 'load' 'input_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 46 [1/2] (0.67ns)   --->   "%input_load_11 = load i4 %input_addr_12"   --->   Operation 46 'load' 'input_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr i16 %input_r, i64 0, i64 12"   --->   Operation 47 'getelementptr' 'input_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [2/2] (0.67ns)   --->   "%input_load_12 = load i4 %input_addr_13"   --->   Operation 48 'load' 'input_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr i16 %input_r, i64 0, i64 13"   --->   Operation 49 'getelementptr' 'input_addr_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [2/2] (0.67ns)   --->   "%input_load_13 = load i4 %input_addr_14"   --->   Operation 50 'load' 'input_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 0.67>
ST_8 : Operation 51 [1/2] (0.67ns)   --->   "%input_load_12 = load i4 %input_addr_13"   --->   Operation 51 'load' 'input_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 52 [1/2] (0.67ns)   --->   "%input_load_13 = load i4 %input_addr_14"   --->   Operation 52 'load' 'input_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr i16 %input_r, i64 0, i64 14"   --->   Operation 53 'getelementptr' 'input_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [2/2] (0.67ns)   --->   "%input_load_14 = load i4 %input_addr_15"   --->   Operation 54 'load' 'input_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr i16 %input_r, i64 0, i64 15"   --->   Operation 55 'getelementptr' 'input_addr_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [2/2] (0.67ns)   --->   "%input_load_15 = load i4 %input_addr_16"   --->   Operation 56 'load' 'input_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 0.67>
ST_9 : Operation 57 [1/2] (0.67ns)   --->   "%input_load_14 = load i4 %input_addr_15"   --->   Operation 57 'load' 'input_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 58 [1/2] (0.67ns)   --->   "%input_load_15 = load i4 %input_addr_16"   --->   Operation 58 'load' 'input_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln1271 = call void @dense_output_7_Pipeline_VITIS_LOOP_67_1, i16 %input_load, i16 %input_load_1, i16 %input_load_2, i16 %input_load_3, i16 %input_load_4, i16 %input_load_5, i16 %input_load_6, i16 %input_load_7, i16 %input_load_8, i16 %input_load_9, i16 %input_load_10, i16 %input_load_11, i16 %input_load_12, i16 %input_load_13, i16 %input_load_14, i16 %input_load_15, i16 %output_r, i9 %dense_weights_7_V, i8 %dense_biases_7_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V"   --->   Operation 59 'call' 'call_ln1271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln1271 = call void @dense_output_7_Pipeline_VITIS_LOOP_67_1, i16 %input_load, i16 %input_load_1, i16 %input_load_2, i16 %input_load_3, i16 %input_load_4, i16 %input_load_5, i16 %input_load_6, i16 %input_load_7, i16 %input_load_8, i16 %input_load_9, i16 %input_load_10, i16 %input_load_11, i16 %input_load_12, i16 %input_load_13, i16 %input_load_14, i16 %input_load_15, i16 %output_r, i9 %dense_weights_7_V, i8 %dense_biases_7_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V"   --->   Operation 60 'call' 'call_ln1271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln74 = ret" [vitis_test/nnet/core.cpp:74]   --->   Operation 61 'ret' 'ret_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_weights_7_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
Port [ dense_biases_7_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_addr    (getelementptr) [ 00100000000]
input_addr_2  (getelementptr) [ 00100000000]
input_load    (load         ) [ 00011111111]
input_load_1  (load         ) [ 00011111111]
input_addr_3  (getelementptr) [ 00010000000]
input_addr_4  (getelementptr) [ 00010000000]
input_load_2  (load         ) [ 00001111111]
input_load_3  (load         ) [ 00001111111]
input_addr_5  (getelementptr) [ 00001000000]
input_addr_6  (getelementptr) [ 00001000000]
input_load_4  (load         ) [ 00000111111]
input_load_5  (load         ) [ 00000111111]
input_addr_7  (getelementptr) [ 00000100000]
input_addr_8  (getelementptr) [ 00000100000]
input_load_6  (load         ) [ 00000011111]
input_load_7  (load         ) [ 00000011111]
input_addr_9  (getelementptr) [ 00000010000]
input_addr_10 (getelementptr) [ 00000010000]
input_load_8  (load         ) [ 00000001111]
input_load_9  (load         ) [ 00000001111]
input_addr_11 (getelementptr) [ 00000001000]
input_addr_12 (getelementptr) [ 00000001000]
input_load_10 (load         ) [ 00000000111]
input_load_11 (load         ) [ 00000000111]
input_addr_13 (getelementptr) [ 00000000100]
input_addr_14 (getelementptr) [ 00000000100]
input_load_12 (load         ) [ 00000000011]
input_load_13 (load         ) [ 00000000011]
input_addr_15 (getelementptr) [ 00000000010]
input_addr_16 (getelementptr) [ 00000000010]
input_load_14 (load         ) [ 00000000001]
input_load_15 (load         ) [ 00000000001]
call_ln1271   (call         ) [ 00000000000]
ret_ln74      (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_weights_7_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_7_V"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_biases_7_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_biases_7_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_x_msb_2_m_1_table_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_output_7_Pipeline_VITIS_LOOP_67_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="input_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="0"/>
<pin id="61" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="62" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="63" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="16" slack="0"/>
<pin id="64" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/1 input_load_1/1 input_load_2/2 input_load_3/2 input_load_4/3 input_load_5/3 input_load_6/4 input_load_7/4 input_load_8/5 input_load_9/5 input_load_10/6 input_load_11/6 input_load_12/7 input_load_13/7 input_load_14/8 input_load_15/8 "/>
</bind>
</comp>

<comp id="66" class="1004" name="input_addr_2_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="input_addr_3_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="3" slack="0"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="input_addr_4_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="input_addr_5_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="input_addr_6_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_6/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="input_addr_7_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="input_addr_8_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_8/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="input_addr_9_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_9/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="input_addr_10_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_10/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="input_addr_11_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="5" slack="0"/>
<pin id="151" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_11/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="input_addr_12_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_12/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="input_addr_13_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_13/7 "/>
</bind>
</comp>

<comp id="174" class="1004" name="input_addr_14_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_14/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="input_addr_15_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="5" slack="0"/>
<pin id="187" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_15/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="input_addr_16_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_16/8 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="7"/>
<pin id="204" dir="0" index="2" bw="16" slack="7"/>
<pin id="205" dir="0" index="3" bw="16" slack="6"/>
<pin id="206" dir="0" index="4" bw="16" slack="6"/>
<pin id="207" dir="0" index="5" bw="16" slack="5"/>
<pin id="208" dir="0" index="6" bw="16" slack="5"/>
<pin id="209" dir="0" index="7" bw="16" slack="4"/>
<pin id="210" dir="0" index="8" bw="16" slack="4"/>
<pin id="211" dir="0" index="9" bw="16" slack="3"/>
<pin id="212" dir="0" index="10" bw="16" slack="3"/>
<pin id="213" dir="0" index="11" bw="16" slack="2"/>
<pin id="214" dir="0" index="12" bw="16" slack="2"/>
<pin id="215" dir="0" index="13" bw="16" slack="1"/>
<pin id="216" dir="0" index="14" bw="16" slack="1"/>
<pin id="217" dir="0" index="15" bw="16" slack="0"/>
<pin id="218" dir="0" index="16" bw="16" slack="0"/>
<pin id="219" dir="0" index="17" bw="16" slack="0"/>
<pin id="220" dir="0" index="18" bw="9" slack="0"/>
<pin id="221" dir="0" index="19" bw="8" slack="0"/>
<pin id="222" dir="0" index="20" bw="11" slack="0"/>
<pin id="223" dir="0" index="21" bw="25" slack="0"/>
<pin id="224" dir="0" index="22" bw="25" slack="0"/>
<pin id="225" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1271/9 "/>
</bind>
</comp>

<comp id="235" class="1005" name="input_addr_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="240" class="1005" name="input_addr_2_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="1"/>
<pin id="242" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="input_load_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="7"/>
<pin id="247" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="250" class="1005" name="input_load_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="7"/>
<pin id="252" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="input_load_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="input_addr_3_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="1"/>
<pin id="257" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="260" class="1005" name="input_addr_4_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="1"/>
<pin id="262" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="265" class="1005" name="input_load_2_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="6"/>
<pin id="267" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="input_load_2 "/>
</bind>
</comp>

<comp id="270" class="1005" name="input_load_3_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="6"/>
<pin id="272" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="input_load_3 "/>
</bind>
</comp>

<comp id="275" class="1005" name="input_addr_5_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="1"/>
<pin id="277" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="280" class="1005" name="input_addr_6_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="1"/>
<pin id="282" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_6 "/>
</bind>
</comp>

<comp id="285" class="1005" name="input_load_4_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="5"/>
<pin id="287" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="input_load_4 "/>
</bind>
</comp>

<comp id="290" class="1005" name="input_load_5_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="5"/>
<pin id="292" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="input_load_5 "/>
</bind>
</comp>

<comp id="295" class="1005" name="input_addr_7_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="1"/>
<pin id="297" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="300" class="1005" name="input_addr_8_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="1"/>
<pin id="302" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_8 "/>
</bind>
</comp>

<comp id="305" class="1005" name="input_load_6_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="4"/>
<pin id="307" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="input_load_6 "/>
</bind>
</comp>

<comp id="310" class="1005" name="input_load_7_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="4"/>
<pin id="312" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="input_load_7 "/>
</bind>
</comp>

<comp id="315" class="1005" name="input_addr_9_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="1"/>
<pin id="317" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_9 "/>
</bind>
</comp>

<comp id="320" class="1005" name="input_addr_10_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="1"/>
<pin id="322" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_10 "/>
</bind>
</comp>

<comp id="325" class="1005" name="input_load_8_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="3"/>
<pin id="327" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_load_8 "/>
</bind>
</comp>

<comp id="330" class="1005" name="input_load_9_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="3"/>
<pin id="332" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_load_9 "/>
</bind>
</comp>

<comp id="335" class="1005" name="input_addr_11_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="1"/>
<pin id="337" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_11 "/>
</bind>
</comp>

<comp id="340" class="1005" name="input_addr_12_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="1"/>
<pin id="342" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_12 "/>
</bind>
</comp>

<comp id="345" class="1005" name="input_load_10_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="2"/>
<pin id="347" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_load_10 "/>
</bind>
</comp>

<comp id="350" class="1005" name="input_load_11_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="2"/>
<pin id="352" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_load_11 "/>
</bind>
</comp>

<comp id="355" class="1005" name="input_addr_13_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="1"/>
<pin id="357" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_13 "/>
</bind>
</comp>

<comp id="360" class="1005" name="input_addr_14_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="1"/>
<pin id="362" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_14 "/>
</bind>
</comp>

<comp id="365" class="1005" name="input_load_12_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="1"/>
<pin id="367" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_12 "/>
</bind>
</comp>

<comp id="370" class="1005" name="input_load_13_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="1"/>
<pin id="372" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_13 "/>
</bind>
</comp>

<comp id="375" class="1005" name="input_addr_15_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="1"/>
<pin id="377" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_15 "/>
</bind>
</comp>

<comp id="380" class="1005" name="input_addr_16_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="1"/>
<pin id="382" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_16 "/>
</bind>
</comp>

<comp id="385" class="1005" name="input_load_14_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="1"/>
<pin id="387" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_14 "/>
</bind>
</comp>

<comp id="390" class="1005" name="input_load_15_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="1"/>
<pin id="392" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="65"><net_src comp="48" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="74"><net_src comp="66" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="83"><net_src comp="75" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="92"><net_src comp="84" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="101"><net_src comp="93" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="110"><net_src comp="102" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="119"><net_src comp="111" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="128"><net_src comp="120" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="137"><net_src comp="129" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="146"><net_src comp="138" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="155"><net_src comp="147" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="164"><net_src comp="156" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="173"><net_src comp="165" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="182"><net_src comp="174" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="191"><net_src comp="183" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="200"><net_src comp="192" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="227"><net_src comp="56" pin="7"/><net_sink comp="201" pin=15"/></net>

<net id="228"><net_src comp="56" pin="3"/><net_sink comp="201" pin=16"/></net>

<net id="229"><net_src comp="2" pin="0"/><net_sink comp="201" pin=17"/></net>

<net id="230"><net_src comp="4" pin="0"/><net_sink comp="201" pin=18"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="201" pin=19"/></net>

<net id="232"><net_src comp="8" pin="0"/><net_sink comp="201" pin=20"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="201" pin=21"/></net>

<net id="234"><net_src comp="12" pin="0"/><net_sink comp="201" pin=22"/></net>

<net id="238"><net_src comp="48" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="243"><net_src comp="66" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="248"><net_src comp="56" pin="7"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="253"><net_src comp="56" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="258"><net_src comp="75" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="263"><net_src comp="84" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="268"><net_src comp="56" pin="7"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="201" pin=3"/></net>

<net id="273"><net_src comp="56" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="201" pin=4"/></net>

<net id="278"><net_src comp="93" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="283"><net_src comp="102" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="288"><net_src comp="56" pin="7"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="201" pin=5"/></net>

<net id="293"><net_src comp="56" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="201" pin=6"/></net>

<net id="298"><net_src comp="111" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="303"><net_src comp="120" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="308"><net_src comp="56" pin="7"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="201" pin=7"/></net>

<net id="313"><net_src comp="56" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="201" pin=8"/></net>

<net id="318"><net_src comp="129" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="323"><net_src comp="138" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="328"><net_src comp="56" pin="7"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="201" pin=9"/></net>

<net id="333"><net_src comp="56" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="201" pin=10"/></net>

<net id="338"><net_src comp="147" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="343"><net_src comp="156" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="348"><net_src comp="56" pin="7"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="201" pin=11"/></net>

<net id="353"><net_src comp="56" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="201" pin=12"/></net>

<net id="358"><net_src comp="165" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="363"><net_src comp="174" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="368"><net_src comp="56" pin="7"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="201" pin=13"/></net>

<net id="373"><net_src comp="56" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="201" pin=14"/></net>

<net id="378"><net_src comp="183" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="383"><net_src comp="192" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="388"><net_src comp="56" pin="7"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="201" pin=15"/></net>

<net id="393"><net_src comp="56" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="201" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 10 }
 - Input state : 
	Port: dense_output_7 : input_r | {1 2 3 4 5 6 7 8 9 }
	Port: dense_output_7 : dense_weights_7_V | {9 10 }
	Port: dense_output_7 : dense_biases_7_V | {9 10 }
	Port: dense_output_7 : f_x_lsb_table_V | {9 10 }
	Port: dense_output_7 : exp_x_msb_2_m_1_table_V | {9 10 }
	Port: dense_output_7 : exp_x_msb_1_table_V | {9 10 }
  - Chain level:
	State 1
		input_load : 1
		input_load_1 : 1
	State 2
		input_load_2 : 1
		input_load_3 : 1
	State 3
		input_load_4 : 1
		input_load_5 : 1
	State 4
		input_load_6 : 1
		input_load_7 : 1
	State 5
		input_load_8 : 1
		input_load_9 : 1
	State 6
		input_load_10 : 1
		input_load_11 : 1
	State 7
		input_load_12 : 1
		input_load_13 : 1
	State 8
		input_load_14 : 1
		input_load_15 : 1
	State 9
		call_ln1271 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201 |    19   |  16.961 |   1553  |   898   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    19   |  16.961 |   1553  |   898   |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|input_addr_10_reg_320|    4   |
|input_addr_11_reg_335|    4   |
|input_addr_12_reg_340|    4   |
|input_addr_13_reg_355|    4   |
|input_addr_14_reg_360|    4   |
|input_addr_15_reg_375|    4   |
|input_addr_16_reg_380|    4   |
| input_addr_2_reg_240|    4   |
| input_addr_3_reg_255|    4   |
| input_addr_4_reg_260|    4   |
| input_addr_5_reg_275|    4   |
| input_addr_6_reg_280|    4   |
| input_addr_7_reg_295|    4   |
| input_addr_8_reg_300|    4   |
| input_addr_9_reg_315|    4   |
|  input_addr_reg_235 |    4   |
|input_load_10_reg_345|   16   |
|input_load_11_reg_350|   16   |
|input_load_12_reg_365|   16   |
|input_load_13_reg_370|   16   |
|input_load_14_reg_385|   16   |
|input_load_15_reg_390|   16   |
| input_load_1_reg_250|   16   |
| input_load_2_reg_265|   16   |
| input_load_3_reg_270|   16   |
| input_load_4_reg_285|   16   |
| input_load_5_reg_290|   16   |
| input_load_6_reg_305|   16   |
| input_load_7_reg_310|   16   |
| input_load_8_reg_325|   16   |
| input_load_9_reg_330|   16   |
|  input_load_reg_245 |   16   |
+---------------------+--------+
|        Total        |   320  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                  grp_access_fu_56                  |  p0  |  16  |   4  |   64   ||    65   |
|                  grp_access_fu_56                  |  p2  |  16  |   0  |    0   ||    65   |
| grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201 |  p15 |   2  |  16  |   32   ||    9    |
| grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201 |  p16 |   2  |  16  |   32   ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   128  ||  1.832  ||   148   |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   19   |   16   |  1553  |   898  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   148  |
|  Register |    -   |    -   |   320  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   19   |   18   |  1873  |  1046  |
+-----------+--------+--------+--------+--------+
