Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Can weGet much smaller\PCB2.PcbDoc
Date     : 17/12/2024
Time     : 21:42:02

Processing Rule : Clearance Constraint (Gap=0.15mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.15mm) (Max=0.5mm) (Preferred=0.2mm) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Via (30.25mm,29.825mm) from Top Layer to Bottom Layer And Via (30.25mm,30.225mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Via (30.25mm,30.225mm) from Top Layer to Bottom Layer And Via (30.65mm,30.225mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Via (30.65mm,30.225mm) from Top Layer to Bottom Layer And Via (31.05mm,30.225mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Via (30.65mm,31.025mm) from Top Layer to Bottom Layer And Via (30.65mm,31.425mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Via (30.65mm,31.025mm) from Top Layer to Bottom Layer And Via (31.05mm,31.025mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Via (30.65mm,31.425mm) from Top Layer to Bottom Layer And Via (30.65mm,31.825mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Via (31.85mm,30.225mm) from Top Layer to Bottom Layer And Via (31.85mm,30.625mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Via (31.85mm,30.225mm) from Top Layer to Bottom Layer And Via (32.25mm,30.225mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Via (31.85mm,30.625mm) from Top Layer to Bottom Layer And Via (31.85mm,31.025mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Via (31.85mm,30.625mm) from Top Layer to Bottom Layer And Via (32.25mm,30.625mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Via (31.85mm,31.025mm) from Top Layer to Bottom Layer And Via (32.25mm,31.025mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Via (32.25mm,30.225mm) from Top Layer to Bottom Layer And Via (32.25mm,30.625mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Via (32.25mm,30.225mm) from Top Layer to Bottom Layer And Via (32.65mm,30.225mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Via (32.25mm,30.625mm) from Top Layer to Bottom Layer And Via (32.25mm,31.025mm) from Top Layer to Bottom Layer 
Rule Violations :14

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad C1-2(25.35mm,30.05mm) on Top Layer And Pad R7-1(24.525mm,30.046mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.001mm < 0.254mm) Between Pad C4-1(28.202mm,36.785mm) on Top Layer And Via (27.689mm,36.985mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.001mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.221mm < 0.254mm) Between Pad C4-2(28.202mm,35.985mm) on Top Layer And Via (28.308mm,35.253mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.221mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.254mm) Between Pad C5-2(26.2mm,33.475mm) on Top Layer And Via (26.325mm,34.075mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.254mm) Between Pad C6-2(29.525mm,35.35mm) on Top Layer And Via (29.135mm,36.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Pad C7-2(30.5mm,28.8mm) on Top Layer And Pad R5-1(31.3mm,28.8mm) on Top Layer [Top Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad C7-2(30.5mm,28.8mm) on Top Layer And Via (30.9mm,28.274mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Pad C8-2(33.7mm,28.15mm) on Top Layer And Via (33.485mm,28.875mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.254mm) Between Pad C8-2(33.7mm,28.15mm) on Top Layer And Via (33.8mm,27.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.154mm < 0.254mm) Between Pad C9-1(32.3mm,33.6mm) on Top Layer And Via (32.903mm,33.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.154mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.123mm < 0.254mm) Between Pad C9-2(33.1mm,33.6mm) on Top Layer And Pad R2-1(33.7mm,34.3mm) on Top Layer [Top Solder] Mask Sliver [0.123mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.106mm < 0.254mm) Between Pad C9-2(33.1mm,33.6mm) on Top Layer And Via (33.193mm,32.993mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.106mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad D1-1(25.7mm,29.7mm) on Bottom Layer And Pad D1-2(24.8mm,29.7mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad D1-1(25.7mm,29.7mm) on Bottom Layer And Pad R1-2(26.546mm,29.65mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad D1-2(24.8mm,29.7mm) on Bottom Layer And Via (24.55mm,29.15mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad D2-1(24.525mm,32mm) on Top Layer And Pad D2-2(24.525mm,32.9mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad Free-2(24.725mm,31.5mm) on Bottom Layer And Pad Y1-1(25.95mm,31.925mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad Free-2(24.725mm,31.5mm) on Bottom Layer And Pad Y1-4(25.95mm,30.925mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad Free-2(24.725mm,31.5mm) on Bottom Layer And Via (25.4mm,32.425mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Free-2(24.7mm,28.225mm) on Bottom Layer And Pad R6-2(25.9mm,28.525mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.084mm < 0.254mm) Between Pad Free-2(24.7mm,28.225mm) on Bottom Layer And Via (24.55mm,29.15mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.084mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.123mm < 0.254mm) Between Pad Free-3(26.975mm,26.1mm) on Bottom Layer And Pad J1-1(27.85mm,27.25mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.123mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad Free-4(31.4mm,26.05mm) on Bottom Layer And Pad J1-5(30.45mm,27.25mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.211mm < 0.254mm) Between Pad Free-4(31.4mm,26.05mm) on Bottom Layer And Pad J1-Shell(32.725mm,27.03mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.211mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad IC1-1(32.96mm,28.95mm) on Bottom Layer And Via (32.25mm,29.425mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad IC1-1(32.96mm,28.95mm) on Bottom Layer And Via (33.601mm,29.868mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad IC1-2(31.69mm,28.95mm) on Bottom Layer And Via (30.9mm,28.274mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad IC1-2(31.69mm,28.95mm) on Bottom Layer And Via (31.45mm,29.825mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad IC1-3(30.42mm,28.95mm) on Bottom Layer And Via (29.675mm,28.4mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad IC1-3(30.42mm,28.95mm) on Bottom Layer And Via (30.25mm,29.825mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad IC1-4(29.15mm,28.95mm) on Bottom Layer And Via (28.325mm,28.675mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-5(29.15mm,36.85mm) on Bottom Layer And Via (29.135mm,36.025mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad IC1-8(32.96mm,36.85mm) on Bottom Layer And Via (33.616mm,36.266mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-A1(33.05mm,29.825mm) on Top Layer And Pad IC2-B2(32.65mm,30.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-A1(33.05mm,29.825mm) on Top Layer And Via (32.65mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad IC2-A1(33.05mm,29.825mm) on Top Layer And Via (33.601mm,29.868mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-A2(32.65mm,29.825mm) on Top Layer And Pad IC2-B1(33.05mm,30.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-A2(32.65mm,29.825mm) on Top Layer And Pad IC2-B3(32.25mm,30.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mm < 0.254mm) Between Pad IC2-A2(32.65mm,29.825mm) on Top Layer And Via (32.25mm,29.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.091mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-A2(32.65mm,29.825mm) on Top Layer And Via (32.25mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-A3(32.25mm,29.825mm) on Top Layer And Pad IC2-B2(32.65mm,30.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-A3(32.25mm,29.825mm) on Top Layer And Pad IC2-B4(31.85mm,30.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-A3(32.25mm,29.825mm) on Top Layer And Via (31.85mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-A3(32.25mm,29.825mm) on Top Layer And Via (32.65mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-A4(31.85mm,29.825mm) on Top Layer And Pad IC2-B3(32.25mm,30.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-A4(31.85mm,29.825mm) on Top Layer And Pad IC2-B5(31.45mm,30.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mm < 0.254mm) Between Pad IC2-A4(31.85mm,29.825mm) on Top Layer And Via (32.25mm,29.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.091mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-A4(31.85mm,29.825mm) on Top Layer And Via (32.25mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-A5(31.45mm,29.825mm) on Top Layer And Pad IC2-B4(31.85mm,30.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-A5(31.45mm,29.825mm) on Top Layer And Pad IC2-B6(31.05mm,30.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-A5(31.45mm,29.825mm) on Top Layer And Via (31.05mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-A5(31.45mm,29.825mm) on Top Layer And Via (31.85mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-A6(31.05mm,29.825mm) on Top Layer And Pad IC2-B5(31.45mm,30.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-A6(31.05mm,29.825mm) on Top Layer And Pad IC2-B7(30.65mm,30.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-A6(31.05mm,29.825mm) on Top Layer And Via (30.65mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-A7(30.65mm,29.825mm) on Top Layer And Pad IC2-B6(31.05mm,30.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-A7(30.65mm,29.825mm) on Top Layer And Pad IC2-B8(30.25mm,30.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-A7(30.65mm,29.825mm) on Top Layer And Via (30.25mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-A7(30.65mm,29.825mm) on Top Layer And Via (31.05mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-A8(30.25mm,29.825mm) on Top Layer And Pad IC2-B7(30.65mm,30.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-A8(30.25mm,29.825mm) on Top Layer And Via (30.65mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-B1(33.05mm,30.225mm) on Top Layer And Pad IC2-C2(32.65mm,30.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.254mm) Between Pad IC2-B1(33.05mm,30.225mm) on Top Layer And Via (33.601mm,29.868mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-B2(32.65mm,30.225mm) on Top Layer And Pad IC2-C1(33.05mm,30.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-B2(32.65mm,30.225mm) on Top Layer And Pad IC2-C3(32.25mm,30.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-B2(32.65mm,30.225mm) on Top Layer And Via (32.25mm,30.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-B2(32.65mm,30.225mm) on Top Layer And Via (33.05mm,30.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-B3(32.25mm,30.225mm) on Top Layer And Pad IC2-C2(32.65mm,30.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-B3(32.25mm,30.225mm) on Top Layer And Pad IC2-C4(31.85mm,30.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-B3(32.25mm,30.225mm) on Top Layer And Via (31.85mm,30.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-B4(31.85mm,30.225mm) on Top Layer And Pad IC2-C3(32.25mm,30.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-B4(31.85mm,30.225mm) on Top Layer And Pad IC2-C5(31.45mm,30.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-B4(31.85mm,30.225mm) on Top Layer And Via (31.45mm,29.825mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-B4(31.85mm,30.225mm) on Top Layer And Via (32.25mm,30.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-B5(31.45mm,30.225mm) on Top Layer And Pad IC2-C4(31.85mm,30.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-B5(31.45mm,30.225mm) on Top Layer And Pad IC2-C6(31.05mm,30.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-B5(31.45mm,30.225mm) on Top Layer And Via (31.85mm,30.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-B6(31.05mm,30.225mm) on Top Layer And Pad IC2-C5(31.45mm,30.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-B6(31.05mm,30.225mm) on Top Layer And Pad IC2-C7(30.65mm,30.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-B6(31.05mm,30.225mm) on Top Layer And Via (31.45mm,29.825mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-B7(30.65mm,30.225mm) on Top Layer And Pad IC2-C6(31.05mm,30.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-B7(30.65mm,30.225mm) on Top Layer And Pad IC2-C8(30.25mm,30.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-B7(30.65mm,30.225mm) on Top Layer And Via (30.25mm,29.825mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-B8(30.25mm,30.225mm) on Top Layer And Pad IC2-C7(30.65mm,30.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-C1(33.05mm,30.625mm) on Top Layer And Pad IC2-D2(32.65mm,31.025mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C1(33.05mm,30.625mm) on Top Layer And Via (32.65mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-C2(32.65mm,30.625mm) on Top Layer And Pad IC2-D1(33.05mm,31.025mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-C2(32.65mm,30.625mm) on Top Layer And Pad IC2-D3(32.25mm,31.025mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C2(32.65mm,30.625mm) on Top Layer And Via (32.25mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C2(32.65mm,30.625mm) on Top Layer And Via (32.25mm,31.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-C3(32.25mm,30.625mm) on Top Layer And Pad IC2-D2(32.65mm,31.025mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-C3(32.25mm,30.625mm) on Top Layer And Pad IC2-D4(31.85mm,31.025mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C3(32.25mm,30.625mm) on Top Layer And Via (31.85mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C3(32.25mm,30.625mm) on Top Layer And Via (31.85mm,31.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C3(32.25mm,30.625mm) on Top Layer And Via (32.65mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-C4(31.85mm,30.625mm) on Top Layer And Pad IC2-D3(32.25mm,31.025mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-C4(31.85mm,30.625mm) on Top Layer And Pad IC2-D5(31.45mm,31.025mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C4(31.85mm,30.625mm) on Top Layer And Via (32.25mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C4(31.85mm,30.625mm) on Top Layer And Via (32.25mm,31.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-C5(31.45mm,30.625mm) on Top Layer And Pad IC2-D4(31.85mm,31.025mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-C5(31.45mm,30.625mm) on Top Layer And Pad IC2-D6(31.05mm,31.025mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C5(31.45mm,30.625mm) on Top Layer And Via (31.05mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C5(31.45mm,30.625mm) on Top Layer And Via (31.05mm,31.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C5(31.45mm,30.625mm) on Top Layer And Via (31.85mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C5(31.45mm,30.625mm) on Top Layer And Via (31.85mm,31.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-C6(31.05mm,30.625mm) on Top Layer And Pad IC2-D5(31.45mm,31.025mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-C6(31.05mm,30.625mm) on Top Layer And Pad IC2-D7(30.65mm,31.025mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C6(31.05mm,30.625mm) on Top Layer And Via (30.65mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C6(31.05mm,30.625mm) on Top Layer And Via (30.65mm,31.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-C7(30.65mm,30.625mm) on Top Layer And Pad IC2-D6(31.05mm,31.025mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-C7(30.65mm,30.625mm) on Top Layer And Pad IC2-D8(30.25mm,31.025mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C7(30.65mm,30.625mm) on Top Layer And Via (30.25mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C7(30.65mm,30.625mm) on Top Layer And Via (31.05mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C7(30.65mm,30.625mm) on Top Layer And Via (31.05mm,31.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-C8(30.25mm,30.625mm) on Top Layer And Pad IC2-D7(30.65mm,31.025mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C8(30.25mm,30.625mm) on Top Layer And Via (30.65mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-C8(30.25mm,30.625mm) on Top Layer And Via (30.65mm,31.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-D1(33.05mm,31.025mm) on Top Layer And Pad IC2-E2(32.65mm,31.425mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-D2(32.65mm,31.025mm) on Top Layer And Pad IC2-E1(33.05mm,31.425mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-D2(32.65mm,31.025mm) on Top Layer And Pad IC2-E3(32.25mm,31.425mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-D2(32.65mm,31.025mm) on Top Layer And Via (32.25mm,30.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-D2(32.65mm,31.025mm) on Top Layer And Via (33.05mm,30.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-D3(32.25mm,31.025mm) on Top Layer And Pad IC2-E2(32.65mm,31.425mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-D3(32.25mm,31.025mm) on Top Layer And Pad IC2-E4(31.85mm,31.425mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-D3(32.25mm,31.025mm) on Top Layer And Via (31.85mm,30.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-D4(31.85mm,31.025mm) on Top Layer And Pad IC2-E3(32.25mm,31.425mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-D4(31.85mm,31.025mm) on Top Layer And Pad IC2-E5(31.45mm,31.425mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-D4(31.85mm,31.025mm) on Top Layer And Via (32.25mm,30.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-D5(31.45mm,31.025mm) on Top Layer And Pad IC2-E4(31.85mm,31.425mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-D5(31.45mm,31.025mm) on Top Layer And Pad IC2-E6(31.05mm,31.425mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-D5(31.45mm,31.025mm) on Top Layer And Via (31.85mm,30.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-D6(31.05mm,31.025mm) on Top Layer And Pad IC2-E5(31.45mm,31.425mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-D6(31.05mm,31.025mm) on Top Layer And Pad IC2-E7(30.65mm,31.425mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-D6(31.05mm,31.025mm) on Top Layer And Via (30.65mm,31.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-D7(30.65mm,31.025mm) on Top Layer And Pad IC2-E6(31.05mm,31.425mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-D7(30.65mm,31.025mm) on Top Layer And Pad IC2-E8(30.25mm,31.425mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-D8(30.25mm,31.025mm) on Top Layer And Pad IC2-E7(30.65mm,31.425mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-D8(30.25mm,31.025mm) on Top Layer And Via (30.65mm,31.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-E1(33.05mm,31.425mm) on Top Layer And Pad IC2-F2(32.65mm,31.825mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.254mm) Between Pad IC2-E1(33.05mm,31.425mm) on Top Layer And Via (33.482mm,31.919mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mm < 0.254mm) Between Pad IC2-E1(33.05mm,31.425mm) on Top Layer And Via (33.675mm,31.465mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.153mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-E2(32.65mm,31.425mm) on Top Layer And Pad IC2-F1(33.05mm,31.825mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-E2(32.65mm,31.425mm) on Top Layer And Pad IC2-F3(32.25mm,31.825mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-E2(32.65mm,31.425mm) on Top Layer And Via (32.25mm,31.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-E3(32.25mm,31.425mm) on Top Layer And Pad IC2-F2(32.65mm,31.825mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-E3(32.25mm,31.425mm) on Top Layer And Pad IC2-F4(31.85mm,31.825mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-E3(32.25mm,31.425mm) on Top Layer And Via (31.85mm,31.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-E4(31.85mm,31.425mm) on Top Layer And Pad IC2-F3(32.25mm,31.825mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-E4(31.85mm,31.425mm) on Top Layer And Pad IC2-F5(31.45mm,31.825mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-E4(31.85mm,31.425mm) on Top Layer And Via (32.25mm,31.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-E5(31.45mm,31.425mm) on Top Layer And Pad IC2-F4(31.85mm,31.825mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-E5(31.45mm,31.425mm) on Top Layer And Pad IC2-F6(31.05mm,31.825mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-E5(31.45mm,31.425mm) on Top Layer And Via (31.05mm,31.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-E5(31.45mm,31.425mm) on Top Layer And Via (31.85mm,31.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-E6(31.05mm,31.425mm) on Top Layer And Pad IC2-F5(31.45mm,31.825mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-E6(31.05mm,31.425mm) on Top Layer And Pad IC2-F7(30.65mm,31.825mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-E6(31.05mm,31.425mm) on Top Layer And Via (30.65mm,31.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-E6(31.05mm,31.425mm) on Top Layer And Via (30.65mm,31.825mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-E7(30.65mm,31.425mm) on Top Layer And Pad IC2-F6(31.05mm,31.825mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-E7(30.65mm,31.425mm) on Top Layer And Pad IC2-F8(30.25mm,31.825mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-E7(30.65mm,31.425mm) on Top Layer And Via (31.05mm,31.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-E8(30.25mm,31.425mm) on Top Layer And Pad IC2-F7(30.65mm,31.825mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-E8(30.25mm,31.425mm) on Top Layer And Via (30.65mm,31.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-E8(30.25mm,31.425mm) on Top Layer And Via (30.65mm,31.825mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-F1(33.05mm,31.825mm) on Top Layer And Pad IC2-G2(32.65mm,32.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad IC2-F1(33.05mm,31.825mm) on Top Layer And Via (33.675mm,31.465mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-F2(32.65mm,31.825mm) on Top Layer And Pad IC2-G1(33.05mm,32.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-F2(32.65mm,31.825mm) on Top Layer And Pad IC2-G3(32.25mm,32.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-F3(32.25mm,31.825mm) on Top Layer And Pad IC2-G2(32.65mm,32.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-F3(32.25mm,31.825mm) on Top Layer And Pad IC2-G4(31.85mm,32.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-F4(31.85mm,31.825mm) on Top Layer And Pad IC2-G3(32.25mm,32.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-F4(31.85mm,31.825mm) on Top Layer And Pad IC2-G5(31.45mm,32.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-F5(31.45mm,31.825mm) on Top Layer And Pad IC2-G4(31.85mm,32.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-F5(31.45mm,31.825mm) on Top Layer And Pad IC2-G6(31.05mm,32.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-F5(31.45mm,31.825mm) on Top Layer And Via (31.05mm,32.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-F6(31.05mm,31.825mm) on Top Layer And Pad IC2-G5(31.45mm,32.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-F6(31.05mm,31.825mm) on Top Layer And Pad IC2-G7(30.65mm,32.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-F6(31.05mm,31.825mm) on Top Layer And Via (30.65mm,31.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-F7(30.65mm,31.825mm) on Top Layer And Pad IC2-G6(31.05mm,32.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-F7(30.65mm,31.825mm) on Top Layer And Pad IC2-G8(30.25mm,32.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-F7(30.65mm,31.825mm) on Top Layer And Via (31.05mm,32.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-F8(30.25mm,31.825mm) on Top Layer And Pad IC2-G7(30.65mm,32.225mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-F8(30.25mm,31.825mm) on Top Layer And Via (30.65mm,31.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-G1(33.05mm,32.225mm) on Top Layer And Pad IC2-H2(32.65mm,32.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.254mm) Between Pad IC2-G1(33.05mm,32.225mm) on Top Layer And Via (33.482mm,31.919mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-G2(32.65mm,32.225mm) on Top Layer And Pad IC2-H1(33.05mm,32.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-G2(32.65mm,32.225mm) on Top Layer And Pad IC2-H3(32.25mm,32.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-G3(32.25mm,32.225mm) on Top Layer And Pad IC2-H2(32.65mm,32.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-G3(32.25mm,32.225mm) on Top Layer And Pad IC2-H4(31.85mm,32.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-G4(31.85mm,32.225mm) on Top Layer And Pad IC2-H3(32.25mm,32.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-G4(31.85mm,32.225mm) on Top Layer And Pad IC2-H5(31.45mm,32.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-G5(31.45mm,32.225mm) on Top Layer And Pad IC2-H4(31.85mm,32.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-G5(31.45mm,32.225mm) on Top Layer And Pad IC2-H6(31.05mm,32.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-G6(31.05mm,32.225mm) on Top Layer And Pad IC2-H5(31.45mm,32.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-G6(31.05mm,32.225mm) on Top Layer And Pad IC2-H7(30.65mm,32.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-G6(31.05mm,32.225mm) on Top Layer And Via (30.65mm,31.825mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-G7(30.65mm,32.225mm) on Top Layer And Pad IC2-H6(31.05mm,32.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-G7(30.65mm,32.225mm) on Top Layer And Pad IC2-H8(30.25mm,32.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-G8(30.25mm,32.225mm) on Top Layer And Pad IC2-H7(30.65mm,32.625mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-G8(30.25mm,32.225mm) on Top Layer And Via (30.65mm,31.825mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.254mm) Between Pad IC2-H2(32.65mm,32.625mm) on Top Layer And Via (33.193mm,32.993mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-H5(31.45mm,32.625mm) on Top Layer And Via (31.05mm,32.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad IC2-H7(30.65mm,32.625mm) on Top Layer And Via (31.05mm,32.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.149mm < 0.254mm) Between Pad J1-1(27.85mm,27.25mm) on Multi-Layer And Pad J1-2(28.5mm,26.25mm) on Multi-Layer [Top Solder] Mask Sliver [0.149mm] / [Bottom Solder] Mask Sliver [0.149mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.149mm < 0.254mm) Between Pad J1-2(28.5mm,26.25mm) on Multi-Layer And Pad J1-3(29.15mm,27.25mm) on Multi-Layer [Top Solder] Mask Sliver [0.149mm] / [Bottom Solder] Mask Sliver [0.149mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.149mm < 0.254mm) Between Pad J1-3(29.15mm,27.25mm) on Multi-Layer And Pad J1-4(29.8mm,26.25mm) on Multi-Layer [Top Solder] Mask Sliver [0.149mm] / [Bottom Solder] Mask Sliver [0.149mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.149mm < 0.254mm) Between Pad J1-4(29.8mm,26.25mm) on Multi-Layer And Pad J1-5(30.45mm,27.25mm) on Multi-Layer [Top Solder] Mask Sliver [0.149mm] / [Bottom Solder] Mask Sliver [0.149mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad J1-Shell(25.575mm,27.03mm) on Multi-Layer And Pad R6-2(25.9mm,28.525mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Pad R1-1(27.504mm,29.65mm) on Bottom Layer And Pad R1-2(26.546mm,29.65mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R2-1(33.7mm,34.3mm) on Top Layer And Pad R2-2(33.7mm,35.05mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad R2-1(33.7mm,34.3mm) on Top Layer And Via (32.903mm,33.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad R2-1(33.7mm,34.3mm) on Top Layer And Via (33.3mm,35.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad R2-2(33.7mm,35.05mm) on Top Layer And Via (33.628mm,35.753mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R3-1(28mm,33.275mm) on Top Layer And Pad R3-2(28.75mm,33.275mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad R3-1(28mm,33.275mm) on Top Layer And Pad R4-1(28mm,34.1mm) on Top Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad R3-1(28mm,33.275mm) on Top Layer And Pad R4-2(28.75mm,34.1mm) on Top Layer [Top Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad R3-2(28.75mm,33.275mm) on Top Layer And Pad R4-1(28mm,34.1mm) on Top Layer [Top Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad R3-2(28.75mm,33.275mm) on Top Layer And Pad R4-2(28.75mm,34.1mm) on Top Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R3-2(28.75mm,33.275mm) on Top Layer And Via (29.4mm,33.325mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R4-1(28mm,34.1mm) on Top Layer And Pad R4-2(28.75mm,34.1mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.237mm < 0.254mm) Between Pad R4-2(28.75mm,34.1mm) on Top Layer And Via (29.581mm,34.523mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.237mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R5-1(31.3mm,28.8mm) on Top Layer And Pad R5-2(32.05mm,28.8mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R5-2(32.05mm,28.8mm) on Top Layer And Via (32.25mm,29.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad R6-1(26.65mm,28.525mm) on Bottom Layer And Pad R6-2(25.9mm,28.525mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Pad R7-1(24.525mm,30.046mm) on Top Layer And Pad R7-2(24.525mm,31.004mm) on Top Layer [Top Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.119mm < 0.254mm) Between Pad U1-4(27.7mm,31.8mm) on Top Layer And Via (28.375mm,32.425mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.119mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U2-1(27.1mm,34.775mm) on Top Layer And Pad U2-2(27.1mm,35.275mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U2-10(24.65mm,36.275mm) on Top Layer And Pad U2-11(24.65mm,35.775mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U2-10(24.65mm,36.275mm) on Top Layer And Pad U2-9(24.65mm,36.775mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U2-11(24.65mm,35.775mm) on Top Layer And Pad U2-12(24.65mm,35.275mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U2-12(24.65mm,35.275mm) on Top Layer And Pad U2-13(24.65mm,34.775mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U2-14(25.375mm,34.55mm) on Top Layer And Pad U2-15(25.875mm,34.55mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U2-15(25.875mm,34.55mm) on Top Layer And Pad U2-16(26.375mm,34.55mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.128mm < 0.254mm) Between Pad U2-15(25.875mm,34.55mm) on Top Layer And Via (25.388mm,34.99mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.128mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad U2-15(25.875mm,34.55mm) on Top Layer And Via (26.325mm,34.075mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U2-2(27.1mm,35.275mm) on Top Layer And Pad U2-3(27.1mm,35.775mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U2-3(27.1mm,35.775mm) on Top Layer And Pad U2-4(27.1mm,36.275mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad U2-3(27.1mm,35.775mm) on Top Layer And Via (27.394mm,36.242mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U2-4(27.1mm,36.275mm) on Top Layer And Pad U2-5(27.1mm,36.775mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.23mm < 0.254mm) Between Pad U2-4(27.1mm,36.275mm) on Top Layer And Via (26.394mm,36.342mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.23mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.113mm < 0.254mm) Between Pad U2-5(27.1mm,36.775mm) on Top Layer And Via (27.394mm,36.242mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.113mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.114mm < 0.254mm) Between Pad U2-5(27.1mm,36.775mm) on Top Layer And Via (27.689mm,36.985mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.114mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U2-6(26.375mm,37mm) on Top Layer And Pad U2-7(25.875mm,37mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Pad U2-6(26.375mm,37mm) on Top Layer And Via (25.852mm,36.539mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.254mm) Between Pad U2-6(26.375mm,37mm) on Top Layer And Via (26.394mm,36.342mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U2-7(25.875mm,37mm) on Top Layer And Pad U2-8(25.375mm,37mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.248mm < 0.254mm) Between Pad U2-8(25.375mm,37mm) on Top Layer And Via (25.4mm,36.275mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.248mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.131mm < 0.254mm) Between Pad U2-8(25.375mm,37mm) on Top Layer And Via (25.852mm,36.539mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.131mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U3-1(32.638mm,36.863mm) on Top Layer And Pad U3-14(32.8mm,36.2mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U3-1(32.638mm,36.863mm) on Top Layer And Pad U3-2(32.137mm,36.863mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U3-10(32.137mm,34.538mm) on Top Layer And Pad U3-11(32.638mm,34.538mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U3-10(32.137mm,34.538mm) on Top Layer And Pad U3-9(31.638mm,34.538mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad U3-10(32.137mm,34.538mm) on Top Layer And Via (31.984mm,35.187mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U3-11(32.638mm,34.538mm) on Top Layer And Pad U3-12(32.8mm,35.2mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad U3-11(32.638mm,34.538mm) on Top Layer And Via (32.903mm,33.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U3-12(32.8mm,35.2mm) on Top Layer And Pad U3-13(32.8mm,35.7mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U3-13(32.8mm,35.7mm) on Top Layer And Pad U3-14(32.8mm,36.2mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.224mm < 0.254mm) Between Pad U3-13(32.8mm,35.7mm) on Top Layer And Via (33.3mm,35.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.224mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U3-2(32.137mm,36.863mm) on Top Layer And Pad U3-3(31.638mm,36.863mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U3-3(31.638mm,36.863mm) on Top Layer And Pad U3-4(31.137mm,36.863mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U3-4(31.137mm,36.863mm) on Top Layer And Pad U3-5(30.975mm,36.2mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U3-5(30.975mm,36.2mm) on Top Layer And Pad U3-6(30.975mm,35.7mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U3-6(30.975mm,35.7mm) on Top Layer And Pad U3-7(30.975mm,35.2mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad U3-6(30.975mm,35.7mm) on Top Layer And Via (30.325mm,35.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad U3-7(30.975mm,35.2mm) on Top Layer And Pad U3-8(31.137mm,34.538mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.189mm < 0.254mm) Between Pad U3-7(30.975mm,35.2mm) on Top Layer And Via (30.325mm,35.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.189mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U3-8(31.137mm,34.538mm) on Top Layer And Pad U3-9(31.638mm,34.538mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.02mm < 0.254mm) Between Pad U3-8(31.137mm,34.538mm) on Top Layer And Via (30.736mm,34.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.02mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.149mm < 0.254mm) Between Pad U3-9(31.638mm,34.538mm) on Top Layer And Via (31.984mm,35.187mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.149mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.012mm < 0.254mm) Between Pad U4-1(27.3mm,36.925mm) on Bottom Layer And Via (26.394mm,36.342mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.012mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.065mm < 0.254mm) Between Pad U4-1(27.3mm,36.925mm) on Bottom Layer And Via (27.394mm,36.242mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.065mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.084mm < 0.254mm) Between Pad U4-2(27.3mm,35.675mm) on Bottom Layer And Via (26.394mm,36.342mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.084mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.006mm < 0.254mm) Between Pad U4-2(27.3mm,35.675mm) on Bottom Layer And Via (28.308mm,35.253mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.006mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U4-4(27.3mm,33.175mm) on Bottom Layer And Via (28.375mm,32.425mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.254mm) Between Pad U4-5(24.9mm,33.175mm) on Bottom Layer And Via (25.4mm,32.425mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U4-7(24.9mm,35.675mm) on Bottom Layer And Via (25.388mm,34.99mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.254mm) Between Pad U4-8(24.9mm,36.925mm) on Bottom Layer And Via (25.4mm,36.275mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad Y1-1(25.95mm,31.925mm) on Bottom Layer And Pad Y1-4(25.95mm,30.925mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad Y1-2(27.25mm,31.925mm) on Bottom Layer And Pad Y1-3(27.25mm,30.925mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.02mm < 0.254mm) Between Via (25.4mm,36.275mm) from Top Layer to Bottom Layer And Via (25.852mm,36.539mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.02mm] / [Bottom Solder] Mask Sliver [0.02mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Via (25.852mm,36.539mm) from Top Layer to Bottom Layer And Via (26.394mm,36.342mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.074mm] / [Bottom Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Via (28.55mm,30.775mm) from Top Layer to Bottom Layer And Via (28.597mm,31.35mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.074mm] / [Bottom Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Via (30.25mm,29.825mm) from Top Layer to Bottom Layer And Via (30.65mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm] / [Bottom Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Via (30.65mm,31.425mm) from Top Layer to Bottom Layer And Via (31.05mm,31.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm] / [Bottom Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Via (30.65mm,31.825mm) from Top Layer to Bottom Layer And Via (31.05mm,32.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm] / [Bottom Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Via (31.05mm,30.225mm) from Top Layer to Bottom Layer And Via (31.45mm,29.825mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm] / [Bottom Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Via (31.45mm,29.825mm) from Top Layer to Bottom Layer And Via (31.85mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm] / [Bottom Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Via (31.85mm,30.225mm) from Top Layer to Bottom Layer And Via (32.25mm,30.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm] / [Bottom Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Via (31.85mm,30.625mm) from Top Layer to Bottom Layer And Via (32.25mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm] / [Bottom Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Via (31.85mm,30.625mm) from Top Layer to Bottom Layer And Via (32.25mm,31.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm] / [Bottom Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Via (31.85mm,31.025mm) from Top Layer to Bottom Layer And Via (32.25mm,30.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm] / [Bottom Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Via (32.25mm,30.625mm) from Top Layer to Bottom Layer And Via (32.65mm,30.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm] / [Bottom Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Via (32.65mm,30.225mm) from Top Layer to Bottom Layer And Via (33.05mm,30.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm] / [Bottom Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.228mm < 0.254mm) Between Via (33.3mm,35.1mm) from Top Layer to Bottom Layer And Via (33.628mm,35.753mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.228mm] / [Bottom Solder] Mask Sliver [0.228mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.254mm) Between Via (33.616mm,36.266mm) from Top Layer to Bottom Layer And Via (33.628mm,35.753mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.01mm] / [Bottom Solder] Mask Sliver [0.01mm]
Rule Violations :295

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (24.5mm,31.1mm) on Top Overlay And Pad R7-2(24.525mm,31.004mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (25.625mm,29.35mm) on Top Overlay And Pad C1-1(25.35mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Arc (25.625mm,29.35mm) on Top Overlay And Pad C1-2(25.35mm,30.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.6mm,29.725mm) on Bottom Overlay And Pad R1-2(26.546mm,29.65mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Arc (27.98mm,32.434mm) on Bottom Overlay And Pad Y1-2(27.25mm,31.925mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Arc (28.375mm,34.65mm) on Top Overlay And Pad R4-1(28mm,34.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Arc (28.375mm,34.65mm) on Top Overlay And Pad R4-2(28.75mm,34.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (33.521mm,29.354mm) on Top Overlay And Pad C8-1(33.7mm,28.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (33.685mm,28.525mm) on Bottom Overlay And Pad IC1-1(32.96mm,28.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad C1-1(25.35mm,29.25mm) on Top Layer And Track (25.261mm,29.689mm)(25.261mm,31.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-2(25.35mm,30.05mm) on Top Layer And Track (25.261mm,29.689mm)(25.261mm,31.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad C1-2(25.35mm,30.05mm) on Top Layer And Track (25.95mm,30.275mm)(25.95mm,30.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad C1-2(25.35mm,30.05mm) on Top Layer And Track (25.95mm,30.275mm)(28.15mm,30.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2-1(25.425mm,31.825mm) on Top Layer And Track (25.156mm,31.889mm)(25.156mm,32.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C2-1(25.425mm,31.825mm) on Top Layer And Track (25.261mm,29.689mm)(25.261mm,31.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2-2(25.425mm,31.025mm) on Top Layer And Track (25.261mm,29.689mm)(25.261mm,31.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C2-2(25.425mm,31.025mm) on Top Layer And Track (25.95mm,30.275mm)(25.95mm,30.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C2-2(25.425mm,31.025mm) on Top Layer And Track (25.95mm,30.875mm)(28.15mm,30.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C5-1(25.4mm,33.475mm) on Top Layer And Track (25.156mm,31.889mm)(25.156mm,32.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-1(29.7mm,28.8mm) on Top Layer And Track (25.15mm,28.53mm)(33.15mm,28.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad C7-1(29.7mm,28.8mm) on Top Layer And Track (29.779mm,29.354mm)(29.779mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad C7-1(29.7mm,28.8mm) on Top Layer And Track (29.779mm,29.354mm)(33.05mm,29.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-2(30.5mm,28.8mm) on Top Layer And Track (25.15mm,28.53mm)(33.15mm,28.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad C7-2(30.5mm,28.8mm) on Top Layer And Track (29.779mm,29.354mm)(33.05mm,29.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad C8-1(33.7mm,28.95mm) on Top Layer And Track (25.15mm,28.53mm)(33.15mm,28.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad C8-1(33.7mm,28.95mm) on Top Layer And Track (33.15mm,28.13mm)(33.15mm,28.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad C8-2(33.7mm,28.15mm) on Top Layer And Track (25.15mm,28.53mm)(33.15mm,28.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C8-2(33.7mm,28.15mm) on Top Layer And Track (33.15mm,28.13mm)(33.15mm,28.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C9-1(32.3mm,33.6mm) on Top Layer And Track (29.779mm,33.096mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-1(32.3mm,33.6mm) on Top Layer And Track (30.288mm,33.85mm)(33.487mm,33.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C9-2(33.1mm,33.6mm) on Top Layer And Track (29.779mm,33.096mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-2(33.1mm,33.6mm) on Top Layer And Track (30.288mm,33.85mm)(33.487mm,33.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C9-2(33.1mm,33.6mm) on Top Layer And Track (33.487mm,33.85mm)(33.487mm,37.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad C9-2(33.1mm,33.6mm) on Top Layer And Track (33.521mm,29.825mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-1(24.525mm,32mm) on Top Layer And Track (24.79mm,30.755mm)(24.79mm,32.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad Free-2(24.7mm,28.225mm) on Bottom Layer And Track (24.711mm,29.069mm)(25.811mm,29.069mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-1(32.96mm,28.95mm) on Bottom Layer And Track (28.055mm,29.725mm)(34.055mm,29.725mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-2(31.69mm,28.95mm) on Bottom Layer And Track (28.055mm,29.725mm)(34.055mm,29.725mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-3(30.42mm,28.95mm) on Bottom Layer And Track (28.055mm,29.725mm)(34.055mm,29.725mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-4(29.15mm,28.95mm) on Bottom Layer And Track (28.055mm,29.725mm)(34.055mm,29.725mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-5(29.15mm,36.85mm) on Bottom Layer And Track (28.055mm,36.075mm)(34.055mm,36.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-6(30.42mm,36.85mm) on Bottom Layer And Track (28.055mm,36.075mm)(34.055mm,36.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-7(31.69mm,36.85mm) on Bottom Layer And Track (28.055mm,36.075mm)(34.055mm,36.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-8(32.96mm,36.85mm) on Bottom Layer And Track (28.055mm,36.075mm)(34.055mm,36.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-A1(33.05mm,29.825mm) on Top Layer And Track (29.779mm,29.354mm)(33.05mm,29.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad IC2-A1(33.05mm,29.825mm) on Top Layer And Track (33.05mm,29.354mm)(33.521mm,29.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-A1(33.05mm,29.825mm) on Top Layer And Track (33.521mm,29.825mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-A2(32.65mm,29.825mm) on Top Layer And Track (29.779mm,29.354mm)(33.05mm,29.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-A3(32.25mm,29.825mm) on Top Layer And Track (29.779mm,29.354mm)(33.05mm,29.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-A4(31.85mm,29.825mm) on Top Layer And Track (29.779mm,29.354mm)(33.05mm,29.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-A5(31.45mm,29.825mm) on Top Layer And Track (29.779mm,29.354mm)(33.05mm,29.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-A6(31.05mm,29.825mm) on Top Layer And Track (29.779mm,29.354mm)(33.05mm,29.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad IC2-A7(30.65mm,29.825mm) on Top Layer And Track (29.6mm,29.435mm)(30.6mm,29.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-A7(30.65mm,29.825mm) on Top Layer And Track (29.779mm,29.354mm)(33.05mm,29.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad IC2-A8(30.25mm,29.825mm) on Top Layer And Track (29.6mm,29.435mm)(30.6mm,29.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-A8(30.25mm,29.825mm) on Top Layer And Track (29.779mm,29.354mm)(29.779mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-A8(30.25mm,29.825mm) on Top Layer And Track (29.779mm,29.354mm)(33.05mm,29.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-B1(33.05mm,30.225mm) on Top Layer And Track (33.521mm,29.825mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-B8(30.25mm,30.225mm) on Top Layer And Track (29.779mm,29.354mm)(29.779mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-C1(33.05mm,30.625mm) on Top Layer And Track (33.521mm,29.825mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-C8(30.25mm,30.625mm) on Top Layer And Track (29.779mm,29.354mm)(29.779mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-D1(33.05mm,31.025mm) on Top Layer And Track (33.521mm,29.825mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-D8(30.25mm,31.025mm) on Top Layer And Track (29.779mm,29.354mm)(29.779mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-E1(33.05mm,31.425mm) on Top Layer And Track (33.521mm,29.825mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-E8(30.25mm,31.425mm) on Top Layer And Track (29.779mm,29.354mm)(29.779mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-F1(33.05mm,31.825mm) on Top Layer And Track (33.521mm,29.825mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-F8(30.25mm,31.825mm) on Top Layer And Track (29.779mm,29.354mm)(29.779mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-G1(33.05mm,32.225mm) on Top Layer And Track (33.521mm,29.825mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-G8(30.25mm,32.225mm) on Top Layer And Track (29.779mm,29.354mm)(29.779mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-H1(33.05mm,32.625mm) on Top Layer And Track (29.779mm,33.096mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.254mm) Between Pad IC2-H1(33.05mm,32.625mm) on Top Layer And Track (32.2mm,32.875mm)(33.2mm,32.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-H1(33.05mm,32.625mm) on Top Layer And Track (33.521mm,29.825mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-H2(32.65mm,32.625mm) on Top Layer And Track (29.779mm,33.096mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.254mm) Between Pad IC2-H2(32.65mm,32.625mm) on Top Layer And Track (32.2mm,32.875mm)(33.2mm,32.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-H3(32.25mm,32.625mm) on Top Layer And Track (29.779mm,33.096mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.254mm) Between Pad IC2-H3(32.25mm,32.625mm) on Top Layer And Track (32.2mm,32.875mm)(33.2mm,32.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-H4(31.85mm,32.625mm) on Top Layer And Track (29.779mm,33.096mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad IC2-H4(31.85mm,32.625mm) on Top Layer And Track (32.2mm,32.875mm)(33.2mm,32.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-H5(31.45mm,32.625mm) on Top Layer And Track (29.779mm,33.096mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-H6(31.05mm,32.625mm) on Top Layer And Track (29.779mm,33.096mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-H7(30.65mm,32.625mm) on Top Layer And Track (29.779mm,33.096mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-H8(30.25mm,32.625mm) on Top Layer And Track (29.779mm,29.354mm)(29.779mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-H8(30.25mm,32.625mm) on Top Layer And Track (29.779mm,33.096mm)(33.521mm,33.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J1-Shell(25.575mm,27.03mm) on Multi-Layer And Track (25.15mm,25.63mm)(25.15mm,25.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J1-Shell(25.575mm,27.03mm) on Multi-Layer And Track (25.15mm,28.13mm)(25.15mm,28.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad J1-Shell(32.725mm,27.03mm) on Multi-Layer And Track (33.065mm,28.05mm)(33.065mm,29.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J1-Shell(32.725mm,27.03mm) on Multi-Layer And Track (33.15mm,25.63mm)(33.15mm,25.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J1-Shell(32.725mm,27.03mm) on Multi-Layer And Track (33.15mm,28.13mm)(33.15mm,28.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad R1-1(27.504mm,29.65mm) on Bottom Layer And Track (28.055mm,29.725mm)(28.055mm,36.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad R1-1(27.504mm,29.65mm) on Bottom Layer And Track (28.055mm,29.725mm)(34.055mm,29.725mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(33.7mm,34.3mm) on Top Layer And Track (30.288mm,33.85mm)(33.487mm,33.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R2-1(33.7mm,34.3mm) on Top Layer And Track (32.2mm,34.325mm)(33.2mm,34.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(33.7mm,34.3mm) on Top Layer And Track (33.487mm,33.85mm)(33.487mm,37.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(33.7mm,35.05mm) on Top Layer And Track (33.487mm,33.85mm)(33.487mm,37.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-1(28mm,34.1mm) on Top Layer And Track (26.925mm,34.2mm)(27.45mm,34.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-1(28mm,34.1mm) on Top Layer And Track (27.45mm,34.2mm)(27.45mm,34.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-1(31.3mm,28.8mm) on Top Layer And Track (25.15mm,28.53mm)(33.15mm,28.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R5-1(31.3mm,28.8mm) on Top Layer And Track (29.779mm,29.354mm)(33.05mm,29.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-2(32.05mm,28.8mm) on Top Layer And Track (25.15mm,28.53mm)(33.15mm,28.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R5-2(32.05mm,28.8mm) on Top Layer And Track (29.779mm,29.354mm)(33.05mm,29.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R6-1(26.65mm,28.525mm) on Bottom Layer And Text "+" (26.429mm,27.162mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad R6-1(26.65mm,28.525mm) on Bottom Layer And Track (26.189mm,28.914mm)(27.861mm,28.914mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad R6-2(25.9mm,28.525mm) on Bottom Layer And Track (24.711mm,29.069mm)(25.811mm,29.069mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad R6-2(25.9mm,28.525mm) on Bottom Layer And Track (26.189mm,28.914mm)(27.861mm,28.914mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-1(24.525mm,30.046mm) on Top Layer And Track (24.715mm,28.98mm)(24.715mm,30.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad R7-1(24.525mm,30.046mm) on Top Layer And Track (24.79mm,30.755mm)(24.79mm,32.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad R7-2(24.525mm,31.004mm) on Top Layer And Track (24.715mm,28.98mm)(24.715mm,30.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-2(24.525mm,31.004mm) on Top Layer And Track (24.79mm,30.755mm)(24.79mm,32.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U1-1(26.4mm,29.35mm) on Top Layer And Track (25.15mm,28.53mm)(33.15mm,28.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.254mm) Between Pad U1-1(26.4mm,29.35mm) on Top Layer And Track (25.985mm,28.98mm)(25.985mm,30.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U1-2(27.05mm,29.35mm) on Top Layer And Track (25.15mm,28.53mm)(33.15mm,28.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad U1-3(27.7mm,29.35mm) on Top Layer And Track (25.15mm,28.53mm)(33.15mm,28.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad U1-4(27.7mm,31.8mm) on Top Layer And Track (28.14mm,31.525mm)(28.14mm,32.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.015mm < 0.254mm) Between Pad U1-5(26.4mm,31.8mm) on Top Layer And Track (26.06mm,30.755mm)(26.06mm,32.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.015mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad U2-14(25.375mm,34.55mm) on Top Layer And Track (25.3mm,34.11mm)(26.3mm,34.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad U2-15(25.875mm,34.55mm) on Top Layer And Track (25.3mm,34.11mm)(26.3mm,34.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad U2-16(26.375mm,34.55mm) on Top Layer And Track (25.3mm,34.11mm)(26.3mm,34.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U2-3(27.1mm,35.775mm) on Top Layer And Track (27.567mm,35.885mm)(27.567mm,36.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U2-4(27.1mm,36.275mm) on Top Layer And Track (27.567mm,35.885mm)(27.567mm,36.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U2-5(27.1mm,36.775mm) on Top Layer And Track (27.567mm,35.885mm)(27.567mm,36.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-10(32.137mm,34.538mm) on Top Layer And Track (32.2mm,34.325mm)(33.2mm,34.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-11(32.638mm,34.538mm) on Top Layer And Track (32.2mm,34.325mm)(33.2mm,34.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad U4-1(27.3mm,36.925mm) on Bottom Layer And Track (27.6mm,37.37mm)(27.6mm,37.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad U4-1(27.3mm,36.925mm) on Bottom Layer And Track (27.6mm,37.37mm)(27.895mm,37.37mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-2(27.3mm,35.675mm) on Bottom Layer And Track (28.055mm,29.725mm)(28.055mm,36.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad U4-2(27.3mm,35.675mm) on Bottom Layer And Track (28.055mm,36.075mm)(34.055mm,36.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-3(27.3mm,34.425mm) on Bottom Layer And Track (28.055mm,29.725mm)(28.055mm,36.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad U4-4(27.3mm,33.175mm) on Bottom Layer And Track (27.6mm,32.55mm)(27.6mm,32.73mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-4(27.3mm,33.175mm) on Bottom Layer And Track (28.055mm,29.725mm)(28.055mm,36.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad U4-5(24.9mm,33.175mm) on Bottom Layer And Track (24.6mm,32.55mm)(24.6mm,32.73mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad U4-8(24.9mm,36.925mm) on Bottom Layer And Track (24.6mm,37.37mm)(24.6mm,37.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad Y1-1(25.95mm,31.925mm) on Bottom Layer And Track (24.6mm,32.55mm)(27.6mm,32.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad Y1-2(27.25mm,31.925mm) on Bottom Layer And Track (24.6mm,32.55mm)(27.6mm,32.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad Y1-2(27.25mm,31.925mm) on Bottom Layer And Track (27.6mm,32.55mm)(27.6mm,32.73mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad Y1-3(27.25mm,30.925mm) on Bottom Layer And Track (26.189mm,30.386mm)(27.861mm,30.386mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad Y1-4(25.95mm,30.925mm) on Bottom Layer And Track (24.7mm,30.35mm)(25.8mm,30.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad Y1-4(25.95mm,30.925mm) on Bottom Layer And Track (26.189mm,30.386mm)(27.861mm,30.386mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
Rule Violations :137

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Via (30.65mm,31.025mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (32.65mm,30.225mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (33.675mm,31.465mm) from Top Layer to Bottom Layer 
Rule Violations :3

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 449
Waived Violations : 0
Time Elapsed        : 00:00:00