
stm32f746g_tx_rx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011030  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08011200  08011200  00012200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011298  08011298  00013044  2**0
                  CONTENTS
  4 .ARM          00000008  08011298  08011298  00012298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080112a0  080112a0  00013044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080112a0  080112a0  000122a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080112a4  080112a4  000122a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000044  20000000  080112a8  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a66c  20000044  080112ec  00013044  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000a6b0  080112ec  000136b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013044  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003494c  00000000  00000000  00013074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007239  00000000  00000000  000479c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002ef0  00000000  00000000  0004ec00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002472  00000000  00000000  00051af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00031efc  00000000  00000000  00053f62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003bb9f  00000000  00000000  00085e5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011d050  00000000  00000000  000c19fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001dea4d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c714  00000000  00000000  001dea90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  001eb1a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000044 	.word	0x20000044
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080111e8 	.word	0x080111e8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000048 	.word	0x20000048
 800020c:	080111e8 	.word	0x080111e8

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr

0800054a <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800054a:	b480      	push	{r7}
 800054c:	b083      	sub	sp, #12
 800054e:	af00      	add	r7, sp, #0
 8000550:	6078      	str	r0, [r7, #4]
 8000552:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr

08000560 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
	...

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	@ (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800058e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	20000060 	.word	0x20000060
 80005a0:	200000b8 	.word	0x200000b8

080005a4 <HAL_GPIO_EXTI_Callback>:
static TaskHandle_t xAudioTaskHandle = NULL;
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b084      	sub	sp, #16
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	4603      	mov	r3, r0
 80005ac:	80fb      	strh	r3, [r7, #6]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80005ae:	2300      	movs	r3, #0
 80005b0:	60fb      	str	r3, [r7, #12]
	ButtonEvent_t evt = BUTTON_EVT_NONE;
 80005b2:	2300      	movs	r3, #0
 80005b4:	72fb      	strb	r3, [r7, #11]
	if(GPIO_Pin == GPIO_PIN_11){
 80005b6:	88fb      	ldrh	r3, [r7, #6]
 80005b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80005bc:	d101      	bne.n	80005c2 <HAL_GPIO_EXTI_Callback+0x1e>
		evt = BUTTON_EVT_AUDIO;
 80005be:	2301      	movs	r3, #1
 80005c0:	72fb      	strb	r3, [r7, #11]
	}
	if(evt != BUTTON_EVT_NONE){
 80005c2:	7afb      	ldrb	r3, [r7, #11]
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d013      	beq.n	80005f0 <HAL_GPIO_EXTI_Callback+0x4c>
		xQueueSendFromISR(xButtonEventQueue, &evt, &xHigherPriorityTaskWoken);
 80005c8:	4b0b      	ldr	r3, [pc, #44]	@ (80005f8 <HAL_GPIO_EXTI_Callback+0x54>)
 80005ca:	6818      	ldr	r0, [r3, #0]
 80005cc:	f107 020c 	add.w	r2, r7, #12
 80005d0:	f107 010b 	add.w	r1, r7, #11
 80005d4:	2300      	movs	r3, #0
 80005d6:	f00e fa8b 	bl	800eaf0 <xQueueGenericSendFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d007      	beq.n	80005f0 <HAL_GPIO_EXTI_Callback+0x4c>
 80005e0:	4b06      	ldr	r3, [pc, #24]	@ (80005fc <HAL_GPIO_EXTI_Callback+0x58>)
 80005e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80005e6:	601a      	str	r2, [r3, #0]
 80005e8:	f3bf 8f4f 	dsb	sy
 80005ec:	f3bf 8f6f 	isb	sy
	}
}
 80005f0:	bf00      	nop
 80005f2:	3710      	adds	r7, #16
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	20000ad0 	.word	0x20000ad0
 80005fc:	e000ed04 	.word	0xe000ed04

08000600 <vButtonManagerTask>:
static void vButtonManagerTask(void *pvParameters)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
	ButtonEvent_t evt;
    for (;;) {
    	 if(xQueueReceive(xButtonEventQueue, &evt, portMAX_DELAY) == pdTRUE){
 8000608:	4b1e      	ldr	r3, [pc, #120]	@ (8000684 <vButtonManagerTask+0x84>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	f107 010f 	add.w	r1, r7, #15
 8000610:	f04f 32ff 	mov.w	r2, #4294967295
 8000614:	4618      	mov	r0, r3
 8000616:	f00e fba7 	bl	800ed68 <xQueueReceive>
 800061a:	4603      	mov	r3, r0
 800061c:	2b01      	cmp	r3, #1
 800061e:	d1f3      	bne.n	8000608 <vButtonManagerTask+0x8>
    		 switch (evt){
 8000620:	7bfb      	ldrb	r3, [r7, #15]
 8000622:	3b01      	subs	r3, #1
 8000624:	2b03      	cmp	r3, #3
 8000626:	d82b      	bhi.n	8000680 <vButtonManagerTask+0x80>
 8000628:	a201      	add	r2, pc, #4	@ (adr r2, 8000630 <vButtonManagerTask+0x30>)
 800062a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800062e:	bf00      	nop
 8000630:	08000641 	.word	0x08000641
 8000634:	08000681 	.word	0x08000681
 8000638:	08000681 	.word	0x08000681
 800063c:	08000681 	.word	0x08000681
    		 case BUTTON_EVT_AUDIO:
    		     if (audioState == FUNC_STATE_STOPPED) {
 8000640:	4b11      	ldr	r3, [pc, #68]	@ (8000688 <vButtonManagerTask+0x88>)
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d10d      	bne.n	8000664 <vButtonManagerTask+0x64>
    		         audioState = FUNC_STATE_RUNNING;
 8000648:	4b0f      	ldr	r3, [pc, #60]	@ (8000688 <vButtonManagerTask+0x88>)
 800064a:	2201      	movs	r2, #1
 800064c:	701a      	strb	r2, [r3, #0]
    		         SystemCommand_t cmd = CMD_AUDIO_START;
 800064e:	2300      	movs	r3, #0
 8000650:	73bb      	strb	r3, [r7, #14]
    		         xQueueSend(xSystemCommandQueue, &cmd, 0);
 8000652:	4b0e      	ldr	r3, [pc, #56]	@ (800068c <vButtonManagerTask+0x8c>)
 8000654:	6818      	ldr	r0, [r3, #0]
 8000656:	f107 010e 	add.w	r1, r7, #14
 800065a:	2300      	movs	r3, #0
 800065c:	2200      	movs	r2, #0
 800065e:	f00e f93d 	bl	800e8dc <xQueueGenericSend>
    		     } else {
    		         audioState = FUNC_STATE_STOPPED;
    		         SystemCommand_t cmd = CMD_AUDIO_STOP;
    		         xQueueSend(xSystemCommandQueue, &cmd, 0);
    		     }
    		     break;
 8000662:	e00e      	b.n	8000682 <vButtonManagerTask+0x82>
    		         audioState = FUNC_STATE_STOPPED;
 8000664:	4b08      	ldr	r3, [pc, #32]	@ (8000688 <vButtonManagerTask+0x88>)
 8000666:	2200      	movs	r2, #0
 8000668:	701a      	strb	r2, [r3, #0]
    		         SystemCommand_t cmd = CMD_AUDIO_STOP;
 800066a:	2301      	movs	r3, #1
 800066c:	737b      	strb	r3, [r7, #13]
    		         xQueueSend(xSystemCommandQueue, &cmd, 0);
 800066e:	4b07      	ldr	r3, [pc, #28]	@ (800068c <vButtonManagerTask+0x8c>)
 8000670:	6818      	ldr	r0, [r3, #0]
 8000672:	f107 010d 	add.w	r1, r7, #13
 8000676:	2300      	movs	r3, #0
 8000678:	2200      	movs	r2, #0
 800067a:	f00e f92f 	bl	800e8dc <xQueueGenericSend>
    		     break;
 800067e:	e000      	b.n	8000682 <vButtonManagerTask+0x82>
    		 case BUTTON_EVT_MOTOR:
    		     break;
    		 case BUTTON_EVT_SERVO:
    		     break;
    		 default:
    			 break;
 8000680:	bf00      	nop
    	 if(xQueueReceive(xButtonEventQueue, &evt, portMAX_DELAY) == pdTRUE){
 8000682:	e7c1      	b.n	8000608 <vButtonManagerTask+0x8>
 8000684:	20000ad0 	.word	0x20000ad0
 8000688:	20000ac8 	.word	0x20000ac8
 800068c:	20000ad4 	.word	0x20000ad4

08000690 <vAudioTask>:
    		 }
    	 }
    }
}
static void vAudioTask(void *arg)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b096      	sub	sp, #88	@ 0x58
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
    SystemCommand_t cmd;
    uint8_t running = 0;
 8000698:	2300      	movs	r3, #0
 800069a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    for (;;) {
        TickType_t timeout = running ? pdMS_TO_TICKS(50) : portMAX_DELAY;
 800069e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <vAudioTask+0x1a>
 80006a6:	2332      	movs	r3, #50	@ 0x32
 80006a8:	e001      	b.n	80006ae <vAudioTask+0x1e>
 80006aa:	f04f 33ff 	mov.w	r3, #4294967295
 80006ae:	653b      	str	r3, [r7, #80]	@ 0x50

        if (xQueueReceive(xSystemCommandQueue, &cmd, timeout) == pdTRUE) {
 80006b0:	4b25      	ldr	r3, [pc, #148]	@ (8000748 <vAudioTask+0xb8>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	f107 0147 	add.w	r1, r7, #71	@ 0x47
 80006b8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80006ba:	4618      	mov	r0, r3
 80006bc:	f00e fb54 	bl	800ed68 <xQueueReceive>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b01      	cmp	r3, #1
 80006c4:	d129      	bne.n	800071a <vAudioTask+0x8a>
            switch (cmd) {
 80006c6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d002      	beq.n	80006d4 <vAudioTask+0x44>
 80006ce:	2b01      	cmp	r3, #1
 80006d0:	d011      	beq.n	80006f6 <vAudioTask+0x66>
                        Audio_GetStats(&stats);
                    }
                    break;

                default:
                    break;
 80006d2:	e022      	b.n	800071a <vAudioTask+0x8a>
                    if (!running) {
 80006d4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d11b      	bne.n	8000714 <vAudioTask+0x84>
                        AUDIO_ErrorTypeDef err = streamStart();
 80006dc:	f000 ff9e 	bl	800161c <streamStart>
 80006e0:	4603      	mov	r3, r0
 80006e2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                        if (err == AUDIO_ERROR_NONE) {
 80006e6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d112      	bne.n	8000714 <vAudioTask+0x84>
                            running = 1;
 80006ee:	2301      	movs	r3, #1
 80006f0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                    break;
 80006f4:	e00e      	b.n	8000714 <vAudioTask+0x84>
                    if (running) {
 80006f6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d00c      	beq.n	8000718 <vAudioTask+0x88>
                        streamStop();
 80006fe:	f000 ffd9 	bl	80016b4 <streamStop>
                        running = 0;
 8000702:	2300      	movs	r3, #0
 8000704:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                        Audio_GetStats(&stats);
 8000708:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800070c:	4618      	mov	r0, r3
 800070e:	f000 ff63 	bl	80015d8 <Audio_GetStats>
                    break;
 8000712:	e001      	b.n	8000718 <vAudioTask+0x88>
                    break;
 8000714:	bf00      	nop
 8000716:	e000      	b.n	800071a <vAudioTask+0x8a>
                    break;
 8000718:	bf00      	nop
            }
        }

        /* Periodic status (every ~1 second when running) */
        if (running) {
 800071a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800071e:	2b00      	cmp	r3, #0
 8000720:	d0bd      	beq.n	800069e <vAudioTask+0xe>
            static uint32_t last_print = 0;
            uint32_t now = HAL_GetTick();
 8000722:	f004 f981 	bl	8004a28 <HAL_GetTick>
 8000726:	64b8      	str	r0, [r7, #72]	@ 0x48

            if (now - last_print > 1000) {
 8000728:	4b08      	ldr	r3, [pc, #32]	@ (800074c <vAudioTask+0xbc>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800072e:	1ad3      	subs	r3, r2, r3
 8000730:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000734:	d9b3      	bls.n	800069e <vAudioTask+0xe>
                last_print = now;
 8000736:	4a05      	ldr	r2, [pc, #20]	@ (800074c <vAudioTask+0xbc>)
 8000738:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800073a:	6013      	str	r3, [r2, #0]
                StreamStats_t stats;
                Audio_GetStats(&stats);
 800073c:	f107 030c 	add.w	r3, r7, #12
 8000740:	4618      	mov	r0, r3
 8000742:	f000 ff49 	bl	80015d8 <Audio_GetStats>
    for (;;) {
 8000746:	e7aa      	b.n	800069e <vAudioTask+0xe>
 8000748:	20000ad4 	.word	0x20000ad4
 800074c:	20000ae0 	.word	0x20000ae0

08000750 <vStreamTask>:
            }
        }
    }
}
static void vStreamTask(void *arg)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
    uint32_t notify;
    Audio_SetStreamTaskHandle(xTaskGetCurrentTaskHandle());
 8000758:	f00f fd50 	bl	80101fc <xTaskGetCurrentTaskHandle>
 800075c:	4603      	mov	r3, r0
 800075e:	4618      	mov	r0, r3
 8000760:	f000 ff0e 	bl	8001580 <Audio_SetStreamTaskHandle>
    Audio_SetUartHandle(&huart6);
 8000764:	4811      	ldr	r0, [pc, #68]	@ (80007ac <vStreamTask+0x5c>)
 8000766:	f000 ff1b 	bl	80015a0 <Audio_SetUartHandle>

    for (;;) {
        /* Wait for DMA or UART notification */
        if (xTaskNotifyWait(0, 0xFFFFFFFF, &notify, pdMS_TO_TICKS(100)) == pdTRUE) {
 800076a:	f107 020c 	add.w	r2, r7, #12
 800076e:	2364      	movs	r3, #100	@ 0x64
 8000770:	f04f 31ff 	mov.w	r1, #4294967295
 8000774:	2000      	movs	r0, #0
 8000776:	f00f ff2f 	bl	80105d8 <xTaskNotifyWait>
 800077a:	4603      	mov	r3, r0
 800077c:	2b01      	cmp	r3, #1
 800077e:	d106      	bne.n	800078e <vStreamTask+0x3e>

            if (notify & NOTIFY_STOP) {
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	f003 0308 	and.w	r3, r3, #8
 8000786:	2b00      	cmp	r3, #0
 8000788:	d10e      	bne.n	80007a8 <vStreamTask+0x58>
                continue;
            }

            /* Process streaming */
            streamProcess();
 800078a:	f000 ffcb 	bl	8001724 <streamProcess>
        }

        /* Also process without notification (catch up) */
        if (Audio_GetMode() == AUDIO_MODE_STREAM || Audio_GetMode() == AUDIO_MODE_BOTH) {
 800078e:	f000 ff17 	bl	80015c0 <Audio_GetMode>
 8000792:	4603      	mov	r3, r0
 8000794:	2b01      	cmp	r3, #1
 8000796:	d004      	beq.n	80007a2 <vStreamTask+0x52>
 8000798:	f000 ff12 	bl	80015c0 <Audio_GetMode>
 800079c:	4603      	mov	r3, r0
 800079e:	2b03      	cmp	r3, #3
 80007a0:	d1e3      	bne.n	800076a <vStreamTask+0x1a>
            streamProcess();
 80007a2:	f000 ffbf 	bl	8001724 <streamProcess>
 80007a6:	e7e0      	b.n	800076a <vStreamTask+0x1a>
                continue;
 80007a8:	bf00      	nop
        if (xTaskNotifyWait(0, 0xFFFFFFFF, &notify, pdMS_TO_TICKS(100)) == pdTRUE) {
 80007aa:	e7de      	b.n	800076a <vStreamTask+0x1a>
 80007ac:	20000a08 	.word	0x20000a08

080007b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b0:	b5b0      	push	{r4, r5, r7, lr}
 80007b2:	b08a      	sub	sp, #40	@ 0x28
 80007b4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007b6:	f004 f915 	bl	80049e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ba:	f000 f8a1 	bl	8000900 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80007be:	f000 f90f 	bl	80009e0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007c2:	f000 fcb7 	bl	8001134 <MX_GPIO_Init>
  MX_DMA_Init();
 80007c6:	f000 fc2b 	bl	8001020 <MX_DMA_Init>
  MX_ADC3_Init();
 80007ca:	f000 f93b 	bl	8000a44 <MX_ADC3_Init>
  MX_CRC_Init();
 80007ce:	f000 f98b 	bl	8000ae8 <MX_CRC_Init>
  MX_DCMI_Init();
 80007d2:	f000 f9ab 	bl	8000b2c <MX_DCMI_Init>
  MX_DMA2D_Init();
 80007d6:	f000 f9dd 	bl	8000b94 <MX_DMA2D_Init>
  MX_FMC_Init();
 80007da:	f000 fc5b 	bl	8001094 <MX_FMC_Init>
  MX_LTDC_Init();
 80007de:	f000 fa0b 	bl	8000bf8 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 80007e2:	f000 fa8b 	bl	8000cfc <MX_QUADSPI_Init>
  MX_SAI2_Init();
 80007e6:	f000 fab5 	bl	8000d54 <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 80007ea:	f000 fb5b 	bl	8000ea4 <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 80007ee:	f000 fb79 	bl	8000ee4 <MX_SPDIFRX_Init>
  MX_FATFS_Init();
 80007f2:	f00c fbcb 	bl	800cf8c <MX_FATFS_Init>
  MX_SPI2_Init();
 80007f6:	f000 fba5 	bl	8000f44 <MX_SPI2_Init>
  MX_USART6_UART_Init();
 80007fa:	f000 fbe1 	bl	8000fc0 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  xButtonEventQueue = xQueueCreate(8, sizeof(ButtonEvent_t));
 80007fe:	2200      	movs	r2, #0
 8000800:	2101      	movs	r1, #1
 8000802:	2008      	movs	r0, #8
 8000804:	f00d ff91 	bl	800e72a <xQueueGenericCreate>
 8000808:	4603      	mov	r3, r0
 800080a:	4a2b      	ldr	r2, [pc, #172]	@ (80008b8 <main+0x108>)
 800080c:	6013      	str	r3, [r2, #0]
  xSystemCommandQueue = xQueueCreate(8, sizeof(SystemCommand_t));
 800080e:	2200      	movs	r2, #0
 8000810:	2101      	movs	r1, #1
 8000812:	2008      	movs	r0, #8
 8000814:	f00d ff89 	bl	800e72a <xQueueGenericCreate>
 8000818:	4603      	mov	r3, r0
 800081a:	4a28      	ldr	r2, [pc, #160]	@ (80008bc <main+0x10c>)
 800081c:	6013      	str	r3, [r2, #0]

  /* Táº¡o tasks */
  xTaskCreate(vButtonManagerTask, "Button", BUTTON_TASK_STACK_SIZE, NULL,
 800081e:	4b28      	ldr	r3, [pc, #160]	@ (80008c0 <main+0x110>)
 8000820:	9301      	str	r3, [sp, #4]
 8000822:	2304      	movs	r3, #4
 8000824:	9300      	str	r3, [sp, #0]
 8000826:	2300      	movs	r3, #0
 8000828:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800082c:	4925      	ldr	r1, [pc, #148]	@ (80008c4 <main+0x114>)
 800082e:	4826      	ldr	r0, [pc, #152]	@ (80008c8 <main+0x118>)
 8000830:	f00e ff00 	bl	800f634 <xTaskCreate>
              BUTTON_TASK_PRIORITY, &xButtonManagerTaskHandle);

  xTaskCreate(vAudioTask, "Audio", AUDIO_TASK_STACK_SIZE, NULL,
 8000834:	4b25      	ldr	r3, [pc, #148]	@ (80008cc <main+0x11c>)
 8000836:	9301      	str	r3, [sp, #4]
 8000838:	2304      	movs	r3, #4
 800083a:	9300      	str	r3, [sp, #0]
 800083c:	2300      	movs	r3, #0
 800083e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000842:	4923      	ldr	r1, [pc, #140]	@ (80008d0 <main+0x120>)
 8000844:	4823      	ldr	r0, [pc, #140]	@ (80008d4 <main+0x124>)
 8000846:	f00e fef5 	bl	800f634 <xTaskCreate>
              tskIDLE_PRIORITY + 4, &xAudioTaskHandle);

  xTaskCreate(vStreamTask, "Stream", STREAM_TASK_STACK_SIZE, NULL,
 800084a:	4b23      	ldr	r3, [pc, #140]	@ (80008d8 <main+0x128>)
 800084c:	9301      	str	r3, [sp, #4]
 800084e:	2305      	movs	r3, #5
 8000850:	9300      	str	r3, [sp, #0]
 8000852:	2300      	movs	r3, #0
 8000854:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000858:	4920      	ldr	r1, [pc, #128]	@ (80008dc <main+0x12c>)
 800085a:	4821      	ldr	r0, [pc, #132]	@ (80008e0 <main+0x130>)
 800085c:	f00e feea 	bl	800f634 <xTaskCreate>
              STREAM_TASK_PRIORITY, &xStreamTaskHandle);


  /* Mount SD card */
  FRESULT res;
  res = f_mount(&SDFatFS, (TCHAR const*)SDPath, 0);
 8000860:	2200      	movs	r2, #0
 8000862:	4920      	ldr	r1, [pc, #128]	@ (80008e4 <main+0x134>)
 8000864:	4820      	ldr	r0, [pc, #128]	@ (80008e8 <main+0x138>)
 8000866:	f00d fa61 	bl	800dd2c <f_mount>
 800086a:	4603      	mov	r3, r0
 800086c:	77fb      	strb	r3, [r7, #31]
  if(res != FR_OK) {
 800086e:	7ffb      	ldrb	r3, [r7, #31]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d004      	beq.n	800087e <main+0xce>
	  HAL_UART_Transmit_DMA(&huart6, (uint8_t*)"SD FAIL\n", 8);
 8000874:	2208      	movs	r2, #8
 8000876:	491d      	ldr	r1, [pc, #116]	@ (80008ec <main+0x13c>)
 8000878:	481d      	ldr	r0, [pc, #116]	@ (80008f0 <main+0x140>)
 800087a:	f00a ff5d 	bl	800b738 <HAL_UART_Transmit_DMA>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  xButtonSemaphore = xSemaphoreCreateBinary();
 800087e:	2203      	movs	r2, #3
 8000880:	2100      	movs	r1, #0
 8000882:	2001      	movs	r0, #1
 8000884:	f00d ff51 	bl	800e72a <xQueueGenericCreate>
 8000888:	4603      	mov	r3, r0
 800088a:	4a1a      	ldr	r2, [pc, #104]	@ (80008f4 <main+0x144>)
 800088c:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 800088e:	4b1a      	ldr	r3, [pc, #104]	@ (80008f8 <main+0x148>)
 8000890:	463c      	mov	r4, r7
 8000892:	461d      	mov	r5, r3
 8000894:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000896:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000898:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800089c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80008a0:	463b      	mov	r3, r7
 80008a2:	2100      	movs	r1, #0
 80008a4:	4618      	mov	r0, r3
 80008a6:	f00d fb99 	bl	800dfdc <osThreadCreate>
 80008aa:	4603      	mov	r3, r0
 80008ac:	4a13      	ldr	r2, [pc, #76]	@ (80008fc <main+0x14c>)
 80008ae:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80008b0:	f00d fb71 	bl	800df96 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008b4:	bf00      	nop
 80008b6:	e7fd      	b.n	80008b4 <main+0x104>
 80008b8:	20000ad0 	.word	0x20000ad0
 80008bc:	20000ad4 	.word	0x20000ad4
 80008c0:	20000acc 	.word	0x20000acc
 80008c4:	08011200 	.word	0x08011200
 80008c8:	08000601 	.word	0x08000601
 80008cc:	20000adc 	.word	0x20000adc
 80008d0:	08011208 	.word	0x08011208
 80008d4:	08000691 	.word	0x08000691
 80008d8:	20000ad8 	.word	0x20000ad8
 80008dc:	08011210 	.word	0x08011210
 80008e0:	08000751 	.word	0x08000751
 80008e4:	200022b4 	.word	0x200022b4
 80008e8:	200022b8 	.word	0x200022b8
 80008ec:	08011218 	.word	0x08011218
 80008f0:	20000a08 	.word	0x20000a08
 80008f4:	200004b8 	.word	0x200004b8
 80008f8:	08011230 	.word	0x08011230
 80008fc:	20000ac4 	.word	0x20000ac4

08000900 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b094      	sub	sp, #80	@ 0x50
 8000904:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000906:	f107 0320 	add.w	r3, r7, #32
 800090a:	2230      	movs	r2, #48	@ 0x30
 800090c:	2100      	movs	r1, #0
 800090e:	4618      	mov	r0, r3
 8000910:	f010 fc30 	bl	8011174 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000914:	f107 030c 	add.w	r3, r7, #12
 8000918:	2200      	movs	r2, #0
 800091a:	601a      	str	r2, [r3, #0]
 800091c:	605a      	str	r2, [r3, #4]
 800091e:	609a      	str	r2, [r3, #8]
 8000920:	60da      	str	r2, [r3, #12]
 8000922:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000924:	f006 ffd2 	bl	80078cc <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000928:	4b2b      	ldr	r3, [pc, #172]	@ (80009d8 <SystemClock_Config+0xd8>)
 800092a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800092c:	4a2a      	ldr	r2, [pc, #168]	@ (80009d8 <SystemClock_Config+0xd8>)
 800092e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000932:	6413      	str	r3, [r2, #64]	@ 0x40
 8000934:	4b28      	ldr	r3, [pc, #160]	@ (80009d8 <SystemClock_Config+0xd8>)
 8000936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000938:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800093c:	60bb      	str	r3, [r7, #8]
 800093e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000940:	4b26      	ldr	r3, [pc, #152]	@ (80009dc <SystemClock_Config+0xdc>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a25      	ldr	r2, [pc, #148]	@ (80009dc <SystemClock_Config+0xdc>)
 8000946:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800094a:	6013      	str	r3, [r2, #0]
 800094c:	4b23      	ldr	r3, [pc, #140]	@ (80009dc <SystemClock_Config+0xdc>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000954:	607b      	str	r3, [r7, #4]
 8000956:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000958:	2301      	movs	r3, #1
 800095a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800095c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000960:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000962:	2302      	movs	r3, #2
 8000964:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000966:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800096a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800096c:	2319      	movs	r3, #25
 800096e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 8000970:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000974:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000976:	2302      	movs	r3, #2
 8000978:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800097a:	2309      	movs	r3, #9
 800097c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800097e:	f107 0320 	add.w	r3, r7, #32
 8000982:	4618      	mov	r0, r3
 8000984:	f007 f8c4 	bl	8007b10 <HAL_RCC_OscConfig>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800098e:	f000 fd39 	bl	8001404 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000992:	f006 ffab 	bl	80078ec <HAL_PWREx_EnableOverDrive>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 800099c:	f000 fd32 	bl	8001404 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009a0:	230f      	movs	r3, #15
 80009a2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009a4:	2302      	movs	r3, #2
 80009a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009a8:	2300      	movs	r3, #0
 80009aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009ac:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80009b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80009b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009b6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80009b8:	f107 030c 	add.w	r3, r7, #12
 80009bc:	2106      	movs	r1, #6
 80009be:	4618      	mov	r0, r3
 80009c0:	f007 fb4a 	bl	8008058 <HAL_RCC_ClockConfig>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <SystemClock_Config+0xce>
  {
    Error_Handler();
 80009ca:	f000 fd1b 	bl	8001404 <Error_Handler>
  }
}
 80009ce:	bf00      	nop
 80009d0:	3750      	adds	r7, #80	@ 0x50
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	40023800 	.word	0x40023800
 80009dc:	40007000 	.word	0x40007000

080009e0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b0a2      	sub	sp, #136	@ 0x88
 80009e4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009e6:	1d3b      	adds	r3, r7, #4
 80009e8:	2284      	movs	r2, #132	@ 0x84
 80009ea:	2100      	movs	r1, #0
 80009ec:	4618      	mov	r0, r3
 80009ee:	f010 fbc1 	bl	8011174 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 80009f2:	4b13      	ldr	r3, [pc, #76]	@ (8000a40 <PeriphCommonClock_Config+0x60>)
 80009f4:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 80009f6:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80009fa:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 80009fc:	2305      	movs	r3, #5
 80009fe:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000a00:	2302      	movs	r3, #2
 8000a02:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8000a04:	2303      	movs	r3, #3
 8000a06:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000a0c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000a10:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 8000a12:	2300      	movs	r3, #0
 8000a14:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8000a16:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000a1a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a24:	1d3b      	adds	r3, r7, #4
 8000a26:	4618      	mov	r0, r3
 8000a28:	f007 fd2e 	bl	8008488 <HAL_RCCEx_PeriphCLKConfig>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000a32:	f000 fce7 	bl	8001404 <Error_Handler>
  }
}
 8000a36:	bf00      	nop
 8000a38:	3788      	adds	r7, #136	@ 0x88
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	00b00008 	.word	0x00b00008

08000a44 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a4a:	463b      	mov	r3, r7
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
 8000a50:	605a      	str	r2, [r3, #4]
 8000a52:	609a      	str	r2, [r3, #8]
 8000a54:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000a56:	4b21      	ldr	r3, [pc, #132]	@ (8000adc <MX_ADC3_Init+0x98>)
 8000a58:	4a21      	ldr	r2, [pc, #132]	@ (8000ae0 <MX_ADC3_Init+0x9c>)
 8000a5a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000a5c:	4b1f      	ldr	r3, [pc, #124]	@ (8000adc <MX_ADC3_Init+0x98>)
 8000a5e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000a62:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000a64:	4b1d      	ldr	r3, [pc, #116]	@ (8000adc <MX_ADC3_Init+0x98>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a6a:	4b1c      	ldr	r3, [pc, #112]	@ (8000adc <MX_ADC3_Init+0x98>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000a70:	4b1a      	ldr	r3, [pc, #104]	@ (8000adc <MX_ADC3_Init+0x98>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000a76:	4b19      	ldr	r3, [pc, #100]	@ (8000adc <MX_ADC3_Init+0x98>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a7e:	4b17      	ldr	r3, [pc, #92]	@ (8000adc <MX_ADC3_Init+0x98>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a84:	4b15      	ldr	r3, [pc, #84]	@ (8000adc <MX_ADC3_Init+0x98>)
 8000a86:	4a17      	ldr	r2, [pc, #92]	@ (8000ae4 <MX_ADC3_Init+0xa0>)
 8000a88:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a8a:	4b14      	ldr	r3, [pc, #80]	@ (8000adc <MX_ADC3_Init+0x98>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000a90:	4b12      	ldr	r3, [pc, #72]	@ (8000adc <MX_ADC3_Init+0x98>)
 8000a92:	2201      	movs	r2, #1
 8000a94:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000a96:	4b11      	ldr	r3, [pc, #68]	@ (8000adc <MX_ADC3_Init+0x98>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000adc <MX_ADC3_Init+0x98>)
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000aa4:	480d      	ldr	r0, [pc, #52]	@ (8000adc <MX_ADC3_Init+0x98>)
 8000aa6:	f003 ffef 	bl	8004a88 <HAL_ADC_Init>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000ab0:	f000 fca8 	bl	8001404 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000ab4:	2304      	movs	r3, #4
 8000ab6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000abc:	2300      	movs	r3, #0
 8000abe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000ac0:	463b      	mov	r3, r7
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	4805      	ldr	r0, [pc, #20]	@ (8000adc <MX_ADC3_Init+0x98>)
 8000ac6:	f004 f823 	bl	8004b10 <HAL_ADC_ConfigChannel>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000ad0:	f000 fc98 	bl	8001404 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000ad4:	bf00      	nop
 8000ad6:	3710      	adds	r7, #16
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	200004bc 	.word	0x200004bc
 8000ae0:	40012200 	.word	0x40012200
 8000ae4:	0f000001 	.word	0x0f000001

08000ae8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000aec:	4b0d      	ldr	r3, [pc, #52]	@ (8000b24 <MX_CRC_Init+0x3c>)
 8000aee:	4a0e      	ldr	r2, [pc, #56]	@ (8000b28 <MX_CRC_Init+0x40>)
 8000af0:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000af2:	4b0c      	ldr	r3, [pc, #48]	@ (8000b24 <MX_CRC_Init+0x3c>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000af8:	4b0a      	ldr	r3, [pc, #40]	@ (8000b24 <MX_CRC_Init+0x3c>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000afe:	4b09      	ldr	r3, [pc, #36]	@ (8000b24 <MX_CRC_Init+0x3c>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000b04:	4b07      	ldr	r3, [pc, #28]	@ (8000b24 <MX_CRC_Init+0x3c>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000b0a:	4b06      	ldr	r3, [pc, #24]	@ (8000b24 <MX_CRC_Init+0x3c>)
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000b10:	4804      	ldr	r0, [pc, #16]	@ (8000b24 <MX_CRC_Init+0x3c>)
 8000b12:	f004 fb33 	bl	800517c <HAL_CRC_Init>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000b1c:	f000 fc72 	bl	8001404 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000b20:	bf00      	nop
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	20000504 	.word	0x20000504
 8000b28:	40023000 	.word	0x40023000

08000b2c <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000b30:	4b16      	ldr	r3, [pc, #88]	@ (8000b8c <MX_DCMI_Init+0x60>)
 8000b32:	4a17      	ldr	r2, [pc, #92]	@ (8000b90 <MX_DCMI_Init+0x64>)
 8000b34:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000b36:	4b15      	ldr	r3, [pc, #84]	@ (8000b8c <MX_DCMI_Init+0x60>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000b3c:	4b13      	ldr	r3, [pc, #76]	@ (8000b8c <MX_DCMI_Init+0x60>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8000b42:	4b12      	ldr	r3, [pc, #72]	@ (8000b8c <MX_DCMI_Init+0x60>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8000b48:	4b10      	ldr	r3, [pc, #64]	@ (8000b8c <MX_DCMI_Init+0x60>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000b4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b8c <MX_DCMI_Init+0x60>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000b54:	4b0d      	ldr	r3, [pc, #52]	@ (8000b8c <MX_DCMI_Init+0x60>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000b5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b8c <MX_DCMI_Init+0x60>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8000b60:	4b0a      	ldr	r3, [pc, #40]	@ (8000b8c <MX_DCMI_Init+0x60>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8000b66:	4b09      	ldr	r3, [pc, #36]	@ (8000b8c <MX_DCMI_Init+0x60>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8000b6c:	4b07      	ldr	r3, [pc, #28]	@ (8000b8c <MX_DCMI_Init+0x60>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8000b72:	4b06      	ldr	r3, [pc, #24]	@ (8000b8c <MX_DCMI_Init+0x60>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000b78:	4804      	ldr	r0, [pc, #16]	@ (8000b8c <MX_DCMI_Init+0x60>)
 8000b7a:	f004 fbf1 	bl	8005360 <HAL_DCMI_Init>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8000b84:	f000 fc3e 	bl	8001404 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000b88:	bf00      	nop
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	20000528 	.word	0x20000528
 8000b90:	50050000 	.word	0x50050000

08000b94 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000b98:	4b15      	ldr	r3, [pc, #84]	@ (8000bf0 <MX_DMA2D_Init+0x5c>)
 8000b9a:	4a16      	ldr	r2, [pc, #88]	@ (8000bf4 <MX_DMA2D_Init+0x60>)
 8000b9c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000b9e:	4b14      	ldr	r3, [pc, #80]	@ (8000bf0 <MX_DMA2D_Init+0x5c>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000ba4:	4b12      	ldr	r3, [pc, #72]	@ (8000bf0 <MX_DMA2D_Init+0x5c>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000baa:	4b11      	ldr	r3, [pc, #68]	@ (8000bf0 <MX_DMA2D_Init+0x5c>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf0 <MX_DMA2D_Init+0x5c>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf0 <MX_DMA2D_Init+0x5c>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf0 <MX_DMA2D_Init+0x5c>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000bc2:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf0 <MX_DMA2D_Init+0x5c>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000bc8:	4809      	ldr	r0, [pc, #36]	@ (8000bf0 <MX_DMA2D_Init+0x5c>)
 8000bca:	f005 f8b7 	bl	8005d3c <HAL_DMA2D_Init>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d001      	beq.n	8000bd8 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000bd4:	f000 fc16 	bl	8001404 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000bd8:	2101      	movs	r1, #1
 8000bda:	4805      	ldr	r0, [pc, #20]	@ (8000bf0 <MX_DMA2D_Init+0x5c>)
 8000bdc:	f005 fa08 	bl	8005ff0 <HAL_DMA2D_ConfigLayer>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000be6:	f000 fc0d 	bl	8001404 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	20000578 	.word	0x20000578
 8000bf4:	4002b000 	.word	0x4002b000

08000bf8 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b08e      	sub	sp, #56	@ 0x38
 8000bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000bfe:	1d3b      	adds	r3, r7, #4
 8000c00:	2234      	movs	r2, #52	@ 0x34
 8000c02:	2100      	movs	r1, #0
 8000c04:	4618      	mov	r0, r3
 8000c06:	f010 fab5 	bl	8011174 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000c0a:	4b3a      	ldr	r3, [pc, #232]	@ (8000cf4 <MX_LTDC_Init+0xfc>)
 8000c0c:	4a3a      	ldr	r2, [pc, #232]	@ (8000cf8 <MX_LTDC_Init+0x100>)
 8000c0e:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000c10:	4b38      	ldr	r3, [pc, #224]	@ (8000cf4 <MX_LTDC_Init+0xfc>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000c16:	4b37      	ldr	r3, [pc, #220]	@ (8000cf4 <MX_LTDC_Init+0xfc>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000c1c:	4b35      	ldr	r3, [pc, #212]	@ (8000cf4 <MX_LTDC_Init+0xfc>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000c22:	4b34      	ldr	r3, [pc, #208]	@ (8000cf4 <MX_LTDC_Init+0xfc>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000c28:	4b32      	ldr	r3, [pc, #200]	@ (8000cf4 <MX_LTDC_Init+0xfc>)
 8000c2a:	2228      	movs	r2, #40	@ 0x28
 8000c2c:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000c2e:	4b31      	ldr	r3, [pc, #196]	@ (8000cf4 <MX_LTDC_Init+0xfc>)
 8000c30:	2209      	movs	r2, #9
 8000c32:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000c34:	4b2f      	ldr	r3, [pc, #188]	@ (8000cf4 <MX_LTDC_Init+0xfc>)
 8000c36:	2235      	movs	r2, #53	@ 0x35
 8000c38:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000c3a:	4b2e      	ldr	r3, [pc, #184]	@ (8000cf4 <MX_LTDC_Init+0xfc>)
 8000c3c:	220b      	movs	r2, #11
 8000c3e:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000c40:	4b2c      	ldr	r3, [pc, #176]	@ (8000cf4 <MX_LTDC_Init+0xfc>)
 8000c42:	f240 2215 	movw	r2, #533	@ 0x215
 8000c46:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000c48:	4b2a      	ldr	r3, [pc, #168]	@ (8000cf4 <MX_LTDC_Init+0xfc>)
 8000c4a:	f240 121b 	movw	r2, #283	@ 0x11b
 8000c4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8000c50:	4b28      	ldr	r3, [pc, #160]	@ (8000cf4 <MX_LTDC_Init+0xfc>)
 8000c52:	f240 2235 	movw	r2, #565	@ 0x235
 8000c56:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000c58:	4b26      	ldr	r3, [pc, #152]	@ (8000cf4 <MX_LTDC_Init+0xfc>)
 8000c5a:	f240 121d 	movw	r2, #285	@ 0x11d
 8000c5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000c60:	4b24      	ldr	r3, [pc, #144]	@ (8000cf4 <MX_LTDC_Init+0xfc>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000c68:	4b22      	ldr	r3, [pc, #136]	@ (8000cf4 <MX_LTDC_Init+0xfc>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000c70:	4b20      	ldr	r3, [pc, #128]	@ (8000cf4 <MX_LTDC_Init+0xfc>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000c78:	481e      	ldr	r0, [pc, #120]	@ (8000cf4 <MX_LTDC_Init+0xfc>)
 8000c7a:	f006 fb13 	bl	80072a4 <HAL_LTDC_Init>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000c84:	f000 fbbe 	bl	8001404 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8000c8c:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000c90:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000c92:	2300      	movs	r3, #0
 8000c94:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8000c96:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000c9a:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000ca0:	23ff      	movs	r3, #255	@ 0xff
 8000ca2:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000ca8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000cac:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000cae:	2307      	movs	r3, #7
 8000cb0:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8000cb2:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000cb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8000cb8:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000cbe:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000cc2:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000cd6:	1d3b      	adds	r3, r7, #4
 8000cd8:	2200      	movs	r2, #0
 8000cda:	4619      	mov	r1, r3
 8000cdc:	4805      	ldr	r0, [pc, #20]	@ (8000cf4 <MX_LTDC_Init+0xfc>)
 8000cde:	f006 fc40 	bl	8007562 <HAL_LTDC_ConfigLayer>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d001      	beq.n	8000cec <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8000ce8:	f000 fb8c 	bl	8001404 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000cec:	bf00      	nop
 8000cee:	3738      	adds	r7, #56	@ 0x38
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	200005b8 	.word	0x200005b8
 8000cf8:	40016800 	.word	0x40016800

08000cfc <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000d00:	4b12      	ldr	r3, [pc, #72]	@ (8000d4c <MX_QUADSPI_Init+0x50>)
 8000d02:	4a13      	ldr	r2, [pc, #76]	@ (8000d50 <MX_QUADSPI_Init+0x54>)
 8000d04:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000d06:	4b11      	ldr	r3, [pc, #68]	@ (8000d4c <MX_QUADSPI_Init+0x50>)
 8000d08:	2201      	movs	r2, #1
 8000d0a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d4c <MX_QUADSPI_Init+0x50>)
 8000d0e:	2204      	movs	r2, #4
 8000d10:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000d12:	4b0e      	ldr	r3, [pc, #56]	@ (8000d4c <MX_QUADSPI_Init+0x50>)
 8000d14:	2210      	movs	r2, #16
 8000d16:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000d18:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <MX_QUADSPI_Init+0x50>)
 8000d1a:	2218      	movs	r2, #24
 8000d1c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8000d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d4c <MX_QUADSPI_Init+0x50>)
 8000d20:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000d24:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000d26:	4b09      	ldr	r3, [pc, #36]	@ (8000d4c <MX_QUADSPI_Init+0x50>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000d2c:	4b07      	ldr	r3, [pc, #28]	@ (8000d4c <MX_QUADSPI_Init+0x50>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000d32:	4b06      	ldr	r3, [pc, #24]	@ (8000d4c <MX_QUADSPI_Init+0x50>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000d38:	4804      	ldr	r0, [pc, #16]	@ (8000d4c <MX_QUADSPI_Init+0x50>)
 8000d3a:	f006 fe27 	bl	800798c <HAL_QSPI_Init>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000d44:	f000 fb5e 	bl	8001404 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000d48:	bf00      	nop
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	20000660 	.word	0x20000660
 8000d50:	a0001000 	.word	0xa0001000

08000d54 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8000d58:	4b4d      	ldr	r3, [pc, #308]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000d5a:	4a4e      	ldr	r2, [pc, #312]	@ (8000e94 <MX_SAI2_Init+0x140>)
 8000d5c:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 8000d5e:	4b4c      	ldr	r3, [pc, #304]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000d64:	4b4a      	ldr	r3, [pc, #296]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 8000d6a:	4b49      	ldr	r3, [pc, #292]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000d6c:	2240      	movs	r2, #64	@ 0x40
 8000d6e:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000d70:	4b47      	ldr	r3, [pc, #284]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000d76:	4b46      	ldr	r3, [pc, #280]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000d7c:	4b44      	ldr	r3, [pc, #272]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000d82:	4b43      	ldr	r3, [pc, #268]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000d88:	4b41      	ldr	r3, [pc, #260]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000d8e:	4b40      	ldr	r3, [pc, #256]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000d94:	4b3e      	ldr	r3, [pc, #248]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000d96:	4a40      	ldr	r2, [pc, #256]	@ (8000e98 <MX_SAI2_Init+0x144>)
 8000d98:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000d9a:	4b3d      	ldr	r3, [pc, #244]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000da0:	4b3b      	ldr	r3, [pc, #236]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000da6:	4b3a      	ldr	r3, [pc, #232]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000dac:	4b38      	ldr	r3, [pc, #224]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 8000db2:	4b37      	ldr	r3, [pc, #220]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000db4:	2208      	movs	r2, #8
 8000db6:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 8000db8:	4b35      	ldr	r3, [pc, #212]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000dba:	2201      	movs	r2, #1
 8000dbc:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000dbe:	4b34      	ldr	r3, [pc, #208]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000dc4:	4b32      	ldr	r3, [pc, #200]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000dca:	4b31      	ldr	r3, [pc, #196]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 8000dd0:	4b2f      	ldr	r3, [pc, #188]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000dd6:	4b2e      	ldr	r3, [pc, #184]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 8000ddc:	4b2c      	ldr	r3, [pc, #176]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000dde:	2201      	movs	r2, #1
 8000de0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 8000de2:	4b2b      	ldr	r3, [pc, #172]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 8000de8:	4829      	ldr	r0, [pc, #164]	@ (8000e90 <MX_SAI2_Init+0x13c>)
 8000dea:	f008 f989 	bl	8009100 <HAL_SAI_Init>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <MX_SAI2_Init+0xa4>
  {
    Error_Handler();
 8000df4:	f000 fb06 	bl	8001404 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000df8:	4b28      	ldr	r3, [pc, #160]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000dfa:	4a29      	ldr	r2, [pc, #164]	@ (8000ea0 <MX_SAI2_Init+0x14c>)
 8000dfc:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 8000dfe:	4b27      	ldr	r3, [pc, #156]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000e04:	4b25      	ldr	r3, [pc, #148]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e06:	2203      	movs	r2, #3
 8000e08:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 8000e0a:	4b24      	ldr	r3, [pc, #144]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e0c:	2240      	movs	r2, #64	@ 0x40
 8000e0e:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000e10:	4b22      	ldr	r3, [pc, #136]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000e16:	4b21      	ldr	r3, [pc, #132]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000e1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e1e:	2201      	movs	r2, #1
 8000e20:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000e22:	4b1e      	ldr	r3, [pc, #120]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000e28:	4b1c      	ldr	r3, [pc, #112]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000e2e:	4b1b      	ldr	r3, [pc, #108]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000e34:	4b19      	ldr	r3, [pc, #100]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000e3a:	4b18      	ldr	r3, [pc, #96]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000e40:	4b16      	ldr	r3, [pc, #88]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB2.FrameInit.FrameLength = 8;
 8000e46:	4b15      	ldr	r3, [pc, #84]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e48:	2208      	movs	r2, #8
 8000e4a:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 8000e4c:	4b13      	ldr	r3, [pc, #76]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e4e:	2201      	movs	r2, #1
 8000e50:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000e52:	4b12      	ldr	r3, [pc, #72]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000e58:	4b10      	ldr	r3, [pc, #64]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 8000e64:	4b0d      	ldr	r3, [pc, #52]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB2.SlotInit.SlotNumber = 1;
 8000e70:	4b0a      	ldr	r3, [pc, #40]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e72:	2201      	movs	r2, #1
 8000e74:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 8000e76:	4b09      	ldr	r3, [pc, #36]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 8000e7c:	4807      	ldr	r0, [pc, #28]	@ (8000e9c <MX_SAI2_Init+0x148>)
 8000e7e:	f008 f93f 	bl	8009100 <HAL_SAI_Init>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <MX_SAI2_Init+0x138>
  {
    Error_Handler();
 8000e88:	f000 fabc 	bl	8001404 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000e8c:	bf00      	nop
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	200006ac 	.word	0x200006ac
 8000e94:	40015c04 	.word	0x40015c04
 8000e98:	0002ee00 	.word	0x0002ee00
 8000e9c:	20000730 	.word	0x20000730
 8000ea0:	40015c24 	.word	0x40015c24

08000ea4 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8000edc <MX_SDMMC1_SD_Init+0x38>)
 8000eaa:	4a0d      	ldr	r2, [pc, #52]	@ (8000ee0 <MX_SDMMC1_SD_Init+0x3c>)
 8000eac:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000eae:	4b0b      	ldr	r3, [pc, #44]	@ (8000edc <MX_SDMMC1_SD_Init+0x38>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000eb4:	4b09      	ldr	r3, [pc, #36]	@ (8000edc <MX_SDMMC1_SD_Init+0x38>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000eba:	4b08      	ldr	r3, [pc, #32]	@ (8000edc <MX_SDMMC1_SD_Init+0x38>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000ec0:	4b06      	ldr	r3, [pc, #24]	@ (8000edc <MX_SDMMC1_SD_Init+0x38>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000ec6:	4b05      	ldr	r3, [pc, #20]	@ (8000edc <MX_SDMMC1_SD_Init+0x38>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000ecc:	4b03      	ldr	r3, [pc, #12]	@ (8000edc <MX_SDMMC1_SD_Init+0x38>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000ed2:	bf00      	nop
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	20000814 	.word	0x20000814
 8000ee0:	40012c00 	.word	0x40012c00

08000ee4 <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8000ee8:	4b15      	ldr	r3, [pc, #84]	@ (8000f40 <MX_SPDIFRX_Init+0x5c>)
 8000eea:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000eee:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8000ef0:	4b13      	ldr	r3, [pc, #76]	@ (8000f40 <MX_SPDIFRX_Init+0x5c>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8000ef6:	4b12      	ldr	r3, [pc, #72]	@ (8000f40 <MX_SPDIFRX_Init+0x5c>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8000efc:	4b10      	ldr	r3, [pc, #64]	@ (8000f40 <MX_SPDIFRX_Init+0x5c>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8000f02:	4b0f      	ldr	r3, [pc, #60]	@ (8000f40 <MX_SPDIFRX_Init+0x5c>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8000f08:	4b0d      	ldr	r3, [pc, #52]	@ (8000f40 <MX_SPDIFRX_Init+0x5c>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8000f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f40 <MX_SPDIFRX_Init+0x5c>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8000f14:	4b0a      	ldr	r3, [pc, #40]	@ (8000f40 <MX_SPDIFRX_Init+0x5c>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8000f1a:	4b09      	ldr	r3, [pc, #36]	@ (8000f40 <MX_SPDIFRX_Init+0x5c>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8000f20:	4b07      	ldr	r3, [pc, #28]	@ (8000f40 <MX_SPDIFRX_Init+0x5c>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8000f26:	4b06      	ldr	r3, [pc, #24]	@ (8000f40 <MX_SPDIFRX_Init+0x5c>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8000f2c:	4804      	ldr	r0, [pc, #16]	@ (8000f40 <MX_SPDIFRX_Init+0x5c>)
 8000f2e:	f009 ffe1 	bl	800aef4 <HAL_SPDIFRX_Init>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 8000f38:	f000 fa64 	bl	8001404 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8000f3c:	bf00      	nop
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	20000898 	.word	0x20000898

08000f44 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000f48:	4b1b      	ldr	r3, [pc, #108]	@ (8000fb8 <MX_SPI2_Init+0x74>)
 8000f4a:	4a1c      	ldr	r2, [pc, #112]	@ (8000fbc <MX_SPI2_Init+0x78>)
 8000f4c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fb8 <MX_SPI2_Init+0x74>)
 8000f50:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f54:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000f56:	4b18      	ldr	r3, [pc, #96]	@ (8000fb8 <MX_SPI2_Init+0x74>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000f5c:	4b16      	ldr	r3, [pc, #88]	@ (8000fb8 <MX_SPI2_Init+0x74>)
 8000f5e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000f62:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f64:	4b14      	ldr	r3, [pc, #80]	@ (8000fb8 <MX_SPI2_Init+0x74>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f6a:	4b13      	ldr	r3, [pc, #76]	@ (8000fb8 <MX_SPI2_Init+0x74>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f70:	4b11      	ldr	r3, [pc, #68]	@ (8000fb8 <MX_SPI2_Init+0x74>)
 8000f72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f76:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f78:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb8 <MX_SPI2_Init+0x74>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb8 <MX_SPI2_Init+0x74>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f84:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb8 <MX_SPI2_Init+0x74>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb8 <MX_SPI2_Init+0x74>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000f90:	4b09      	ldr	r3, [pc, #36]	@ (8000fb8 <MX_SPI2_Init+0x74>)
 8000f92:	2207      	movs	r2, #7
 8000f94:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f96:	4b08      	ldr	r3, [pc, #32]	@ (8000fb8 <MX_SPI2_Init+0x74>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f9c:	4b06      	ldr	r3, [pc, #24]	@ (8000fb8 <MX_SPI2_Init+0x74>)
 8000f9e:	2208      	movs	r2, #8
 8000fa0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000fa2:	4805      	ldr	r0, [pc, #20]	@ (8000fb8 <MX_SPI2_Init+0x74>)
 8000fa4:	f00a f802 	bl	800afac <HAL_SPI_Init>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000fae:	f000 fa29 	bl	8001404 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	200008e4 	.word	0x200008e4
 8000fbc:	40003800 	.word	0x40003800

08000fc0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000fc4:	4b14      	ldr	r3, [pc, #80]	@ (8001018 <MX_USART6_UART_Init+0x58>)
 8000fc6:	4a15      	ldr	r2, [pc, #84]	@ (800101c <MX_USART6_UART_Init+0x5c>)
 8000fc8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000fca:	4b13      	ldr	r3, [pc, #76]	@ (8001018 <MX_USART6_UART_Init+0x58>)
 8000fcc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fd0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000fd2:	4b11      	ldr	r3, [pc, #68]	@ (8001018 <MX_USART6_UART_Init+0x58>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000fd8:	4b0f      	ldr	r3, [pc, #60]	@ (8001018 <MX_USART6_UART_Init+0x58>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000fde:	4b0e      	ldr	r3, [pc, #56]	@ (8001018 <MX_USART6_UART_Init+0x58>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8001018 <MX_USART6_UART_Init+0x58>)
 8000fe6:	220c      	movs	r2, #12
 8000fe8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fea:	4b0b      	ldr	r3, [pc, #44]	@ (8001018 <MX_USART6_UART_Init+0x58>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ff0:	4b09      	ldr	r3, [pc, #36]	@ (8001018 <MX_USART6_UART_Init+0x58>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ff6:	4b08      	ldr	r3, [pc, #32]	@ (8001018 <MX_USART6_UART_Init+0x58>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ffc:	4b06      	ldr	r3, [pc, #24]	@ (8001018 <MX_USART6_UART_Init+0x58>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001002:	4805      	ldr	r0, [pc, #20]	@ (8001018 <MX_USART6_UART_Init+0x58>)
 8001004:	f00a fb4a 	bl	800b69c <HAL_UART_Init>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800100e:	f000 f9f9 	bl	8001404 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	20000a08 	.word	0x20000a08
 800101c:	40011400 	.word	0x40011400

08001020 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001026:	4b1a      	ldr	r3, [pc, #104]	@ (8001090 <MX_DMA_Init+0x70>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102a:	4a19      	ldr	r2, [pc, #100]	@ (8001090 <MX_DMA_Init+0x70>)
 800102c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001030:	6313      	str	r3, [r2, #48]	@ 0x30
 8001032:	4b17      	ldr	r3, [pc, #92]	@ (8001090 <MX_DMA_Init+0x70>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001036:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800103a:	607b      	str	r3, [r7, #4]
 800103c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800103e:	4b14      	ldr	r3, [pc, #80]	@ (8001090 <MX_DMA_Init+0x70>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001042:	4a13      	ldr	r2, [pc, #76]	@ (8001090 <MX_DMA_Init+0x70>)
 8001044:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001048:	6313      	str	r3, [r2, #48]	@ 0x30
 800104a:	4b11      	ldr	r3, [pc, #68]	@ (8001090 <MX_DMA_Init+0x70>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001052:	603b      	str	r3, [r7, #0]
 8001054:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001056:	2200      	movs	r2, #0
 8001058:	2105      	movs	r1, #5
 800105a:	200e      	movs	r0, #14
 800105c:	f004 f864 	bl	8005128 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001060:	200e      	movs	r0, #14
 8001062:	f004 f87d 	bl	8005160 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8001066:	2200      	movs	r2, #0
 8001068:	2105      	movs	r1, #5
 800106a:	200f      	movs	r0, #15
 800106c:	f004 f85c 	bl	8005128 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001070:	200f      	movs	r0, #15
 8001072:	f004 f875 	bl	8005160 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 8001076:	2200      	movs	r2, #0
 8001078:	2105      	movs	r1, #5
 800107a:	203c      	movs	r0, #60	@ 0x3c
 800107c:	f004 f854 	bl	8005128 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001080:	203c      	movs	r0, #60	@ 0x3c
 8001082:	f004 f86d 	bl	8005160 <HAL_NVIC_EnableIRQ>

}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40023800 	.word	0x40023800

08001094 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b088      	sub	sp, #32
 8001098:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800109a:	1d3b      	adds	r3, r7, #4
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	605a      	str	r2, [r3, #4]
 80010a2:	609a      	str	r2, [r3, #8]
 80010a4:	60da      	str	r2, [r3, #12]
 80010a6:	611a      	str	r2, [r3, #16]
 80010a8:	615a      	str	r2, [r3, #20]
 80010aa:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80010ac:	4b1f      	ldr	r3, [pc, #124]	@ (800112c <MX_FMC_Init+0x98>)
 80010ae:	4a20      	ldr	r2, [pc, #128]	@ (8001130 <MX_FMC_Init+0x9c>)
 80010b0:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80010b2:	4b1e      	ldr	r3, [pc, #120]	@ (800112c <MX_FMC_Init+0x98>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80010b8:	4b1c      	ldr	r3, [pc, #112]	@ (800112c <MX_FMC_Init+0x98>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80010be:	4b1b      	ldr	r3, [pc, #108]	@ (800112c <MX_FMC_Init+0x98>)
 80010c0:	2204      	movs	r2, #4
 80010c2:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80010c4:	4b19      	ldr	r3, [pc, #100]	@ (800112c <MX_FMC_Init+0x98>)
 80010c6:	2210      	movs	r2, #16
 80010c8:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80010ca:	4b18      	ldr	r3, [pc, #96]	@ (800112c <MX_FMC_Init+0x98>)
 80010cc:	2240      	movs	r2, #64	@ 0x40
 80010ce:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 80010d0:	4b16      	ldr	r3, [pc, #88]	@ (800112c <MX_FMC_Init+0x98>)
 80010d2:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80010d6:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80010d8:	4b14      	ldr	r3, [pc, #80]	@ (800112c <MX_FMC_Init+0x98>)
 80010da:	2200      	movs	r2, #0
 80010dc:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 80010de:	4b13      	ldr	r3, [pc, #76]	@ (800112c <MX_FMC_Init+0x98>)
 80010e0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010e4:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 80010e6:	4b11      	ldr	r3, [pc, #68]	@ (800112c <MX_FMC_Init+0x98>)
 80010e8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80010ec:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80010ee:	4b0f      	ldr	r3, [pc, #60]	@ (800112c <MX_FMC_Init+0x98>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80010f4:	2302      	movs	r3, #2
 80010f6:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80010f8:	2307      	movs	r3, #7
 80010fa:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 80010fc:	2304      	movs	r3, #4
 80010fe:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001100:	2307      	movs	r3, #7
 8001102:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001104:	2303      	movs	r3, #3
 8001106:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001108:	2302      	movs	r3, #2
 800110a:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 800110c:	2302      	movs	r3, #2
 800110e:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	4619      	mov	r1, r3
 8001114:	4805      	ldr	r0, [pc, #20]	@ (800112c <MX_FMC_Init+0x98>)
 8001116:	f009 feb8 	bl	800ae8a <HAL_SDRAM_Init>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001120:	f000 f970 	bl	8001404 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001124:	bf00      	nop
 8001126:	3720      	adds	r7, #32
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20000a90 	.word	0x20000a90
 8001130:	a0000140 	.word	0xa0000140

08001134 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b090      	sub	sp, #64	@ 0x40
 8001138:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	605a      	str	r2, [r3, #4]
 8001144:	609a      	str	r2, [r3, #8]
 8001146:	60da      	str	r2, [r3, #12]
 8001148:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800114a:	4b9a      	ldr	r3, [pc, #616]	@ (80013b4 <MX_GPIO_Init+0x280>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114e:	4a99      	ldr	r2, [pc, #612]	@ (80013b4 <MX_GPIO_Init+0x280>)
 8001150:	f043 0310 	orr.w	r3, r3, #16
 8001154:	6313      	str	r3, [r2, #48]	@ 0x30
 8001156:	4b97      	ldr	r3, [pc, #604]	@ (80013b4 <MX_GPIO_Init+0x280>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115a:	f003 0310 	and.w	r3, r3, #16
 800115e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001162:	4b94      	ldr	r3, [pc, #592]	@ (80013b4 <MX_GPIO_Init+0x280>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001166:	4a93      	ldr	r2, [pc, #588]	@ (80013b4 <MX_GPIO_Init+0x280>)
 8001168:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800116c:	6313      	str	r3, [r2, #48]	@ 0x30
 800116e:	4b91      	ldr	r3, [pc, #580]	@ (80013b4 <MX_GPIO_Init+0x280>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001172:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001176:	627b      	str	r3, [r7, #36]	@ 0x24
 8001178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800117a:	4b8e      	ldr	r3, [pc, #568]	@ (80013b4 <MX_GPIO_Init+0x280>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117e:	4a8d      	ldr	r2, [pc, #564]	@ (80013b4 <MX_GPIO_Init+0x280>)
 8001180:	f043 0302 	orr.w	r3, r3, #2
 8001184:	6313      	str	r3, [r2, #48]	@ 0x30
 8001186:	4b8b      	ldr	r3, [pc, #556]	@ (80013b4 <MX_GPIO_Init+0x280>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118a:	f003 0302 	and.w	r3, r3, #2
 800118e:	623b      	str	r3, [r7, #32]
 8001190:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001192:	4b88      	ldr	r3, [pc, #544]	@ (80013b4 <MX_GPIO_Init+0x280>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001196:	4a87      	ldr	r2, [pc, #540]	@ (80013b4 <MX_GPIO_Init+0x280>)
 8001198:	f043 0308 	orr.w	r3, r3, #8
 800119c:	6313      	str	r3, [r2, #48]	@ 0x30
 800119e:	4b85      	ldr	r3, [pc, #532]	@ (80013b4 <MX_GPIO_Init+0x280>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a2:	f003 0308 	and.w	r3, r3, #8
 80011a6:	61fb      	str	r3, [r7, #28]
 80011a8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011aa:	4b82      	ldr	r3, [pc, #520]	@ (80013b4 <MX_GPIO_Init+0x280>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ae:	4a81      	ldr	r2, [pc, #516]	@ (80013b4 <MX_GPIO_Init+0x280>)
 80011b0:	f043 0304 	orr.w	r3, r3, #4
 80011b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b6:	4b7f      	ldr	r3, [pc, #508]	@ (80013b4 <MX_GPIO_Init+0x280>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ba:	f003 0304 	and.w	r3, r3, #4
 80011be:	61bb      	str	r3, [r7, #24]
 80011c0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c2:	4b7c      	ldr	r3, [pc, #496]	@ (80013b4 <MX_GPIO_Init+0x280>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c6:	4a7b      	ldr	r2, [pc, #492]	@ (80013b4 <MX_GPIO_Init+0x280>)
 80011c8:	f043 0301 	orr.w	r3, r3, #1
 80011cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ce:	4b79      	ldr	r3, [pc, #484]	@ (80013b4 <MX_GPIO_Init+0x280>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d2:	f003 0301 	and.w	r3, r3, #1
 80011d6:	617b      	str	r3, [r7, #20]
 80011d8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80011da:	4b76      	ldr	r3, [pc, #472]	@ (80013b4 <MX_GPIO_Init+0x280>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011de:	4a75      	ldr	r2, [pc, #468]	@ (80013b4 <MX_GPIO_Init+0x280>)
 80011e0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e6:	4b73      	ldr	r3, [pc, #460]	@ (80013b4 <MX_GPIO_Init+0x280>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80011ee:	613b      	str	r3, [r7, #16]
 80011f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80011f2:	4b70      	ldr	r3, [pc, #448]	@ (80013b4 <MX_GPIO_Init+0x280>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f6:	4a6f      	ldr	r2, [pc, #444]	@ (80013b4 <MX_GPIO_Init+0x280>)
 80011f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011fe:	4b6d      	ldr	r3, [pc, #436]	@ (80013b4 <MX_GPIO_Init+0x280>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001202:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800120a:	4b6a      	ldr	r3, [pc, #424]	@ (80013b4 <MX_GPIO_Init+0x280>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120e:	4a69      	ldr	r2, [pc, #420]	@ (80013b4 <MX_GPIO_Init+0x280>)
 8001210:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001214:	6313      	str	r3, [r2, #48]	@ 0x30
 8001216:	4b67      	ldr	r3, [pc, #412]	@ (80013b4 <MX_GPIO_Init+0x280>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800121e:	60bb      	str	r3, [r7, #8]
 8001220:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001222:	4b64      	ldr	r3, [pc, #400]	@ (80013b4 <MX_GPIO_Init+0x280>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001226:	4a63      	ldr	r2, [pc, #396]	@ (80013b4 <MX_GPIO_Init+0x280>)
 8001228:	f043 0320 	orr.w	r3, r3, #32
 800122c:	6313      	str	r3, [r2, #48]	@ 0x30
 800122e:	4b61      	ldr	r3, [pc, #388]	@ (80013b4 <MX_GPIO_Init+0x280>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001232:	f003 0320 	and.w	r3, r3, #32
 8001236:	607b      	str	r3, [r7, #4]
 8001238:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800123a:	4b5e      	ldr	r3, [pc, #376]	@ (80013b4 <MX_GPIO_Init+0x280>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123e:	4a5d      	ldr	r2, [pc, #372]	@ (80013b4 <MX_GPIO_Init+0x280>)
 8001240:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001244:	6313      	str	r3, [r2, #48]	@ 0x30
 8001246:	4b5b      	ldr	r3, [pc, #364]	@ (80013b4 <MX_GPIO_Init+0x280>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800124e:	603b      	str	r3, [r7, #0]
 8001250:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_3|GPIO_PIN_2, GPIO_PIN_RESET);
 8001252:	2200      	movs	r2, #0
 8001254:	210c      	movs	r1, #12
 8001256:	4858      	ldr	r0, [pc, #352]	@ (80013b8 <MX_GPIO_Init+0x284>)
 8001258:	f005 fa14 	bl	8006684 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOK, GPIO_PIN_3, GPIO_PIN_SET);
 800125c:	2201      	movs	r2, #1
 800125e:	2108      	movs	r1, #8
 8001260:	4856      	ldr	r0, [pc, #344]	@ (80013bc <MX_GPIO_Init+0x288>)
 8001262:	f005 fa0f 	bl	8006684 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_12, GPIO_PIN_SET);
 8001266:	2201      	movs	r2, #1
 8001268:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800126c:	4852      	ldr	r0, [pc, #328]	@ (80013b8 <MX_GPIO_Init+0x284>)
 800126e:	f005 fa09 	bl	8006684 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D2_Pin
                           ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D2_Pin
 8001272:	f643 0323 	movw	r3, #14371	@ 0x3823
 8001276:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001278:	2302      	movs	r3, #2
 800127a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001280:	2303      	movs	r3, #3
 8001282:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001284:	230a      	movs	r3, #10
 8001286:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001288:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800128c:	4619      	mov	r1, r3
 800128e:	484c      	ldr	r0, [pc, #304]	@ (80013c0 <MX_GPIO_Init+0x28c>)
 8001290:	f004 ff40 	bl	8006114 <HAL_GPIO_Init>

  /*Configure GPIO pin : PJ12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001294:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001298:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800129a:	2300      	movs	r3, #0
 800129c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129e:	2300      	movs	r3, #0
 80012a0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80012a2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012a6:	4619      	mov	r1, r3
 80012a8:	4846      	ldr	r0, [pc, #280]	@ (80013c4 <MX_GPIO_Init+0x290>)
 80012aa:	f004 ff33 	bl	8006114 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI3 PI2 PI12 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_12;
 80012ae:	f241 030c 	movw	r3, #4108	@ 0x100c
 80012b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b4:	2301      	movs	r3, #1
 80012b6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012bc:	2300      	movs	r3, #0
 80012be:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80012c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012c4:	4619      	mov	r1, r3
 80012c6:	483c      	ldr	r0, [pc, #240]	@ (80013b8 <MX_GPIO_Init+0x284>)
 80012c8:	f004 ff24 	bl	8006114 <HAL_GPIO_Init>

  /*Configure GPIO pin : PK3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80012cc:	2308      	movs	r3, #8
 80012ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d0:	2301      	movs	r3, #1
 80012d2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d4:	2300      	movs	r3, #0
 80012d6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d8:	2300      	movs	r3, #0
 80012da:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80012dc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012e0:	4619      	mov	r1, r3
 80012e2:	4836      	ldr	r0, [pc, #216]	@ (80013bc <MX_GPIO_Init+0x288>)
 80012e4:	f004 ff16 	bl	8006114 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80012e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ee:	2300      	movs	r3, #0
 80012f0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f2:	2300      	movs	r3, #0
 80012f4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80012f6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012fa:	4619      	mov	r1, r3
 80012fc:	4832      	ldr	r0, [pc, #200]	@ (80013c8 <MX_GPIO_Init+0x294>)
 80012fe:	f004 ff09 	bl	8006114 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001302:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001306:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001308:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800130c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130e:	2300      	movs	r3, #0
 8001310:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001312:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001316:	4619      	mov	r1, r3
 8001318:	4827      	ldr	r0, [pc, #156]	@ (80013b8 <MX_GPIO_Init+0x284>)
 800131a:	f004 fefb 	bl	8006114 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800131e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001322:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001324:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001328:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132a:	2300      	movs	r3, #0
 800132c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800132e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001332:	4619      	mov	r1, r3
 8001334:	4820      	ldr	r0, [pc, #128]	@ (80013b8 <MX_GPIO_Init+0x284>)
 8001336:	f004 feed 	bl	8006114 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 800133a:	2310      	movs	r3, #16
 800133c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800133e:	2302      	movs	r3, #2
 8001340:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001342:	2300      	movs	r3, #0
 8001344:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001346:	2303      	movs	r3, #3
 8001348:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800134a:	230a      	movs	r3, #10
 800134c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 800134e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001352:	4619      	mov	r1, r3
 8001354:	481c      	ldr	r0, [pc, #112]	@ (80013c8 <MX_GPIO_Init+0x294>)
 8001356:	f004 fedd 	bl	8006114 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 800135a:	2305      	movs	r3, #5
 800135c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800135e:	2302      	movs	r3, #2
 8001360:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001362:	2300      	movs	r3, #0
 8001364:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001366:	2303      	movs	r3, #3
 8001368:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800136a:	230a      	movs	r3, #10
 800136c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800136e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001372:	4619      	mov	r1, r3
 8001374:	4815      	ldr	r0, [pc, #84]	@ (80013cc <MX_GPIO_Init+0x298>)
 8001376:	f004 fecd 	bl	8006114 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 800137a:	2328      	movs	r3, #40	@ 0x28
 800137c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800137e:	2302      	movs	r3, #2
 8001380:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001382:	2300      	movs	r3, #0
 8001384:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001386:	2303      	movs	r3, #3
 8001388:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800138a:	230a      	movs	r3, #10
 800138c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800138e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001392:	4619      	mov	r1, r3
 8001394:	480e      	ldr	r0, [pc, #56]	@ (80013d0 <MX_GPIO_Init+0x29c>)
 8001396:	f004 febd 	bl	8006114 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800139a:	2200      	movs	r2, #0
 800139c:	2105      	movs	r1, #5
 800139e:	2028      	movs	r0, #40	@ 0x28
 80013a0:	f003 fec2 	bl	8005128 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013a4:	2028      	movs	r0, #40	@ 0x28
 80013a6:	f003 fedb 	bl	8005160 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80013aa:	bf00      	nop
 80013ac:	3740      	adds	r7, #64	@ 0x40
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40023800 	.word	0x40023800
 80013b8:	40022000 	.word	0x40022000
 80013bc:	40022800 	.word	0x40022800
 80013c0:	40020400 	.word	0x40020400
 80013c4:	40022400 	.word	0x40022400
 80013c8:	40021c00 	.word	0x40021c00
 80013cc:	40020800 	.word	0x40020800
 80013d0:	40020000 	.word	0x40020000

080013d4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
	for(;;){
 80013dc:	bf00      	nop
 80013de:	e7fd      	b.n	80013dc <StartDefaultTask+0x8>

080013e0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a04      	ldr	r2, [pc, #16]	@ (8001400 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d101      	bne.n	80013f6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80013f2:	f003 fb05 	bl	8004a00 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80013f6:	bf00      	nop
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	40001000 	.word	0x40001000

08001404 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001408:	b672      	cpsid	i
}
 800140a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800140c:	bf00      	nop
 800140e:	e7fd      	b.n	800140c <Error_Handler+0x8>

08001410 <Ring_Count>:
static uint16_t sd_buffer[AUDIO_IN_PCM_BUFFER_SIZE / 2];

/*============================================================================
 * RING BUFFER FUNCTIONS
 *============================================================================*/
static inline uint32_t Ring_Count(void) {
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
    return (g_ring.write_idx - g_ring.read_idx) & RING_BUFFER_MASK;
 8001414:	4b07      	ldr	r3, [pc, #28]	@ (8001434 <Ring_Count+0x24>)
 8001416:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	4b05      	ldr	r3, [pc, #20]	@ (8001434 <Ring_Count+0x24>)
 800141e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	f3c3 030a 	ubfx	r3, r3, #0, #11
}
 800142a:	4618      	mov	r0, r3
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr
 8001434:	20000cf4 	.word	0x20000cf4

08001438 <Ring_Free>:

static inline uint32_t Ring_Free(void) {
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
    return RING_BUFFER_SIZE - 1 - Ring_Count();
 800143c:	f7ff ffe8 	bl	8001410 <Ring_Count>
 8001440:	4602      	mov	r2, r0
 8001442:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001446:	1a9b      	subs	r3, r3, r2
}
 8001448:	4618      	mov	r0, r3
 800144a:	bd80      	pop	{r7, pc}

0800144c <Ring_Write>:

static uint32_t Ring_Write(const uint16_t *data, uint32_t count)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
    uint32_t free = Ring_Free();
 8001456:	f7ff ffef 	bl	8001438 <Ring_Free>
 800145a:	60f8      	str	r0, [r7, #12]
    if (count > free) {
 800145c:	683a      	ldr	r2, [r7, #0]
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	429a      	cmp	r2, r3
 8001462:	d906      	bls.n	8001472 <Ring_Write+0x26>
        count = free;
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	603b      	str	r3, [r7, #0]
        g_stats.ring_overflows++;
 8001468:	4b17      	ldr	r3, [pc, #92]	@ (80014c8 <Ring_Write+0x7c>)
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	3301      	adds	r3, #1
 800146e:	4a16      	ldr	r2, [pc, #88]	@ (80014c8 <Ring_Write+0x7c>)
 8001470:	60d3      	str	r3, [r2, #12]
    }

    uint32_t wr = g_ring.write_idx;
 8001472:	4b16      	ldr	r3, [pc, #88]	@ (80014cc <Ring_Write+0x80>)
 8001474:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < count; i++) {
 800147c:	2300      	movs	r3, #0
 800147e:	613b      	str	r3, [r7, #16]
 8001480:	e010      	b.n	80014a4 <Ring_Write+0x58>
        g_ring.buffer[wr & RING_BUFFER_MASK] = data[i];
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	441a      	add	r2, r3
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001490:	8811      	ldrh	r1, [r2, #0]
 8001492:	4a0e      	ldr	r2, [pc, #56]	@ (80014cc <Ring_Write+0x80>)
 8001494:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        wr++;
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	3301      	adds	r3, #1
 800149c:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < count; i++) {
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	3301      	adds	r3, #1
 80014a2:	613b      	str	r3, [r7, #16]
 80014a4:	693a      	ldr	r2, [r7, #16]
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d3ea      	bcc.n	8001482 <Ring_Write+0x36>
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80014ac:	f3bf 8f5f 	dmb	sy
}
 80014b0:	bf00      	nop
    }
    __DMB();
    g_ring.write_idx = wr;
 80014b2:	4b06      	ldr	r3, [pc, #24]	@ (80014cc <Ring_Write+0x80>)
 80014b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014b8:	461a      	mov	r2, r3
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	6013      	str	r3, [r2, #0]
    return count;
 80014be:	683b      	ldr	r3, [r7, #0]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3718      	adds	r7, #24
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	20001f14 	.word	0x20001f14
 80014cc:	20000cf4 	.word	0x20000cf4

080014d0 <Ring_Read>:

static uint32_t Ring_Read(uint16_t *data, uint32_t count)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b086      	sub	sp, #24
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
    uint32_t avail = Ring_Count();
 80014da:	f7ff ff99 	bl	8001410 <Ring_Count>
 80014de:	60f8      	str	r0, [r7, #12]
    if (count > avail) count = avail;
 80014e0:	683a      	ldr	r2, [r7, #0]
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d901      	bls.n	80014ec <Ring_Read+0x1c>
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	603b      	str	r3, [r7, #0]
    if (count == 0) return 0;
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d101      	bne.n	80014f6 <Ring_Read+0x26>
 80014f2:	2300      	movs	r3, #0
 80014f4:	e027      	b.n	8001546 <Ring_Read+0x76>

    uint32_t rd = g_ring.read_idx;
 80014f6:	4b16      	ldr	r3, [pc, #88]	@ (8001550 <Ring_Read+0x80>)
 80014f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < count; i++) {
 8001500:	2300      	movs	r3, #0
 8001502:	613b      	str	r3, [r7, #16]
 8001504:	e011      	b.n	800152a <Ring_Read+0x5a>
        data[i] = g_ring.buffer[rd & RING_BUFFER_MASK];
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	6879      	ldr	r1, [r7, #4]
 8001512:	440b      	add	r3, r1
 8001514:	490e      	ldr	r1, [pc, #56]	@ (8001550 <Ring_Read+0x80>)
 8001516:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800151a:	b292      	uxth	r2, r2
 800151c:	801a      	strh	r2, [r3, #0]
        rd++;
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	3301      	adds	r3, #1
 8001522:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < count; i++) {
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	3301      	adds	r3, #1
 8001528:	613b      	str	r3, [r7, #16]
 800152a:	693a      	ldr	r2, [r7, #16]
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	429a      	cmp	r2, r3
 8001530:	d3e9      	bcc.n	8001506 <Ring_Read+0x36>
  __ASM volatile ("dmb 0xF":::"memory");
 8001532:	f3bf 8f5f 	dmb	sy
}
 8001536:	bf00      	nop
    }
    __DMB();
    g_ring.read_idx = rd;
 8001538:	4b05      	ldr	r3, [pc, #20]	@ (8001550 <Ring_Read+0x80>)
 800153a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800153e:	461a      	mov	r2, r3
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	6053      	str	r3, [r2, #4]
    return count;
 8001544:	683b      	ldr	r3, [r7, #0]
}
 8001546:	4618      	mov	r0, r3
 8001548:	3718      	adds	r7, #24
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000cf4 	.word	0x20000cf4

08001554 <Ring_Reset>:

static void Ring_Reset(void) {
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
    g_ring.write_idx = 0;
 8001558:	4b08      	ldr	r3, [pc, #32]	@ (800157c <Ring_Reset+0x28>)
 800155a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800155e:	461a      	mov	r2, r3
 8001560:	2300      	movs	r3, #0
 8001562:	6013      	str	r3, [r2, #0]
    g_ring.read_idx = 0;
 8001564:	4b05      	ldr	r3, [pc, #20]	@ (800157c <Ring_Reset+0x28>)
 8001566:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800156a:	461a      	mov	r2, r3
 800156c:	2300      	movs	r3, #0
 800156e:	6053      	str	r3, [r2, #4]
}
 8001570:	bf00      	nop
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	20000cf4 	.word	0x20000cf4

08001580 <Audio_SetStreamTaskHandle>:
}

/*============================================================================
 * PUBLIC API - Config
 *============================================================================*/
void Audio_SetStreamTaskHandle(TaskHandle_t handle) {
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
    xStreamTaskHandle = handle;
 8001588:	4a04      	ldr	r2, [pc, #16]	@ (800159c <Audio_SetStreamTaskHandle+0x1c>)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6013      	str	r3, [r2, #0]
}
 800158e:	bf00      	nop
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	20001f08 	.word	0x20001f08

080015a0 <Audio_SetUartHandle>:

void Audio_SetUartHandle(UART_HandleTypeDef *huart) {
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
    g_huart = huart;
 80015a8:	4a04      	ldr	r2, [pc, #16]	@ (80015bc <Audio_SetUartHandle+0x1c>)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6013      	str	r3, [r2, #0]
}
 80015ae:	bf00      	nop
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	20001f0c 	.word	0x20001f0c

080015c0 <Audio_GetMode>:

AudioMode_t Audio_GetMode(void) {
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
    return currentMode;
 80015c4:	4b03      	ldr	r3, [pc, #12]	@ (80015d4 <Audio_GetMode+0x14>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	b2db      	uxtb	r3, r3
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	20001f10 	.word	0x20001f10

080015d8 <Audio_GetStats>:

void Audio_GetStats(StreamStats_t *stats) {
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
    if (stats) {
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d008      	beq.n	80015f8 <Audio_GetStats+0x20>
        taskENTER_CRITICAL();
 80015e6:	f00f faa9 	bl	8010b3c <vPortEnterCritical>
        memcpy(stats, &g_stats, sizeof(StreamStats_t));
 80015ea:	221c      	movs	r2, #28
 80015ec:	4904      	ldr	r1, [pc, #16]	@ (8001600 <Audio_GetStats+0x28>)
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f00f fdec 	bl	80111cc <memcpy>
        taskEXIT_CRITICAL();
 80015f4:	f00f fad8 	bl	8010ba8 <vPortExitCritical>
    }
}
 80015f8:	bf00      	nop
 80015fa:	3708      	adds	r7, #8
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20001f14 	.word	0x20001f14

08001604 <Audio_ResetStats>:

void Audio_ResetStats(void) {
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
    memset(&g_stats, 0, sizeof(StreamStats_t));
 8001608:	221c      	movs	r2, #28
 800160a:	2100      	movs	r1, #0
 800160c:	4802      	ldr	r0, [pc, #8]	@ (8001618 <Audio_ResetStats+0x14>)
 800160e:	f00f fdb1 	bl	8011174 <memset>
}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	20001f14 	.word	0x20001f14

0800161c <streamStart>:

/*============================================================================
 * STREAMING
 *============================================================================*/
AUDIO_ErrorTypeDef streamStart(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
    if (g_huart == NULL) g_huart = &huart6;
 8001620:	4b1b      	ldr	r3, [pc, #108]	@ (8001690 <streamStart+0x74>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d102      	bne.n	800162e <streamStart+0x12>
 8001628:	4b19      	ldr	r3, [pc, #100]	@ (8001690 <streamStart+0x74>)
 800162a:	4a1a      	ldr	r2, [pc, #104]	@ (8001694 <streamStart+0x78>)
 800162c:	601a      	str	r2, [r3, #0]
    if (xStreamTaskHandle == NULL) return AUDIO_ERROR_NOT_INITIALIZED;
 800162e:	4b1a      	ldr	r3, [pc, #104]	@ (8001698 <streamStart+0x7c>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d101      	bne.n	800163a <streamStart+0x1e>
 8001636:	2305      	movs	r3, #5
 8001638:	e028      	b.n	800168c <streamStart+0x70>

    Ring_Reset();
 800163a:	f7ff ff8b 	bl	8001554 <Ring_Reset>
    g_tx_busy = false;
 800163e:	4b17      	ldr	r3, [pc, #92]	@ (800169c <streamStart+0x80>)
 8001640:	2200      	movs	r2, #0
 8001642:	701a      	strb	r2, [r3, #0]
    Audio_ResetStats();
 8001644:	f7ff ffde 	bl	8001604 <Audio_ResetStats>

    /* Init audio */
    BSP_AUDIO_IN_Init(DEFAULT_AUDIO_IN_FREQ, DEFAULT_AUDIO_IN_BIT_RESOLUTION, DEFAULT_AUDIO_IN_CHANNEL_NBR);
 8001648:	2202      	movs	r2, #2
 800164a:	2110      	movs	r1, #16
 800164c:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 8001650:	f002 ff7e 	bl	8004550 <BSP_AUDIO_IN_Init>
    BSP_AUDIO_IN_Record((uint16_t*)BufferCtl.pcm_buff, AUDIO_IN_PCM_BUFFER_SIZE);
 8001654:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001658:	4811      	ldr	r0, [pc, #68]	@ (80016a0 <streamStart+0x84>)
 800165a:	f002 fff7 	bl	800464c <BSP_AUDIO_IN_Record>

    BufferCtl.offset = 0;
 800165e:	4b10      	ldr	r3, [pc, #64]	@ (80016a0 <streamStart+0x84>)
 8001660:	2200      	movs	r2, #0
 8001662:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
    BufferCtl.wr_state = BUFFER_EMPTY;
 8001666:	4b0e      	ldr	r3, [pc, #56]	@ (80016a0 <streamStart+0x84>)
 8001668:	2200      	movs	r2, #0
 800166a:	f883 220c 	strb.w	r2, [r3, #524]	@ 0x20c

    streamEnabled = 1;
 800166e:	4b0d      	ldr	r3, [pc, #52]	@ (80016a4 <streamStart+0x88>)
 8001670:	2201      	movs	r2, #1
 8001672:	701a      	strb	r2, [r3, #0]
    recordEnabled = 0;
 8001674:	4b0c      	ldr	r3, [pc, #48]	@ (80016a8 <streamStart+0x8c>)
 8001676:	2200      	movs	r2, #0
 8001678:	701a      	strb	r2, [r3, #0]
    currentMode = AUDIO_MODE_STREAM;
 800167a:	4b0c      	ldr	r3, [pc, #48]	@ (80016ac <streamStart+0x90>)
 800167c:	2201      	movs	r2, #1
 800167e:	701a      	strb	r2, [r3, #0]

    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, SET);
 8001680:	2201      	movs	r2, #1
 8001682:	2102      	movs	r1, #2
 8001684:	480a      	ldr	r0, [pc, #40]	@ (80016b0 <streamStart+0x94>)
 8001686:	f004 fffd 	bl	8006684 <HAL_GPIO_WritePin>

    return AUDIO_ERROR_NONE;
 800168a:	2300      	movs	r3, #0
}
 800168c:	4618      	mov	r0, r3
 800168e:	bd80      	pop	{r7, pc}
 8001690:	20001f0c 	.word	0x20001f0c
 8001694:	20000a08 	.word	0x20000a08
 8001698:	20001f08 	.word	0x20001f08
 800169c:	20001f04 	.word	0x20001f04
 80016a0:	20000ae4 	.word	0x20000ae4
 80016a4:	20001f11 	.word	0x20001f11
 80016a8:	20001f12 	.word	0x20001f12
 80016ac:	20001f10 	.word	0x20001f10
 80016b0:	40022000 	.word	0x40022000

080016b4 <streamStop>:

AUDIO_ErrorTypeDef streamStop(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
    if (!streamEnabled) return AUDIO_ERROR_NONE;
 80016b8:	4b15      	ldr	r3, [pc, #84]	@ (8001710 <streamStop+0x5c>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d101      	bne.n	80016c6 <streamStop+0x12>
 80016c2:	2300      	movs	r3, #0
 80016c4:	e022      	b.n	800170c <streamStop+0x58>

    BSP_AUDIO_IN_Stop(CODEC_PDWN_SW);
 80016c6:	2002      	movs	r0, #2
 80016c8:	f002 ffd8 	bl	800467c <BSP_AUDIO_IN_Stop>
    vTaskDelay(50);
 80016cc:	2032      	movs	r0, #50	@ 0x32
 80016ce:	f00e f8f5 	bl	800f8bc <vTaskDelay>

    if (g_tx_busy && g_huart) {
 80016d2:	4b10      	ldr	r3, [pc, #64]	@ (8001714 <streamStop+0x60>)
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d00b      	beq.n	80016f4 <streamStop+0x40>
 80016dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001718 <streamStop+0x64>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d007      	beq.n	80016f4 <streamStop+0x40>
        HAL_UART_AbortTransmit(g_huart);
 80016e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001718 <streamStop+0x64>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f00a f8a1 	bl	800b830 <HAL_UART_AbortTransmit>
        g_tx_busy = false;
 80016ee:	4b09      	ldr	r3, [pc, #36]	@ (8001714 <streamStop+0x60>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	701a      	strb	r2, [r3, #0]
    }

    streamEnabled = 0;
 80016f4:	4b06      	ldr	r3, [pc, #24]	@ (8001710 <streamStop+0x5c>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	701a      	strb	r2, [r3, #0]
    currentMode = AUDIO_MODE_IDLE;
 80016fa:	4b08      	ldr	r3, [pc, #32]	@ (800171c <streamStop+0x68>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	701a      	strb	r2, [r3, #0]

    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, RESET);
 8001700:	2200      	movs	r2, #0
 8001702:	2102      	movs	r1, #2
 8001704:	4806      	ldr	r0, [pc, #24]	@ (8001720 <streamStop+0x6c>)
 8001706:	f004 ffbd 	bl	8006684 <HAL_GPIO_WritePin>

    return AUDIO_ERROR_NONE;
 800170a:	2300      	movs	r3, #0
}
 800170c:	4618      	mov	r0, r3
 800170e:	bd80      	pop	{r7, pc}
 8001710:	20001f11 	.word	0x20001f11
 8001714:	20001f04 	.word	0x20001f04
 8001718:	20001f0c 	.word	0x20001f0c
 800171c:	20001f10 	.word	0x20001f10
 8001720:	40022000 	.word	0x40022000

08001724 <streamProcess>:

/**
 * @brief Process stream - called from stream task
 */
void streamProcess(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0
    static uint16_t temp_samples[STREAM_PACKET_MAX_SAMPLES];

    if (!streamEnabled || g_huart == NULL) return;
 800172a:	4b3e      	ldr	r3, [pc, #248]	@ (8001824 <streamProcess+0x100>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	b2db      	uxtb	r3, r3
 8001730:	2b00      	cmp	r3, #0
 8001732:	d06c      	beq.n	800180e <streamProcess+0xea>
 8001734:	4b3c      	ldr	r3, [pc, #240]	@ (8001828 <streamProcess+0x104>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d068      	beq.n	800180e <streamProcess+0xea>
    if (g_tx_busy) return;
 800173c:	4b3b      	ldr	r3, [pc, #236]	@ (800182c <streamProcess+0x108>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	b2db      	uxtb	r3, r3
 8001742:	2b00      	cmp	r3, #0
 8001744:	d165      	bne.n	8001812 <streamProcess+0xee>

    uint32_t avail = Ring_Count();
 8001746:	f7ff fe63 	bl	8001410 <Ring_Count>
 800174a:	60f8      	str	r0, [r7, #12]
    if (avail < STREAM_PACKET_MAX_SAMPLES) return;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001750:	d961      	bls.n	8001816 <streamProcess+0xf2>

    /* Read from ring buffer */
    uint32_t count = Ring_Read(temp_samples, STREAM_PACKET_MAX_SAMPLES);
 8001752:	2180      	movs	r1, #128	@ 0x80
 8001754:	4836      	ldr	r0, [pc, #216]	@ (8001830 <streamProcess+0x10c>)
 8001756:	f7ff febb 	bl	80014d0 <Ring_Read>
 800175a:	60b8      	str	r0, [r7, #8]
    if (count == 0) return;
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d05b      	beq.n	800181a <streamProcess+0xf6>

    /* Build packet */
    uint16_t audio_bytes = count * 2;
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	b29b      	uxth	r3, r3
 8001766:	005b      	lsls	r3, r3, #1
 8001768:	80fb      	strh	r3, [r7, #6]
    uint16_t pkt_size = 0;
 800176a:	2300      	movs	r3, #0
 800176c:	80bb      	strh	r3, [r7, #4]

    /* Sync word */
    g_tx_buffer[pkt_size++] = 0xAA;
 800176e:	88bb      	ldrh	r3, [r7, #4]
 8001770:	1c5a      	adds	r2, r3, #1
 8001772:	80ba      	strh	r2, [r7, #4]
 8001774:	461a      	mov	r2, r3
 8001776:	4b2f      	ldr	r3, [pc, #188]	@ (8001834 <streamProcess+0x110>)
 8001778:	21aa      	movs	r1, #170	@ 0xaa
 800177a:	5499      	strb	r1, [r3, r2]
    g_tx_buffer[pkt_size++] = 0x55;
 800177c:	88bb      	ldrh	r3, [r7, #4]
 800177e:	1c5a      	adds	r2, r3, #1
 8001780:	80ba      	strh	r2, [r7, #4]
 8001782:	461a      	mov	r2, r3
 8001784:	4b2b      	ldr	r3, [pc, #172]	@ (8001834 <streamProcess+0x110>)
 8001786:	2155      	movs	r1, #85	@ 0x55
 8001788:	5499      	strb	r1, [r3, r2]

    /* Length (big-endian) */
    g_tx_buffer[pkt_size++] = (audio_bytes >> 8) & 0xFF;
 800178a:	88fb      	ldrh	r3, [r7, #6]
 800178c:	0a1b      	lsrs	r3, r3, #8
 800178e:	b299      	uxth	r1, r3
 8001790:	88bb      	ldrh	r3, [r7, #4]
 8001792:	1c5a      	adds	r2, r3, #1
 8001794:	80ba      	strh	r2, [r7, #4]
 8001796:	461a      	mov	r2, r3
 8001798:	b2c9      	uxtb	r1, r1
 800179a:	4b26      	ldr	r3, [pc, #152]	@ (8001834 <streamProcess+0x110>)
 800179c:	5499      	strb	r1, [r3, r2]
    g_tx_buffer[pkt_size++] = audio_bytes & 0xFF;
 800179e:	88bb      	ldrh	r3, [r7, #4]
 80017a0:	1c5a      	adds	r2, r3, #1
 80017a2:	80ba      	strh	r2, [r7, #4]
 80017a4:	461a      	mov	r2, r3
 80017a6:	88fb      	ldrh	r3, [r7, #6]
 80017a8:	b2d9      	uxtb	r1, r3
 80017aa:	4b22      	ldr	r3, [pc, #136]	@ (8001834 <streamProcess+0x110>)
 80017ac:	5499      	strb	r1, [r3, r2]

    /* Audio data */
    memcpy(&g_tx_buffer[pkt_size], temp_samples, audio_bytes);
 80017ae:	88bb      	ldrh	r3, [r7, #4]
 80017b0:	4a20      	ldr	r2, [pc, #128]	@ (8001834 <streamProcess+0x110>)
 80017b2:	4413      	add	r3, r2
 80017b4:	88fa      	ldrh	r2, [r7, #6]
 80017b6:	491e      	ldr	r1, [pc, #120]	@ (8001830 <streamProcess+0x10c>)
 80017b8:	4618      	mov	r0, r3
 80017ba:	f00f fd07 	bl	80111cc <memcpy>
    pkt_size += audio_bytes;
 80017be:	88ba      	ldrh	r2, [r7, #4]
 80017c0:	88fb      	ldrh	r3, [r7, #6]
 80017c2:	4413      	add	r3, r2
 80017c4:	80bb      	strh	r3, [r7, #4]

    /* Send via UART DMA */
    g_tx_busy = true;
 80017c6:	4b19      	ldr	r3, [pc, #100]	@ (800182c <streamProcess+0x108>)
 80017c8:	2201      	movs	r2, #1
 80017ca:	701a      	strb	r2, [r3, #0]
    HAL_StatusTypeDef status = HAL_UART_Transmit_DMA(g_huart, g_tx_buffer, pkt_size);
 80017cc:	4b16      	ldr	r3, [pc, #88]	@ (8001828 <streamProcess+0x104>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	88ba      	ldrh	r2, [r7, #4]
 80017d2:	4918      	ldr	r1, [pc, #96]	@ (8001834 <streamProcess+0x110>)
 80017d4:	4618      	mov	r0, r3
 80017d6:	f009 ffaf 	bl	800b738 <HAL_UART_Transmit_DMA>
 80017da:	4603      	mov	r3, r0
 80017dc:	70fb      	strb	r3, [r7, #3]

    if (status != HAL_OK) {
 80017de:	78fb      	ldrb	r3, [r7, #3]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d008      	beq.n	80017f6 <streamProcess+0xd2>
        g_tx_busy = false;
 80017e4:	4b11      	ldr	r3, [pc, #68]	@ (800182c <streamProcess+0x108>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	701a      	strb	r2, [r3, #0]
        g_stats.uart_errors++;
 80017ea:	4b13      	ldr	r3, [pc, #76]	@ (8001838 <streamProcess+0x114>)
 80017ec:	691b      	ldr	r3, [r3, #16]
 80017ee:	3301      	adds	r3, #1
 80017f0:	4a11      	ldr	r2, [pc, #68]	@ (8001838 <streamProcess+0x114>)
 80017f2:	6113      	str	r3, [r2, #16]
        return;
 80017f4:	e012      	b.n	800181c <streamProcess+0xf8>
    }

    g_stats.samples_streamed += count;
 80017f6:	4b10      	ldr	r3, [pc, #64]	@ (8001838 <streamProcess+0x114>)
 80017f8:	685a      	ldr	r2, [r3, #4]
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	4413      	add	r3, r2
 80017fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001838 <streamProcess+0x114>)
 8001800:	6053      	str	r3, [r2, #4]
    g_stats.packets_sent++;
 8001802:	4b0d      	ldr	r3, [pc, #52]	@ (8001838 <streamProcess+0x114>)
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	3301      	adds	r3, #1
 8001808:	4a0b      	ldr	r2, [pc, #44]	@ (8001838 <streamProcess+0x114>)
 800180a:	6093      	str	r3, [r2, #8]
 800180c:	e006      	b.n	800181c <streamProcess+0xf8>
    if (!streamEnabled || g_huart == NULL) return;
 800180e:	bf00      	nop
 8001810:	e004      	b.n	800181c <streamProcess+0xf8>
    if (g_tx_busy) return;
 8001812:	bf00      	nop
 8001814:	e002      	b.n	800181c <streamProcess+0xf8>
    if (avail < STREAM_PACKET_MAX_SAMPLES) return;
 8001816:	bf00      	nop
 8001818:	e000      	b.n	800181c <streamProcess+0xf8>
    if (count == 0) return;
 800181a:	bf00      	nop
}
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	20001f11 	.word	0x20001f11
 8001828:	20001f0c 	.word	0x20001f0c
 800182c:	20001f04 	.word	0x20001f04
 8001830:	20001f30 	.word	0x20001f30
 8001834:	20001cfc 	.word	0x20001cfc
 8001838:	20001f14 	.word	0x20001f14

0800183c <BSP_AUDIO_IN_HalfTransfer_CallBack>:

/*============================================================================
 * DMA CALLBACKS - Called from ISR
 *============================================================================*/
void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af02      	add	r7, sp, #8
    BaseType_t woken = pdFALSE;
 8001842:	2300      	movs	r3, #0
 8001844:	607b      	str	r3, [r7, #4]

    BufferCtl.wr_state = BUFFER_FULL;
 8001846:	4b1b      	ldr	r3, [pc, #108]	@ (80018b4 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x78>)
 8001848:	2202      	movs	r2, #2
 800184a:	f883 220c 	strb.w	r2, [r3, #524]	@ 0x20c
    BufferCtl.offset = 0;
 800184e:	4b19      	ldr	r3, [pc, #100]	@ (80018b4 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x78>)
 8001850:	2200      	movs	r2, #0
 8001852:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208

    g_stats.samples_captured += AUDIO_IN_PCM_BUFFER_SIZE / 2;
 8001856:	4b18      	ldr	r3, [pc, #96]	@ (80018b8 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x7c>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	3380      	adds	r3, #128	@ 0x80
 800185c:	4a16      	ldr	r2, [pc, #88]	@ (80018b8 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x7c>)
 800185e:	6013      	str	r3, [r2, #0]
    g_stats.dma_half_count++;
 8001860:	4b15      	ldr	r3, [pc, #84]	@ (80018b8 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x7c>)
 8001862:	695b      	ldr	r3, [r3, #20]
 8001864:	3301      	adds	r3, #1
 8001866:	4a14      	ldr	r2, [pc, #80]	@ (80018b8 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x7c>)
 8001868:	6153      	str	r3, [r2, #20]

    /* Copy to ring buffer for streaming */
    if (streamEnabled) {
 800186a:	4b14      	ldr	r3, [pc, #80]	@ (80018bc <BSP_AUDIO_IN_HalfTransfer_CallBack+0x80>)
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	b2db      	uxtb	r3, r3
 8001870:	2b00      	cmp	r3, #0
 8001872:	d010      	beq.n	8001896 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x5a>
        Ring_Write(&BufferCtl.pcm_buff[0], AUDIO_IN_PCM_BUFFER_SIZE / 2);
 8001874:	2180      	movs	r1, #128	@ 0x80
 8001876:	480f      	ldr	r0, [pc, #60]	@ (80018b4 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x78>)
 8001878:	f7ff fde8 	bl	800144c <Ring_Write>

        if (xStreamTaskHandle) {
 800187c:	4b10      	ldr	r3, [pc, #64]	@ (80018c0 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x84>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d008      	beq.n	8001896 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x5a>
            xTaskNotifyFromISR(xStreamTaskHandle, NOTIFY_HALF_TRANSFER, eSetBits, &woken);
 8001884:	4b0e      	ldr	r3, [pc, #56]	@ (80018c0 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x84>)
 8001886:	6818      	ldr	r0, [r3, #0]
 8001888:	1d3b      	adds	r3, r7, #4
 800188a:	9300      	str	r3, [sp, #0]
 800188c:	2300      	movs	r3, #0
 800188e:	2201      	movs	r2, #1
 8001890:	2101      	movs	r1, #1
 8001892:	f00e fefb 	bl	801068c <xTaskGenericNotifyFromISR>
        }
    }

    portYIELD_FROM_ISR(woken);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d007      	beq.n	80018ac <BSP_AUDIO_IN_HalfTransfer_CallBack+0x70>
 800189c:	4b09      	ldr	r3, [pc, #36]	@ (80018c4 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x88>)
 800189e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	f3bf 8f4f 	dsb	sy
 80018a8:	f3bf 8f6f 	isb	sy
}
 80018ac:	bf00      	nop
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	20000ae4 	.word	0x20000ae4
 80018b8:	20001f14 	.word	0x20001f14
 80018bc:	20001f11 	.word	0x20001f11
 80018c0:	20001f08 	.word	0x20001f08
 80018c4:	e000ed04 	.word	0xe000ed04

080018c8 <BSP_AUDIO_IN_TransferComplete_CallBack>:

void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af02      	add	r7, sp, #8
    BaseType_t woken = pdFALSE;
 80018ce:	2300      	movs	r3, #0
 80018d0:	607b      	str	r3, [r7, #4]

    BufferCtl.wr_state = BUFFER_FULL;
 80018d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001940 <BSP_AUDIO_IN_TransferComplete_CallBack+0x78>)
 80018d4:	2202      	movs	r2, #2
 80018d6:	f883 220c 	strb.w	r2, [r3, #524]	@ 0x20c
    BufferCtl.offset = AUDIO_IN_PCM_BUFFER_SIZE / 2;
 80018da:	4b19      	ldr	r3, [pc, #100]	@ (8001940 <BSP_AUDIO_IN_TransferComplete_CallBack+0x78>)
 80018dc:	2280      	movs	r2, #128	@ 0x80
 80018de:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208

    g_stats.samples_captured += AUDIO_IN_PCM_BUFFER_SIZE / 2;
 80018e2:	4b18      	ldr	r3, [pc, #96]	@ (8001944 <BSP_AUDIO_IN_TransferComplete_CallBack+0x7c>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	3380      	adds	r3, #128	@ 0x80
 80018e8:	4a16      	ldr	r2, [pc, #88]	@ (8001944 <BSP_AUDIO_IN_TransferComplete_CallBack+0x7c>)
 80018ea:	6013      	str	r3, [r2, #0]
    g_stats.dma_full_count++;
 80018ec:	4b15      	ldr	r3, [pc, #84]	@ (8001944 <BSP_AUDIO_IN_TransferComplete_CallBack+0x7c>)
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	3301      	adds	r3, #1
 80018f2:	4a14      	ldr	r2, [pc, #80]	@ (8001944 <BSP_AUDIO_IN_TransferComplete_CallBack+0x7c>)
 80018f4:	6193      	str	r3, [r2, #24]

    /* Copy to ring buffer for streaming */
    if (streamEnabled) {
 80018f6:	4b14      	ldr	r3, [pc, #80]	@ (8001948 <BSP_AUDIO_IN_TransferComplete_CallBack+0x80>)
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d010      	beq.n	8001922 <BSP_AUDIO_IN_TransferComplete_CallBack+0x5a>
        Ring_Write(&BufferCtl.pcm_buff[AUDIO_IN_PCM_BUFFER_SIZE / 2], AUDIO_IN_PCM_BUFFER_SIZE / 2);
 8001900:	2180      	movs	r1, #128	@ 0x80
 8001902:	4812      	ldr	r0, [pc, #72]	@ (800194c <BSP_AUDIO_IN_TransferComplete_CallBack+0x84>)
 8001904:	f7ff fda2 	bl	800144c <Ring_Write>

        if (xStreamTaskHandle) {
 8001908:	4b11      	ldr	r3, [pc, #68]	@ (8001950 <BSP_AUDIO_IN_TransferComplete_CallBack+0x88>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d008      	beq.n	8001922 <BSP_AUDIO_IN_TransferComplete_CallBack+0x5a>
            xTaskNotifyFromISR(xStreamTaskHandle, NOTIFY_TRANSFER_COMPLETE, eSetBits, &woken);
 8001910:	4b0f      	ldr	r3, [pc, #60]	@ (8001950 <BSP_AUDIO_IN_TransferComplete_CallBack+0x88>)
 8001912:	6818      	ldr	r0, [r3, #0]
 8001914:	1d3b      	adds	r3, r7, #4
 8001916:	9300      	str	r3, [sp, #0]
 8001918:	2300      	movs	r3, #0
 800191a:	2201      	movs	r2, #1
 800191c:	2102      	movs	r1, #2
 800191e:	f00e feb5 	bl	801068c <xTaskGenericNotifyFromISR>
        }
    }

    portYIELD_FROM_ISR(woken);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d007      	beq.n	8001938 <BSP_AUDIO_IN_TransferComplete_CallBack+0x70>
 8001928:	4b0a      	ldr	r3, [pc, #40]	@ (8001954 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800192a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	f3bf 8f4f 	dsb	sy
 8001934:	f3bf 8f6f 	isb	sy
}
 8001938:	bf00      	nop
 800193a:	3708      	adds	r7, #8
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	20000ae4 	.word	0x20000ae4
 8001944:	20001f14 	.word	0x20001f14
 8001948:	20001f11 	.word	0x20001f11
 800194c:	20000be4 	.word	0x20000be4
 8001950:	20001f08 	.word	0x20001f08
 8001954:	e000ed04 	.word	0xe000ed04

08001958 <BSP_AUDIO_IN_Error_CallBack>:

void BSP_AUDIO_IN_Error_CallBack(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
    recordEnabled = 0;
 800195c:	4b06      	ldr	r3, [pc, #24]	@ (8001978 <BSP_AUDIO_IN_Error_CallBack+0x20>)
 800195e:	2200      	movs	r2, #0
 8001960:	701a      	strb	r2, [r3, #0]
    streamEnabled = 0;
 8001962:	4b06      	ldr	r3, [pc, #24]	@ (800197c <BSP_AUDIO_IN_Error_CallBack+0x24>)
 8001964:	2200      	movs	r2, #0
 8001966:	701a      	strb	r2, [r3, #0]
    currentMode = AUDIO_MODE_IDLE;
 8001968:	4b05      	ldr	r3, [pc, #20]	@ (8001980 <BSP_AUDIO_IN_Error_CallBack+0x28>)
 800196a:	2200      	movs	r2, #0
 800196c:	701a      	strb	r2, [r3, #0]
}
 800196e:	bf00      	nop
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr
 8001978:	20001f12 	.word	0x20001f12
 800197c:	20001f11 	.word	0x20001f11
 8001980:	20001f10 	.word	0x20001f10

08001984 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800198a:	4b11      	ldr	r3, [pc, #68]	@ (80019d0 <HAL_MspInit+0x4c>)
 800198c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198e:	4a10      	ldr	r2, [pc, #64]	@ (80019d0 <HAL_MspInit+0x4c>)
 8001990:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001994:	6413      	str	r3, [r2, #64]	@ 0x40
 8001996:	4b0e      	ldr	r3, [pc, #56]	@ (80019d0 <HAL_MspInit+0x4c>)
 8001998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800199e:	607b      	str	r3, [r7, #4]
 80019a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019a2:	4b0b      	ldr	r3, [pc, #44]	@ (80019d0 <HAL_MspInit+0x4c>)
 80019a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019a6:	4a0a      	ldr	r2, [pc, #40]	@ (80019d0 <HAL_MspInit+0x4c>)
 80019a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80019ae:	4b08      	ldr	r3, [pc, #32]	@ (80019d0 <HAL_MspInit+0x4c>)
 80019b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019b6:	603b      	str	r3, [r7, #0]
 80019b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019ba:	2200      	movs	r2, #0
 80019bc:	210f      	movs	r1, #15
 80019be:	f06f 0001 	mvn.w	r0, #1
 80019c2:	f003 fbb1 	bl	8005128 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019c6:	bf00      	nop
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40023800 	.word	0x40023800

080019d4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08a      	sub	sp, #40	@ 0x28
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019dc:	f107 0314 	add.w	r3, r7, #20
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
 80019ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a21      	ldr	r2, [pc, #132]	@ (8001a78 <HAL_ADC_MspInit+0xa4>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d13c      	bne.n	8001a70 <HAL_ADC_MspInit+0x9c>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 80019f6:	4b21      	ldr	r3, [pc, #132]	@ (8001a7c <HAL_ADC_MspInit+0xa8>)
 80019f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019fa:	4a20      	ldr	r2, [pc, #128]	@ (8001a7c <HAL_ADC_MspInit+0xa8>)
 80019fc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a00:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a02:	4b1e      	ldr	r3, [pc, #120]	@ (8001a7c <HAL_ADC_MspInit+0xa8>)
 8001a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a0a:	613b      	str	r3, [r7, #16]
 8001a0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8001a7c <HAL_ADC_MspInit+0xa8>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a12:	4a1a      	ldr	r2, [pc, #104]	@ (8001a7c <HAL_ADC_MspInit+0xa8>)
 8001a14:	f043 0320 	orr.w	r3, r3, #32
 8001a18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a1a:	4b18      	ldr	r3, [pc, #96]	@ (8001a7c <HAL_ADC_MspInit+0xa8>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1e:	f003 0320 	and.w	r3, r3, #32
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a26:	4b15      	ldr	r3, [pc, #84]	@ (8001a7c <HAL_ADC_MspInit+0xa8>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2a:	4a14      	ldr	r2, [pc, #80]	@ (8001a7c <HAL_ADC_MspInit+0xa8>)
 8001a2c:	f043 0301 	orr.w	r3, r3, #1
 8001a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a32:	4b12      	ldr	r3, [pc, #72]	@ (8001a7c <HAL_ADC_MspInit+0xa8>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	60bb      	str	r3, [r7, #8]
 8001a3c:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8001a3e:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8001a42:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a44:	2303      	movs	r3, #3
 8001a46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a4c:	f107 0314 	add.w	r3, r7, #20
 8001a50:	4619      	mov	r1, r3
 8001a52:	480b      	ldr	r0, [pc, #44]	@ (8001a80 <HAL_ADC_MspInit+0xac>)
 8001a54:	f004 fb5e 	bl	8006114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8001a64:	f107 0314 	add.w	r3, r7, #20
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4806      	ldr	r0, [pc, #24]	@ (8001a84 <HAL_ADC_MspInit+0xb0>)
 8001a6c:	f004 fb52 	bl	8006114 <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8001a70:	bf00      	nop
 8001a72:	3728      	adds	r7, #40	@ 0x28
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	40012200 	.word	0x40012200
 8001a7c:	40023800 	.word	0x40023800
 8001a80:	40021400 	.word	0x40021400
 8001a84:	40020000 	.word	0x40020000

08001a88 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a0a      	ldr	r2, [pc, #40]	@ (8001ac0 <HAL_CRC_MspInit+0x38>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d10b      	bne.n	8001ab2 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ac4 <HAL_CRC_MspInit+0x3c>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9e:	4a09      	ldr	r2, [pc, #36]	@ (8001ac4 <HAL_CRC_MspInit+0x3c>)
 8001aa0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001aa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aa6:	4b07      	ldr	r3, [pc, #28]	@ (8001ac4 <HAL_CRC_MspInit+0x3c>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aaa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001ab2:	bf00      	nop
 8001ab4:	3714      	adds	r7, #20
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	40023000 	.word	0x40023000
 8001ac4:	40023800 	.word	0x40023800

08001ac8 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b08e      	sub	sp, #56	@ 0x38
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	605a      	str	r2, [r3, #4]
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	60da      	str	r2, [r3, #12]
 8001ade:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a50      	ldr	r2, [pc, #320]	@ (8001c28 <HAL_DCMI_MspInit+0x160>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	f040 809a 	bne.w	8001c20 <HAL_DCMI_MspInit+0x158>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001aec:	4b4f      	ldr	r3, [pc, #316]	@ (8001c2c <HAL_DCMI_MspInit+0x164>)
 8001aee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001af0:	4a4e      	ldr	r2, [pc, #312]	@ (8001c2c <HAL_DCMI_MspInit+0x164>)
 8001af2:	f043 0301 	orr.w	r3, r3, #1
 8001af6:	6353      	str	r3, [r2, #52]	@ 0x34
 8001af8:	4b4c      	ldr	r3, [pc, #304]	@ (8001c2c <HAL_DCMI_MspInit+0x164>)
 8001afa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001afc:	f003 0301 	and.w	r3, r3, #1
 8001b00:	623b      	str	r3, [r7, #32]
 8001b02:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b04:	4b49      	ldr	r3, [pc, #292]	@ (8001c2c <HAL_DCMI_MspInit+0x164>)
 8001b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b08:	4a48      	ldr	r2, [pc, #288]	@ (8001c2c <HAL_DCMI_MspInit+0x164>)
 8001b0a:	f043 0310 	orr.w	r3, r3, #16
 8001b0e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b10:	4b46      	ldr	r3, [pc, #280]	@ (8001c2c <HAL_DCMI_MspInit+0x164>)
 8001b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b14:	f003 0310 	and.w	r3, r3, #16
 8001b18:	61fb      	str	r3, [r7, #28]
 8001b1a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b1c:	4b43      	ldr	r3, [pc, #268]	@ (8001c2c <HAL_DCMI_MspInit+0x164>)
 8001b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b20:	4a42      	ldr	r2, [pc, #264]	@ (8001c2c <HAL_DCMI_MspInit+0x164>)
 8001b22:	f043 0308 	orr.w	r3, r3, #8
 8001b26:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b28:	4b40      	ldr	r3, [pc, #256]	@ (8001c2c <HAL_DCMI_MspInit+0x164>)
 8001b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2c:	f003 0308 	and.w	r3, r3, #8
 8001b30:	61bb      	str	r3, [r7, #24]
 8001b32:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b34:	4b3d      	ldr	r3, [pc, #244]	@ (8001c2c <HAL_DCMI_MspInit+0x164>)
 8001b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b38:	4a3c      	ldr	r2, [pc, #240]	@ (8001c2c <HAL_DCMI_MspInit+0x164>)
 8001b3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b40:	4b3a      	ldr	r3, [pc, #232]	@ (8001c2c <HAL_DCMI_MspInit+0x164>)
 8001b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b48:	617b      	str	r3, [r7, #20]
 8001b4a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b4c:	4b37      	ldr	r3, [pc, #220]	@ (8001c2c <HAL_DCMI_MspInit+0x164>)
 8001b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b50:	4a36      	ldr	r2, [pc, #216]	@ (8001c2c <HAL_DCMI_MspInit+0x164>)
 8001b52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b56:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b58:	4b34      	ldr	r3, [pc, #208]	@ (8001c2c <HAL_DCMI_MspInit+0x164>)
 8001b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b60:	613b      	str	r3, [r7, #16]
 8001b62:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b64:	4b31      	ldr	r3, [pc, #196]	@ (8001c2c <HAL_DCMI_MspInit+0x164>)
 8001b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b68:	4a30      	ldr	r2, [pc, #192]	@ (8001c2c <HAL_DCMI_MspInit+0x164>)
 8001b6a:	f043 0301 	orr.w	r3, r3, #1
 8001b6e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b70:	4b2e      	ldr	r3, [pc, #184]	@ (8001c2c <HAL_DCMI_MspInit+0x164>)
 8001b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b74:	f003 0301 	and.w	r3, r3, #1
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8001b7c:	2360      	movs	r3, #96	@ 0x60
 8001b7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b80:	2302      	movs	r3, #2
 8001b82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b84:	2300      	movs	r3, #0
 8001b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001b8c:	230d      	movs	r3, #13
 8001b8e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b94:	4619      	mov	r1, r3
 8001b96:	4826      	ldr	r0, [pc, #152]	@ (8001c30 <HAL_DCMI_MspInit+0x168>)
 8001b98:	f004 fabc 	bl	8006114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001b9c:	2308      	movs	r3, #8
 8001b9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001bac:	230d      	movs	r3, #13
 8001bae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001bb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	481f      	ldr	r0, [pc, #124]	@ (8001c34 <HAL_DCMI_MspInit+0x16c>)
 8001bb8:	f004 faac 	bl	8006114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001bbc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001bc0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001bce:	230d      	movs	r3, #13
 8001bd0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001bd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	4817      	ldr	r0, [pc, #92]	@ (8001c38 <HAL_DCMI_MspInit+0x170>)
 8001bda:	f004 fa9b 	bl	8006114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001bde:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8001be2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be4:	2302      	movs	r3, #2
 8001be6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be8:	2300      	movs	r3, #0
 8001bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bec:	2300      	movs	r3, #0
 8001bee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001bf0:	230d      	movs	r3, #13
 8001bf2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001bf4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4810      	ldr	r0, [pc, #64]	@ (8001c3c <HAL_DCMI_MspInit+0x174>)
 8001bfc:	f004 fa8a 	bl	8006114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8001c00:	2350      	movs	r3, #80	@ 0x50
 8001c02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c04:	2302      	movs	r3, #2
 8001c06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001c10:	230d      	movs	r3, #13
 8001c12:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4809      	ldr	r0, [pc, #36]	@ (8001c40 <HAL_DCMI_MspInit+0x178>)
 8001c1c:	f004 fa7a 	bl	8006114 <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 8001c20:	bf00      	nop
 8001c22:	3738      	adds	r7, #56	@ 0x38
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	50050000 	.word	0x50050000
 8001c2c:	40023800 	.word	0x40023800
 8001c30:	40021000 	.word	0x40021000
 8001c34:	40020c00 	.word	0x40020c00
 8001c38:	40021800 	.word	0x40021800
 8001c3c:	40021c00 	.word	0x40021c00
 8001c40:	40020000 	.word	0x40020000

08001c44 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a0d      	ldr	r2, [pc, #52]	@ (8001c88 <HAL_DMA2D_MspInit+0x44>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d113      	bne.n	8001c7e <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001c56:	4b0d      	ldr	r3, [pc, #52]	@ (8001c8c <HAL_DMA2D_MspInit+0x48>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5a:	4a0c      	ldr	r2, [pc, #48]	@ (8001c8c <HAL_DMA2D_MspInit+0x48>)
 8001c5c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001c60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c62:	4b0a      	ldr	r3, [pc, #40]	@ (8001c8c <HAL_DMA2D_MspInit+0x48>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001c6a:	60fb      	str	r3, [r7, #12]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001c6e:	2200      	movs	r2, #0
 8001c70:	2105      	movs	r1, #5
 8001c72:	205a      	movs	r0, #90	@ 0x5a
 8001c74:	f003 fa58 	bl	8005128 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001c78:	205a      	movs	r0, #90	@ 0x5a
 8001c7a:	f003 fa71 	bl	8005160 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8001c7e:	bf00      	nop
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	4002b000 	.word	0x4002b000
 8001c8c:	40023800 	.word	0x40023800

08001c90 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b08e      	sub	sp, #56	@ 0x38
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	605a      	str	r2, [r3, #4]
 8001ca2:	609a      	str	r2, [r3, #8]
 8001ca4:	60da      	str	r2, [r3, #12]
 8001ca6:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a55      	ldr	r2, [pc, #340]	@ (8001e04 <HAL_LTDC_MspInit+0x174>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	f040 80a3 	bne.w	8001dfa <HAL_LTDC_MspInit+0x16a>
  {
    /* USER CODE BEGIN LTDC_MspInit 0 */

    /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001cb4:	4b54      	ldr	r3, [pc, #336]	@ (8001e08 <HAL_LTDC_MspInit+0x178>)
 8001cb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cb8:	4a53      	ldr	r2, [pc, #332]	@ (8001e08 <HAL_LTDC_MspInit+0x178>)
 8001cba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001cbe:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cc0:	4b51      	ldr	r3, [pc, #324]	@ (8001e08 <HAL_LTDC_MspInit+0x178>)
 8001cc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001cc8:	623b      	str	r3, [r7, #32]
 8001cca:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ccc:	4b4e      	ldr	r3, [pc, #312]	@ (8001e08 <HAL_LTDC_MspInit+0x178>)
 8001cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd0:	4a4d      	ldr	r2, [pc, #308]	@ (8001e08 <HAL_LTDC_MspInit+0x178>)
 8001cd2:	f043 0310 	orr.w	r3, r3, #16
 8001cd6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cd8:	4b4b      	ldr	r3, [pc, #300]	@ (8001e08 <HAL_LTDC_MspInit+0x178>)
 8001cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cdc:	f003 0310 	and.w	r3, r3, #16
 8001ce0:	61fb      	str	r3, [r7, #28]
 8001ce2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001ce4:	4b48      	ldr	r3, [pc, #288]	@ (8001e08 <HAL_LTDC_MspInit+0x178>)
 8001ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce8:	4a47      	ldr	r2, [pc, #284]	@ (8001e08 <HAL_LTDC_MspInit+0x178>)
 8001cea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cee:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf0:	4b45      	ldr	r3, [pc, #276]	@ (8001e08 <HAL_LTDC_MspInit+0x178>)
 8001cf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001cf8:	61bb      	str	r3, [r7, #24]
 8001cfa:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8001cfc:	4b42      	ldr	r3, [pc, #264]	@ (8001e08 <HAL_LTDC_MspInit+0x178>)
 8001cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d00:	4a41      	ldr	r2, [pc, #260]	@ (8001e08 <HAL_LTDC_MspInit+0x178>)
 8001d02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d06:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d08:	4b3f      	ldr	r3, [pc, #252]	@ (8001e08 <HAL_LTDC_MspInit+0x178>)
 8001d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d10:	617b      	str	r3, [r7, #20]
 8001d12:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d14:	4b3c      	ldr	r3, [pc, #240]	@ (8001e08 <HAL_LTDC_MspInit+0x178>)
 8001d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d18:	4a3b      	ldr	r2, [pc, #236]	@ (8001e08 <HAL_LTDC_MspInit+0x178>)
 8001d1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d20:	4b39      	ldr	r3, [pc, #228]	@ (8001e08 <HAL_LTDC_MspInit+0x178>)
 8001d22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d28:	613b      	str	r3, [r7, #16]
 8001d2a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001d2c:	4b36      	ldr	r3, [pc, #216]	@ (8001e08 <HAL_LTDC_MspInit+0x178>)
 8001d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d30:	4a35      	ldr	r2, [pc, #212]	@ (8001e08 <HAL_LTDC_MspInit+0x178>)
 8001d32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d36:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d38:	4b33      	ldr	r3, [pc, #204]	@ (8001e08 <HAL_LTDC_MspInit+0x178>)
 8001d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d40:	60fb      	str	r3, [r7, #12]
 8001d42:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8001d44:	2310      	movs	r3, #16
 8001d46:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d50:	2300      	movs	r3, #0
 8001d52:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001d54:	230e      	movs	r3, #14
 8001d56:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8001d58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	482b      	ldr	r0, [pc, #172]	@ (8001e0c <HAL_LTDC_MspInit+0x17c>)
 8001d60:	f004 f9d8 	bl	8006114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8001d64:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8001d68:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d72:	2300      	movs	r3, #0
 8001d74:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001d76:	230e      	movs	r3, #14
 8001d78:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001d7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4823      	ldr	r0, [pc, #140]	@ (8001e10 <HAL_LTDC_MspInit+0x180>)
 8001d82:	f004 f9c7 	bl	8006114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8001d86:	23f7      	movs	r3, #247	@ 0xf7
 8001d88:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d92:	2300      	movs	r3, #0
 8001d94:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001d96:	230e      	movs	r3, #14
 8001d98:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8001d9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d9e:	4619      	mov	r1, r3
 8001da0:	481c      	ldr	r0, [pc, #112]	@ (8001e14 <HAL_LTDC_MspInit+0x184>)
 8001da2:	f004 f9b7 	bl	8006114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8001da6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001daa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dac:	2302      	movs	r3, #2
 8001dae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db0:	2300      	movs	r3, #0
 8001db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db4:	2300      	movs	r3, #0
 8001db6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001db8:	2309      	movs	r3, #9
 8001dba:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8001dbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4815      	ldr	r0, [pc, #84]	@ (8001e18 <HAL_LTDC_MspInit+0x188>)
 8001dc4:	f004 f9a6 	bl	8006114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8001dc8:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8001dcc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dce:	2302      	movs	r3, #2
 8001dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001dda:	230e      	movs	r3, #14
 8001ddc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001dde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001de2:	4619      	mov	r1, r3
 8001de4:	480d      	ldr	r0, [pc, #52]	@ (8001e1c <HAL_LTDC_MspInit+0x18c>)
 8001de6:	f004 f995 	bl	8006114 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8001dea:	2200      	movs	r2, #0
 8001dec:	2105      	movs	r1, #5
 8001dee:	2058      	movs	r0, #88	@ 0x58
 8001df0:	f003 f99a 	bl	8005128 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001df4:	2058      	movs	r0, #88	@ 0x58
 8001df6:	f003 f9b3 	bl	8005160 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 8001dfa:	bf00      	nop
 8001dfc:	3738      	adds	r7, #56	@ 0x38
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	40016800 	.word	0x40016800
 8001e08:	40023800 	.word	0x40023800
 8001e0c:	40021000 	.word	0x40021000
 8001e10:	40022400 	.word	0x40022400
 8001e14:	40022800 	.word	0x40022800
 8001e18:	40021800 	.word	0x40021800
 8001e1c:	40022000 	.word	0x40022000

08001e20 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b08c      	sub	sp, #48	@ 0x30
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e28:	f107 031c 	add.w	r3, r7, #28
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]
 8001e30:	605a      	str	r2, [r3, #4]
 8001e32:	609a      	str	r2, [r3, #8]
 8001e34:	60da      	str	r2, [r3, #12]
 8001e36:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a3b      	ldr	r2, [pc, #236]	@ (8001f2c <HAL_QSPI_MspInit+0x10c>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d170      	bne.n	8001f24 <HAL_QSPI_MspInit+0x104>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001e42:	4b3b      	ldr	r3, [pc, #236]	@ (8001f30 <HAL_QSPI_MspInit+0x110>)
 8001e44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e46:	4a3a      	ldr	r2, [pc, #232]	@ (8001f30 <HAL_QSPI_MspInit+0x110>)
 8001e48:	f043 0302 	orr.w	r3, r3, #2
 8001e4c:	6393      	str	r3, [r2, #56]	@ 0x38
 8001e4e:	4b38      	ldr	r3, [pc, #224]	@ (8001f30 <HAL_QSPI_MspInit+0x110>)
 8001e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	61bb      	str	r3, [r7, #24]
 8001e58:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e5a:	4b35      	ldr	r3, [pc, #212]	@ (8001f30 <HAL_QSPI_MspInit+0x110>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5e:	4a34      	ldr	r2, [pc, #208]	@ (8001f30 <HAL_QSPI_MspInit+0x110>)
 8001e60:	f043 0310 	orr.w	r3, r3, #16
 8001e64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e66:	4b32      	ldr	r3, [pc, #200]	@ (8001f30 <HAL_QSPI_MspInit+0x110>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6a:	f003 0310 	and.w	r3, r3, #16
 8001e6e:	617b      	str	r3, [r7, #20]
 8001e70:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e72:	4b2f      	ldr	r3, [pc, #188]	@ (8001f30 <HAL_QSPI_MspInit+0x110>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e76:	4a2e      	ldr	r2, [pc, #184]	@ (8001f30 <HAL_QSPI_MspInit+0x110>)
 8001e78:	f043 0302 	orr.w	r3, r3, #2
 8001e7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e7e:	4b2c      	ldr	r3, [pc, #176]	@ (8001f30 <HAL_QSPI_MspInit+0x110>)
 8001e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e82:	f003 0302 	and.w	r3, r3, #2
 8001e86:	613b      	str	r3, [r7, #16]
 8001e88:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e8a:	4b29      	ldr	r3, [pc, #164]	@ (8001f30 <HAL_QSPI_MspInit+0x110>)
 8001e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e8e:	4a28      	ldr	r2, [pc, #160]	@ (8001f30 <HAL_QSPI_MspInit+0x110>)
 8001e90:	f043 0308 	orr.w	r3, r3, #8
 8001e94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e96:	4b26      	ldr	r3, [pc, #152]	@ (8001f30 <HAL_QSPI_MspInit+0x110>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9a:	f003 0308 	and.w	r3, r3, #8
 8001e9e:	60fb      	str	r3, [r7, #12]
 8001ea0:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8001ea2:	2304      	movs	r3, #4
 8001ea4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001eb2:	2309      	movs	r3, #9
 8001eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8001eb6:	f107 031c 	add.w	r3, r7, #28
 8001eba:	4619      	mov	r1, r3
 8001ebc:	481d      	ldr	r0, [pc, #116]	@ (8001f34 <HAL_QSPI_MspInit+0x114>)
 8001ebe:	f004 f929 	bl	8006114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8001ec2:	2340      	movs	r3, #64	@ 0x40
 8001ec4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001ed2:	230a      	movs	r3, #10
 8001ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8001ed6:	f107 031c 	add.w	r3, r7, #28
 8001eda:	4619      	mov	r1, r3
 8001edc:	4816      	ldr	r0, [pc, #88]	@ (8001f38 <HAL_QSPI_MspInit+0x118>)
 8001ede:	f004 f919 	bl	8006114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ee2:	2304      	movs	r3, #4
 8001ee4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eea:	2300      	movs	r3, #0
 8001eec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001ef2:	2309      	movs	r3, #9
 8001ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ef6:	f107 031c 	add.w	r3, r7, #28
 8001efa:	4619      	mov	r1, r3
 8001efc:	480e      	ldr	r0, [pc, #56]	@ (8001f38 <HAL_QSPI_MspInit+0x118>)
 8001efe:	f004 f909 	bl	8006114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8001f02:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8001f06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f08:	2302      	movs	r3, #2
 8001f0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f10:	2303      	movs	r3, #3
 8001f12:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001f14:	2309      	movs	r3, #9
 8001f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f18:	f107 031c 	add.w	r3, r7, #28
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4807      	ldr	r0, [pc, #28]	@ (8001f3c <HAL_QSPI_MspInit+0x11c>)
 8001f20:	f004 f8f8 	bl	8006114 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8001f24:	bf00      	nop
 8001f26:	3730      	adds	r7, #48	@ 0x30
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	a0001000 	.word	0xa0001000
 8001f30:	40023800 	.word	0x40023800
 8001f34:	40021000 	.word	0x40021000
 8001f38:	40020400 	.word	0x40020400
 8001f3c:	40020c00 	.word	0x40020c00

08001f40 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b08a      	sub	sp, #40	@ 0x28
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f48:	f107 0314 	add.w	r3, r7, #20
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]
 8001f50:	605a      	str	r2, [r3, #4]
 8001f52:	609a      	str	r2, [r3, #8]
 8001f54:	60da      	str	r2, [r3, #12]
 8001f56:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a29      	ldr	r2, [pc, #164]	@ (8002004 <HAL_SD_MspInit+0xc4>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d14c      	bne.n	8001ffc <HAL_SD_MspInit+0xbc>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001f62:	4b29      	ldr	r3, [pc, #164]	@ (8002008 <HAL_SD_MspInit+0xc8>)
 8001f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f66:	4a28      	ldr	r2, [pc, #160]	@ (8002008 <HAL_SD_MspInit+0xc8>)
 8001f68:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f6e:	4b26      	ldr	r3, [pc, #152]	@ (8002008 <HAL_SD_MspInit+0xc8>)
 8001f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f76:	613b      	str	r3, [r7, #16]
 8001f78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f7a:	4b23      	ldr	r3, [pc, #140]	@ (8002008 <HAL_SD_MspInit+0xc8>)
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7e:	4a22      	ldr	r2, [pc, #136]	@ (8002008 <HAL_SD_MspInit+0xc8>)
 8001f80:	f043 0304 	orr.w	r3, r3, #4
 8001f84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f86:	4b20      	ldr	r3, [pc, #128]	@ (8002008 <HAL_SD_MspInit+0xc8>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8a:	f003 0304 	and.w	r3, r3, #4
 8001f8e:	60fb      	str	r3, [r7, #12]
 8001f90:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f92:	4b1d      	ldr	r3, [pc, #116]	@ (8002008 <HAL_SD_MspInit+0xc8>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f96:	4a1c      	ldr	r2, [pc, #112]	@ (8002008 <HAL_SD_MspInit+0xc8>)
 8001f98:	f043 0308 	orr.w	r3, r3, #8
 8001f9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f9e:	4b1a      	ldr	r3, [pc, #104]	@ (8002008 <HAL_SD_MspInit+0xc8>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa2:	f003 0308 	and.w	r3, r3, #8
 8001fa6:	60bb      	str	r3, [r7, #8]
 8001fa8:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8001faa:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001fae:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001fbc:	230c      	movs	r3, #12
 8001fbe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fc0:	f107 0314 	add.w	r3, r7, #20
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4811      	ldr	r0, [pc, #68]	@ (800200c <HAL_SD_MspInit+0xcc>)
 8001fc8:	f004 f8a4 	bl	8006114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8001fcc:	2304      	movs	r3, #4
 8001fce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd8:	2303      	movs	r3, #3
 8001fda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001fdc:	230c      	movs	r3, #12
 8001fde:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8001fe0:	f107 0314 	add.w	r3, r7, #20
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	480a      	ldr	r0, [pc, #40]	@ (8002010 <HAL_SD_MspInit+0xd0>)
 8001fe8:	f004 f894 	bl	8006114 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 8001fec:	2200      	movs	r2, #0
 8001fee:	2105      	movs	r1, #5
 8001ff0:	2031      	movs	r0, #49	@ 0x31
 8001ff2:	f003 f899 	bl	8005128 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8001ff6:	2031      	movs	r0, #49	@ 0x31
 8001ff8:	f003 f8b2 	bl	8005160 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8001ffc:	bf00      	nop
 8001ffe:	3728      	adds	r7, #40	@ 0x28
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	40012c00 	.word	0x40012c00
 8002008:	40023800 	.word	0x40023800
 800200c:	40020800 	.word	0x40020800
 8002010:	40020c00 	.word	0x40020c00

08002014 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b0aa      	sub	sp, #168	@ 0xa8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800201c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]
 8002024:	605a      	str	r2, [r3, #4]
 8002026:	609a      	str	r2, [r3, #8]
 8002028:	60da      	str	r2, [r3, #12]
 800202a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800202c:	f107 0310 	add.w	r3, r7, #16
 8002030:	2284      	movs	r2, #132	@ 0x84
 8002032:	2100      	movs	r1, #0
 8002034:	4618      	mov	r0, r3
 8002036:	f00f f89d 	bl	8011174 <memset>
  if(hspdifrx->Instance==SPDIFRX)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 8002042:	d143      	bne.n	80020cc <HAL_SPDIFRX_MspInit+0xb8>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8002044:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002048:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 800204a:	2364      	movs	r3, #100	@ 0x64
 800204c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 800204e:	2302      	movs	r3, #2
 8002050:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002052:	2302      	movs	r3, #2
 8002054:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8002056:	2302      	movs	r3, #2
 8002058:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 800205a:	2301      	movs	r3, #1
 800205c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800205e:	f107 0310 	add.w	r3, r7, #16
 8002062:	4618      	mov	r0, r3
 8002064:	f006 fa10 	bl	8008488 <HAL_RCCEx_PeriphCLKConfig>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 800206e:	f7ff f9c9 	bl	8001404 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 8002072:	4b18      	ldr	r3, [pc, #96]	@ (80020d4 <HAL_SPDIFRX_MspInit+0xc0>)
 8002074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002076:	4a17      	ldr	r2, [pc, #92]	@ (80020d4 <HAL_SPDIFRX_MspInit+0xc0>)
 8002078:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800207c:	6413      	str	r3, [r2, #64]	@ 0x40
 800207e:	4b15      	ldr	r3, [pc, #84]	@ (80020d4 <HAL_SPDIFRX_MspInit+0xc0>)
 8002080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002082:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002086:	60fb      	str	r3, [r7, #12]
 8002088:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800208a:	4b12      	ldr	r3, [pc, #72]	@ (80020d4 <HAL_SPDIFRX_MspInit+0xc0>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208e:	4a11      	ldr	r2, [pc, #68]	@ (80020d4 <HAL_SPDIFRX_MspInit+0xc0>)
 8002090:	f043 0308 	orr.w	r3, r3, #8
 8002094:	6313      	str	r3, [r2, #48]	@ 0x30
 8002096:	4b0f      	ldr	r3, [pc, #60]	@ (80020d4 <HAL_SPDIFRX_MspInit+0xc0>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209a:	f003 0308 	and.w	r3, r3, #8
 800209e:	60bb      	str	r3, [r7, #8]
 80020a0:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 80020a2:	2380      	movs	r3, #128	@ 0x80
 80020a4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a8:	2302      	movs	r3, #2
 80020aa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ae:	2300      	movs	r3, #0
 80020b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b4:	2300      	movs	r3, #0
 80020b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80020ba:	2308      	movs	r3, #8
 80020bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 80020c0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80020c4:	4619      	mov	r1, r3
 80020c6:	4804      	ldr	r0, [pc, #16]	@ (80020d8 <HAL_SPDIFRX_MspInit+0xc4>)
 80020c8:	f004 f824 	bl	8006114 <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 80020cc:	bf00      	nop
 80020ce:	37a8      	adds	r7, #168	@ 0xa8
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	40023800 	.word	0x40023800
 80020d8:	40020c00 	.word	0x40020c00

080020dc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b08a      	sub	sp, #40	@ 0x28
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e4:	f107 0314 	add.w	r3, r7, #20
 80020e8:	2200      	movs	r2, #0
 80020ea:	601a      	str	r2, [r3, #0]
 80020ec:	605a      	str	r2, [r3, #4]
 80020ee:	609a      	str	r2, [r3, #8]
 80020f0:	60da      	str	r2, [r3, #12]
 80020f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a53      	ldr	r2, [pc, #332]	@ (8002248 <HAL_SPI_MspInit+0x16c>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	f040 809f 	bne.w	800223e <HAL_SPI_MspInit+0x162>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002100:	4b52      	ldr	r3, [pc, #328]	@ (800224c <HAL_SPI_MspInit+0x170>)
 8002102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002104:	4a51      	ldr	r2, [pc, #324]	@ (800224c <HAL_SPI_MspInit+0x170>)
 8002106:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800210a:	6413      	str	r3, [r2, #64]	@ 0x40
 800210c:	4b4f      	ldr	r3, [pc, #316]	@ (800224c <HAL_SPI_MspInit+0x170>)
 800210e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002110:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002114:	613b      	str	r3, [r7, #16]
 8002116:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002118:	4b4c      	ldr	r3, [pc, #304]	@ (800224c <HAL_SPI_MspInit+0x170>)
 800211a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211c:	4a4b      	ldr	r2, [pc, #300]	@ (800224c <HAL_SPI_MspInit+0x170>)
 800211e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002122:	6313      	str	r3, [r2, #48]	@ 0x30
 8002124:	4b49      	ldr	r3, [pc, #292]	@ (800224c <HAL_SPI_MspInit+0x170>)
 8002126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800212c:	60fb      	str	r3, [r7, #12]
 800212e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002130:	4b46      	ldr	r3, [pc, #280]	@ (800224c <HAL_SPI_MspInit+0x170>)
 8002132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002134:	4a45      	ldr	r2, [pc, #276]	@ (800224c <HAL_SPI_MspInit+0x170>)
 8002136:	f043 0302 	orr.w	r3, r3, #2
 800213a:	6313      	str	r3, [r2, #48]	@ 0x30
 800213c:	4b43      	ldr	r3, [pc, #268]	@ (800224c <HAL_SPI_MspInit+0x170>)
 800213e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002140:	f003 0302 	and.w	r3, r3, #2
 8002144:	60bb      	str	r3, [r7, #8]
 8002146:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002148:	2302      	movs	r3, #2
 800214a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800214c:	2302      	movs	r3, #2
 800214e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002150:	2300      	movs	r3, #0
 8002152:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002154:	2303      	movs	r3, #3
 8002156:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002158:	2305      	movs	r3, #5
 800215a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800215c:	f107 0314 	add.w	r3, r7, #20
 8002160:	4619      	mov	r1, r3
 8002162:	483b      	ldr	r0, [pc, #236]	@ (8002250 <HAL_SPI_MspInit+0x174>)
 8002164:	f003 ffd6 	bl	8006114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8002168:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800216c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216e:	2302      	movs	r3, #2
 8002170:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002172:	2300      	movs	r3, #0
 8002174:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002176:	2300      	movs	r3, #0
 8002178:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800217a:	2305      	movs	r3, #5
 800217c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800217e:	f107 0314 	add.w	r3, r7, #20
 8002182:	4619      	mov	r1, r3
 8002184:	4833      	ldr	r0, [pc, #204]	@ (8002254 <HAL_SPI_MspInit+0x178>)
 8002186:	f003 ffc5 	bl	8006114 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800218a:	4b33      	ldr	r3, [pc, #204]	@ (8002258 <HAL_SPI_MspInit+0x17c>)
 800218c:	4a33      	ldr	r2, [pc, #204]	@ (800225c <HAL_SPI_MspInit+0x180>)
 800218e:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8002190:	4b31      	ldr	r3, [pc, #196]	@ (8002258 <HAL_SPI_MspInit+0x17c>)
 8002192:	2200      	movs	r2, #0
 8002194:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002196:	4b30      	ldr	r3, [pc, #192]	@ (8002258 <HAL_SPI_MspInit+0x17c>)
 8002198:	2240      	movs	r2, #64	@ 0x40
 800219a:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800219c:	4b2e      	ldr	r3, [pc, #184]	@ (8002258 <HAL_SPI_MspInit+0x17c>)
 800219e:	2200      	movs	r2, #0
 80021a0:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80021a2:	4b2d      	ldr	r3, [pc, #180]	@ (8002258 <HAL_SPI_MspInit+0x17c>)
 80021a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021a8:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021aa:	4b2b      	ldr	r3, [pc, #172]	@ (8002258 <HAL_SPI_MspInit+0x17c>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021b0:	4b29      	ldr	r3, [pc, #164]	@ (8002258 <HAL_SPI_MspInit+0x17c>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80021b6:	4b28      	ldr	r3, [pc, #160]	@ (8002258 <HAL_SPI_MspInit+0x17c>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80021bc:	4b26      	ldr	r3, [pc, #152]	@ (8002258 <HAL_SPI_MspInit+0x17c>)
 80021be:	2200      	movs	r2, #0
 80021c0:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021c2:	4b25      	ldr	r3, [pc, #148]	@ (8002258 <HAL_SPI_MspInit+0x17c>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80021c8:	4823      	ldr	r0, [pc, #140]	@ (8002258 <HAL_SPI_MspInit+0x17c>)
 80021ca:	f003 f943 	bl	8005454 <HAL_DMA_Init>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <HAL_SPI_MspInit+0xfc>
    {
      Error_Handler();
 80021d4:	f7ff f916 	bl	8001404 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	4a1f      	ldr	r2, [pc, #124]	@ (8002258 <HAL_SPI_MspInit+0x17c>)
 80021dc:	655a      	str	r2, [r3, #84]	@ 0x54
 80021de:	4a1e      	ldr	r2, [pc, #120]	@ (8002258 <HAL_SPI_MspInit+0x17c>)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80021e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002260 <HAL_SPI_MspInit+0x184>)
 80021e6:	4a1f      	ldr	r2, [pc, #124]	@ (8002264 <HAL_SPI_MspInit+0x188>)
 80021e8:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80021ea:	4b1d      	ldr	r3, [pc, #116]	@ (8002260 <HAL_SPI_MspInit+0x184>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002260 <HAL_SPI_MspInit+0x184>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002260 <HAL_SPI_MspInit+0x184>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021fc:	4b18      	ldr	r3, [pc, #96]	@ (8002260 <HAL_SPI_MspInit+0x184>)
 80021fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002202:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002204:	4b16      	ldr	r3, [pc, #88]	@ (8002260 <HAL_SPI_MspInit+0x184>)
 8002206:	2200      	movs	r2, #0
 8002208:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800220a:	4b15      	ldr	r3, [pc, #84]	@ (8002260 <HAL_SPI_MspInit+0x184>)
 800220c:	2200      	movs	r2, #0
 800220e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8002210:	4b13      	ldr	r3, [pc, #76]	@ (8002260 <HAL_SPI_MspInit+0x184>)
 8002212:	2200      	movs	r2, #0
 8002214:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002216:	4b12      	ldr	r3, [pc, #72]	@ (8002260 <HAL_SPI_MspInit+0x184>)
 8002218:	2200      	movs	r2, #0
 800221a:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800221c:	4b10      	ldr	r3, [pc, #64]	@ (8002260 <HAL_SPI_MspInit+0x184>)
 800221e:	2200      	movs	r2, #0
 8002220:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002222:	480f      	ldr	r0, [pc, #60]	@ (8002260 <HAL_SPI_MspInit+0x184>)
 8002224:	f003 f916 	bl	8005454 <HAL_DMA_Init>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <HAL_SPI_MspInit+0x156>
    {
      Error_Handler();
 800222e:	f7ff f8e9 	bl	8001404 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a0a      	ldr	r2, [pc, #40]	@ (8002260 <HAL_SPI_MspInit+0x184>)
 8002236:	659a      	str	r2, [r3, #88]	@ 0x58
 8002238:	4a09      	ldr	r2, [pc, #36]	@ (8002260 <HAL_SPI_MspInit+0x184>)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800223e:	bf00      	nop
 8002240:	3728      	adds	r7, #40	@ 0x28
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	40003800 	.word	0x40003800
 800224c:	40023800 	.word	0x40023800
 8002250:	40022000 	.word	0x40022000
 8002254:	40020400 	.word	0x40020400
 8002258:	20000948 	.word	0x20000948
 800225c:	40026070 	.word	0x40026070
 8002260:	200009a8 	.word	0x200009a8
 8002264:	40026058 	.word	0x40026058

08002268 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b0ac      	sub	sp, #176	@ 0xb0
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002270:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	605a      	str	r2, [r3, #4]
 800227a:	609a      	str	r2, [r3, #8]
 800227c:	60da      	str	r2, [r3, #12]
 800227e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002280:	f107 0318 	add.w	r3, r7, #24
 8002284:	2284      	movs	r2, #132	@ 0x84
 8002286:	2100      	movs	r1, #0
 8002288:	4618      	mov	r0, r3
 800228a:	f00e ff73 	bl	8011174 <memset>
  if(huart->Instance==USART6)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a32      	ldr	r2, [pc, #200]	@ (800235c <HAL_UART_MspInit+0xf4>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d15d      	bne.n	8002354 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART6_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002298:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800229c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 800229e:	2300      	movs	r3, #0
 80022a0:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022a2:	f107 0318 	add.w	r3, r7, #24
 80022a6:	4618      	mov	r0, r3
 80022a8:	f006 f8ee 	bl	8008488 <HAL_RCCEx_PeriphCLKConfig>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80022b2:	f7ff f8a7 	bl	8001404 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80022b6:	4b2a      	ldr	r3, [pc, #168]	@ (8002360 <HAL_UART_MspInit+0xf8>)
 80022b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ba:	4a29      	ldr	r2, [pc, #164]	@ (8002360 <HAL_UART_MspInit+0xf8>)
 80022bc:	f043 0320 	orr.w	r3, r3, #32
 80022c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80022c2:	4b27      	ldr	r3, [pc, #156]	@ (8002360 <HAL_UART_MspInit+0xf8>)
 80022c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c6:	f003 0320 	and.w	r3, r3, #32
 80022ca:	617b      	str	r3, [r7, #20]
 80022cc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80022ce:	4b24      	ldr	r3, [pc, #144]	@ (8002360 <HAL_UART_MspInit+0xf8>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d2:	4a23      	ldr	r2, [pc, #140]	@ (8002360 <HAL_UART_MspInit+0xf8>)
 80022d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022da:	4b21      	ldr	r3, [pc, #132]	@ (8002360 <HAL_UART_MspInit+0xf8>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022e2:	613b      	str	r3, [r7, #16]
 80022e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022e6:	4b1e      	ldr	r3, [pc, #120]	@ (8002360 <HAL_UART_MspInit+0xf8>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ea:	4a1d      	ldr	r2, [pc, #116]	@ (8002360 <HAL_UART_MspInit+0xf8>)
 80022ec:	f043 0304 	orr.w	r3, r3, #4
 80022f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022f2:	4b1b      	ldr	r3, [pc, #108]	@ (8002360 <HAL_UART_MspInit+0xf8>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f6:	f003 0304 	and.w	r3, r3, #4
 80022fa:	60fb      	str	r3, [r7, #12]
 80022fc:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PG14     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80022fe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002302:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002306:	2302      	movs	r3, #2
 8002308:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230c:	2300      	movs	r3, #0
 800230e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002312:	2303      	movs	r3, #3
 8002314:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002318:	2308      	movs	r3, #8
 800231a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800231e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002322:	4619      	mov	r1, r3
 8002324:	480f      	ldr	r0, [pc, #60]	@ (8002364 <HAL_UART_MspInit+0xfc>)
 8002326:	f003 fef5 	bl	8006114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800232a:	2380      	movs	r3, #128	@ 0x80
 800232c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002330:	2302      	movs	r3, #2
 8002332:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002336:	2300      	movs	r3, #0
 8002338:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800233c:	2303      	movs	r3, #3
 800233e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002342:	2308      	movs	r3, #8
 8002344:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002348:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800234c:	4619      	mov	r1, r3
 800234e:	4806      	ldr	r0, [pc, #24]	@ (8002368 <HAL_UART_MspInit+0x100>)
 8002350:	f003 fee0 	bl	8006114 <HAL_GPIO_Init>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 8002354:	bf00      	nop
 8002356:	37b0      	adds	r7, #176	@ 0xb0
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40011400 	.word	0x40011400
 8002360:	40023800 	.word	0x40023800
 8002364:	40021800 	.word	0x40021800
 8002368:	40020800 	.word	0x40020800

0800236c <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800236c:	b580      	push	{r7, lr}
 800236e:	b086      	sub	sp, #24
 8002370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002372:	1d3b      	adds	r3, r7, #4
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]
 8002378:	605a      	str	r2, [r3, #4]
 800237a:	609a      	str	r2, [r3, #8]
 800237c:	60da      	str	r2, [r3, #12]
 800237e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002380:	4b3a      	ldr	r3, [pc, #232]	@ (800246c <HAL_FMC_MspInit+0x100>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d16d      	bne.n	8002464 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8002388:	4b38      	ldr	r3, [pc, #224]	@ (800246c <HAL_FMC_MspInit+0x100>)
 800238a:	2201      	movs	r2, #1
 800238c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800238e:	4b38      	ldr	r3, [pc, #224]	@ (8002470 <HAL_FMC_MspInit+0x104>)
 8002390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002392:	4a37      	ldr	r2, [pc, #220]	@ (8002470 <HAL_FMC_MspInit+0x104>)
 8002394:	f043 0301 	orr.w	r3, r3, #1
 8002398:	6393      	str	r3, [r2, #56]	@ 0x38
 800239a:	4b35      	ldr	r3, [pc, #212]	@ (8002470 <HAL_FMC_MspInit+0x104>)
 800239c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800239e:	f003 0301 	and.w	r3, r3, #1
 80023a2:	603b      	str	r3, [r7, #0]
 80023a4:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 80023a6:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80023aa:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ac:	2302      	movs	r3, #2
 80023ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b0:	2300      	movs	r3, #0
 80023b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b4:	2303      	movs	r3, #3
 80023b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80023b8:	230c      	movs	r3, #12
 80023ba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023bc:	1d3b      	adds	r3, r7, #4
 80023be:	4619      	mov	r1, r3
 80023c0:	482c      	ldr	r0, [pc, #176]	@ (8002474 <HAL_FMC_MspInit+0x108>)
 80023c2:	f003 fea7 	bl	8006114 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 80023c6:	f248 1333 	movw	r3, #33075	@ 0x8133
 80023ca:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023cc:	2302      	movs	r3, #2
 80023ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d0:	2300      	movs	r3, #0
 80023d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023d4:	2303      	movs	r3, #3
 80023d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80023d8:	230c      	movs	r3, #12
 80023da:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80023dc:	1d3b      	adds	r3, r7, #4
 80023de:	4619      	mov	r1, r3
 80023e0:	4825      	ldr	r0, [pc, #148]	@ (8002478 <HAL_FMC_MspInit+0x10c>)
 80023e2:	f003 fe97 	bl	8006114 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 80023e6:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80023ea:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ec:	2302      	movs	r3, #2
 80023ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f0:	2300      	movs	r3, #0
 80023f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023f4:	2303      	movs	r3, #3
 80023f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80023f8:	230c      	movs	r3, #12
 80023fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023fc:	1d3b      	adds	r3, r7, #4
 80023fe:	4619      	mov	r1, r3
 8002400:	481e      	ldr	r0, [pc, #120]	@ (800247c <HAL_FMC_MspInit+0x110>)
 8002402:	f003 fe87 	bl	8006114 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8002406:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 800240a:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800240c:	2302      	movs	r3, #2
 800240e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002410:	2300      	movs	r3, #0
 8002412:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002414:	2303      	movs	r3, #3
 8002416:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002418:	230c      	movs	r3, #12
 800241a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800241c:	1d3b      	adds	r3, r7, #4
 800241e:	4619      	mov	r1, r3
 8002420:	4817      	ldr	r0, [pc, #92]	@ (8002480 <HAL_FMC_MspInit+0x114>)
 8002422:	f003 fe77 	bl	8006114 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8002426:	2328      	movs	r3, #40	@ 0x28
 8002428:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800242a:	2302      	movs	r3, #2
 800242c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242e:	2300      	movs	r3, #0
 8002430:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002432:	2303      	movs	r3, #3
 8002434:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002436:	230c      	movs	r3, #12
 8002438:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800243a:	1d3b      	adds	r3, r7, #4
 800243c:	4619      	mov	r1, r3
 800243e:	4811      	ldr	r0, [pc, #68]	@ (8002484 <HAL_FMC_MspInit+0x118>)
 8002440:	f003 fe68 	bl	8006114 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8002444:	2308      	movs	r3, #8
 8002446:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002448:	2302      	movs	r3, #2
 800244a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244c:	2300      	movs	r3, #0
 800244e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002450:	2303      	movs	r3, #3
 8002452:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002454:	230c      	movs	r3, #12
 8002456:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8002458:	1d3b      	adds	r3, r7, #4
 800245a:	4619      	mov	r1, r3
 800245c:	480a      	ldr	r0, [pc, #40]	@ (8002488 <HAL_FMC_MspInit+0x11c>)
 800245e:	f003 fe59 	bl	8006114 <HAL_GPIO_Init>
 8002462:	e000      	b.n	8002466 <HAL_FMC_MspInit+0xfa>
    return;
 8002464:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002466:	3718      	adds	r7, #24
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20002030 	.word	0x20002030
 8002470:	40023800 	.word	0x40023800
 8002474:	40021000 	.word	0x40021000
 8002478:	40021800 	.word	0x40021800
 800247c:	40020c00 	.word	0x40020c00
 8002480:	40021400 	.word	0x40021400
 8002484:	40021c00 	.word	0x40021c00
 8002488:	40020800 	.word	0x40020800

0800248c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002494:	f7ff ff6a 	bl	800236c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002498:	bf00      	nop
 800249a:	3708      	adds	r7, #8
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}

080024a0 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_a;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08a      	sub	sp, #40	@ 0x28
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a46      	ldr	r2, [pc, #280]	@ (80025c8 <HAL_SAI_MspInit+0x128>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d15b      	bne.n	800256a <HAL_SAI_MspInit+0xca>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 80024b2:	4b46      	ldr	r3, [pc, #280]	@ (80025cc <HAL_SAI_MspInit+0x12c>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d10b      	bne.n	80024d2 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80024ba:	4b45      	ldr	r3, [pc, #276]	@ (80025d0 <HAL_SAI_MspInit+0x130>)
 80024bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024be:	4a44      	ldr	r2, [pc, #272]	@ (80025d0 <HAL_SAI_MspInit+0x130>)
 80024c0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80024c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80024c6:	4b42      	ldr	r3, [pc, #264]	@ (80025d0 <HAL_SAI_MspInit+0x130>)
 80024c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80024ce:	613b      	str	r3, [r7, #16]
 80024d0:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 80024d2:	4b3e      	ldr	r3, [pc, #248]	@ (80025cc <HAL_SAI_MspInit+0x12c>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	3301      	adds	r3, #1
 80024d8:	4a3c      	ldr	r2, [pc, #240]	@ (80025cc <HAL_SAI_MspInit+0x12c>)
 80024da:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 80024dc:	23f0      	movs	r3, #240	@ 0xf0
 80024de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e0:	2302      	movs	r3, #2
 80024e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e8:	2300      	movs	r3, #0
 80024ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80024ec:	230a      	movs	r3, #10
 80024ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80024f0:	f107 0314 	add.w	r3, r7, #20
 80024f4:	4619      	mov	r1, r3
 80024f6:	4837      	ldr	r0, [pc, #220]	@ (80025d4 <HAL_SAI_MspInit+0x134>)
 80024f8:	f003 fe0c 	bl	8006114 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 80024fc:	4b36      	ldr	r3, [pc, #216]	@ (80025d8 <HAL_SAI_MspInit+0x138>)
 80024fe:	4a37      	ldr	r2, [pc, #220]	@ (80025dc <HAL_SAI_MspInit+0x13c>)
 8002500:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 8002502:	4b35      	ldr	r3, [pc, #212]	@ (80025d8 <HAL_SAI_MspInit+0x138>)
 8002504:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002508:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800250a:	4b33      	ldr	r3, [pc, #204]	@ (80025d8 <HAL_SAI_MspInit+0x138>)
 800250c:	2240      	movs	r2, #64	@ 0x40
 800250e:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8002510:	4b31      	ldr	r3, [pc, #196]	@ (80025d8 <HAL_SAI_MspInit+0x138>)
 8002512:	2200      	movs	r2, #0
 8002514:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8002516:	4b30      	ldr	r3, [pc, #192]	@ (80025d8 <HAL_SAI_MspInit+0x138>)
 8002518:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800251c:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800251e:	4b2e      	ldr	r3, [pc, #184]	@ (80025d8 <HAL_SAI_MspInit+0x138>)
 8002520:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002524:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002526:	4b2c      	ldr	r3, [pc, #176]	@ (80025d8 <HAL_SAI_MspInit+0x138>)
 8002528:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800252c:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 800252e:	4b2a      	ldr	r3, [pc, #168]	@ (80025d8 <HAL_SAI_MspInit+0x138>)
 8002530:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002534:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 8002536:	4b28      	ldr	r3, [pc, #160]	@ (80025d8 <HAL_SAI_MspInit+0x138>)
 8002538:	2200      	movs	r2, #0
 800253a:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800253c:	4b26      	ldr	r3, [pc, #152]	@ (80025d8 <HAL_SAI_MspInit+0x138>)
 800253e:	2200      	movs	r2, #0
 8002540:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8002542:	4825      	ldr	r0, [pc, #148]	@ (80025d8 <HAL_SAI_MspInit+0x138>)
 8002544:	f002 ff86 	bl	8005454 <HAL_DMA_Init>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <HAL_SAI_MspInit+0xb2>
    {
      Error_Handler();
 800254e:	f7fe ff59 	bl	8001404 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a20      	ldr	r2, [pc, #128]	@ (80025d8 <HAL_SAI_MspInit+0x138>)
 8002556:	671a      	str	r2, [r3, #112]	@ 0x70
 8002558:	4a1f      	ldr	r2, [pc, #124]	@ (80025d8 <HAL_SAI_MspInit+0x138>)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4a1d      	ldr	r2, [pc, #116]	@ (80025d8 <HAL_SAI_MspInit+0x138>)
 8002562:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002564:	4a1c      	ldr	r2, [pc, #112]	@ (80025d8 <HAL_SAI_MspInit+0x138>)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a1c      	ldr	r2, [pc, #112]	@ (80025e0 <HAL_SAI_MspInit+0x140>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d125      	bne.n	80025c0 <HAL_SAI_MspInit+0x120>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 8002574:	4b15      	ldr	r3, [pc, #84]	@ (80025cc <HAL_SAI_MspInit+0x12c>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d10b      	bne.n	8002594 <HAL_SAI_MspInit+0xf4>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 800257c:	4b14      	ldr	r3, [pc, #80]	@ (80025d0 <HAL_SAI_MspInit+0x130>)
 800257e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002580:	4a13      	ldr	r2, [pc, #76]	@ (80025d0 <HAL_SAI_MspInit+0x130>)
 8002582:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002586:	6453      	str	r3, [r2, #68]	@ 0x44
 8002588:	4b11      	ldr	r3, [pc, #68]	@ (80025d0 <HAL_SAI_MspInit+0x130>)
 800258a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800258c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002590:	60fb      	str	r3, [r7, #12]
 8002592:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8002594:	4b0d      	ldr	r3, [pc, #52]	@ (80025cc <HAL_SAI_MspInit+0x12c>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	3301      	adds	r3, #1
 800259a:	4a0c      	ldr	r2, [pc, #48]	@ (80025cc <HAL_SAI_MspInit+0x12c>)
 800259c:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 800259e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a4:	2302      	movs	r3, #2
 80025a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a8:	2300      	movs	r3, #0
 80025aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ac:	2300      	movs	r3, #0
 80025ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80025b0:	230a      	movs	r3, #10
 80025b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 80025b4:	f107 0314 	add.w	r3, r7, #20
 80025b8:	4619      	mov	r1, r3
 80025ba:	480a      	ldr	r0, [pc, #40]	@ (80025e4 <HAL_SAI_MspInit+0x144>)
 80025bc:	f003 fdaa 	bl	8006114 <HAL_GPIO_Init>

    }
}
 80025c0:	bf00      	nop
 80025c2:	3728      	adds	r7, #40	@ 0x28
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40015c04 	.word	0x40015c04
 80025cc:	20002034 	.word	0x20002034
 80025d0:	40023800 	.word	0x40023800
 80025d4:	40022000 	.word	0x40022000
 80025d8:	200007b4 	.word	0x200007b4
 80025dc:	40026470 	.word	0x40026470
 80025e0:	40015c24 	.word	0x40015c24
 80025e4:	40021800 	.word	0x40021800

080025e8 <HAL_SAI_MspDeInit>:

void HAL_SAI_MspDeInit(SAI_HandleTypeDef* hsai)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a1e      	ldr	r2, [pc, #120]	@ (8002670 <HAL_SAI_MspDeInit+0x88>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d11c      	bne.n	8002634 <HAL_SAI_MspDeInit+0x4c>
    {
    SAI2_client --;
 80025fa:	4b1e      	ldr	r3, [pc, #120]	@ (8002674 <HAL_SAI_MspDeInit+0x8c>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	3b01      	subs	r3, #1
 8002600:	4a1c      	ldr	r2, [pc, #112]	@ (8002674 <HAL_SAI_MspDeInit+0x8c>)
 8002602:	6013      	str	r3, [r2, #0]
    if (SAI2_client == 0)
 8002604:	4b1b      	ldr	r3, [pc, #108]	@ (8002674 <HAL_SAI_MspDeInit+0x8c>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d105      	bne.n	8002618 <HAL_SAI_MspDeInit+0x30>
      {
      /* Peripheral clock disable */
       __HAL_RCC_SAI2_CLK_DISABLE();
 800260c:	4b1a      	ldr	r3, [pc, #104]	@ (8002678 <HAL_SAI_MspDeInit+0x90>)
 800260e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002610:	4a19      	ldr	r2, [pc, #100]	@ (8002678 <HAL_SAI_MspDeInit+0x90>)
 8002612:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002616:	6453      	str	r3, [r2, #68]	@ 0x44
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    HAL_GPIO_DeInit(GPIOI, SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin);
 8002618:	21f0      	movs	r1, #240	@ 0xf0
 800261a:	4818      	ldr	r0, [pc, #96]	@ (800267c <HAL_SAI_MspDeInit+0x94>)
 800261c:	f003 ff26 	bl	800646c <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002624:	4618      	mov	r0, r3
 8002626:	f002 ffc3 	bl	80055b0 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800262e:	4618      	mov	r0, r3
 8002630:	f002 ffbe 	bl	80055b0 <HAL_DMA_DeInit>
    }
    if(hsai->Instance==SAI2_Block_B)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a11      	ldr	r2, [pc, #68]	@ (8002680 <HAL_SAI_MspDeInit+0x98>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d113      	bne.n	8002666 <HAL_SAI_MspDeInit+0x7e>
    {
    SAI2_client --;
 800263e:	4b0d      	ldr	r3, [pc, #52]	@ (8002674 <HAL_SAI_MspDeInit+0x8c>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	3b01      	subs	r3, #1
 8002644:	4a0b      	ldr	r2, [pc, #44]	@ (8002674 <HAL_SAI_MspDeInit+0x8c>)
 8002646:	6013      	str	r3, [r2, #0]
      if (SAI2_client == 0)
 8002648:	4b0a      	ldr	r3, [pc, #40]	@ (8002674 <HAL_SAI_MspDeInit+0x8c>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d105      	bne.n	800265c <HAL_SAI_MspDeInit+0x74>
      {
      /* Peripheral clock disable */
      __HAL_RCC_SAI2_CLK_DISABLE();
 8002650:	4b09      	ldr	r3, [pc, #36]	@ (8002678 <HAL_SAI_MspDeInit+0x90>)
 8002652:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002654:	4a08      	ldr	r2, [pc, #32]	@ (8002678 <HAL_SAI_MspDeInit+0x90>)
 8002656:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800265a:	6453      	str	r3, [r2, #68]	@ 0x44
      }

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    HAL_GPIO_DeInit(SAI2_SDB_GPIO_Port, SAI2_SDB_Pin);
 800265c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002660:	4808      	ldr	r0, [pc, #32]	@ (8002684 <HAL_SAI_MspDeInit+0x9c>)
 8002662:	f003 ff03 	bl	800646c <HAL_GPIO_DeInit>

    }
}
 8002666:	bf00      	nop
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	40015c04 	.word	0x40015c04
 8002674:	20002034 	.word	0x20002034
 8002678:	40023800 	.word	0x40023800
 800267c:	40022000 	.word	0x40022000
 8002680:	40015c24 	.word	0x40015c24
 8002684:	40021800 	.word	0x40021800

08002688 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b08e      	sub	sp, #56	@ 0x38
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002690:	2300      	movs	r3, #0
 8002692:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002694:	2300      	movs	r3, #0
 8002696:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002698:	4b33      	ldr	r3, [pc, #204]	@ (8002768 <HAL_InitTick+0xe0>)
 800269a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800269c:	4a32      	ldr	r2, [pc, #200]	@ (8002768 <HAL_InitTick+0xe0>)
 800269e:	f043 0310 	orr.w	r3, r3, #16
 80026a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80026a4:	4b30      	ldr	r3, [pc, #192]	@ (8002768 <HAL_InitTick+0xe0>)
 80026a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a8:	f003 0310 	and.w	r3, r3, #16
 80026ac:	60fb      	str	r3, [r7, #12]
 80026ae:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80026b0:	f107 0210 	add.w	r2, r7, #16
 80026b4:	f107 0314 	add.w	r3, r7, #20
 80026b8:	4611      	mov	r1, r2
 80026ba:	4618      	mov	r0, r3
 80026bc:	f005 feb2 	bl	8008424 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80026c0:	6a3b      	ldr	r3, [r7, #32]
 80026c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80026c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d103      	bne.n	80026d2 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80026ca:	f005 fe83 	bl	80083d4 <HAL_RCC_GetPCLK1Freq>
 80026ce:	6378      	str	r0, [r7, #52]	@ 0x34
 80026d0:	e004      	b.n	80026dc <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80026d2:	f005 fe7f 	bl	80083d4 <HAL_RCC_GetPCLK1Freq>
 80026d6:	4603      	mov	r3, r0
 80026d8:	005b      	lsls	r3, r3, #1
 80026da:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80026dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026de:	4a23      	ldr	r2, [pc, #140]	@ (800276c <HAL_InitTick+0xe4>)
 80026e0:	fba2 2303 	umull	r2, r3, r2, r3
 80026e4:	0c9b      	lsrs	r3, r3, #18
 80026e6:	3b01      	subs	r3, #1
 80026e8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80026ea:	4b21      	ldr	r3, [pc, #132]	@ (8002770 <HAL_InitTick+0xe8>)
 80026ec:	4a21      	ldr	r2, [pc, #132]	@ (8002774 <HAL_InitTick+0xec>)
 80026ee:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80026f0:	4b1f      	ldr	r3, [pc, #124]	@ (8002770 <HAL_InitTick+0xe8>)
 80026f2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80026f6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80026f8:	4a1d      	ldr	r2, [pc, #116]	@ (8002770 <HAL_InitTick+0xe8>)
 80026fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026fc:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80026fe:	4b1c      	ldr	r3, [pc, #112]	@ (8002770 <HAL_InitTick+0xe8>)
 8002700:	2200      	movs	r2, #0
 8002702:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002704:	4b1a      	ldr	r3, [pc, #104]	@ (8002770 <HAL_InitTick+0xe8>)
 8002706:	2200      	movs	r2, #0
 8002708:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800270a:	4b19      	ldr	r3, [pc, #100]	@ (8002770 <HAL_InitTick+0xe8>)
 800270c:	2200      	movs	r2, #0
 800270e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002710:	4817      	ldr	r0, [pc, #92]	@ (8002770 <HAL_InitTick+0xe8>)
 8002712:	f008 fcf6 	bl	800b102 <HAL_TIM_Base_Init>
 8002716:	4603      	mov	r3, r0
 8002718:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800271c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002720:	2b00      	cmp	r3, #0
 8002722:	d11b      	bne.n	800275c <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002724:	4812      	ldr	r0, [pc, #72]	@ (8002770 <HAL_InitTick+0xe8>)
 8002726:	f008 fd4d 	bl	800b1c4 <HAL_TIM_Base_Start_IT>
 800272a:	4603      	mov	r3, r0
 800272c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002730:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002734:	2b00      	cmp	r3, #0
 8002736:	d111      	bne.n	800275c <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002738:	2036      	movs	r0, #54	@ 0x36
 800273a:	f002 fd11 	bl	8005160 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2b0f      	cmp	r3, #15
 8002742:	d808      	bhi.n	8002756 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002744:	2200      	movs	r2, #0
 8002746:	6879      	ldr	r1, [r7, #4]
 8002748:	2036      	movs	r0, #54	@ 0x36
 800274a:	f002 fced 	bl	8005128 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800274e:	4a0a      	ldr	r2, [pc, #40]	@ (8002778 <HAL_InitTick+0xf0>)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6013      	str	r3, [r2, #0]
 8002754:	e002      	b.n	800275c <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800275c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002760:	4618      	mov	r0, r3
 8002762:	3738      	adds	r7, #56	@ 0x38
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	40023800 	.word	0x40023800
 800276c:	431bde83 	.word	0x431bde83
 8002770:	20002038 	.word	0x20002038
 8002774:	40001000 	.word	0x40001000
 8002778:	20000038 	.word	0x20000038

0800277c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002780:	bf00      	nop
 8002782:	e7fd      	b.n	8002780 <NMI_Handler+0x4>

08002784 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002788:	bf00      	nop
 800278a:	e7fd      	b.n	8002788 <HardFault_Handler+0x4>

0800278c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002790:	bf00      	nop
 8002792:	e7fd      	b.n	8002790 <MemManage_Handler+0x4>

08002794 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002798:	bf00      	nop
 800279a:	e7fd      	b.n	8002798 <BusFault_Handler+0x4>

0800279c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027a0:	bf00      	nop
 80027a2:	e7fd      	b.n	80027a0 <UsageFault_Handler+0x4>

080027a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027a8:	bf00      	nop
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
	...

080027b4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80027b8:	4802      	ldr	r0, [pc, #8]	@ (80027c4 <DMA1_Stream3_IRQHandler+0x10>)
 80027ba:	f003 f849 	bl	8005850 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80027be:	bf00      	nop
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	200009a8 	.word	0x200009a8

080027c8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80027cc:	4802      	ldr	r0, [pc, #8]	@ (80027d8 <DMA1_Stream4_IRQHandler+0x10>)
 80027ce:	f003 f83f 	bl	8005850 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80027d2:	bf00      	nop
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	20000948 	.word	0x20000948

080027dc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80027e0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80027e4:	f003 ff68 	bl	80066b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80027e8:	bf00      	nop
 80027ea:	bd80      	pop	{r7, pc}

080027ec <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 80027f0:	4802      	ldr	r0, [pc, #8]	@ (80027fc <SDMMC1_IRQHandler+0x10>)
 80027f2:	f007 fa9f 	bl	8009d34 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 80027f6:	bf00      	nop
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	20000814 	.word	0x20000814

08002800 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002804:	4802      	ldr	r0, [pc, #8]	@ (8002810 <TIM6_DAC_IRQHandler+0x10>)
 8002806:	f008 fd55 	bl	800b2b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800280a:	bf00      	nop
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	20002038 	.word	0x20002038

08002814 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8002818:	4802      	ldr	r0, [pc, #8]	@ (8002824 <DMA2_Stream4_IRQHandler+0x10>)
 800281a:	f003 f819 	bl	8005850 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 800281e:	bf00      	nop
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	200007b4 	.word	0x200007b4

08002828 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 800282c:	4802      	ldr	r0, [pc, #8]	@ (8002838 <LTDC_IRQHandler+0x10>)
 800282e:	f004 fdd6 	bl	80073de <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8002832:	bf00      	nop
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	200005b8 	.word	0x200005b8

0800283c <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8002840:	4802      	ldr	r0, [pc, #8]	@ (800284c <DMA2D_IRQHandler+0x10>)
 8002842:	f003 fac5 	bl	8005dd0 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8002846:	bf00      	nop
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	20000578 	.word	0x20000578

08002850 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002854:	4b06      	ldr	r3, [pc, #24]	@ (8002870 <SystemInit+0x20>)
 8002856:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800285a:	4a05      	ldr	r2, [pc, #20]	@ (8002870 <SystemInit+0x20>)
 800285c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002860:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002864:	bf00      	nop
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	e000ed00 	.word	0xe000ed00

08002874 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002874:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80028ac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002878:	480d      	ldr	r0, [pc, #52]	@ (80028b0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800287a:	490e      	ldr	r1, [pc, #56]	@ (80028b4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800287c:	4a0e      	ldr	r2, [pc, #56]	@ (80028b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800287e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002880:	e002      	b.n	8002888 <LoopCopyDataInit>

08002882 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002882:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002884:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002886:	3304      	adds	r3, #4

08002888 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002888:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800288a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800288c:	d3f9      	bcc.n	8002882 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800288e:	4a0b      	ldr	r2, [pc, #44]	@ (80028bc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002890:	4c0b      	ldr	r4, [pc, #44]	@ (80028c0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002892:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002894:	e001      	b.n	800289a <LoopFillZerobss>

08002896 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002896:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002898:	3204      	adds	r2, #4

0800289a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800289a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800289c:	d3fb      	bcc.n	8002896 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800289e:	f7ff ffd7 	bl	8002850 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028a2:	f00e fc6f 	bl	8011184 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028a6:	f7fd ff83 	bl	80007b0 <main>
  bx  lr    
 80028aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80028ac:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80028b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028b4:	20000044 	.word	0x20000044
  ldr r2, =_sidata
 80028b8:	080112a8 	.word	0x080112a8
  ldr r2, =_sbss
 80028bc:	20000044 	.word	0x20000044
  ldr r4, =_ebss
 80028c0:	2000a6b0 	.word	0x2000a6b0

080028c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028c4:	e7fe      	b.n	80028c4 <ADC_IRQHandler>
	...

080028c8 <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b088      	sub	sp, #32
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	607b      	str	r3, [r7, #4]
 80028d0:	4603      	mov	r3, r0
 80028d2:	81fb      	strh	r3, [r7, #14]
 80028d4:	460b      	mov	r3, r1
 80028d6:	81bb      	strh	r3, [r7, #12]
 80028d8:	4613      	mov	r3, r2
 80028da:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80028dc:	2300      	movs	r3, #0
 80028de:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 80028e0:	89bb      	ldrh	r3, [r7, #12]
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 80028e6:	89bb      	ldrh	r3, [r7, #12]
 80028e8:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80028ec:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 80028ee:	2300      	movs	r3, #0
 80028f0:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 80028f2:	f001 fc71 	bl	80041d8 <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 80028f6:	89fb      	ldrh	r3, [r7, #14]
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	2203      	movs	r2, #3
 80028fc:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8002900:	4618      	mov	r0, r3
 8002902:	f001 fafb 	bl	8003efc <CODEC_IO_Write>
 8002906:	4603      	mov	r3, r0
 8002908:	461a      	mov	r2, r3
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	4413      	add	r3, r2
 800290e:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 8002910:	89fb      	ldrh	r3, [r7, #14]
 8002912:	b2db      	uxtb	r3, r3
 8002914:	2200      	movs	r2, #0
 8002916:	f640 0117 	movw	r1, #2071	@ 0x817
 800291a:	4618      	mov	r0, r3
 800291c:	f001 faee 	bl	8003efc <CODEC_IO_Write>
 8002920:	4603      	mov	r3, r0
 8002922:	461a      	mov	r2, r3
 8002924:	69fb      	ldr	r3, [r7, #28]
 8002926:	4413      	add	r3, r2
 8002928:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 800292a:	89fb      	ldrh	r3, [r7, #14]
 800292c:	b2db      	uxtb	r3, r3
 800292e:	2200      	movs	r2, #0
 8002930:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8002934:	4618      	mov	r0, r3
 8002936:	f001 fae1 	bl	8003efc <CODEC_IO_Write>
 800293a:	4603      	mov	r3, r0
 800293c:	461a      	mov	r2, r3
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	4413      	add	r3, r2
 8002942:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 8002944:	89fb      	ldrh	r3, [r7, #14]
 8002946:	b2db      	uxtb	r3, r3
 8002948:	226c      	movs	r2, #108	@ 0x6c
 800294a:	2139      	movs	r1, #57	@ 0x39
 800294c:	4618      	mov	r0, r3
 800294e:	f001 fad5 	bl	8003efc <CODEC_IO_Write>
 8002952:	4603      	mov	r3, r0
 8002954:	461a      	mov	r2, r3
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	4413      	add	r3, r2
 800295a:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 800295c:	8afb      	ldrh	r3, [r7, #22]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00c      	beq.n	800297c <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 8002962:	89fb      	ldrh	r3, [r7, #14]
 8002964:	b2db      	uxtb	r3, r3
 8002966:	2213      	movs	r2, #19
 8002968:	2101      	movs	r1, #1
 800296a:	4618      	mov	r0, r3
 800296c:	f001 fac6 	bl	8003efc <CODEC_IO_Write>
 8002970:	4603      	mov	r3, r0
 8002972:	461a      	mov	r2, r3
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	4413      	add	r3, r2
 8002978:	61fb      	str	r3, [r7, #28]
 800297a:	e00b      	b.n	8002994 <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 800297c:	89fb      	ldrh	r3, [r7, #14]
 800297e:	b2db      	uxtb	r3, r3
 8002980:	2203      	movs	r2, #3
 8002982:	2101      	movs	r1, #1
 8002984:	4618      	mov	r0, r3
 8002986:	f001 fab9 	bl	8003efc <CODEC_IO_Write>
 800298a:	4603      	mov	r3, r0
 800298c:	461a      	mov	r2, r3
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	4413      	add	r3, r2
 8002992:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 8002994:	2032      	movs	r0, #50	@ 0x32
 8002996:	f001 fc87 	bl	80042a8 <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 800299a:	8b3b      	ldrh	r3, [r7, #24]
 800299c:	2b00      	cmp	r3, #0
 800299e:	f000 815f 	beq.w	8002c60 <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 80029a2:	4bae      	ldr	r3, [pc, #696]	@ (8002c5c <wm8994_Init+0x394>)
 80029a4:	2201      	movs	r2, #1
 80029a6:	601a      	str	r2, [r3, #0]

    switch (output_device)
 80029a8:	8b3b      	ldrh	r3, [r7, #24]
 80029aa:	2b03      	cmp	r3, #3
 80029ac:	f000 808c 	beq.w	8002ac8 <wm8994_Init+0x200>
 80029b0:	2b03      	cmp	r3, #3
 80029b2:	f300 8111 	bgt.w	8002bd8 <wm8994_Init+0x310>
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d002      	beq.n	80029c0 <wm8994_Init+0xf8>
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d042      	beq.n	8002a44 <wm8994_Init+0x17c>
 80029be:	e10b      	b.n	8002bd8 <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 80029c0:	89fb      	ldrh	r3, [r7, #14]
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	f640 420c 	movw	r2, #3084	@ 0xc0c
 80029c8:	2105      	movs	r1, #5
 80029ca:	4618      	mov	r0, r3
 80029cc:	f001 fa96 	bl	8003efc <CODEC_IO_Write>
 80029d0:	4603      	mov	r3, r0
 80029d2:	461a      	mov	r2, r3
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	4413      	add	r3, r2
 80029d8:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 80029da:	89fb      	ldrh	r3, [r7, #14]
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	2200      	movs	r2, #0
 80029e0:	f240 6101 	movw	r1, #1537	@ 0x601
 80029e4:	4618      	mov	r0, r3
 80029e6:	f001 fa89 	bl	8003efc <CODEC_IO_Write>
 80029ea:	4603      	mov	r3, r0
 80029ec:	461a      	mov	r2, r3
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	4413      	add	r3, r2
 80029f2:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 80029f4:	89fb      	ldrh	r3, [r7, #14]
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	2200      	movs	r2, #0
 80029fa:	f240 6102 	movw	r1, #1538	@ 0x602
 80029fe:	4618      	mov	r0, r3
 8002a00:	f001 fa7c 	bl	8003efc <CODEC_IO_Write>
 8002a04:	4603      	mov	r3, r0
 8002a06:	461a      	mov	r2, r3
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	4413      	add	r3, r2
 8002a0c:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8002a0e:	89fb      	ldrh	r3, [r7, #14]
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	2202      	movs	r2, #2
 8002a14:	f240 6104 	movw	r1, #1540	@ 0x604
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f001 fa6f 	bl	8003efc <CODEC_IO_Write>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	461a      	mov	r2, r3
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	4413      	add	r3, r2
 8002a26:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8002a28:	89fb      	ldrh	r3, [r7, #14]
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	2202      	movs	r2, #2
 8002a2e:	f240 6105 	movw	r1, #1541	@ 0x605
 8002a32:	4618      	mov	r0, r3
 8002a34:	f001 fa62 	bl	8003efc <CODEC_IO_Write>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	4413      	add	r3, r2
 8002a40:	61fb      	str	r3, [r7, #28]
      break;
 8002a42:	e110      	b.n	8002c66 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8002a44:	89fb      	ldrh	r3, [r7, #14]
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	f240 3203 	movw	r2, #771	@ 0x303
 8002a4c:	2105      	movs	r1, #5
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f001 fa54 	bl	8003efc <CODEC_IO_Write>
 8002a54:	4603      	mov	r3, r0
 8002a56:	461a      	mov	r2, r3
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8002a5e:	89fb      	ldrh	r3, [r7, #14]
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2201      	movs	r2, #1
 8002a64:	f240 6101 	movw	r1, #1537	@ 0x601
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f001 fa47 	bl	8003efc <CODEC_IO_Write>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	461a      	mov	r2, r3
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	4413      	add	r3, r2
 8002a76:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8002a78:	89fb      	ldrh	r3, [r7, #14]
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	f240 6102 	movw	r1, #1538	@ 0x602
 8002a82:	4618      	mov	r0, r3
 8002a84:	f001 fa3a 	bl	8003efc <CODEC_IO_Write>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	4413      	add	r3, r2
 8002a90:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8002a92:	89fb      	ldrh	r3, [r7, #14]
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	2200      	movs	r2, #0
 8002a98:	f240 6104 	movw	r1, #1540	@ 0x604
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f001 fa2d 	bl	8003efc <CODEC_IO_Write>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	4413      	add	r3, r2
 8002aaa:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8002aac:	89fb      	ldrh	r3, [r7, #14]
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f240 6105 	movw	r1, #1541	@ 0x605
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f001 fa20 	bl	8003efc <CODEC_IO_Write>
 8002abc:	4603      	mov	r3, r0
 8002abe:	461a      	mov	r2, r3
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	4413      	add	r3, r2
 8002ac4:	61fb      	str	r3, [r7, #28]
      break;
 8002ac6:	e0ce      	b.n	8002c66 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8002ac8:	8afb      	ldrh	r3, [r7, #22]
 8002aca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002ace:	d141      	bne.n	8002b54 <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8002ad0:	89fb      	ldrh	r3, [r7, #14]
 8002ad2:	b2db      	uxtb	r3, r3
 8002ad4:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8002ad8:	2105      	movs	r1, #5
 8002ada:	4618      	mov	r0, r3
 8002adc:	f001 fa0e 	bl	8003efc <CODEC_IO_Write>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	4413      	add	r3, r2
 8002ae8:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 8002aea:	89fb      	ldrh	r3, [r7, #14]
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	2203      	movs	r2, #3
 8002af0:	f240 6101 	movw	r1, #1537	@ 0x601
 8002af4:	4618      	mov	r0, r3
 8002af6:	f001 fa01 	bl	8003efc <CODEC_IO_Write>
 8002afa:	4603      	mov	r3, r0
 8002afc:	461a      	mov	r2, r3
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	4413      	add	r3, r2
 8002b02:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 8002b04:	89fb      	ldrh	r3, [r7, #14]
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	2203      	movs	r2, #3
 8002b0a:	f240 6102 	movw	r1, #1538	@ 0x602
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f001 f9f4 	bl	8003efc <CODEC_IO_Write>
 8002b14:	4603      	mov	r3, r0
 8002b16:	461a      	mov	r2, r3
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	4413      	add	r3, r2
 8002b1c:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 8002b1e:	89fb      	ldrh	r3, [r7, #14]
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2203      	movs	r2, #3
 8002b24:	f240 6104 	movw	r1, #1540	@ 0x604
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f001 f9e7 	bl	8003efc <CODEC_IO_Write>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	461a      	mov	r2, r3
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	4413      	add	r3, r2
 8002b36:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 8002b38:	89fb      	ldrh	r3, [r7, #14]
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	2203      	movs	r2, #3
 8002b3e:	f240 6105 	movw	r1, #1541	@ 0x605
 8002b42:	4618      	mov	r0, r3
 8002b44:	f001 f9da 	bl	8003efc <CODEC_IO_Write>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	4413      	add	r3, r2
 8002b50:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 8002b52:	e088      	b.n	8002c66 <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8002b54:	89fb      	ldrh	r3, [r7, #14]
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8002b5c:	2105      	movs	r1, #5
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f001 f9cc 	bl	8003efc <CODEC_IO_Write>
 8002b64:	4603      	mov	r3, r0
 8002b66:	461a      	mov	r2, r3
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8002b6e:	89fb      	ldrh	r3, [r7, #14]
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2201      	movs	r2, #1
 8002b74:	f240 6101 	movw	r1, #1537	@ 0x601
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f001 f9bf 	bl	8003efc <CODEC_IO_Write>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	461a      	mov	r2, r3
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	4413      	add	r3, r2
 8002b86:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8002b88:	89fb      	ldrh	r3, [r7, #14]
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f240 6102 	movw	r1, #1538	@ 0x602
 8002b92:	4618      	mov	r0, r3
 8002b94:	f001 f9b2 	bl	8003efc <CODEC_IO_Write>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8002ba2:	89fb      	ldrh	r3, [r7, #14]
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	2202      	movs	r2, #2
 8002ba8:	f240 6104 	movw	r1, #1540	@ 0x604
 8002bac:	4618      	mov	r0, r3
 8002bae:	f001 f9a5 	bl	8003efc <CODEC_IO_Write>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	4413      	add	r3, r2
 8002bba:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 8002bbc:	89fb      	ldrh	r3, [r7, #14]
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	2202      	movs	r2, #2
 8002bc2:	f240 6105 	movw	r1, #1541	@ 0x605
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f001 f998 	bl	8003efc <CODEC_IO_Write>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	461a      	mov	r2, r3
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	4413      	add	r3, r2
 8002bd4:	61fb      	str	r3, [r7, #28]
      break;
 8002bd6:	e046      	b.n	8002c66 <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8002bd8:	89fb      	ldrh	r3, [r7, #14]
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	f240 3203 	movw	r2, #771	@ 0x303
 8002be0:	2105      	movs	r1, #5
 8002be2:	4618      	mov	r0, r3
 8002be4:	f001 f98a 	bl	8003efc <CODEC_IO_Write>
 8002be8:	4603      	mov	r3, r0
 8002bea:	461a      	mov	r2, r3
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	4413      	add	r3, r2
 8002bf0:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8002bf2:	89fb      	ldrh	r3, [r7, #14]
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	f240 6101 	movw	r1, #1537	@ 0x601
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f001 f97d 	bl	8003efc <CODEC_IO_Write>
 8002c02:	4603      	mov	r3, r0
 8002c04:	461a      	mov	r2, r3
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	4413      	add	r3, r2
 8002c0a:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8002c0c:	89fb      	ldrh	r3, [r7, #14]
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	2201      	movs	r2, #1
 8002c12:	f240 6102 	movw	r1, #1538	@ 0x602
 8002c16:	4618      	mov	r0, r3
 8002c18:	f001 f970 	bl	8003efc <CODEC_IO_Write>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	461a      	mov	r2, r3
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	4413      	add	r3, r2
 8002c24:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8002c26:	89fb      	ldrh	r3, [r7, #14]
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f240 6104 	movw	r1, #1540	@ 0x604
 8002c30:	4618      	mov	r0, r3
 8002c32:	f001 f963 	bl	8003efc <CODEC_IO_Write>
 8002c36:	4603      	mov	r3, r0
 8002c38:	461a      	mov	r2, r3
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8002c40:	89fb      	ldrh	r3, [r7, #14]
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	2200      	movs	r2, #0
 8002c46:	f240 6105 	movw	r1, #1541	@ 0x605
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f001 f956 	bl	8003efc <CODEC_IO_Write>
 8002c50:	4603      	mov	r3, r0
 8002c52:	461a      	mov	r2, r3
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	4413      	add	r3, r2
 8002c58:	61fb      	str	r3, [r7, #28]
      break;
 8002c5a:	e004      	b.n	8002c66 <wm8994_Init+0x39e>
 8002c5c:	20002084 	.word	0x20002084
    }
  }
  else
  {
    outputEnabled = 0;
 8002c60:	4b99      	ldr	r3, [pc, #612]	@ (8002ec8 <wm8994_Init+0x600>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 8002c66:	8afb      	ldrh	r3, [r7, #22]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	f000 81ab 	beq.w	8002fc4 <wm8994_Init+0x6fc>
  {
    inputEnabled = 1;
 8002c6e:	4b97      	ldr	r3, [pc, #604]	@ (8002ecc <wm8994_Init+0x604>)
 8002c70:	2201      	movs	r2, #1
 8002c72:	601a      	str	r2, [r3, #0]
    switch (input_device)
 8002c74:	8afb      	ldrh	r3, [r7, #22]
 8002c76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c7a:	f000 8129 	beq.w	8002ed0 <wm8994_Init+0x608>
 8002c7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c82:	f300 819b 	bgt.w	8002fbc <wm8994_Init+0x6f4>
 8002c86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002c8a:	d05a      	beq.n	8002d42 <wm8994_Init+0x47a>
 8002c8c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002c90:	f300 8194 	bgt.w	8002fbc <wm8994_Init+0x6f4>
 8002c94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c98:	f000 80c6 	beq.w	8002e28 <wm8994_Init+0x560>
 8002c9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ca0:	f040 818c 	bne.w	8002fbc <wm8994_Init+0x6f4>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 8002ca4:	89fb      	ldrh	r3, [r7, #14]
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	f44f 6243 	mov.w	r2, #3120	@ 0xc30
 8002cac:	2104      	movs	r1, #4
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f001 f924 	bl	8003efc <CODEC_IO_Write>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	4413      	add	r3, r2
 8002cbc:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 8002cbe:	89fb      	ldrh	r3, [r7, #14]
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	22db      	movs	r2, #219	@ 0xdb
 8002cc4:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f001 f917 	bl	8003efc <CODEC_IO_Write>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	4413      	add	r3, r2
 8002cd6:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 8002cd8:	89fb      	ldrh	r3, [r7, #14]
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 8002ce0:	2102      	movs	r1, #2
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f001 f90a 	bl	8003efc <CODEC_IO_Write>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	461a      	mov	r2, r3
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	4413      	add	r3, r2
 8002cf0:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8002cf2:	89fb      	ldrh	r3, [r7, #14]
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	2202      	movs	r2, #2
 8002cf8:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f001 f8fd 	bl	8003efc <CODEC_IO_Write>
 8002d02:	4603      	mov	r3, r0
 8002d04:	461a      	mov	r2, r3
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	4413      	add	r3, r2
 8002d0a:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8002d0c:	89fb      	ldrh	r3, [r7, #14]
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	2202      	movs	r2, #2
 8002d12:	f240 6109 	movw	r1, #1545	@ 0x609
 8002d16:	4618      	mov	r0, r3
 8002d18:	f001 f8f0 	bl	8003efc <CODEC_IO_Write>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	461a      	mov	r2, r3
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	4413      	add	r3, r2
 8002d24:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 8002d26:	89fb      	ldrh	r3, [r7, #14]
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	220e      	movs	r2, #14
 8002d2c:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002d30:	4618      	mov	r0, r3
 8002d32:	f001 f8e3 	bl	8003efc <CODEC_IO_Write>
 8002d36:	4603      	mov	r3, r0
 8002d38:	461a      	mov	r2, r3
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	4413      	add	r3, r2
 8002d3e:	61fb      	str	r3, [r7, #28]
      break;
 8002d40:	e143      	b.n	8002fca <wm8994_Init+0x702>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 8002d42:	89fb      	ldrh	r3, [r7, #14]
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	2211      	movs	r2, #17
 8002d48:	2128      	movs	r1, #40	@ 0x28
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f001 f8d6 	bl	8003efc <CODEC_IO_Write>
 8002d50:	4603      	mov	r3, r0
 8002d52:	461a      	mov	r2, r3
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	4413      	add	r3, r2
 8002d58:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
 8002d5a:	89fb      	ldrh	r3, [r7, #14]
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	2235      	movs	r2, #53	@ 0x35
 8002d60:	2129      	movs	r1, #41	@ 0x29
 8002d62:	4618      	mov	r0, r3
 8002d64:	f001 f8ca 	bl	8003efc <CODEC_IO_Write>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	4413      	add	r3, r2
 8002d70:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
 8002d72:	89fb      	ldrh	r3, [r7, #14]
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2235      	movs	r2, #53	@ 0x35
 8002d78:	212a      	movs	r1, #42	@ 0x2a
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f001 f8be 	bl	8003efc <CODEC_IO_Write>
 8002d80:	4603      	mov	r3, r0
 8002d82:	461a      	mov	r2, r3
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	4413      	add	r3, r2
 8002d88:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 8002d8a:	89fb      	ldrh	r3, [r7, #14]
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	f240 3203 	movw	r2, #771	@ 0x303
 8002d92:	2104      	movs	r1, #4
 8002d94:	4618      	mov	r0, r3
 8002d96:	f001 f8b1 	bl	8003efc <CODEC_IO_Write>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	461a      	mov	r2, r3
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	4413      	add	r3, r2
 8002da2:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8002da4:	89fb      	ldrh	r3, [r7, #14]
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	22db      	movs	r2, #219	@ 0xdb
 8002daa:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8002dae:	4618      	mov	r0, r3
 8002db0:	f001 f8a4 	bl	8003efc <CODEC_IO_Write>
 8002db4:	4603      	mov	r3, r0
 8002db6:	461a      	mov	r2, r3
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	4413      	add	r3, r2
 8002dbc:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8002dbe:	89fb      	ldrh	r3, [r7, #14]
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	f246 3250 	movw	r2, #25424	@ 0x6350
 8002dc6:	2102      	movs	r1, #2
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f001 f897 	bl	8003efc <CODEC_IO_Write>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8002dd8:	89fb      	ldrh	r3, [r7, #14]
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	2202      	movs	r2, #2
 8002dde:	f240 6106 	movw	r1, #1542	@ 0x606
 8002de2:	4618      	mov	r0, r3
 8002de4:	f001 f88a 	bl	8003efc <CODEC_IO_Write>
 8002de8:	4603      	mov	r3, r0
 8002dea:	461a      	mov	r2, r3
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	4413      	add	r3, r2
 8002df0:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8002df2:	89fb      	ldrh	r3, [r7, #14]
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	2202      	movs	r2, #2
 8002df8:	f240 6107 	movw	r1, #1543	@ 0x607
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f001 f87d 	bl	8003efc <CODEC_IO_Write>
 8002e02:	4603      	mov	r3, r0
 8002e04:	461a      	mov	r2, r3
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	4413      	add	r3, r2
 8002e0a:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8002e0c:	89fb      	ldrh	r3, [r7, #14]
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	220d      	movs	r2, #13
 8002e12:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002e16:	4618      	mov	r0, r3
 8002e18:	f001 f870 	bl	8003efc <CODEC_IO_Write>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	461a      	mov	r2, r3
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	4413      	add	r3, r2
 8002e24:	61fb      	str	r3, [r7, #28]
      break;
 8002e26:	e0d0      	b.n	8002fca <wm8994_Init+0x702>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 8002e28:	89fb      	ldrh	r3, [r7, #14]
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	f44f 7243 	mov.w	r2, #780	@ 0x30c
 8002e30:	2104      	movs	r1, #4
 8002e32:	4618      	mov	r0, r3
 8002e34:	f001 f862 	bl	8003efc <CODEC_IO_Write>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	4413      	add	r3, r2
 8002e40:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8002e42:	89fb      	ldrh	r3, [r7, #14]
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	22db      	movs	r2, #219	@ 0xdb
 8002e48:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f001 f855 	bl	8003efc <CODEC_IO_Write>
 8002e52:	4603      	mov	r3, r0
 8002e54:	461a      	mov	r2, r3
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	4413      	add	r3, r2
 8002e5a:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8002e5c:	89fb      	ldrh	r3, [r7, #14]
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	f246 3250 	movw	r2, #25424	@ 0x6350
 8002e64:	2102      	movs	r1, #2
 8002e66:	4618      	mov	r0, r3
 8002e68:	f001 f848 	bl	8003efc <CODEC_IO_Write>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	461a      	mov	r2, r3
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	4413      	add	r3, r2
 8002e74:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8002e76:	89fb      	ldrh	r3, [r7, #14]
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	2202      	movs	r2, #2
 8002e7c:	f240 6106 	movw	r1, #1542	@ 0x606
 8002e80:	4618      	mov	r0, r3
 8002e82:	f001 f83b 	bl	8003efc <CODEC_IO_Write>
 8002e86:	4603      	mov	r3, r0
 8002e88:	461a      	mov	r2, r3
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	4413      	add	r3, r2
 8002e8e:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8002e90:	89fb      	ldrh	r3, [r7, #14]
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	2202      	movs	r2, #2
 8002e96:	f240 6107 	movw	r1, #1543	@ 0x607
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f001 f82e 	bl	8003efc <CODEC_IO_Write>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8002eaa:	89fb      	ldrh	r3, [r7, #14]
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	220d      	movs	r2, #13
 8002eb0:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f001 f821 	bl	8003efc <CODEC_IO_Write>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	4413      	add	r3, r2
 8002ec2:	61fb      	str	r3, [r7, #28]
      break; 
 8002ec4:	e081      	b.n	8002fca <wm8994_Init+0x702>
 8002ec6:	bf00      	nop
 8002ec8:	20002084 	.word	0x20002084
 8002ecc:	20002088 	.word	0x20002088
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 8002ed0:	89fb      	ldrh	r3, [r7, #14]
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	f640 723c 	movw	r2, #3900	@ 0xf3c
 8002ed8:	2104      	movs	r1, #4
 8002eda:	4618      	mov	r0, r3
 8002edc:	f001 f80e 	bl	8003efc <CODEC_IO_Write>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	4413      	add	r3, r2
 8002ee8:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 8002eea:	89fb      	ldrh	r3, [r7, #14]
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	22db      	movs	r2, #219	@ 0xdb
 8002ef0:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f001 f801 	bl	8003efc <CODEC_IO_Write>
 8002efa:	4603      	mov	r3, r0
 8002efc:	461a      	mov	r2, r3
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	4413      	add	r3, r2
 8002f02:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8002f04:	89fb      	ldrh	r3, [r7, #14]
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	22db      	movs	r2, #219	@ 0xdb
 8002f0a:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f000 fff4 	bl	8003efc <CODEC_IO_Write>
 8002f14:	4603      	mov	r3, r0
 8002f16:	461a      	mov	r2, r3
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	4413      	add	r3, r2
 8002f1c:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 8002f1e:	89fb      	ldrh	r3, [r7, #14]
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	f246 32a0 	movw	r2, #25504	@ 0x63a0
 8002f26:	2102      	movs	r1, #2
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f000 ffe7 	bl	8003efc <CODEC_IO_Write>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	461a      	mov	r2, r3
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	4413      	add	r3, r2
 8002f36:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 8002f38:	89fb      	ldrh	r3, [r7, #14]
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	2202      	movs	r2, #2
 8002f3e:	f240 6106 	movw	r1, #1542	@ 0x606
 8002f42:	4618      	mov	r0, r3
 8002f44:	f000 ffda 	bl	8003efc <CODEC_IO_Write>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	4413      	add	r3, r2
 8002f50:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8002f52:	89fb      	ldrh	r3, [r7, #14]
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	2202      	movs	r2, #2
 8002f58:	f240 6107 	movw	r1, #1543	@ 0x607
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f000 ffcd 	bl	8003efc <CODEC_IO_Write>
 8002f62:	4603      	mov	r3, r0
 8002f64:	461a      	mov	r2, r3
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	4413      	add	r3, r2
 8002f6a:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8002f6c:	89fb      	ldrh	r3, [r7, #14]
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	2202      	movs	r2, #2
 8002f72:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8002f76:	4618      	mov	r0, r3
 8002f78:	f000 ffc0 	bl	8003efc <CODEC_IO_Write>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	461a      	mov	r2, r3
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	4413      	add	r3, r2
 8002f84:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8002f86:	89fb      	ldrh	r3, [r7, #14]
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	2202      	movs	r2, #2
 8002f8c:	f240 6109 	movw	r1, #1545	@ 0x609
 8002f90:	4618      	mov	r0, r3
 8002f92:	f000 ffb3 	bl	8003efc <CODEC_IO_Write>
 8002f96:	4603      	mov	r3, r0
 8002f98:	461a      	mov	r2, r3
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	4413      	add	r3, r2
 8002f9e:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8002fa0:	89fb      	ldrh	r3, [r7, #14]
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	220d      	movs	r2, #13
 8002fa6:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002faa:	4618      	mov	r0, r3
 8002fac:	f000 ffa6 	bl	8003efc <CODEC_IO_Write>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	461a      	mov	r2, r3
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	4413      	add	r3, r2
 8002fb8:	61fb      	str	r3, [r7, #28]
      break;    
 8002fba:	e006      	b.n	8002fca <wm8994_Init+0x702>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	61fb      	str	r3, [r7, #28]
      break;
 8002fc2:	e002      	b.n	8002fca <wm8994_Init+0x702>
    }
  }
  else
  {
    inputEnabled = 0;
 8002fc4:	4ba4      	ldr	r3, [pc, #656]	@ (8003258 <wm8994_Init+0x990>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	4aa3      	ldr	r2, [pc, #652]	@ (800325c <wm8994_Init+0x994>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d079      	beq.n	80030c6 <wm8994_Init+0x7fe>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4aa1      	ldr	r2, [pc, #644]	@ (800325c <wm8994_Init+0x994>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	f200 80ad 	bhi.w	8003136 <wm8994_Init+0x86e>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d061      	beq.n	80030aa <wm8994_Init+0x7e2>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8002fec:	4293      	cmp	r3, r2
 8002fee:	f200 80a2 	bhi.w	8003136 <wm8994_Init+0x86e>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	f000 808e 	beq.w	800311a <wm8994_Init+0x852>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003004:	4293      	cmp	r3, r2
 8003006:	f200 8096 	bhi.w	8003136 <wm8994_Init+0x86e>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8003010:	d03d      	beq.n	800308e <wm8994_Init+0x7c6>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8003018:	f200 808d 	bhi.w	8003136 <wm8994_Init+0x86e>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003022:	4293      	cmp	r3, r2
 8003024:	d06b      	beq.n	80030fe <wm8994_Init+0x836>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f245 6222 	movw	r2, #22050	@ 0x5622
 800302c:	4293      	cmp	r3, r2
 800302e:	f200 8082 	bhi.w	8003136 <wm8994_Init+0x86e>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8003038:	d01b      	beq.n	8003072 <wm8994_Init+0x7aa>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8003040:	d879      	bhi.n	8003136 <wm8994_Init+0x86e>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8003048:	d005      	beq.n	8003056 <wm8994_Init+0x78e>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8003050:	4293      	cmp	r3, r2
 8003052:	d046      	beq.n	80030e2 <wm8994_Init+0x81a>
 8003054:	e06f      	b.n	8003136 <wm8994_Init+0x86e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8003056:	89fb      	ldrh	r3, [r7, #14]
 8003058:	b2db      	uxtb	r3, r3
 800305a:	2203      	movs	r2, #3
 800305c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003060:	4618      	mov	r0, r3
 8003062:	f000 ff4b 	bl	8003efc <CODEC_IO_Write>
 8003066:	4603      	mov	r3, r0
 8003068:	461a      	mov	r2, r3
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	4413      	add	r3, r2
 800306e:	61fb      	str	r3, [r7, #28]
    break;
 8003070:	e06f      	b.n	8003152 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8003072:	89fb      	ldrh	r3, [r7, #14]
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2233      	movs	r2, #51	@ 0x33
 8003078:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800307c:	4618      	mov	r0, r3
 800307e:	f000 ff3d 	bl	8003efc <CODEC_IO_Write>
 8003082:	4603      	mov	r3, r0
 8003084:	461a      	mov	r2, r3
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	4413      	add	r3, r2
 800308a:	61fb      	str	r3, [r7, #28]
    break;
 800308c:	e061      	b.n	8003152 <wm8994_Init+0x88a>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 800308e:	89fb      	ldrh	r3, [r7, #14]
 8003090:	b2db      	uxtb	r3, r3
 8003092:	2263      	movs	r2, #99	@ 0x63
 8003094:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003098:	4618      	mov	r0, r3
 800309a:	f000 ff2f 	bl	8003efc <CODEC_IO_Write>
 800309e:	4603      	mov	r3, r0
 80030a0:	461a      	mov	r2, r3
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	4413      	add	r3, r2
 80030a6:	61fb      	str	r3, [r7, #28]
    break;
 80030a8:	e053      	b.n	8003152 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80030aa:	89fb      	ldrh	r3, [r7, #14]
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	2283      	movs	r2, #131	@ 0x83
 80030b0:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80030b4:	4618      	mov	r0, r3
 80030b6:	f000 ff21 	bl	8003efc <CODEC_IO_Write>
 80030ba:	4603      	mov	r3, r0
 80030bc:	461a      	mov	r2, r3
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	4413      	add	r3, r2
 80030c2:	61fb      	str	r3, [r7, #28]
    break;
 80030c4:	e045      	b.n	8003152 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 80030c6:	89fb      	ldrh	r3, [r7, #14]
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	22a3      	movs	r2, #163	@ 0xa3
 80030cc:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80030d0:	4618      	mov	r0, r3
 80030d2:	f000 ff13 	bl	8003efc <CODEC_IO_Write>
 80030d6:	4603      	mov	r3, r0
 80030d8:	461a      	mov	r2, r3
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	4413      	add	r3, r2
 80030de:	61fb      	str	r3, [r7, #28]
    break;
 80030e0:	e037      	b.n	8003152 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 80030e2:	89fb      	ldrh	r3, [r7, #14]
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	2213      	movs	r2, #19
 80030e8:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80030ec:	4618      	mov	r0, r3
 80030ee:	f000 ff05 	bl	8003efc <CODEC_IO_Write>
 80030f2:	4603      	mov	r3, r0
 80030f4:	461a      	mov	r2, r3
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	4413      	add	r3, r2
 80030fa:	61fb      	str	r3, [r7, #28]
    break;
 80030fc:	e029      	b.n	8003152 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 80030fe:	89fb      	ldrh	r3, [r7, #14]
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2243      	movs	r2, #67	@ 0x43
 8003104:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003108:	4618      	mov	r0, r3
 800310a:	f000 fef7 	bl	8003efc <CODEC_IO_Write>
 800310e:	4603      	mov	r3, r0
 8003110:	461a      	mov	r2, r3
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	4413      	add	r3, r2
 8003116:	61fb      	str	r3, [r7, #28]
    break;
 8003118:	e01b      	b.n	8003152 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 800311a:	89fb      	ldrh	r3, [r7, #14]
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2273      	movs	r2, #115	@ 0x73
 8003120:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003124:	4618      	mov	r0, r3
 8003126:	f000 fee9 	bl	8003efc <CODEC_IO_Write>
 800312a:	4603      	mov	r3, r0
 800312c:	461a      	mov	r2, r3
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	4413      	add	r3, r2
 8003132:	61fb      	str	r3, [r7, #28]
    break; 
 8003134:	e00d      	b.n	8003152 <wm8994_Init+0x88a>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003136:	89fb      	ldrh	r3, [r7, #14]
 8003138:	b2db      	uxtb	r3, r3
 800313a:	2283      	movs	r2, #131	@ 0x83
 800313c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003140:	4618      	mov	r0, r3
 8003142:	f000 fedb 	bl	8003efc <CODEC_IO_Write>
 8003146:	4603      	mov	r3, r0
 8003148:	461a      	mov	r2, r3
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	4413      	add	r3, r2
 800314e:	61fb      	str	r3, [r7, #28]
    break; 
 8003150:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003152:	8afb      	ldrh	r3, [r7, #22]
 8003154:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003158:	d10e      	bne.n	8003178 <wm8994_Init+0x8b0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 800315a:	89fb      	ldrh	r3, [r7, #14]
 800315c:	b2db      	uxtb	r3, r3
 800315e:	f244 0218 	movw	r2, #16408	@ 0x4018
 8003162:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003166:	4618      	mov	r0, r3
 8003168:	f000 fec8 	bl	8003efc <CODEC_IO_Write>
 800316c:	4603      	mov	r3, r0
 800316e:	461a      	mov	r2, r3
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	4413      	add	r3, r2
 8003174:	61fb      	str	r3, [r7, #28]
 8003176:	e00d      	b.n	8003194 <wm8994_Init+0x8cc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 8003178:	89fb      	ldrh	r3, [r7, #14]
 800317a:	b2db      	uxtb	r3, r3
 800317c:	f244 0210 	movw	r2, #16400	@ 0x4010
 8003180:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003184:	4618      	mov	r0, r3
 8003186:	f000 feb9 	bl	8003efc <CODEC_IO_Write>
 800318a:	4603      	mov	r3, r0
 800318c:	461a      	mov	r2, r3
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	4413      	add	r3, r2
 8003192:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 8003194:	89fb      	ldrh	r3, [r7, #14]
 8003196:	b2db      	uxtb	r3, r3
 8003198:	2200      	movs	r2, #0
 800319a:	f240 3102 	movw	r1, #770	@ 0x302
 800319e:	4618      	mov	r0, r3
 80031a0:	f000 feac 	bl	8003efc <CODEC_IO_Write>
 80031a4:	4603      	mov	r3, r0
 80031a6:	461a      	mov	r2, r3
 80031a8:	69fb      	ldr	r3, [r7, #28]
 80031aa:	4413      	add	r3, r2
 80031ac:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 80031ae:	89fb      	ldrh	r3, [r7, #14]
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	220a      	movs	r2, #10
 80031b4:	f44f 7102 	mov.w	r1, #520	@ 0x208
 80031b8:	4618      	mov	r0, r3
 80031ba:	f000 fe9f 	bl	8003efc <CODEC_IO_Write>
 80031be:	4603      	mov	r3, r0
 80031c0:	461a      	mov	r2, r3
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	4413      	add	r3, r2
 80031c6:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 80031c8:	89fb      	ldrh	r3, [r7, #14]
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	2201      	movs	r2, #1
 80031ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80031d2:	4618      	mov	r0, r3
 80031d4:	f000 fe92 	bl	8003efc <CODEC_IO_Write>
 80031d8:	4603      	mov	r3, r0
 80031da:	461a      	mov	r2, r3
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	4413      	add	r3, r2
 80031e0:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 80031e2:	8b3b      	ldrh	r3, [r7, #24]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	f000 817b 	beq.w	80034e0 <wm8994_Init+0xc18>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 80031ea:	8b3b      	ldrh	r3, [r7, #24]
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d157      	bne.n	80032a0 <wm8994_Init+0x9d8>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 80031f0:	89fb      	ldrh	r3, [r7, #14]
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80031f8:	212d      	movs	r1, #45	@ 0x2d
 80031fa:	4618      	mov	r0, r3
 80031fc:	f000 fe7e 	bl	8003efc <CODEC_IO_Write>
 8003200:	4603      	mov	r3, r0
 8003202:	461a      	mov	r2, r3
 8003204:	69fb      	ldr	r3, [r7, #28]
 8003206:	4413      	add	r3, r2
 8003208:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 800320a:	89fb      	ldrh	r3, [r7, #14]
 800320c:	b2db      	uxtb	r3, r3
 800320e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003212:	212e      	movs	r1, #46	@ 0x2e
 8003214:	4618      	mov	r0, r3
 8003216:	f000 fe71 	bl	8003efc <CODEC_IO_Write>
 800321a:	4603      	mov	r3, r0
 800321c:	461a      	mov	r2, r3
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	4413      	add	r3, r2
 8003222:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 8003224:	4b0e      	ldr	r3, [pc, #56]	@ (8003260 <wm8994_Init+0x998>)
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d01b      	beq.n	8003264 <wm8994_Init+0x99c>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 800322c:	89fb      	ldrh	r3, [r7, #14]
 800322e:	b2db      	uxtb	r3, r3
 8003230:	f44f 4201 	mov.w	r2, #33024	@ 0x8100
 8003234:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003238:	4618      	mov	r0, r3
 800323a:	f000 fe5f 	bl	8003efc <CODEC_IO_Write>
 800323e:	4603      	mov	r3, r0
 8003240:	461a      	mov	r2, r3
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	4413      	add	r3, r2
 8003246:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 8003248:	4b05      	ldr	r3, [pc, #20]	@ (8003260 <wm8994_Init+0x998>)
 800324a:	2200      	movs	r2, #0
 800324c:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 800324e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003252:	f001 f829 	bl	80042a8 <AUDIO_IO_Delay>
 8003256:	e016      	b.n	8003286 <wm8994_Init+0x9be>
 8003258:	20002088 	.word	0x20002088
 800325c:	00017700 	.word	0x00017700
 8003260:	20000034 	.word	0x20000034
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 8003264:	89fb      	ldrh	r3, [r7, #14]
 8003266:	b2db      	uxtb	r3, r3
 8003268:	f248 1208 	movw	r2, #33032	@ 0x8108
 800326c:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003270:	4618      	mov	r0, r3
 8003272:	f000 fe43 	bl	8003efc <CODEC_IO_Write>
 8003276:	4603      	mov	r3, r0
 8003278:	461a      	mov	r2, r3
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	4413      	add	r3, r2
 800327e:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 8003280:	2032      	movs	r0, #50	@ 0x32
 8003282:	f001 f811 	bl	80042a8 <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 8003286:	89fb      	ldrh	r3, [r7, #14]
 8003288:	b2db      	uxtb	r3, r3
 800328a:	2200      	movs	r2, #0
 800328c:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003290:	4618      	mov	r0, r3
 8003292:	f000 fe33 	bl	8003efc <CODEC_IO_Write>
 8003296:	4603      	mov	r3, r0
 8003298:	461a      	mov	r2, r3
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	4413      	add	r3, r2
 800329e:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 80032a0:	89fb      	ldrh	r3, [r7, #14]
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80032a8:	2103      	movs	r1, #3
 80032aa:	4618      	mov	r0, r3
 80032ac:	f000 fe26 	bl	8003efc <CODEC_IO_Write>
 80032b0:	4603      	mov	r3, r0
 80032b2:	461a      	mov	r2, r3
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	4413      	add	r3, r2
 80032b8:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 80032ba:	89fb      	ldrh	r3, [r7, #14]
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2200      	movs	r2, #0
 80032c0:	2122      	movs	r1, #34	@ 0x22
 80032c2:	4618      	mov	r0, r3
 80032c4:	f000 fe1a 	bl	8003efc <CODEC_IO_Write>
 80032c8:	4603      	mov	r3, r0
 80032ca:	461a      	mov	r2, r3
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	4413      	add	r3, r2
 80032d0:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 80032d2:	89fb      	ldrh	r3, [r7, #14]
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2200      	movs	r2, #0
 80032d8:	2123      	movs	r1, #35	@ 0x23
 80032da:	4618      	mov	r0, r3
 80032dc:	f000 fe0e 	bl	8003efc <CODEC_IO_Write>
 80032e0:	4603      	mov	r3, r0
 80032e2:	461a      	mov	r2, r3
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	4413      	add	r3, r2
 80032e8:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 80032ea:	89fb      	ldrh	r3, [r7, #14]
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80032f2:	2136      	movs	r1, #54	@ 0x36
 80032f4:	4618      	mov	r0, r3
 80032f6:	f000 fe01 	bl	8003efc <CODEC_IO_Write>
 80032fa:	4603      	mov	r3, r0
 80032fc:	461a      	mov	r2, r3
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	4413      	add	r3, r2
 8003302:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 8003304:	89fb      	ldrh	r3, [r7, #14]
 8003306:	b2db      	uxtb	r3, r3
 8003308:	f243 0203 	movw	r2, #12291	@ 0x3003
 800330c:	2101      	movs	r1, #1
 800330e:	4618      	mov	r0, r3
 8003310:	f000 fdf4 	bl	8003efc <CODEC_IO_Write>
 8003314:	4603      	mov	r3, r0
 8003316:	461a      	mov	r2, r3
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	4413      	add	r3, r2
 800331c:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 800331e:	8afb      	ldrh	r3, [r7, #22]
 8003320:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003324:	d10d      	bne.n	8003342 <wm8994_Init+0xa7a>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 8003326:	89fb      	ldrh	r3, [r7, #14]
 8003328:	b2db      	uxtb	r3, r3
 800332a:	f240 2205 	movw	r2, #517	@ 0x205
 800332e:	2151      	movs	r1, #81	@ 0x51
 8003330:	4618      	mov	r0, r3
 8003332:	f000 fde3 	bl	8003efc <CODEC_IO_Write>
 8003336:	4603      	mov	r3, r0
 8003338:	461a      	mov	r2, r3
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	4413      	add	r3, r2
 800333e:	61fb      	str	r3, [r7, #28]
 8003340:	e00b      	b.n	800335a <wm8994_Init+0xa92>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 8003342:	89fb      	ldrh	r3, [r7, #14]
 8003344:	b2db      	uxtb	r3, r3
 8003346:	2205      	movs	r2, #5
 8003348:	2151      	movs	r1, #81	@ 0x51
 800334a:	4618      	mov	r0, r3
 800334c:	f000 fdd6 	bl	8003efc <CODEC_IO_Write>
 8003350:	4603      	mov	r3, r0
 8003352:	461a      	mov	r2, r3
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	4413      	add	r3, r2
 8003358:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 800335a:	8b7b      	ldrh	r3, [r7, #26]
 800335c:	f443 534c 	orr.w	r3, r3, #13056	@ 0x3300
 8003360:	f043 0303 	orr.w	r3, r3, #3
 8003364:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003366:	89fb      	ldrh	r3, [r7, #14]
 8003368:	b2db      	uxtb	r3, r3
 800336a:	8b7a      	ldrh	r2, [r7, #26]
 800336c:	2101      	movs	r1, #1
 800336e:	4618      	mov	r0, r3
 8003370:	f000 fdc4 	bl	8003efc <CODEC_IO_Write>
 8003374:	4603      	mov	r3, r0
 8003376:	461a      	mov	r2, r3
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	4413      	add	r3, r2
 800337c:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 800337e:	89fb      	ldrh	r3, [r7, #14]
 8003380:	b2db      	uxtb	r3, r3
 8003382:	2222      	movs	r2, #34	@ 0x22
 8003384:	2160      	movs	r1, #96	@ 0x60
 8003386:	4618      	mov	r0, r3
 8003388:	f000 fdb8 	bl	8003efc <CODEC_IO_Write>
 800338c:	4603      	mov	r3, r0
 800338e:	461a      	mov	r2, r3
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	4413      	add	r3, r2
 8003394:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 8003396:	89fb      	ldrh	r3, [r7, #14]
 8003398:	b2db      	uxtb	r3, r3
 800339a:	f649 7225 	movw	r2, #40741	@ 0x9f25
 800339e:	214c      	movs	r1, #76	@ 0x4c
 80033a0:	4618      	mov	r0, r3
 80033a2:	f000 fdab 	bl	8003efc <CODEC_IO_Write>
 80033a6:	4603      	mov	r3, r0
 80033a8:	461a      	mov	r2, r3
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	4413      	add	r3, r2
 80033ae:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 80033b0:	200f      	movs	r0, #15
 80033b2:	f000 ff79 	bl	80042a8 <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 80033b6:	89fb      	ldrh	r3, [r7, #14]
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	2201      	movs	r2, #1
 80033bc:	212d      	movs	r1, #45	@ 0x2d
 80033be:	4618      	mov	r0, r3
 80033c0:	f000 fd9c 	bl	8003efc <CODEC_IO_Write>
 80033c4:	4603      	mov	r3, r0
 80033c6:	461a      	mov	r2, r3
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	4413      	add	r3, r2
 80033cc:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 80033ce:	89fb      	ldrh	r3, [r7, #14]
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2201      	movs	r2, #1
 80033d4:	212e      	movs	r1, #46	@ 0x2e
 80033d6:	4618      	mov	r0, r3
 80033d8:	f000 fd90 	bl	8003efc <CODEC_IO_Write>
 80033dc:	4603      	mov	r3, r0
 80033de:	461a      	mov	r2, r3
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	4413      	add	r3, r2
 80033e4:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 80033e6:	89fb      	ldrh	r3, [r7, #14]
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	f44f 724c 	mov.w	r2, #816	@ 0x330
 80033ee:	2103      	movs	r1, #3
 80033f0:	4618      	mov	r0, r3
 80033f2:	f000 fd83 	bl	8003efc <CODEC_IO_Write>
 80033f6:	4603      	mov	r3, r0
 80033f8:	461a      	mov	r2, r3
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	4413      	add	r3, r2
 80033fe:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 8003400:	89fb      	ldrh	r3, [r7, #14]
 8003402:	b2db      	uxtb	r3, r3
 8003404:	2233      	movs	r2, #51	@ 0x33
 8003406:	2154      	movs	r1, #84	@ 0x54
 8003408:	4618      	mov	r0, r3
 800340a:	f000 fd77 	bl	8003efc <CODEC_IO_Write>
 800340e:	4603      	mov	r3, r0
 8003410:	461a      	mov	r2, r3
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	4413      	add	r3, r2
 8003416:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 8003418:	f240 1001 	movw	r0, #257	@ 0x101
 800341c:	f000 ff44 	bl	80042a8 <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 8003420:	89fb      	ldrh	r3, [r7, #14]
 8003422:	b2db      	uxtb	r3, r3
 8003424:	22ee      	movs	r2, #238	@ 0xee
 8003426:	2160      	movs	r1, #96	@ 0x60
 8003428:	4618      	mov	r0, r3
 800342a:	f000 fd67 	bl	8003efc <CODEC_IO_Write>
 800342e:	4603      	mov	r3, r0
 8003430:	461a      	mov	r2, r3
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	4413      	add	r3, r2
 8003436:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 8003438:	89fb      	ldrh	r3, [r7, #14]
 800343a:	b2db      	uxtb	r3, r3
 800343c:	22c0      	movs	r2, #192	@ 0xc0
 800343e:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 8003442:	4618      	mov	r0, r3
 8003444:	f000 fd5a 	bl	8003efc <CODEC_IO_Write>
 8003448:	4603      	mov	r3, r0
 800344a:	461a      	mov	r2, r3
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	4413      	add	r3, r2
 8003450:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 8003452:	89fb      	ldrh	r3, [r7, #14]
 8003454:	b2db      	uxtb	r3, r3
 8003456:	22c0      	movs	r2, #192	@ 0xc0
 8003458:	f240 6111 	movw	r1, #1553	@ 0x611
 800345c:	4618      	mov	r0, r3
 800345e:	f000 fd4d 	bl	8003efc <CODEC_IO_Write>
 8003462:	4603      	mov	r3, r0
 8003464:	461a      	mov	r2, r3
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	4413      	add	r3, r2
 800346a:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 800346c:	89fb      	ldrh	r3, [r7, #14]
 800346e:	b2db      	uxtb	r3, r3
 8003470:	2210      	movs	r2, #16
 8003472:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003476:	4618      	mov	r0, r3
 8003478:	f000 fd40 	bl	8003efc <CODEC_IO_Write>
 800347c:	4603      	mov	r3, r0
 800347e:	461a      	mov	r2, r3
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	4413      	add	r3, r2
 8003484:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 8003486:	89fb      	ldrh	r3, [r7, #14]
 8003488:	b2db      	uxtb	r3, r3
 800348a:	22c0      	movs	r2, #192	@ 0xc0
 800348c:	f240 6112 	movw	r1, #1554	@ 0x612
 8003490:	4618      	mov	r0, r3
 8003492:	f000 fd33 	bl	8003efc <CODEC_IO_Write>
 8003496:	4603      	mov	r3, r0
 8003498:	461a      	mov	r2, r3
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	4413      	add	r3, r2
 800349e:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 80034a0:	89fb      	ldrh	r3, [r7, #14]
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	22c0      	movs	r2, #192	@ 0xc0
 80034a6:	f240 6113 	movw	r1, #1555	@ 0x613
 80034aa:	4618      	mov	r0, r3
 80034ac:	f000 fd26 	bl	8003efc <CODEC_IO_Write>
 80034b0:	4603      	mov	r3, r0
 80034b2:	461a      	mov	r2, r3
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	4413      	add	r3, r2
 80034b8:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 80034ba:	89fb      	ldrh	r3, [r7, #14]
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2210      	movs	r2, #16
 80034c0:	f240 4122 	movw	r1, #1058	@ 0x422
 80034c4:	4618      	mov	r0, r3
 80034c6:	f000 fd19 	bl	8003efc <CODEC_IO_Write>
 80034ca:	4603      	mov	r3, r0
 80034cc:	461a      	mov	r2, r3
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	4413      	add	r3, r2
 80034d2:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 80034d4:	7afa      	ldrb	r2, [r7, #11]
 80034d6:	89fb      	ldrh	r3, [r7, #14]
 80034d8:	4611      	mov	r1, r2
 80034da:	4618      	mov	r0, r3
 80034dc:	f000 f984 	bl	80037e8 <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 80034e0:	8afb      	ldrh	r3, [r7, #22]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	f000 80a6 	beq.w	8003634 <wm8994_Init+0xd6c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 80034e8:	8afb      	ldrh	r3, [r7, #22]
 80034ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034ee:	d003      	beq.n	80034f8 <wm8994_Init+0xc30>
 80034f0:	8afb      	ldrh	r3, [r7, #22]
 80034f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034f6:	d12b      	bne.n	8003550 <wm8994_Init+0xc88>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 80034f8:	8b7b      	ldrh	r3, [r7, #26]
 80034fa:	f043 0313 	orr.w	r3, r3, #19
 80034fe:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003500:	89fb      	ldrh	r3, [r7, #14]
 8003502:	b2db      	uxtb	r3, r3
 8003504:	8b7a      	ldrh	r2, [r7, #26]
 8003506:	2101      	movs	r1, #1
 8003508:	4618      	mov	r0, r3
 800350a:	f000 fcf7 	bl	8003efc <CODEC_IO_Write>
 800350e:	4603      	mov	r3, r0
 8003510:	461a      	mov	r2, r3
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	4413      	add	r3, r2
 8003516:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8003518:	89fb      	ldrh	r3, [r7, #14]
 800351a:	b2db      	uxtb	r3, r3
 800351c:	2202      	movs	r2, #2
 800351e:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8003522:	4618      	mov	r0, r3
 8003524:	f000 fcea 	bl	8003efc <CODEC_IO_Write>
 8003528:	4603      	mov	r3, r0
 800352a:	461a      	mov	r2, r3
 800352c:	69fb      	ldr	r3, [r7, #28]
 800352e:	4413      	add	r3, r2
 8003530:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 8003532:	89fb      	ldrh	r3, [r7, #14]
 8003534:	b2db      	uxtb	r3, r3
 8003536:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 800353a:	f240 4111 	movw	r1, #1041	@ 0x411
 800353e:	4618      	mov	r0, r3
 8003540:	f000 fcdc 	bl	8003efc <CODEC_IO_Write>
 8003544:	4603      	mov	r3, r0
 8003546:	461a      	mov	r2, r3
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	4413      	add	r3, r2
 800354c:	61fb      	str	r3, [r7, #28]
 800354e:	e06b      	b.n	8003628 <wm8994_Init+0xd60>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003550:	8afb      	ldrh	r3, [r7, #22]
 8003552:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003556:	d139      	bne.n	80035cc <wm8994_Init+0xd04>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8003558:	8b7b      	ldrh	r3, [r7, #26]
 800355a:	f043 0313 	orr.w	r3, r3, #19
 800355e:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003560:	89fb      	ldrh	r3, [r7, #14]
 8003562:	b2db      	uxtb	r3, r3
 8003564:	8b7a      	ldrh	r2, [r7, #26]
 8003566:	2101      	movs	r1, #1
 8003568:	4618      	mov	r0, r3
 800356a:	f000 fcc7 	bl	8003efc <CODEC_IO_Write>
 800356e:	4603      	mov	r3, r0
 8003570:	461a      	mov	r2, r3
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	4413      	add	r3, r2
 8003576:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8003578:	89fb      	ldrh	r3, [r7, #14]
 800357a:	b2db      	uxtb	r3, r3
 800357c:	2202      	movs	r2, #2
 800357e:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8003582:	4618      	mov	r0, r3
 8003584:	f000 fcba 	bl	8003efc <CODEC_IO_Write>
 8003588:	4603      	mov	r3, r0
 800358a:	461a      	mov	r2, r3
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	4413      	add	r3, r2
 8003590:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8003592:	89fb      	ldrh	r3, [r7, #14]
 8003594:	b2db      	uxtb	r3, r3
 8003596:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 800359a:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 800359e:	4618      	mov	r0, r3
 80035a0:	f000 fcac 	bl	8003efc <CODEC_IO_Write>
 80035a4:	4603      	mov	r3, r0
 80035a6:	461a      	mov	r2, r3
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	4413      	add	r3, r2
 80035ac:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 80035ae:	89fb      	ldrh	r3, [r7, #14]
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 80035b6:	f240 4111 	movw	r1, #1041	@ 0x411
 80035ba:	4618      	mov	r0, r3
 80035bc:	f000 fc9e 	bl	8003efc <CODEC_IO_Write>
 80035c0:	4603      	mov	r3, r0
 80035c2:	461a      	mov	r2, r3
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	4413      	add	r3, r2
 80035c8:	61fb      	str	r3, [r7, #28]
 80035ca:	e02d      	b.n	8003628 <wm8994_Init+0xd60>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 80035cc:	8afb      	ldrh	r3, [r7, #22]
 80035ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035d2:	d003      	beq.n	80035dc <wm8994_Init+0xd14>
 80035d4:	8afb      	ldrh	r3, [r7, #22]
 80035d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035da:	d125      	bne.n	8003628 <wm8994_Init+0xd60>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 80035dc:	89fb      	ldrh	r3, [r7, #14]
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	220b      	movs	r2, #11
 80035e2:	2118      	movs	r1, #24
 80035e4:	4618      	mov	r0, r3
 80035e6:	f000 fc89 	bl	8003efc <CODEC_IO_Write>
 80035ea:	4603      	mov	r3, r0
 80035ec:	461a      	mov	r2, r3
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	4413      	add	r3, r2
 80035f2:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 80035f4:	89fb      	ldrh	r3, [r7, #14]
 80035f6:	b2db      	uxtb	r3, r3
 80035f8:	220b      	movs	r2, #11
 80035fa:	211a      	movs	r1, #26
 80035fc:	4618      	mov	r0, r3
 80035fe:	f000 fc7d 	bl	8003efc <CODEC_IO_Write>
 8003602:	4603      	mov	r3, r0
 8003604:	461a      	mov	r2, r3
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	4413      	add	r3, r2
 800360a:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 800360c:	89fb      	ldrh	r3, [r7, #14]
 800360e:	b2db      	uxtb	r3, r3
 8003610:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003614:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8003618:	4618      	mov	r0, r3
 800361a:	f000 fc6f 	bl	8003efc <CODEC_IO_Write>
 800361e:	4603      	mov	r3, r0
 8003620:	461a      	mov	r2, r3
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	4413      	add	r3, r2
 8003626:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8003628:	7afa      	ldrb	r2, [r7, #11]
 800362a:	89fb      	ldrh	r3, [r7, #14]
 800362c:	4611      	mov	r1, r2
 800362e:	4618      	mov	r0, r3
 8003630:	f000 f8da 	bl	80037e8 <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 8003634:	69fb      	ldr	r3, [r7, #28]
}
 8003636:	4618      	mov	r0, r3
 8003638:	3720      	adds	r7, #32
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop

08003640 <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8003644:	f000 fdd2 	bl	80041ec <AUDIO_IO_DeInit>
}
 8003648:	bf00      	nop
 800364a:	bd80      	pop	{r7, pc}

0800364c <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	4603      	mov	r3, r0
 8003654:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8003656:	f000 fdbf 	bl	80041d8 <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 800365a:	88fb      	ldrh	r3, [r7, #6]
 800365c:	b2db      	uxtb	r3, r3
 800365e:	2100      	movs	r1, #0
 8003660:	4618      	mov	r0, r3
 8003662:	f000 fdf5 	bl	8004250 <AUDIO_IO_Read>
 8003666:	4603      	mov	r3, r0
}
 8003668:	4618      	mov	r0, r3
 800366a:	3708      	adds	r7, #8
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}

08003670 <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b084      	sub	sp, #16
 8003674:	af00      	add	r7, sp, #0
 8003676:	4603      	mov	r3, r0
 8003678:	6039      	str	r1, [r7, #0]
 800367a:	80fb      	strh	r3, [r7, #6]
 800367c:	4613      	mov	r3, r2
 800367e:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8003680:	2300      	movs	r3, #0
 8003682:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8003684:	88fb      	ldrh	r3, [r7, #6]
 8003686:	2100      	movs	r1, #0
 8003688:	4618      	mov	r0, r3
 800368a:	f000 f9d1 	bl	8003a30 <wm8994_SetMute>
 800368e:	4602      	mov	r2, r0
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	4413      	add	r3, r2
 8003694:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8003696:	68fb      	ldr	r3, [r7, #12]
}
 8003698:	4618      	mov	r0, r3
 800369a:	3710      	adds	r7, #16
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	4603      	mov	r3, r0
 80036a8:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80036aa:	2300      	movs	r3, #0
 80036ac:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80036ae:	88fb      	ldrh	r3, [r7, #6]
 80036b0:	2101      	movs	r1, #1
 80036b2:	4618      	mov	r0, r3
 80036b4:	f000 f9bc 	bl	8003a30 <wm8994_SetMute>
 80036b8:	4602      	mov	r2, r0
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	4413      	add	r3, r2
 80036be:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 80036c0:	88fb      	ldrh	r3, [r7, #6]
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	2201      	movs	r2, #1
 80036c6:	2102      	movs	r1, #2
 80036c8:	4618      	mov	r0, r3
 80036ca:	f000 fc17 	bl	8003efc <CODEC_IO_Write>
 80036ce:	4603      	mov	r3, r0
 80036d0:	461a      	mov	r2, r3
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	4413      	add	r3, r2
 80036d6:	60fb      	str	r3, [r7, #12]
 
  return counter;
 80036d8:	68fb      	ldr	r3, [r7, #12]
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3710      	adds	r7, #16
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}

080036e2 <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 80036e2:	b580      	push	{r7, lr}
 80036e4:	b084      	sub	sp, #16
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	4603      	mov	r3, r0
 80036ea:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80036ec:	2300      	movs	r3, #0
 80036ee:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80036f0:	88fb      	ldrh	r3, [r7, #6]
 80036f2:	2100      	movs	r1, #0
 80036f4:	4618      	mov	r0, r3
 80036f6:	f000 f99b 	bl	8003a30 <wm8994_SetMute>
 80036fa:	4602      	mov	r2, r0
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	4413      	add	r3, r2
 8003700:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8003702:	68fb      	ldr	r3, [r7, #12]
}
 8003704:	4618      	mov	r0, r3
 8003706:	3710      	adds	r7, #16
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	4603      	mov	r3, r0
 8003714:	6039      	str	r1, [r7, #0]
 8003716:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003718:	2300      	movs	r3, #0
 800371a:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 800371c:	4b31      	ldr	r3, [pc, #196]	@ (80037e4 <wm8994_Stop+0xd8>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d05a      	beq.n	80037da <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8003724:	88fb      	ldrh	r3, [r7, #6]
 8003726:	2101      	movs	r1, #1
 8003728:	4618      	mov	r0, r3
 800372a:	f000 f981 	bl	8003a30 <wm8994_SetMute>
 800372e:	4602      	mov	r2, r0
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	4413      	add	r3, r2
 8003734:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	2b02      	cmp	r3, #2
 800373a:	d04e      	beq.n	80037da <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 800373c:	88fb      	ldrh	r3, [r7, #6]
 800373e:	b2db      	uxtb	r3, r3
 8003740:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003744:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003748:	4618      	mov	r0, r3
 800374a:	f000 fbd7 	bl	8003efc <CODEC_IO_Write>
 800374e:	4603      	mov	r3, r0
 8003750:	461a      	mov	r2, r3
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	4413      	add	r3, r2
 8003756:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8003758:	88fb      	ldrh	r3, [r7, #6]
 800375a:	b2db      	uxtb	r3, r3
 800375c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003760:	f240 4122 	movw	r1, #1058	@ 0x422
 8003764:	4618      	mov	r0, r3
 8003766:	f000 fbc9 	bl	8003efc <CODEC_IO_Write>
 800376a:	4603      	mov	r3, r0
 800376c:	461a      	mov	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	4413      	add	r3, r2
 8003772:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 8003774:	88fb      	ldrh	r3, [r7, #6]
 8003776:	b2db      	uxtb	r3, r3
 8003778:	2200      	movs	r2, #0
 800377a:	212d      	movs	r1, #45	@ 0x2d
 800377c:	4618      	mov	r0, r3
 800377e:	f000 fbbd 	bl	8003efc <CODEC_IO_Write>
 8003782:	4603      	mov	r3, r0
 8003784:	461a      	mov	r2, r3
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	4413      	add	r3, r2
 800378a:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 800378c:	88fb      	ldrh	r3, [r7, #6]
 800378e:	b2db      	uxtb	r3, r3
 8003790:	2200      	movs	r2, #0
 8003792:	212e      	movs	r1, #46	@ 0x2e
 8003794:	4618      	mov	r0, r3
 8003796:	f000 fbb1 	bl	8003efc <CODEC_IO_Write>
 800379a:	4603      	mov	r3, r0
 800379c:	461a      	mov	r2, r3
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	4413      	add	r3, r2
 80037a2:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 80037a4:	88fb      	ldrh	r3, [r7, #6]
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	2200      	movs	r2, #0
 80037aa:	2105      	movs	r1, #5
 80037ac:	4618      	mov	r0, r3
 80037ae:	f000 fba5 	bl	8003efc <CODEC_IO_Write>
 80037b2:	4603      	mov	r3, r0
 80037b4:	461a      	mov	r2, r3
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	4413      	add	r3, r2
 80037ba:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 80037bc:	88fb      	ldrh	r3, [r7, #6]
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	2200      	movs	r2, #0
 80037c2:	2100      	movs	r1, #0
 80037c4:	4618      	mov	r0, r3
 80037c6:	f000 fb99 	bl	8003efc <CODEC_IO_Write>
 80037ca:	4603      	mov	r3, r0
 80037cc:	461a      	mov	r2, r3
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	4413      	add	r3, r2
 80037d2:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 80037d4:	4b03      	ldr	r3, [pc, #12]	@ (80037e4 <wm8994_Stop+0xd8>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 80037da:	68fb      	ldr	r3, [r7, #12]
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3710      	adds	r7, #16
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	20002084 	.word	0x20002084

080037e8 <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	4603      	mov	r3, r0
 80037f0:	460a      	mov	r2, r1
 80037f2:	80fb      	strh	r3, [r7, #6]
 80037f4:	4613      	mov	r3, r2
 80037f6:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 80037f8:	2300      	movs	r3, #0
 80037fa:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 80037fc:	797b      	ldrb	r3, [r7, #5]
 80037fe:	2b64      	cmp	r3, #100	@ 0x64
 8003800:	d80b      	bhi.n	800381a <wm8994_SetVolume+0x32>
 8003802:	797a      	ldrb	r2, [r7, #5]
 8003804:	4613      	mov	r3, r2
 8003806:	019b      	lsls	r3, r3, #6
 8003808:	1a9b      	subs	r3, r3, r2
 800380a:	4a86      	ldr	r2, [pc, #536]	@ (8003a24 <wm8994_SetVolume+0x23c>)
 800380c:	fb82 1203 	smull	r1, r2, r2, r3
 8003810:	1152      	asrs	r2, r2, #5
 8003812:	17db      	asrs	r3, r3, #31
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	b2db      	uxtb	r3, r3
 8003818:	e000      	b.n	800381c <wm8994_SetVolume+0x34>
 800381a:	2364      	movs	r3, #100	@ 0x64
 800381c:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 800381e:	4b82      	ldr	r3, [pc, #520]	@ (8003a28 <wm8994_SetVolume+0x240>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2b00      	cmp	r3, #0
 8003824:	f000 809b 	beq.w	800395e <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 8003828:	7afb      	ldrb	r3, [r7, #11]
 800382a:	2b3e      	cmp	r3, #62	@ 0x3e
 800382c:	d93d      	bls.n	80038aa <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800382e:	88fb      	ldrh	r3, [r7, #6]
 8003830:	2100      	movs	r1, #0
 8003832:	4618      	mov	r0, r3
 8003834:	f000 f8fc 	bl	8003a30 <wm8994_SetMute>
 8003838:	4602      	mov	r2, r0
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	4413      	add	r3, r2
 800383e:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 8003840:	88fb      	ldrh	r3, [r7, #6]
 8003842:	b2db      	uxtb	r3, r3
 8003844:	f240 127f 	movw	r2, #383	@ 0x17f
 8003848:	211c      	movs	r1, #28
 800384a:	4618      	mov	r0, r3
 800384c:	f000 fb56 	bl	8003efc <CODEC_IO_Write>
 8003850:	4603      	mov	r3, r0
 8003852:	461a      	mov	r2, r3
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	4413      	add	r3, r2
 8003858:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 800385a:	88fb      	ldrh	r3, [r7, #6]
 800385c:	b2db      	uxtb	r3, r3
 800385e:	f240 127f 	movw	r2, #383	@ 0x17f
 8003862:	211d      	movs	r1, #29
 8003864:	4618      	mov	r0, r3
 8003866:	f000 fb49 	bl	8003efc <CODEC_IO_Write>
 800386a:	4603      	mov	r3, r0
 800386c:	461a      	mov	r2, r3
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	4413      	add	r3, r2
 8003872:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 8003874:	88fb      	ldrh	r3, [r7, #6]
 8003876:	b2db      	uxtb	r3, r3
 8003878:	f240 127f 	movw	r2, #383	@ 0x17f
 800387c:	2126      	movs	r1, #38	@ 0x26
 800387e:	4618      	mov	r0, r3
 8003880:	f000 fb3c 	bl	8003efc <CODEC_IO_Write>
 8003884:	4603      	mov	r3, r0
 8003886:	461a      	mov	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	4413      	add	r3, r2
 800388c:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 800388e:	88fb      	ldrh	r3, [r7, #6]
 8003890:	b2db      	uxtb	r3, r3
 8003892:	f240 127f 	movw	r2, #383	@ 0x17f
 8003896:	2127      	movs	r1, #39	@ 0x27
 8003898:	4618      	mov	r0, r3
 800389a:	f000 fb2f 	bl	8003efc <CODEC_IO_Write>
 800389e:	4603      	mov	r3, r0
 80038a0:	461a      	mov	r2, r3
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	4413      	add	r3, r2
 80038a6:	60fb      	str	r3, [r7, #12]
 80038a8:	e059      	b.n	800395e <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 80038aa:	797b      	ldrb	r3, [r7, #5]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d109      	bne.n	80038c4 <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80038b0:	88fb      	ldrh	r3, [r7, #6]
 80038b2:	2101      	movs	r1, #1
 80038b4:	4618      	mov	r0, r3
 80038b6:	f000 f8bb 	bl	8003a30 <wm8994_SetMute>
 80038ba:	4602      	mov	r2, r0
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	4413      	add	r3, r2
 80038c0:	60fb      	str	r3, [r7, #12]
 80038c2:	e04c      	b.n	800395e <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80038c4:	88fb      	ldrh	r3, [r7, #6]
 80038c6:	2100      	movs	r1, #0
 80038c8:	4618      	mov	r0, r3
 80038ca:	f000 f8b1 	bl	8003a30 <wm8994_SetMute>
 80038ce:	4602      	mov	r2, r0
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	4413      	add	r3, r2
 80038d4:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 80038d6:	88fb      	ldrh	r3, [r7, #6]
 80038d8:	b2d8      	uxtb	r0, r3
 80038da:	7afb      	ldrb	r3, [r7, #11]
 80038dc:	b21b      	sxth	r3, r3
 80038de:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 80038e2:	b21b      	sxth	r3, r3
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	461a      	mov	r2, r3
 80038e8:	211c      	movs	r1, #28
 80038ea:	f000 fb07 	bl	8003efc <CODEC_IO_Write>
 80038ee:	4603      	mov	r3, r0
 80038f0:	461a      	mov	r2, r3
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	4413      	add	r3, r2
 80038f6:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 80038f8:	88fb      	ldrh	r3, [r7, #6]
 80038fa:	b2d8      	uxtb	r0, r3
 80038fc:	7afb      	ldrb	r3, [r7, #11]
 80038fe:	b21b      	sxth	r3, r3
 8003900:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8003904:	b21b      	sxth	r3, r3
 8003906:	b29b      	uxth	r3, r3
 8003908:	461a      	mov	r2, r3
 800390a:	211d      	movs	r1, #29
 800390c:	f000 faf6 	bl	8003efc <CODEC_IO_Write>
 8003910:	4603      	mov	r3, r0
 8003912:	461a      	mov	r2, r3
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	4413      	add	r3, r2
 8003918:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 800391a:	88fb      	ldrh	r3, [r7, #6]
 800391c:	b2d8      	uxtb	r0, r3
 800391e:	7afb      	ldrb	r3, [r7, #11]
 8003920:	b21b      	sxth	r3, r3
 8003922:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8003926:	b21b      	sxth	r3, r3
 8003928:	b29b      	uxth	r3, r3
 800392a:	461a      	mov	r2, r3
 800392c:	2126      	movs	r1, #38	@ 0x26
 800392e:	f000 fae5 	bl	8003efc <CODEC_IO_Write>
 8003932:	4603      	mov	r3, r0
 8003934:	461a      	mov	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	4413      	add	r3, r2
 800393a:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 800393c:	88fb      	ldrh	r3, [r7, #6]
 800393e:	b2d8      	uxtb	r0, r3
 8003940:	7afb      	ldrb	r3, [r7, #11]
 8003942:	b21b      	sxth	r3, r3
 8003944:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8003948:	b21b      	sxth	r3, r3
 800394a:	b29b      	uxth	r3, r3
 800394c:	461a      	mov	r2, r3
 800394e:	2127      	movs	r1, #39	@ 0x27
 8003950:	f000 fad4 	bl	8003efc <CODEC_IO_Write>
 8003954:	4603      	mov	r3, r0
 8003956:	461a      	mov	r2, r3
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	4413      	add	r3, r2
 800395c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 800395e:	4b33      	ldr	r3, [pc, #204]	@ (8003a2c <wm8994_SetVolume+0x244>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d059      	beq.n	8003a1a <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 8003966:	797b      	ldrb	r3, [r7, #5]
 8003968:	2b63      	cmp	r3, #99	@ 0x63
 800396a:	d80c      	bhi.n	8003986 <wm8994_SetVolume+0x19e>
 800396c:	797a      	ldrb	r2, [r7, #5]
 800396e:	4613      	mov	r3, r2
 8003970:	011b      	lsls	r3, r3, #4
 8003972:	1a9b      	subs	r3, r3, r2
 8003974:	011b      	lsls	r3, r3, #4
 8003976:	4a2b      	ldr	r2, [pc, #172]	@ (8003a24 <wm8994_SetVolume+0x23c>)
 8003978:	fb82 1203 	smull	r1, r2, r2, r3
 800397c:	1152      	asrs	r2, r2, #5
 800397e:	17db      	asrs	r3, r3, #31
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	b2db      	uxtb	r3, r3
 8003984:	e000      	b.n	8003988 <wm8994_SetVolume+0x1a0>
 8003986:	23ef      	movs	r3, #239	@ 0xef
 8003988:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 800398a:	88fb      	ldrh	r3, [r7, #6]
 800398c:	b2d8      	uxtb	r0, r3
 800398e:	7afb      	ldrb	r3, [r7, #11]
 8003990:	b21b      	sxth	r3, r3
 8003992:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003996:	b21b      	sxth	r3, r3
 8003998:	b29b      	uxth	r3, r3
 800399a:	461a      	mov	r2, r3
 800399c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80039a0:	f000 faac 	bl	8003efc <CODEC_IO_Write>
 80039a4:	4603      	mov	r3, r0
 80039a6:	461a      	mov	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	4413      	add	r3, r2
 80039ac:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 80039ae:	88fb      	ldrh	r3, [r7, #6]
 80039b0:	b2d8      	uxtb	r0, r3
 80039b2:	7afb      	ldrb	r3, [r7, #11]
 80039b4:	b21b      	sxth	r3, r3
 80039b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039ba:	b21b      	sxth	r3, r3
 80039bc:	b29b      	uxth	r3, r3
 80039be:	461a      	mov	r2, r3
 80039c0:	f240 4101 	movw	r1, #1025	@ 0x401
 80039c4:	f000 fa9a 	bl	8003efc <CODEC_IO_Write>
 80039c8:	4603      	mov	r3, r0
 80039ca:	461a      	mov	r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	4413      	add	r3, r2
 80039d0:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 80039d2:	88fb      	ldrh	r3, [r7, #6]
 80039d4:	b2d8      	uxtb	r0, r3
 80039d6:	7afb      	ldrb	r3, [r7, #11]
 80039d8:	b21b      	sxth	r3, r3
 80039da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039de:	b21b      	sxth	r3, r3
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	461a      	mov	r2, r3
 80039e4:	f240 4104 	movw	r1, #1028	@ 0x404
 80039e8:	f000 fa88 	bl	8003efc <CODEC_IO_Write>
 80039ec:	4603      	mov	r3, r0
 80039ee:	461a      	mov	r2, r3
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	4413      	add	r3, r2
 80039f4:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 80039f6:	88fb      	ldrh	r3, [r7, #6]
 80039f8:	b2d8      	uxtb	r0, r3
 80039fa:	7afb      	ldrb	r3, [r7, #11]
 80039fc:	b21b      	sxth	r3, r3
 80039fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a02:	b21b      	sxth	r3, r3
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	461a      	mov	r2, r3
 8003a08:	f240 4105 	movw	r1, #1029	@ 0x405
 8003a0c:	f000 fa76 	bl	8003efc <CODEC_IO_Write>
 8003a10:	4603      	mov	r3, r0
 8003a12:	461a      	mov	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	4413      	add	r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3710      	adds	r7, #16
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	51eb851f 	.word	0x51eb851f
 8003a28:	20002084 	.word	0x20002084
 8003a2c:	20002088 	.word	0x20002088

08003a30 <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	4603      	mov	r3, r0
 8003a38:	6039      	str	r1, [r7, #0]
 8003a3a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 8003a40:	4b21      	ldr	r3, [pc, #132]	@ (8003ac8 <wm8994_SetMute+0x98>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d039      	beq.n	8003abc <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d11c      	bne.n	8003a88 <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8003a4e:	88fb      	ldrh	r3, [r7, #6]
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a56:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f000 fa4e 	bl	8003efc <CODEC_IO_Write>
 8003a60:	4603      	mov	r3, r0
 8003a62:	461a      	mov	r2, r3
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	4413      	add	r3, r2
 8003a68:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8003a6a:	88fb      	ldrh	r3, [r7, #6]
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a72:	f240 4122 	movw	r1, #1058	@ 0x422
 8003a76:	4618      	mov	r0, r3
 8003a78:	f000 fa40 	bl	8003efc <CODEC_IO_Write>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	461a      	mov	r2, r3
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	4413      	add	r3, r2
 8003a84:	60fb      	str	r3, [r7, #12]
 8003a86:	e019      	b.n	8003abc <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8003a88:	88fb      	ldrh	r3, [r7, #6]
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	2210      	movs	r2, #16
 8003a8e:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003a92:	4618      	mov	r0, r3
 8003a94:	f000 fa32 	bl	8003efc <CODEC_IO_Write>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	4413      	add	r3, r2
 8003aa0:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8003aa2:	88fb      	ldrh	r3, [r7, #6]
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	2210      	movs	r2, #16
 8003aa8:	f240 4122 	movw	r1, #1058	@ 0x422
 8003aac:	4618      	mov	r0, r3
 8003aae:	f000 fa25 	bl	8003efc <CODEC_IO_Write>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	4413      	add	r3, r2
 8003aba:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 8003abc:	68fb      	ldr	r3, [r7, #12]
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3710      	adds	r7, #16
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	20002084 	.word	0x20002084

08003acc <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	460a      	mov	r2, r1
 8003ad6:	80fb      	strh	r3, [r7, #6]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8003adc:	2300      	movs	r3, #0
 8003ade:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8003ae0:	797b      	ldrb	r3, [r7, #5]
 8003ae2:	2b03      	cmp	r3, #3
 8003ae4:	f000 808c 	beq.w	8003c00 <wm8994_SetOutputMode+0x134>
 8003ae8:	2b03      	cmp	r3, #3
 8003aea:	f300 80cb 	bgt.w	8003c84 <wm8994_SetOutputMode+0x1b8>
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d002      	beq.n	8003af8 <wm8994_SetOutputMode+0x2c>
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d042      	beq.n	8003b7c <wm8994_SetOutputMode+0xb0>
 8003af6:	e0c5      	b.n	8003c84 <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8003af8:	88fb      	ldrh	r3, [r7, #6]
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8003b00:	2105      	movs	r1, #5
 8003b02:	4618      	mov	r0, r3
 8003b04:	f000 f9fa 	bl	8003efc <CODEC_IO_Write>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	4413      	add	r3, r2
 8003b10:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 8003b12:	88fb      	ldrh	r3, [r7, #6]
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	2200      	movs	r2, #0
 8003b18:	f240 6101 	movw	r1, #1537	@ 0x601
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f000 f9ed 	bl	8003efc <CODEC_IO_Write>
 8003b22:	4603      	mov	r3, r0
 8003b24:	461a      	mov	r2, r3
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	4413      	add	r3, r2
 8003b2a:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8003b2c:	88fb      	ldrh	r3, [r7, #6]
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	2200      	movs	r2, #0
 8003b32:	f240 6102 	movw	r1, #1538	@ 0x602
 8003b36:	4618      	mov	r0, r3
 8003b38:	f000 f9e0 	bl	8003efc <CODEC_IO_Write>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	461a      	mov	r2, r3
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	4413      	add	r3, r2
 8003b44:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8003b46:	88fb      	ldrh	r3, [r7, #6]
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	2202      	movs	r2, #2
 8003b4c:	f240 6104 	movw	r1, #1540	@ 0x604
 8003b50:	4618      	mov	r0, r3
 8003b52:	f000 f9d3 	bl	8003efc <CODEC_IO_Write>
 8003b56:	4603      	mov	r3, r0
 8003b58:	461a      	mov	r2, r3
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	4413      	add	r3, r2
 8003b5e:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8003b60:	88fb      	ldrh	r3, [r7, #6]
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	2202      	movs	r2, #2
 8003b66:	f240 6105 	movw	r1, #1541	@ 0x605
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f000 f9c6 	bl	8003efc <CODEC_IO_Write>
 8003b70:	4603      	mov	r3, r0
 8003b72:	461a      	mov	r2, r3
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	4413      	add	r3, r2
 8003b78:	60fb      	str	r3, [r7, #12]
    break;
 8003b7a:	e0c5      	b.n	8003d08 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8003b7c:	88fb      	ldrh	r3, [r7, #6]
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	f240 3203 	movw	r2, #771	@ 0x303
 8003b84:	2105      	movs	r1, #5
 8003b86:	4618      	mov	r0, r3
 8003b88:	f000 f9b8 	bl	8003efc <CODEC_IO_Write>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	461a      	mov	r2, r3
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	4413      	add	r3, r2
 8003b94:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8003b96:	88fb      	ldrh	r3, [r7, #6]
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f240 6101 	movw	r1, #1537	@ 0x601
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f000 f9ab 	bl	8003efc <CODEC_IO_Write>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	461a      	mov	r2, r3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	4413      	add	r3, r2
 8003bae:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003bb0:	88fb      	ldrh	r3, [r7, #6]
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	f240 6102 	movw	r1, #1538	@ 0x602
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f000 f99e 	bl	8003efc <CODEC_IO_Write>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4413      	add	r3, r2
 8003bc8:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8003bca:	88fb      	ldrh	r3, [r7, #6]
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f240 6104 	movw	r1, #1540	@ 0x604
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f000 f991 	bl	8003efc <CODEC_IO_Write>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	461a      	mov	r2, r3
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	4413      	add	r3, r2
 8003be2:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8003be4:	88fb      	ldrh	r3, [r7, #6]
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	2200      	movs	r2, #0
 8003bea:	f240 6105 	movw	r1, #1541	@ 0x605
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f000 f984 	bl	8003efc <CODEC_IO_Write>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	4413      	add	r3, r2
 8003bfc:	60fb      	str	r3, [r7, #12]
    break;
 8003bfe:	e083      	b.n	8003d08 <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8003c00:	88fb      	ldrh	r3, [r7, #6]
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8003c08:	2105      	movs	r1, #5
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f000 f976 	bl	8003efc <CODEC_IO_Write>
 8003c10:	4603      	mov	r3, r0
 8003c12:	461a      	mov	r2, r3
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	4413      	add	r3, r2
 8003c18:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8003c1a:	88fb      	ldrh	r3, [r7, #6]
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f240 6101 	movw	r1, #1537	@ 0x601
 8003c24:	4618      	mov	r0, r3
 8003c26:	f000 f969 	bl	8003efc <CODEC_IO_Write>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	461a      	mov	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	4413      	add	r3, r2
 8003c32:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003c34:	88fb      	ldrh	r3, [r7, #6]
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	2201      	movs	r2, #1
 8003c3a:	f240 6102 	movw	r1, #1538	@ 0x602
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f000 f95c 	bl	8003efc <CODEC_IO_Write>
 8003c44:	4603      	mov	r3, r0
 8003c46:	461a      	mov	r2, r3
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	4413      	add	r3, r2
 8003c4c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8003c4e:	88fb      	ldrh	r3, [r7, #6]
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	2202      	movs	r2, #2
 8003c54:	f240 6104 	movw	r1, #1540	@ 0x604
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f000 f94f 	bl	8003efc <CODEC_IO_Write>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	461a      	mov	r2, r3
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	4413      	add	r3, r2
 8003c66:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8003c68:	88fb      	ldrh	r3, [r7, #6]
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	2202      	movs	r2, #2
 8003c6e:	f240 6105 	movw	r1, #1541	@ 0x605
 8003c72:	4618      	mov	r0, r3
 8003c74:	f000 f942 	bl	8003efc <CODEC_IO_Write>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	4413      	add	r3, r2
 8003c80:	60fb      	str	r3, [r7, #12]
    break;
 8003c82:	e041      	b.n	8003d08 <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8003c84:	88fb      	ldrh	r3, [r7, #6]
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	f240 3203 	movw	r2, #771	@ 0x303
 8003c8c:	2105      	movs	r1, #5
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f000 f934 	bl	8003efc <CODEC_IO_Write>
 8003c94:	4603      	mov	r3, r0
 8003c96:	461a      	mov	r2, r3
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	4413      	add	r3, r2
 8003c9c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8003c9e:	88fb      	ldrh	r3, [r7, #6]
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f240 6101 	movw	r1, #1537	@ 0x601
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f000 f927 	bl	8003efc <CODEC_IO_Write>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	4413      	add	r3, r2
 8003cb6:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003cb8:	88fb      	ldrh	r3, [r7, #6]
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	f240 6102 	movw	r1, #1538	@ 0x602
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f000 f91a 	bl	8003efc <CODEC_IO_Write>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	461a      	mov	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	4413      	add	r3, r2
 8003cd0:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8003cd2:	88fb      	ldrh	r3, [r7, #6]
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f240 6104 	movw	r1, #1540	@ 0x604
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f000 f90d 	bl	8003efc <CODEC_IO_Write>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	4413      	add	r3, r2
 8003cea:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8003cec:	88fb      	ldrh	r3, [r7, #6]
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f240 6105 	movw	r1, #1541	@ 0x605
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f000 f900 	bl	8003efc <CODEC_IO_Write>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	461a      	mov	r2, r3
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	4413      	add	r3, r2
 8003d04:	60fb      	str	r3, [r7, #12]
    break;    
 8003d06:	bf00      	nop
  }  
  return counter;
 8003d08:	68fb      	ldr	r3, [r7, #12]
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3710      	adds	r7, #16
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
	...

08003d14 <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	6039      	str	r1, [r7, #0]
 8003d1e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003d20:	2300      	movs	r3, #0
 8003d22:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	4a64      	ldr	r2, [pc, #400]	@ (8003eb8 <wm8994_SetFrequency+0x1a4>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d079      	beq.n	8003e20 <wm8994_SetFrequency+0x10c>
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	4a62      	ldr	r2, [pc, #392]	@ (8003eb8 <wm8994_SetFrequency+0x1a4>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	f200 80ad 	bhi.w	8003e90 <wm8994_SetFrequency+0x17c>
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d061      	beq.n	8003e04 <wm8994_SetFrequency+0xf0>
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8003d46:	4293      	cmp	r3, r2
 8003d48:	f200 80a2 	bhi.w	8003e90 <wm8994_SetFrequency+0x17c>
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003d52:	4293      	cmp	r3, r2
 8003d54:	f000 808e 	beq.w	8003e74 <wm8994_SetFrequency+0x160>
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	f200 8096 	bhi.w	8003e90 <wm8994_SetFrequency+0x17c>
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8003d6a:	d03d      	beq.n	8003de8 <wm8994_SetFrequency+0xd4>
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8003d72:	f200 808d 	bhi.w	8003e90 <wm8994_SetFrequency+0x17c>
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d06b      	beq.n	8003e58 <wm8994_SetFrequency+0x144>
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003d86:	4293      	cmp	r3, r2
 8003d88:	f200 8082 	bhi.w	8003e90 <wm8994_SetFrequency+0x17c>
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8003d92:	d01b      	beq.n	8003dcc <wm8994_SetFrequency+0xb8>
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8003d9a:	d879      	bhi.n	8003e90 <wm8994_SetFrequency+0x17c>
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8003da2:	d005      	beq.n	8003db0 <wm8994_SetFrequency+0x9c>
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d046      	beq.n	8003e3c <wm8994_SetFrequency+0x128>
 8003dae:	e06f      	b.n	8003e90 <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8003db0:	88fb      	ldrh	r3, [r7, #6]
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2203      	movs	r2, #3
 8003db6:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f000 f89e 	bl	8003efc <CODEC_IO_Write>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	60fb      	str	r3, [r7, #12]
    break;
 8003dca:	e06f      	b.n	8003eac <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8003dcc:	88fb      	ldrh	r3, [r7, #6]
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	2233      	movs	r2, #51	@ 0x33
 8003dd2:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f000 f890 	bl	8003efc <CODEC_IO_Write>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	461a      	mov	r2, r3
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	4413      	add	r3, r2
 8003de4:	60fb      	str	r3, [r7, #12]
    break;
 8003de6:	e061      	b.n	8003eac <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8003de8:	88fb      	ldrh	r3, [r7, #6]
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	2263      	movs	r2, #99	@ 0x63
 8003dee:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003df2:	4618      	mov	r0, r3
 8003df4:	f000 f882 	bl	8003efc <CODEC_IO_Write>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	4413      	add	r3, r2
 8003e00:	60fb      	str	r3, [r7, #12]
    break;
 8003e02:	e053      	b.n	8003eac <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003e04:	88fb      	ldrh	r3, [r7, #6]
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	2283      	movs	r2, #131	@ 0x83
 8003e0a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f000 f874 	bl	8003efc <CODEC_IO_Write>
 8003e14:	4603      	mov	r3, r0
 8003e16:	461a      	mov	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	4413      	add	r3, r2
 8003e1c:	60fb      	str	r3, [r7, #12]
    break;
 8003e1e:	e045      	b.n	8003eac <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8003e20:	88fb      	ldrh	r3, [r7, #6]
 8003e22:	b2db      	uxtb	r3, r3
 8003e24:	22a3      	movs	r2, #163	@ 0xa3
 8003e26:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f000 f866 	bl	8003efc <CODEC_IO_Write>
 8003e30:	4603      	mov	r3, r0
 8003e32:	461a      	mov	r2, r3
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	4413      	add	r3, r2
 8003e38:	60fb      	str	r3, [r7, #12]
    break;
 8003e3a:	e037      	b.n	8003eac <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8003e3c:	88fb      	ldrh	r3, [r7, #6]
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	2213      	movs	r2, #19
 8003e42:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003e46:	4618      	mov	r0, r3
 8003e48:	f000 f858 	bl	8003efc <CODEC_IO_Write>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	461a      	mov	r2, r3
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	4413      	add	r3, r2
 8003e54:	60fb      	str	r3, [r7, #12]
    break;
 8003e56:	e029      	b.n	8003eac <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8003e58:	88fb      	ldrh	r3, [r7, #6]
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	2243      	movs	r2, #67	@ 0x43
 8003e5e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003e62:	4618      	mov	r0, r3
 8003e64:	f000 f84a 	bl	8003efc <CODEC_IO_Write>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	4413      	add	r3, r2
 8003e70:	60fb      	str	r3, [r7, #12]
    break;
 8003e72:	e01b      	b.n	8003eac <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8003e74:	88fb      	ldrh	r3, [r7, #6]
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	2273      	movs	r2, #115	@ 0x73
 8003e7a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f000 f83c 	bl	8003efc <CODEC_IO_Write>
 8003e84:	4603      	mov	r3, r0
 8003e86:	461a      	mov	r2, r3
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	4413      	add	r3, r2
 8003e8c:	60fb      	str	r3, [r7, #12]
    break; 
 8003e8e:	e00d      	b.n	8003eac <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003e90:	88fb      	ldrh	r3, [r7, #6]
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	2283      	movs	r2, #131	@ 0x83
 8003e96:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f000 f82e 	bl	8003efc <CODEC_IO_Write>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	4413      	add	r3, r2
 8003ea8:	60fb      	str	r3, [r7, #12]
    break; 
 8003eaa:	bf00      	nop
  }
  return counter;
 8003eac:	68fb      	ldr	r3, [r7, #12]
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	00017700 	.word	0x00017700

08003ebc <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 8003eca:	88fb      	ldrh	r3, [r7, #6]
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	2200      	movs	r2, #0
 8003ed0:	2100      	movs	r1, #0
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f000 f812 	bl	8003efc <CODEC_IO_Write>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 8003edc:	4b05      	ldr	r3, [pc, #20]	@ (8003ef4 <wm8994_Reset+0x38>)
 8003ede:	2200      	movs	r2, #0
 8003ee0:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 8003ee2:	4b05      	ldr	r3, [pc, #20]	@ (8003ef8 <wm8994_Reset+0x3c>)
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	601a      	str	r2, [r3, #0]

  return counter;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3710      	adds	r7, #16
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	20002084 	.word	0x20002084
 8003ef8:	20002088 	.word	0x20002088

08003efc <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	4603      	mov	r3, r0
 8003f04:	71fb      	strb	r3, [r7, #7]
 8003f06:	460b      	mov	r3, r1
 8003f08:	80bb      	strh	r3, [r7, #4]
 8003f0a:	4613      	mov	r3, r2
 8003f0c:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 8003f12:	887a      	ldrh	r2, [r7, #2]
 8003f14:	88b9      	ldrh	r1, [r7, #4]
 8003f16:	79fb      	ldrb	r3, [r7, #7]
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f000 f96f 	bl	80041fc <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	b2db      	uxtb	r3, r3
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3710      	adds	r7, #16
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}
	...

08003f2c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b08c      	sub	sp, #48	@ 0x30
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	4a51      	ldr	r2, [pc, #324]	@ (800407c <I2Cx_MspInit+0x150>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d14d      	bne.n	8003fd8 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8003f3c:	4b50      	ldr	r3, [pc, #320]	@ (8004080 <I2Cx_MspInit+0x154>)
 8003f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f40:	4a4f      	ldr	r2, [pc, #316]	@ (8004080 <I2Cx_MspInit+0x154>)
 8003f42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f46:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f48:	4b4d      	ldr	r3, [pc, #308]	@ (8004080 <I2Cx_MspInit+0x154>)
 8003f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f50:	61bb      	str	r3, [r7, #24]
 8003f52:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8003f54:	2380      	movs	r3, #128	@ 0x80
 8003f56:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8003f58:	2312      	movs	r3, #18
 8003f5a:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8003f60:	2302      	movs	r3, #2
 8003f62:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8003f64:	2304      	movs	r3, #4
 8003f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003f68:	f107 031c 	add.w	r3, r7, #28
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	4845      	ldr	r0, [pc, #276]	@ (8004084 <I2Cx_MspInit+0x158>)
 8003f70:	f002 f8d0 	bl	8006114 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8003f74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003f7a:	f107 031c 	add.w	r3, r7, #28
 8003f7e:	4619      	mov	r1, r3
 8003f80:	4840      	ldr	r0, [pc, #256]	@ (8004084 <I2Cx_MspInit+0x158>)
 8003f82:	f002 f8c7 	bl	8006114 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8003f86:	4b3e      	ldr	r3, [pc, #248]	@ (8004080 <I2Cx_MspInit+0x154>)
 8003f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f8a:	4a3d      	ldr	r2, [pc, #244]	@ (8004080 <I2Cx_MspInit+0x154>)
 8003f8c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003f90:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f92:	4b3b      	ldr	r3, [pc, #236]	@ (8004080 <I2Cx_MspInit+0x154>)
 8003f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f9a:	617b      	str	r3, [r7, #20]
 8003f9c:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8003f9e:	4b38      	ldr	r3, [pc, #224]	@ (8004080 <I2Cx_MspInit+0x154>)
 8003fa0:	6a1b      	ldr	r3, [r3, #32]
 8003fa2:	4a37      	ldr	r2, [pc, #220]	@ (8004080 <I2Cx_MspInit+0x154>)
 8003fa4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003fa8:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8003faa:	4b35      	ldr	r3, [pc, #212]	@ (8004080 <I2Cx_MspInit+0x154>)
 8003fac:	6a1b      	ldr	r3, [r3, #32]
 8003fae:	4a34      	ldr	r2, [pc, #208]	@ (8004080 <I2Cx_MspInit+0x154>)
 8003fb0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003fb4:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	210f      	movs	r1, #15
 8003fba:	2048      	movs	r0, #72	@ 0x48
 8003fbc:	f001 f8b4 	bl	8005128 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8003fc0:	2048      	movs	r0, #72	@ 0x48
 8003fc2:	f001 f8cd 	bl	8005160 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	210f      	movs	r1, #15
 8003fca:	2049      	movs	r0, #73	@ 0x49
 8003fcc:	f001 f8ac 	bl	8005128 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8003fd0:	2049      	movs	r0, #73	@ 0x49
 8003fd2:	f001 f8c5 	bl	8005160 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8003fd6:	e04d      	b.n	8004074 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8003fd8:	4b29      	ldr	r3, [pc, #164]	@ (8004080 <I2Cx_MspInit+0x154>)
 8003fda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fdc:	4a28      	ldr	r2, [pc, #160]	@ (8004080 <I2Cx_MspInit+0x154>)
 8003fde:	f043 0302 	orr.w	r3, r3, #2
 8003fe2:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fe4:	4b26      	ldr	r3, [pc, #152]	@ (8004080 <I2Cx_MspInit+0x154>)
 8003fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fe8:	f003 0302 	and.w	r3, r3, #2
 8003fec:	613b      	str	r3, [r7, #16]
 8003fee:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8003ff0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ff4:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8003ff6:	2312      	movs	r3, #18
 8003ff8:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8003ffe:	2302      	movs	r3, #2
 8004000:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8004002:	2304      	movs	r3, #4
 8004004:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004006:	f107 031c 	add.w	r3, r7, #28
 800400a:	4619      	mov	r1, r3
 800400c:	481e      	ldr	r0, [pc, #120]	@ (8004088 <I2Cx_MspInit+0x15c>)
 800400e:	f002 f881 	bl	8006114 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8004012:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004016:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004018:	f107 031c 	add.w	r3, r7, #28
 800401c:	4619      	mov	r1, r3
 800401e:	481a      	ldr	r0, [pc, #104]	@ (8004088 <I2Cx_MspInit+0x15c>)
 8004020:	f002 f878 	bl	8006114 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8004024:	4b16      	ldr	r3, [pc, #88]	@ (8004080 <I2Cx_MspInit+0x154>)
 8004026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004028:	4a15      	ldr	r2, [pc, #84]	@ (8004080 <I2Cx_MspInit+0x154>)
 800402a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800402e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004030:	4b13      	ldr	r3, [pc, #76]	@ (8004080 <I2Cx_MspInit+0x154>)
 8004032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004034:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004038:	60fb      	str	r3, [r7, #12]
 800403a:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 800403c:	4b10      	ldr	r3, [pc, #64]	@ (8004080 <I2Cx_MspInit+0x154>)
 800403e:	6a1b      	ldr	r3, [r3, #32]
 8004040:	4a0f      	ldr	r2, [pc, #60]	@ (8004080 <I2Cx_MspInit+0x154>)
 8004042:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004046:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8004048:	4b0d      	ldr	r3, [pc, #52]	@ (8004080 <I2Cx_MspInit+0x154>)
 800404a:	6a1b      	ldr	r3, [r3, #32]
 800404c:	4a0c      	ldr	r2, [pc, #48]	@ (8004080 <I2Cx_MspInit+0x154>)
 800404e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004052:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8004054:	2200      	movs	r2, #0
 8004056:	210f      	movs	r1, #15
 8004058:	201f      	movs	r0, #31
 800405a:	f001 f865 	bl	8005128 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 800405e:	201f      	movs	r0, #31
 8004060:	f001 f87e 	bl	8005160 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8004064:	2200      	movs	r2, #0
 8004066:	210f      	movs	r1, #15
 8004068:	2020      	movs	r0, #32
 800406a:	f001 f85d 	bl	8005128 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 800406e:	2020      	movs	r0, #32
 8004070:	f001 f876 	bl	8005160 <HAL_NVIC_EnableIRQ>
}
 8004074:	bf00      	nop
 8004076:	3730      	adds	r7, #48	@ 0x30
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}
 800407c:	2000208c 	.word	0x2000208c
 8004080:	40023800 	.word	0x40023800
 8004084:	40021c00 	.word	0x40021c00
 8004088:	40020400 	.word	0x40020400

0800408c <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b082      	sub	sp, #8
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f002 fe35 	bl	8006d04 <HAL_I2C_GetState>
 800409a:	4603      	mov	r3, r0
 800409c:	2b00      	cmp	r3, #0
 800409e:	d125      	bne.n	80040ec <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4a14      	ldr	r2, [pc, #80]	@ (80040f4 <I2Cx_Init+0x68>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d103      	bne.n	80040b0 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	4a13      	ldr	r2, [pc, #76]	@ (80040f8 <I2Cx_Init+0x6c>)
 80040ac:	601a      	str	r2, [r3, #0]
 80040ae:	e002      	b.n	80040b6 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a12      	ldr	r2, [pc, #72]	@ (80040fc <I2Cx_Init+0x70>)
 80040b4:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	4a11      	ldr	r2, [pc, #68]	@ (8004100 <I2Cx_Init+0x74>)
 80040ba:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2201      	movs	r2, #1
 80040c6:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f7ff ff23 	bl	8003f2c <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f002 fafe 	bl	80066e8 <HAL_I2C_Init>
  }
}
 80040ec:	bf00      	nop
 80040ee:	3708      	adds	r7, #8
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	2000208c 	.word	0x2000208c
 80040f8:	40005c00 	.word	0x40005c00
 80040fc:	40005400 	.word	0x40005400
 8004100:	40912732 	.word	0x40912732

08004104 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b08a      	sub	sp, #40	@ 0x28
 8004108:	af04      	add	r7, sp, #16
 800410a:	60f8      	str	r0, [r7, #12]
 800410c:	4608      	mov	r0, r1
 800410e:	4611      	mov	r1, r2
 8004110:	461a      	mov	r2, r3
 8004112:	4603      	mov	r3, r0
 8004114:	72fb      	strb	r3, [r7, #11]
 8004116:	460b      	mov	r3, r1
 8004118:	813b      	strh	r3, [r7, #8]
 800411a:	4613      	mov	r3, r2
 800411c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800411e:	2300      	movs	r3, #0
 8004120:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004122:	7afb      	ldrb	r3, [r7, #11]
 8004124:	b299      	uxth	r1, r3
 8004126:	88f8      	ldrh	r0, [r7, #6]
 8004128:	893a      	ldrh	r2, [r7, #8]
 800412a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800412e:	9302      	str	r3, [sp, #8]
 8004130:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004132:	9301      	str	r3, [sp, #4]
 8004134:	6a3b      	ldr	r3, [r7, #32]
 8004136:	9300      	str	r3, [sp, #0]
 8004138:	4603      	mov	r3, r0
 800413a:	68f8      	ldr	r0, [r7, #12]
 800413c:	f002 fcc8 	bl	8006ad0 <HAL_I2C_Mem_Read>
 8004140:	4603      	mov	r3, r0
 8004142:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004144:	7dfb      	ldrb	r3, [r7, #23]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d004      	beq.n	8004154 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 800414a:	7afb      	ldrb	r3, [r7, #11]
 800414c:	4619      	mov	r1, r3
 800414e:	68f8      	ldr	r0, [r7, #12]
 8004150:	f000 f832 	bl	80041b8 <I2Cx_Error>
  }
  return status;    
 8004154:	7dfb      	ldrb	r3, [r7, #23]
}
 8004156:	4618      	mov	r0, r3
 8004158:	3718      	adds	r7, #24
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 800415e:	b580      	push	{r7, lr}
 8004160:	b08a      	sub	sp, #40	@ 0x28
 8004162:	af04      	add	r7, sp, #16
 8004164:	60f8      	str	r0, [r7, #12]
 8004166:	4608      	mov	r0, r1
 8004168:	4611      	mov	r1, r2
 800416a:	461a      	mov	r2, r3
 800416c:	4603      	mov	r3, r0
 800416e:	72fb      	strb	r3, [r7, #11]
 8004170:	460b      	mov	r3, r1
 8004172:	813b      	strh	r3, [r7, #8]
 8004174:	4613      	mov	r3, r2
 8004176:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004178:	2300      	movs	r3, #0
 800417a:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800417c:	7afb      	ldrb	r3, [r7, #11]
 800417e:	b299      	uxth	r1, r3
 8004180:	88f8      	ldrh	r0, [r7, #6]
 8004182:	893a      	ldrh	r2, [r7, #8]
 8004184:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004188:	9302      	str	r3, [sp, #8]
 800418a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800418c:	9301      	str	r3, [sp, #4]
 800418e:	6a3b      	ldr	r3, [r7, #32]
 8004190:	9300      	str	r3, [sp, #0]
 8004192:	4603      	mov	r3, r0
 8004194:	68f8      	ldr	r0, [r7, #12]
 8004196:	f002 fb87 	bl	80068a8 <HAL_I2C_Mem_Write>
 800419a:	4603      	mov	r3, r0
 800419c:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800419e:	7dfb      	ldrb	r3, [r7, #23]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d004      	beq.n	80041ae <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80041a4:	7afb      	ldrb	r3, [r7, #11]
 80041a6:	4619      	mov	r1, r3
 80041a8:	68f8      	ldr	r0, [r7, #12]
 80041aa:	f000 f805 	bl	80041b8 <I2Cx_Error>
  }
  return status;
 80041ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3718      	adds	r7, #24
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b082      	sub	sp, #8
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	460b      	mov	r3, r1
 80041c2:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	f002 fb2b 	bl	8006820 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f7ff ff5e 	bl	800408c <I2Cx_Init>
}
 80041d0:	bf00      	nop
 80041d2:	3708      	adds	r7, #8
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 80041dc:	4802      	ldr	r0, [pc, #8]	@ (80041e8 <AUDIO_IO_Init+0x10>)
 80041de:	f7ff ff55 	bl	800408c <I2Cx_Init>
}
 80041e2:	bf00      	nop
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	2000208c 	.word	0x2000208c

080041ec <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 80041ec:	b480      	push	{r7}
 80041ee:	af00      	add	r7, sp, #0
}
 80041f0:	bf00      	nop
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
	...

080041fc <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b086      	sub	sp, #24
 8004200:	af02      	add	r7, sp, #8
 8004202:	4603      	mov	r3, r0
 8004204:	71fb      	strb	r3, [r7, #7]
 8004206:	460b      	mov	r3, r1
 8004208:	80bb      	strh	r3, [r7, #4]
 800420a:	4613      	mov	r3, r2
 800420c:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 800420e:	887b      	ldrh	r3, [r7, #2]
 8004210:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 8004212:	89fb      	ldrh	r3, [r7, #14]
 8004214:	0a1b      	lsrs	r3, r3, #8
 8004216:	b29b      	uxth	r3, r3
 8004218:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 800421a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800421e:	021b      	lsls	r3, r3, #8
 8004220:	b21a      	sxth	r2, r3
 8004222:	887b      	ldrh	r3, [r7, #2]
 8004224:	b21b      	sxth	r3, r3
 8004226:	4313      	orrs	r3, r2
 8004228:	b21b      	sxth	r3, r3
 800422a:	b29b      	uxth	r3, r3
 800422c:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 800422e:	88ba      	ldrh	r2, [r7, #4]
 8004230:	79f9      	ldrb	r1, [r7, #7]
 8004232:	2302      	movs	r3, #2
 8004234:	9301      	str	r3, [sp, #4]
 8004236:	1cbb      	adds	r3, r7, #2
 8004238:	9300      	str	r3, [sp, #0]
 800423a:	2302      	movs	r3, #2
 800423c:	4803      	ldr	r0, [pc, #12]	@ (800424c <AUDIO_IO_Write+0x50>)
 800423e:	f7ff ff8e 	bl	800415e <I2Cx_WriteMultiple>
}
 8004242:	bf00      	nop
 8004244:	3710      	adds	r7, #16
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop
 800424c:	2000208c 	.word	0x2000208c

08004250 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b086      	sub	sp, #24
 8004254:	af02      	add	r7, sp, #8
 8004256:	4603      	mov	r3, r0
 8004258:	460a      	mov	r2, r1
 800425a:	71fb      	strb	r3, [r7, #7]
 800425c:	4613      	mov	r3, r2
 800425e:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 8004260:	2300      	movs	r3, #0
 8004262:	81bb      	strh	r3, [r7, #12]
 8004264:	2300      	movs	r3, #0
 8004266:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 8004268:	88ba      	ldrh	r2, [r7, #4]
 800426a:	79f9      	ldrb	r1, [r7, #7]
 800426c:	2302      	movs	r3, #2
 800426e:	9301      	str	r3, [sp, #4]
 8004270:	f107 030c 	add.w	r3, r7, #12
 8004274:	9300      	str	r3, [sp, #0]
 8004276:	2302      	movs	r3, #2
 8004278:	480a      	ldr	r0, [pc, #40]	@ (80042a4 <AUDIO_IO_Read+0x54>)
 800427a:	f7ff ff43 	bl	8004104 <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 800427e:	89bb      	ldrh	r3, [r7, #12]
 8004280:	0a1b      	lsrs	r3, r3, #8
 8004282:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 8004284:	89bb      	ldrh	r3, [r7, #12]
 8004286:	b21b      	sxth	r3, r3
 8004288:	021b      	lsls	r3, r3, #8
 800428a:	b21a      	sxth	r2, r3
 800428c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004290:	4313      	orrs	r3, r2
 8004292:	b21b      	sxth	r3, r3
 8004294:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 8004296:	89fb      	ldrh	r3, [r7, #14]
 8004298:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 800429a:	89bb      	ldrh	r3, [r7, #12]
}
 800429c:	4618      	mov	r0, r3
 800429e:	3710      	adds	r7, #16
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	2000208c 	.word	0x2000208c

080042a8 <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f000 fbc5 	bl	8004a40 <HAL_Delay>
}
 80042b6:	bf00      	nop
 80042b8:	3708      	adds	r7, #8
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
	...

080042c0 <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  HAL_SAI_StateTypeDef audio_out_state;
  HAL_SAI_StateTypeDef audio_in_state;

  audio_out_state = HAL_SAI_GetState(&haudio_out_sai);
 80042c8:	480e      	ldr	r0, [pc, #56]	@ (8004304 <HAL_SAI_ErrorCallback+0x44>)
 80042ca:	f005 f9cd 	bl	8009668 <HAL_SAI_GetState>
 80042ce:	4603      	mov	r3, r0
 80042d0:	73fb      	strb	r3, [r7, #15]
  audio_in_state = HAL_SAI_GetState(&haudio_in_sai);
 80042d2:	480d      	ldr	r0, [pc, #52]	@ (8004308 <HAL_SAI_ErrorCallback+0x48>)
 80042d4:	f005 f9c8 	bl	8009668 <HAL_SAI_GetState>
 80042d8:	4603      	mov	r3, r0
 80042da:	73bb      	strb	r3, [r7, #14]

  /* Determines if it is an audio out or audio in error */
  if ((audio_out_state == HAL_SAI_STATE_BUSY) || (audio_out_state == HAL_SAI_STATE_BUSY_TX))
 80042dc:	7bfb      	ldrb	r3, [r7, #15]
 80042de:	2b02      	cmp	r3, #2
 80042e0:	d002      	beq.n	80042e8 <HAL_SAI_ErrorCallback+0x28>
 80042e2:	7bfb      	ldrb	r3, [r7, #15]
 80042e4:	2b12      	cmp	r3, #18
 80042e6:	d101      	bne.n	80042ec <HAL_SAI_ErrorCallback+0x2c>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 80042e8:	f000 f810 	bl	800430c <BSP_AUDIO_OUT_Error_CallBack>
  }

  if ((audio_in_state == HAL_SAI_STATE_BUSY) || (audio_in_state == HAL_SAI_STATE_BUSY_RX))
 80042ec:	7bbb      	ldrb	r3, [r7, #14]
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d002      	beq.n	80042f8 <HAL_SAI_ErrorCallback+0x38>
 80042f2:	7bbb      	ldrb	r3, [r7, #14]
 80042f4:	2b22      	cmp	r3, #34	@ 0x22
 80042f6:	d101      	bne.n	80042fc <HAL_SAI_ErrorCallback+0x3c>
  {
    BSP_AUDIO_IN_Error_CallBack();
 80042f8:	f7fd fb2e 	bl	8001958 <BSP_AUDIO_IN_Error_CallBack>
  }
}
 80042fc:	bf00      	nop
 80042fe:	3710      	adds	r7, #16
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}
 8004304:	200020e4 	.word	0x200020e4
 8004308:	20002168 	.word	0x20002168

0800430c <BSP_AUDIO_OUT_Error_CallBack>:
/**
  * @brief  Manages the DMA FIFO error event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 800430c:	b480      	push	{r7}
 800430e:	af00      	add	r7, sp, #0
}
 8004310:	bf00      	nop
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
	...

0800431c <BSP_AUDIO_OUT_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{ 
 800431c:	b580      	push	{r7, lr}
 800431e:	b08c      	sub	sp, #48	@ 0x30
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_tx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 8004326:	4b63      	ldr	r3, [pc, #396]	@ (80044b4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800432a:	4a62      	ldr	r2, [pc, #392]	@ (80044b4 <BSP_AUDIO_OUT_MspInit+0x198>)
 800432c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004330:	6453      	str	r3, [r2, #68]	@ 0x44
 8004332:	4b60      	ldr	r3, [pc, #384]	@ (80044b4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004336:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800433a:	61bb      	str	r3, [r7, #24]
 800433c:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 800433e:	4b5d      	ldr	r3, [pc, #372]	@ (80044b4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004342:	4a5c      	ldr	r2, [pc, #368]	@ (80044b4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004344:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004348:	6313      	str	r3, [r2, #48]	@ 0x30
 800434a:	4b5a      	ldr	r3, [pc, #360]	@ (80044b4 <BSP_AUDIO_OUT_MspInit+0x198>)
 800434c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800434e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004352:	617b      	str	r3, [r7, #20]
 8004354:	697b      	ldr	r3, [r7, #20]
  AUDIO_OUT_SAIx_SCK_SD_ENABLE();
 8004356:	4b57      	ldr	r3, [pc, #348]	@ (80044b4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800435a:	4a56      	ldr	r2, [pc, #344]	@ (80044b4 <BSP_AUDIO_OUT_MspInit+0x198>)
 800435c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004360:	6313      	str	r3, [r2, #48]	@ 0x30
 8004362:	4b54      	ldr	r3, [pc, #336]	@ (80044b4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004366:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800436a:	613b      	str	r3, [r7, #16]
 800436c:	693b      	ldr	r3, [r7, #16]
  AUDIO_OUT_SAIx_FS_ENABLE();
 800436e:	4b51      	ldr	r3, [pc, #324]	@ (80044b4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004372:	4a50      	ldr	r2, [pc, #320]	@ (80044b4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004374:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004378:	6313      	str	r3, [r2, #48]	@ 0x30
 800437a:	4b4e      	ldr	r3, [pc, #312]	@ (80044b4 <BSP_AUDIO_OUT_MspInit+0x198>)
 800437c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800437e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004382:	60fb      	str	r3, [r7, #12]
 8004384:	68fb      	ldr	r3, [r7, #12]
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 8004386:	2380      	movs	r3, #128	@ 0x80
 8004388:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800438a:	2302      	movs	r3, #2
 800438c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800438e:	2300      	movs	r3, #0
 8004390:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004392:	2303      	movs	r3, #3
 8004394:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8004396:	230a      	movs	r3, #10
 8004398:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 800439a:	f107 031c 	add.w	r3, r7, #28
 800439e:	4619      	mov	r1, r3
 80043a0:	4845      	ldr	r0, [pc, #276]	@ (80044b8 <BSP_AUDIO_OUT_MspInit+0x19c>)
 80043a2:	f001 feb7 	bl	8006114 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 80043a6:	2320      	movs	r3, #32
 80043a8:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80043aa:	2302      	movs	r3, #2
 80043ac:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80043ae:	2300      	movs	r3, #0
 80043b0:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80043b2:	2303      	movs	r3, #3
 80043b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 80043b6:	230a      	movs	r3, #10
 80043b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 80043ba:	f107 031c 	add.w	r3, r7, #28
 80043be:	4619      	mov	r1, r3
 80043c0:	483d      	ldr	r0, [pc, #244]	@ (80044b8 <BSP_AUDIO_OUT_MspInit+0x19c>)
 80043c2:	f001 fea7 	bl	8006114 <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 80043c6:	2340      	movs	r3, #64	@ 0x40
 80043c8:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80043ca:	2302      	movs	r3, #2
 80043cc:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80043ce:	2300      	movs	r3, #0
 80043d0:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80043d2:	2303      	movs	r3, #3
 80043d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 80043d6:	230a      	movs	r3, #10
 80043d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 80043da:	f107 031c 	add.w	r3, r7, #28
 80043de:	4619      	mov	r1, r3
 80043e0:	4835      	ldr	r0, [pc, #212]	@ (80044b8 <BSP_AUDIO_OUT_MspInit+0x19c>)
 80043e2:	f001 fe97 	bl	8006114 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 80043e6:	2310      	movs	r3, #16
 80043e8:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80043ea:	2302      	movs	r3, #2
 80043ec:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80043ee:	2300      	movs	r3, #0
 80043f0:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80043f2:	2303      	movs	r3, #3
 80043f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 80043f6:	230a      	movs	r3, #10
 80043f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 80043fa:	f107 031c 	add.w	r3, r7, #28
 80043fe:	4619      	mov	r1, r3
 8004400:	482d      	ldr	r0, [pc, #180]	@ (80044b8 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004402:	f001 fe87 	bl	8006114 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 8004406:	4b2b      	ldr	r3, [pc, #172]	@ (80044b4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800440a:	4a2a      	ldr	r2, [pc, #168]	@ (80044b4 <BSP_AUDIO_OUT_MspInit+0x198>)
 800440c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004410:	6313      	str	r3, [r2, #48]	@ 0x30
 8004412:	4b28      	ldr	r3, [pc, #160]	@ (80044b4 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004416:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800441a:	60bb      	str	r3, [r7, #8]
 800441c:	68bb      	ldr	r3, [r7, #8]
    
  if(hsai->Instance == AUDIO_OUT_SAIx)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a26      	ldr	r2, [pc, #152]	@ (80044bc <BSP_AUDIO_OUT_MspInit+0x1a0>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d138      	bne.n	800449a <BSP_AUDIO_OUT_MspInit+0x17e>
  {
    /* Configure the hdma_saiTx handle parameters */   
    hdma_sai_tx.Init.Channel             = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 8004428:	4b25      	ldr	r3, [pc, #148]	@ (80044c0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800442a:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800442e:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8004430:	4b23      	ldr	r3, [pc, #140]	@ (80044c0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004432:	2240      	movs	r2, #64	@ 0x40
 8004434:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8004436:	4b22      	ldr	r3, [pc, #136]	@ (80044c0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004438:	2200      	movs	r2, #0
 800443a:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 800443c:	4b20      	ldr	r3, [pc, #128]	@ (80044c0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800443e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004442:	611a      	str	r2, [r3, #16]
    hdma_sai_tx.Init.PeriphDataAlignment = AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
 8004444:	4b1e      	ldr	r3, [pc, #120]	@ (80044c0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004446:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800444a:	615a      	str	r2, [r3, #20]
    hdma_sai_tx.Init.MemDataAlignment    = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 800444c:	4b1c      	ldr	r3, [pc, #112]	@ (80044c0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800444e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004452:	619a      	str	r2, [r3, #24]
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 8004454:	4b1a      	ldr	r3, [pc, #104]	@ (80044c0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004456:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800445a:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 800445c:	4b18      	ldr	r3, [pc, #96]	@ (80044c0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800445e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004462:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8004464:	4b16      	ldr	r3, [pc, #88]	@ (80044c0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004466:	2204      	movs	r2, #4
 8004468:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800446a:	4b15      	ldr	r3, [pc, #84]	@ (80044c0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800446c:	2203      	movs	r2, #3
 800446e:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8004470:	4b13      	ldr	r3, [pc, #76]	@ (80044c0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004472:	2200      	movs	r2, #0
 8004474:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8004476:	4b12      	ldr	r3, [pc, #72]	@ (80044c0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004478:	2200      	movs	r2, #0
 800447a:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 800447c:	4b10      	ldr	r3, [pc, #64]	@ (80044c0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800447e:	4a11      	ldr	r2, [pc, #68]	@ (80044c4 <BSP_AUDIO_OUT_MspInit+0x1a8>)
 8004480:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a0e      	ldr	r2, [pc, #56]	@ (80044c0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004486:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004488:	4a0d      	ldr	r2, [pc, #52]	@ (80044c0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_tx);
 800448e:	480c      	ldr	r0, [pc, #48]	@ (80044c0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004490:	f001 f88e 	bl	80055b0 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_tx);      
 8004494:	480a      	ldr	r0, [pc, #40]	@ (80044c0 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004496:	f000 ffdd 	bl	8005454 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 800449a:	2200      	movs	r2, #0
 800449c:	210e      	movs	r1, #14
 800449e:	203c      	movs	r0, #60	@ 0x3c
 80044a0:	f000 fe42 	bl	8005128 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ); 
 80044a4:	203c      	movs	r0, #60	@ 0x3c
 80044a6:	f000 fe5b 	bl	8005160 <HAL_NVIC_EnableIRQ>
}
 80044aa:	bf00      	nop
 80044ac:	3730      	adds	r7, #48	@ 0x30
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	40023800 	.word	0x40023800
 80044b8:	40022000 	.word	0x40022000
 80044bc:	40015c04 	.word	0x40015c04
 80044c0:	200021ec 	.word	0x200021ec
 80044c4:	40026470 	.word	0x40026470

080044c8 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @retval None
  */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t AudioFreq, void *Params)
{ 
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b0a6      	sub	sp, #152	@ 0x98
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	60f8      	str	r0, [r7, #12]
 80044d0:	60b9      	str	r1, [r7, #8]
 80044d2:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 80044d4:	f107 0314 	add.w	r3, r7, #20
 80044d8:	4618      	mov	r0, r3
 80044da:	f004 fbc5 	bl	8008c68 <HAL_RCCEx_GetPeriphCLKConfig>
  
  /* Set the PLL configuration according to the audio frequency */
  if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d009      	beq.n	80044fc <BSP_AUDIO_OUT_ClockConfig+0x34>
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	f245 6222 	movw	r2, #22050	@ 0x5622
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d004      	beq.n	80044fc <BSP_AUDIO_OUT_ClockConfig+0x34>
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d112      	bne.n	8004522 <BSP_AUDIO_OUT_ClockConfig+0x5a>
  {
    /* Configure PLLI2S prescalers */
    /* PLLI2S_VCO: VCO_429M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 429/2 = 214.5 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 214.5/19 = 11.289 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 80044fc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004500:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8004502:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004506:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 8004508:	f240 13ad 	movw	r3, #429	@ 0x1ad
 800450c:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 800450e:	2302      	movs	r3, #2
 8004510:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 8004512:	2313      	movs	r3, #19
 8004514:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8004516:	f107 0314 	add.w	r3, r7, #20
 800451a:	4618      	mov	r0, r3
 800451c:	f003 ffb4 	bl	8008488 <HAL_RCCEx_PeriphCLKConfig>
 8004520:	e012      	b.n	8004548 <BSP_AUDIO_OUT_ClockConfig+0x80>
  {
    /* I2S clock config
    PLLI2S_VCO: VCO_344M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 344/7 = 49.142 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 49.142/1 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8004522:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004526:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8004528:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800452c:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344;
 800452e:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 8004532:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7;
 8004534:	2307      	movs	r3, #7
 8004536:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;
 8004538:	2301      	movs	r3, #1
 800453a:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 800453c:	f107 0314 	add.w	r3, r7, #20
 8004540:	4618      	mov	r0, r3
 8004542:	f003 ffa1 	bl	8008488 <HAL_RCCEx_PeriphCLKConfig>
  }
}
 8004546:	bf00      	nop
 8004548:	bf00      	nop
 800454a:	3798      	adds	r7, #152	@ 0x98
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}

08004550 <BSP_AUDIO_IN_Init>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
  return BSP_AUDIO_IN_InitEx(INPUT_DEVICE_DIGITAL_MICROPHONE_2, AudioFreq, BitRes, ChnlNbr); 
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	68ba      	ldr	r2, [r7, #8]
 8004560:	68f9      	ldr	r1, [r7, #12]
 8004562:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004566:	f000 f805 	bl	8004574 <BSP_AUDIO_IN_InitEx>
 800456a:	4603      	mov	r3, r0
}
 800456c:	4618      	mov	r0, r3
 800456e:	3710      	adds	r7, #16
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}

08004574 <BSP_AUDIO_IN_InitEx>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_InitEx(uint16_t InputDevice, uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8004574:	b590      	push	{r4, r7, lr}
 8004576:	b089      	sub	sp, #36	@ 0x24
 8004578:	af00      	add	r7, sp, #0
 800457a:	60b9      	str	r1, [r7, #8]
 800457c:	607a      	str	r2, [r7, #4]
 800457e:	603b      	str	r3, [r7, #0]
 8004580:	4603      	mov	r3, r0
 8004582:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = AUDIO_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	77fb      	strb	r3, [r7, #31]
  uint32_t deviceid = 0x00;
 8004588:	2300      	movs	r3, #0
 800458a:	617b      	str	r3, [r7, #20]
  uint32_t slot_active;

  if ((InputDevice != INPUT_DEVICE_INPUT_LINE_1) &&       /* Only INPUT_LINE_1 and MICROPHONE_2 inputs supported */
 800458c:	89fb      	ldrh	r3, [r7, #14]
 800458e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004592:	d006      	beq.n	80045a2 <BSP_AUDIO_IN_InitEx+0x2e>
 8004594:	89fb      	ldrh	r3, [r7, #14]
 8004596:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800459a:	d002      	beq.n	80045a2 <BSP_AUDIO_IN_InitEx+0x2e>
      (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2))
  {
    ret = AUDIO_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	77fb      	strb	r3, [r7, #31]
 80045a0:	e046      	b.n	8004630 <BSP_AUDIO_IN_InitEx+0xbc>
  }
  else
  {
    /* Disable SAI */
    SAIx_In_DeInit();
 80045a2:	f000 fa09 	bl	80049b8 <SAIx_In_DeInit>

    /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
    BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL); /* Clock config is shared between AUDIO IN and OUT */
 80045a6:	2200      	movs	r2, #0
 80045a8:	68b9      	ldr	r1, [r7, #8]
 80045aa:	4824      	ldr	r0, [pc, #144]	@ (800463c <BSP_AUDIO_IN_InitEx+0xc8>)
 80045ac:	f7ff ff8c 	bl	80044c8 <BSP_AUDIO_OUT_ClockConfig>

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from SAI peripheral to memory */
    haudio_in_sai.Instance = AUDIO_IN_SAIx;
 80045b0:	4b22      	ldr	r3, [pc, #136]	@ (800463c <BSP_AUDIO_IN_InitEx+0xc8>)
 80045b2:	4a23      	ldr	r2, [pc, #140]	@ (8004640 <BSP_AUDIO_IN_InitEx+0xcc>)
 80045b4:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET)
 80045b6:	4821      	ldr	r0, [pc, #132]	@ (800463c <BSP_AUDIO_IN_InitEx+0xc8>)
 80045b8:	f005 f856 	bl	8009668 <HAL_SAI_GetState>
 80045bc:	4603      	mov	r3, r0
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d107      	bne.n	80045d2 <BSP_AUDIO_IN_InitEx+0x5e>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_OUT_MspInit(&haudio_in_sai, NULL);  /* Initialize GPIOs for SAI2 block A Master signals */
 80045c2:	2100      	movs	r1, #0
 80045c4:	481d      	ldr	r0, [pc, #116]	@ (800463c <BSP_AUDIO_IN_InitEx+0xc8>)
 80045c6:	f7ff fea9 	bl	800431c <BSP_AUDIO_OUT_MspInit>
      BSP_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 80045ca:	2100      	movs	r1, #0
 80045cc:	481b      	ldr	r0, [pc, #108]	@ (800463c <BSP_AUDIO_IN_InitEx+0xc8>)
 80045ce:	f000 f88b 	bl	80046e8 <BSP_AUDIO_IN_MspInit>

    /* Configure SAI in master RX mode :
     *   - SAI2_block_A in master RX mode
     *   - SAI2_block_B in slave RX mode synchronous from SAI2_block_A
     */
    if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2)
 80045d2:	89fb      	ldrh	r3, [r7, #14]
 80045d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045d8:	d102      	bne.n	80045e0 <BSP_AUDIO_IN_InitEx+0x6c>
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_13;
 80045da:	230a      	movs	r3, #10
 80045dc:	61bb      	str	r3, [r7, #24]
 80045de:	e001      	b.n	80045e4 <BSP_AUDIO_IN_InitEx+0x70>
    }
    else
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_02;
 80045e0:	2305      	movs	r3, #5
 80045e2:	61bb      	str	r3, [r7, #24]
    }
    SAIx_In_Init(SAI_MODEMASTER_RX, slot_active, AudioFreq);
 80045e4:	68ba      	ldr	r2, [r7, #8]
 80045e6:	69b9      	ldr	r1, [r7, #24]
 80045e8:	2001      	movs	r0, #1
 80045ea:	f000 f92f 	bl	800484c <SAIx_In_Init>

    /* wm8994 codec initialization */
    deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 80045ee:	4b15      	ldr	r3, [pc, #84]	@ (8004644 <BSP_AUDIO_IN_InitEx+0xd0>)
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	2034      	movs	r0, #52	@ 0x34
 80045f4:	4798      	blx	r3
 80045f6:	6178      	str	r0, [r7, #20]

    if((deviceid) == WM8994_ID)
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	f648 1294 	movw	r2, #35220	@ 0x8994
 80045fe:	4293      	cmp	r3, r2
 8004600:	d109      	bne.n	8004616 <BSP_AUDIO_IN_InitEx+0xa2>
    {
      /* Reset the Codec Registers */
      wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 8004602:	4b10      	ldr	r3, [pc, #64]	@ (8004644 <BSP_AUDIO_IN_InitEx+0xd0>)
 8004604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004606:	2034      	movs	r0, #52	@ 0x34
 8004608:	4798      	blx	r3
      /* Initialize the audio driver structure */
      audio_drv = &wm8994_drv;
 800460a:	4b0f      	ldr	r3, [pc, #60]	@ (8004648 <BSP_AUDIO_IN_InitEx+0xd4>)
 800460c:	4a0d      	ldr	r2, [pc, #52]	@ (8004644 <BSP_AUDIO_IN_InitEx+0xd0>)
 800460e:	601a      	str	r2, [r3, #0]
      ret = AUDIO_OK;
 8004610:	2300      	movs	r3, #0
 8004612:	77fb      	strb	r3, [r7, #31]
 8004614:	e001      	b.n	800461a <BSP_AUDIO_IN_InitEx+0xa6>
    }
    else
    {
      ret = AUDIO_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	77fb      	strb	r3, [r7, #31]
    }

    if(ret == AUDIO_OK)
 800461a:	7ffb      	ldrb	r3, [r7, #31]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d107      	bne.n	8004630 <BSP_AUDIO_IN_InitEx+0xbc>
    {
      /* Initialize the codec internal registers */
      audio_drv->Init(AUDIO_I2C_ADDRESS, InputDevice, 100, AudioFreq);
 8004620:	4b09      	ldr	r3, [pc, #36]	@ (8004648 <BSP_AUDIO_IN_InitEx+0xd4>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681c      	ldr	r4, [r3, #0]
 8004626:	89f9      	ldrh	r1, [r7, #14]
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	2264      	movs	r2, #100	@ 0x64
 800462c:	2034      	movs	r0, #52	@ 0x34
 800462e:	47a0      	blx	r4
    }
  }
  return ret;
 8004630:	7ffb      	ldrb	r3, [r7, #31]
}
 8004632:	4618      	mov	r0, r3
 8004634:	3724      	adds	r7, #36	@ 0x24
 8004636:	46bd      	mov	sp, r7
 8004638:	bd90      	pop	{r4, r7, pc}
 800463a:	bf00      	nop
 800463c:	20002168 	.word	0x20002168
 8004640:	40015c24 	.word	0x40015c24
 8004644:	20000004 	.word	0x20000004
 8004648:	200020e0 	.word	0x200020e0

0800464c <BSP_AUDIO_IN_Record>:
  * @param  size: size of the recorded buffer in number of elements (typically number of half-words)
  *               Be careful that it is not the same unit than BSP_AUDIO_OUT_Play function
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t  BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_SAI_Receive_DMA(&haudio_in_sai, (uint8_t*)pbuf, size);
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	b29b      	uxth	r3, r3
 800465e:	461a      	mov	r2, r3
 8004660:	6879      	ldr	r1, [r7, #4]
 8004662:	4805      	ldr	r0, [pc, #20]	@ (8004678 <BSP_AUDIO_IN_Record+0x2c>)
 8004664:	f004 ff72 	bl	800954c <HAL_SAI_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 8004668:	2300      	movs	r3, #0
 800466a:	60fb      	str	r3, [r7, #12]
  
  return ret;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	b2db      	uxtb	r3, r3
}
 8004670:	4618      	mov	r0, r3
 8004672:	3710      	adds	r7, #16
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}
 8004678:	20002168 	.word	0x20002168

0800467c <BSP_AUDIO_IN_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically).
  *                            Then need to reconfigure the Codec after power on.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Stop(uint32_t Option)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  /* Call the Media layer stop function */
  HAL_SAI_DMAStop(&haudio_in_sai);
 8004684:	480c      	ldr	r0, [pc, #48]	@ (80046b8 <BSP_AUDIO_IN_Stop+0x3c>)
 8004686:	f004 feee 	bl	8009466 <HAL_SAI_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(audio_drv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 800468a:	4b0c      	ldr	r3, [pc, #48]	@ (80046bc <BSP_AUDIO_IN_Stop+0x40>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	6879      	ldr	r1, [r7, #4]
 8004692:	2034      	movs	r0, #52	@ 0x34
 8004694:	4798      	blx	r3
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d001      	beq.n	80046a0 <BSP_AUDIO_IN_Stop+0x24>
  {
    return AUDIO_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e006      	b.n	80046ae <BSP_AUDIO_IN_Stop+0x32>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d102      	bne.n	80046ac <BSP_AUDIO_IN_Stop+0x30>
    {
      /* Wait at least 100us */
      HAL_Delay(1);
 80046a6:	2001      	movs	r0, #1
 80046a8:	f000 f9ca 	bl	8004a40 <HAL_Delay>
    }
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80046ac:	2300      	movs	r3, #0
  }
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3708      	adds	r7, #8
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	20002168 	.word	0x20002168
 80046bc:	200020e0 	.word	0x200020e0

080046c0 <HAL_SAI_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b082      	sub	sp, #8
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 80046c8:	f7fd f8fe 	bl	80018c8 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 80046cc:	bf00      	nop
 80046ce:	3708      	adds	r7, #8
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 80046dc:	f7fd f8ae 	bl	800183c <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 80046e0:	bf00      	nop
 80046e2:	3708      	adds	r7, #8
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}

080046e8 <BSP_AUDIO_IN_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b08c      	sub	sp, #48	@ 0x30
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_rx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_IN_SAIx_CLK_ENABLE();
 80046f2:	4b50      	ldr	r3, [pc, #320]	@ (8004834 <BSP_AUDIO_IN_MspInit+0x14c>)
 80046f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f6:	4a4f      	ldr	r2, [pc, #316]	@ (8004834 <BSP_AUDIO_IN_MspInit+0x14c>)
 80046f8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80046fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80046fe:	4b4d      	ldr	r3, [pc, #308]	@ (8004834 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004702:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004706:	61bb      	str	r3, [r7, #24]
 8004708:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable SD GPIO clock */
  AUDIO_IN_SAIx_SD_ENABLE();
 800470a:	4b4a      	ldr	r3, [pc, #296]	@ (8004834 <BSP_AUDIO_IN_MspInit+0x14c>)
 800470c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800470e:	4a49      	ldr	r2, [pc, #292]	@ (8004834 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004710:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004714:	6313      	str	r3, [r2, #48]	@ 0x30
 8004716:	4b47      	ldr	r3, [pc, #284]	@ (8004834 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800471a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800471e:	617b      	str	r3, [r7, #20]
 8004720:	697b      	ldr	r3, [r7, #20]
  /* CODEC_SAI pin configuration: SD pin */
  gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 8004722:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004726:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004728:	2302      	movs	r3, #2
 800472a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800472c:	2300      	movs	r3, #0
 800472e:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004730:	2302      	movs	r3, #2
 8004732:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_IN_SAIx_SD_AF;
 8004734:	230a      	movs	r3, #10
 8004736:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 8004738:	f107 031c 	add.w	r3, r7, #28
 800473c:	4619      	mov	r1, r3
 800473e:	483e      	ldr	r0, [pc, #248]	@ (8004838 <BSP_AUDIO_IN_MspInit+0x150>)
 8004740:	f001 fce8 	bl	8006114 <HAL_GPIO_Init>

  /* Enable Audio INT GPIO clock */
  AUDIO_IN_INT_GPIO_ENABLE();
 8004744:	4b3b      	ldr	r3, [pc, #236]	@ (8004834 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004748:	4a3a      	ldr	r2, [pc, #232]	@ (8004834 <BSP_AUDIO_IN_MspInit+0x14c>)
 800474a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800474e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004750:	4b38      	ldr	r3, [pc, #224]	@ (8004834 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004754:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004758:	613b      	str	r3, [r7, #16]
 800475a:	693b      	ldr	r3, [r7, #16]
  /* Audio INT pin configuration: input */
  gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 800475c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004760:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8004762:	2300      	movs	r3, #0
 8004764:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004766:	2300      	movs	r3, #0
 8004768:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800476a:	2302      	movs	r3, #2
 800476c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 800476e:	f107 031c 	add.w	r3, r7, #28
 8004772:	4619      	mov	r1, r3
 8004774:	4831      	ldr	r0, [pc, #196]	@ (800483c <BSP_AUDIO_IN_MspInit+0x154>)
 8004776:	f001 fccd 	bl	8006114 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 800477a:	4b2e      	ldr	r3, [pc, #184]	@ (8004834 <BSP_AUDIO_IN_MspInit+0x14c>)
 800477c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800477e:	4a2d      	ldr	r2, [pc, #180]	@ (8004834 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004780:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004784:	6313      	str	r3, [r2, #48]	@ 0x30
 8004786:	4b2b      	ldr	r3, [pc, #172]	@ (8004834 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800478a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800478e:	60fb      	str	r3, [r7, #12]
 8004790:	68fb      	ldr	r3, [r7, #12]
    
  if(hsai->Instance == AUDIO_IN_SAIx)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a2a      	ldr	r2, [pc, #168]	@ (8004840 <BSP_AUDIO_IN_MspInit+0x158>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d137      	bne.n	800480c <BSP_AUDIO_IN_MspInit+0x124>
  {
    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Init.Channel             = AUDIO_IN_SAIx_DMAx_CHANNEL;
 800479c:	4b29      	ldr	r3, [pc, #164]	@ (8004844 <BSP_AUDIO_IN_MspInit+0x15c>)
 800479e:	2200      	movs	r2, #0
 80047a0:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 80047a2:	4b28      	ldr	r3, [pc, #160]	@ (8004844 <BSP_AUDIO_IN_MspInit+0x15c>)
 80047a4:	2200      	movs	r2, #0
 80047a6:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80047a8:	4b26      	ldr	r3, [pc, #152]	@ (8004844 <BSP_AUDIO_IN_MspInit+0x15c>)
 80047aa:	2200      	movs	r2, #0
 80047ac:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 80047ae:	4b25      	ldr	r3, [pc, #148]	@ (8004844 <BSP_AUDIO_IN_MspInit+0x15c>)
 80047b0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80047b4:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
 80047b6:	4b23      	ldr	r3, [pc, #140]	@ (8004844 <BSP_AUDIO_IN_MspInit+0x15c>)
 80047b8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80047bc:	615a      	str	r2, [r3, #20]
    hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 80047be:	4b21      	ldr	r3, [pc, #132]	@ (8004844 <BSP_AUDIO_IN_MspInit+0x15c>)
 80047c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80047c4:	619a      	str	r2, [r3, #24]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 80047c6:	4b1f      	ldr	r3, [pc, #124]	@ (8004844 <BSP_AUDIO_IN_MspInit+0x15c>)
 80047c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80047cc:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 80047ce:	4b1d      	ldr	r3, [pc, #116]	@ (8004844 <BSP_AUDIO_IN_MspInit+0x15c>)
 80047d0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80047d4:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 80047d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004844 <BSP_AUDIO_IN_MspInit+0x15c>)
 80047d8:	2200      	movs	r2, #0
 80047da:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80047dc:	4b19      	ldr	r3, [pc, #100]	@ (8004844 <BSP_AUDIO_IN_MspInit+0x15c>)
 80047de:	2203      	movs	r2, #3
 80047e0:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80047e2:	4b18      	ldr	r3, [pc, #96]	@ (8004844 <BSP_AUDIO_IN_MspInit+0x15c>)
 80047e4:	2200      	movs	r2, #0
 80047e6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 80047e8:	4b16      	ldr	r3, [pc, #88]	@ (8004844 <BSP_AUDIO_IN_MspInit+0x15c>)
 80047ea:	2200      	movs	r2, #0
 80047ec:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 80047ee:	4b15      	ldr	r3, [pc, #84]	@ (8004844 <BSP_AUDIO_IN_MspInit+0x15c>)
 80047f0:	4a15      	ldr	r2, [pc, #84]	@ (8004848 <BSP_AUDIO_IN_MspInit+0x160>)
 80047f2:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	4a13      	ldr	r2, [pc, #76]	@ (8004844 <BSP_AUDIO_IN_MspInit+0x15c>)
 80047f8:	671a      	str	r2, [r3, #112]	@ 0x70
 80047fa:	4a12      	ldr	r2, [pc, #72]	@ (8004844 <BSP_AUDIO_IN_MspInit+0x15c>)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_rx);
 8004800:	4810      	ldr	r0, [pc, #64]	@ (8004844 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004802:	f000 fed5 	bl	80055b0 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_rx);
 8004806:	480f      	ldr	r0, [pc, #60]	@ (8004844 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004808:	f000 fe24 	bl	8005454 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 800480c:	2200      	movs	r2, #0
 800480e:	210f      	movs	r1, #15
 8004810:	2046      	movs	r0, #70	@ 0x46
 8004812:	f000 fc89 	bl	8005128 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 8004816:	2046      	movs	r0, #70	@ 0x46
 8004818:	f000 fca2 	bl	8005160 <HAL_NVIC_EnableIRQ>

  /* Audio INT IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 800481c:	2200      	movs	r2, #0
 800481e:	210f      	movs	r1, #15
 8004820:	2028      	movs	r0, #40	@ 0x28
 8004822:	f000 fc81 	bl	8005128 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 8004826:	2028      	movs	r0, #40	@ 0x28
 8004828:	f000 fc9a 	bl	8005160 <HAL_NVIC_EnableIRQ>
}
 800482c:	bf00      	nop
 800482e:	3730      	adds	r7, #48	@ 0x30
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}
 8004834:	40023800 	.word	0x40023800
 8004838:	40021800 	.word	0x40021800
 800483c:	40021c00 	.word	0x40021c00
 8004840:	40015c24 	.word	0x40015c24
 8004844:	2000224c 	.word	0x2000224c
 8004848:	400264b8 	.word	0x400264b8

0800484c <SAIx_In_Init>:
  * @param  SlotActive: CODEC_AUDIOFRAME_SLOT_02 or CODEC_AUDIOFRAME_SLOT_13
  * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
  * @retval None
  */
static void SAIx_In_Init(uint32_t SaiOutMode, uint32_t SlotActive, uint32_t AudioFreq)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b084      	sub	sp, #16
 8004850:	af00      	add	r7, sp, #0
 8004852:	60f8      	str	r0, [r7, #12]
 8004854:	60b9      	str	r1, [r7, #8]
 8004856:	607a      	str	r2, [r7, #4]
  /* Initialize SAI2 block A in MASTER RX */
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8004858:	4b53      	ldr	r3, [pc, #332]	@ (80049a8 <SAIx_In_Init+0x15c>)
 800485a:	4a54      	ldr	r2, [pc, #336]	@ (80049ac <SAIx_In_Init+0x160>)
 800485c:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 800485e:	4b52      	ldr	r3, [pc, #328]	@ (80049a8 <SAIx_In_Init+0x15c>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	4b50      	ldr	r3, [pc, #320]	@ (80049a8 <SAIx_In_Init+0x15c>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800486c:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 800486e:	4a4e      	ldr	r2, [pc, #312]	@ (80049a8 <SAIx_In_Init+0x15c>)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SaiOutMode;
 8004874:	4a4c      	ldr	r2, [pc, #304]	@ (80049a8 <SAIx_In_Init+0x15c>)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6053      	str	r3, [r2, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 800487a:	4b4b      	ldr	r3, [pc, #300]	@ (80049a8 <SAIx_In_Init+0x15c>)
 800487c:	2200      	movs	r2, #0
 800487e:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8004880:	4b49      	ldr	r3, [pc, #292]	@ (80049a8 <SAIx_In_Init+0x15c>)
 8004882:	2200      	movs	r2, #0
 8004884:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 8004886:	4b48      	ldr	r3, [pc, #288]	@ (80049a8 <SAIx_In_Init+0x15c>)
 8004888:	2280      	movs	r2, #128	@ 0x80
 800488a:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800488c:	4b46      	ldr	r3, [pc, #280]	@ (80049a8 <SAIx_In_Init+0x15c>)
 800488e:	2200      	movs	r2, #0
 8004890:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8004892:	4b45      	ldr	r3, [pc, #276]	@ (80049a8 <SAIx_In_Init+0x15c>)
 8004894:	2201      	movs	r2, #1
 8004896:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 8004898:	4b43      	ldr	r3, [pc, #268]	@ (80049a8 <SAIx_In_Init+0x15c>)
 800489a:	2200      	movs	r2, #0
 800489c:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 800489e:	4b42      	ldr	r3, [pc, #264]	@ (80049a8 <SAIx_In_Init+0x15c>)
 80048a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80048a4:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 80048a6:	4b40      	ldr	r3, [pc, #256]	@ (80049a8 <SAIx_In_Init+0x15c>)
 80048a8:	2201      	movs	r2, #1
 80048aa:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_out_sai.FrameInit.FrameLength = 64;
 80048ac:	4b3e      	ldr	r3, [pc, #248]	@ (80049a8 <SAIx_In_Init+0x15c>)
 80048ae:	2240      	movs	r2, #64	@ 0x40
 80048b0:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 80048b2:	4b3d      	ldr	r3, [pc, #244]	@ (80049a8 <SAIx_In_Init+0x15c>)
 80048b4:	2220      	movs	r2, #32
 80048b6:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 80048b8:	4b3b      	ldr	r3, [pc, #236]	@ (80049a8 <SAIx_In_Init+0x15c>)
 80048ba:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80048be:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80048c0:	4b39      	ldr	r3, [pc, #228]	@ (80049a8 <SAIx_In_Init+0x15c>)
 80048c2:	2200      	movs	r2, #0
 80048c4:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 80048c6:	4b38      	ldr	r3, [pc, #224]	@ (80049a8 <SAIx_In_Init+0x15c>)
 80048c8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80048cc:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 80048ce:	4b36      	ldr	r3, [pc, #216]	@ (80049a8 <SAIx_In_Init+0x15c>)
 80048d0:	2200      	movs	r2, #0
 80048d2:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80048d4:	4b34      	ldr	r3, [pc, #208]	@ (80049a8 <SAIx_In_Init+0x15c>)
 80048d6:	2200      	movs	r2, #0
 80048d8:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4;
 80048da:	4b33      	ldr	r3, [pc, #204]	@ (80049a8 <SAIx_In_Init+0x15c>)
 80048dc:	2204      	movs	r2, #4
 80048de:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = SlotActive;
 80048e0:	4a31      	ldr	r2, [pc, #196]	@ (80049a8 <SAIx_In_Init+0x15c>)
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 80048e6:	4830      	ldr	r0, [pc, #192]	@ (80049a8 <SAIx_In_Init+0x15c>)
 80048e8:	f004 fc0a 	bl	8009100 <HAL_SAI_Init>

  /* Initialize SAI2 block B in SLAVE RX synchronous from SAI2 block A */
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 80048ec:	4b30      	ldr	r3, [pc, #192]	@ (80049b0 <SAIx_In_Init+0x164>)
 80048ee:	4a31      	ldr	r2, [pc, #196]	@ (80049b4 <SAIx_In_Init+0x168>)
 80048f0:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 80048f2:	4b2f      	ldr	r3, [pc, #188]	@ (80049b0 <SAIx_In_Init+0x164>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	4b2d      	ldr	r3, [pc, #180]	@ (80049b0 <SAIx_In_Init+0x164>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004900:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_in_sai.Init.AudioFrequency = AudioFreq;
 8004902:	4a2b      	ldr	r2, [pc, #172]	@ (80049b0 <SAIx_In_Init+0x164>)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	61d3      	str	r3, [r2, #28]
  haudio_in_sai.Init.AudioMode = SAI_MODESLAVE_RX;
 8004908:	4b29      	ldr	r3, [pc, #164]	@ (80049b0 <SAIx_In_Init+0x164>)
 800490a:	2203      	movs	r2, #3
 800490c:	605a      	str	r2, [r3, #4]
  haudio_in_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 800490e:	4b28      	ldr	r3, [pc, #160]	@ (80049b0 <SAIx_In_Init+0x164>)
 8004910:	2200      	movs	r2, #0
 8004912:	615a      	str	r2, [r3, #20]
  haudio_in_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8004914:	4b26      	ldr	r3, [pc, #152]	@ (80049b0 <SAIx_In_Init+0x164>)
 8004916:	2200      	movs	r2, #0
 8004918:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_in_sai.Init.DataSize = SAI_DATASIZE_16;
 800491a:	4b25      	ldr	r3, [pc, #148]	@ (80049b0 <SAIx_In_Init+0x164>)
 800491c:	2280      	movs	r2, #128	@ 0x80
 800491e:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_in_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8004920:	4b23      	ldr	r3, [pc, #140]	@ (80049b0 <SAIx_In_Init+0x164>)
 8004922:	2200      	movs	r2, #0
 8004924:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_in_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8004926:	4b22      	ldr	r3, [pc, #136]	@ (80049b0 <SAIx_In_Init+0x164>)
 8004928:	2201      	movs	r2, #1
 800492a:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_in_sai.Init.Synchro = SAI_SYNCHRONOUS;
 800492c:	4b20      	ldr	r3, [pc, #128]	@ (80049b0 <SAIx_In_Init+0x164>)
 800492e:	2201      	movs	r2, #1
 8004930:	609a      	str	r2, [r3, #8]
  haudio_in_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLED;
 8004932:	4b1f      	ldr	r3, [pc, #124]	@ (80049b0 <SAIx_In_Init+0x164>)
 8004934:	2200      	movs	r2, #0
 8004936:	611a      	str	r2, [r3, #16]
  haudio_in_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8004938:	4b1d      	ldr	r3, [pc, #116]	@ (80049b0 <SAIx_In_Init+0x164>)
 800493a:	2201      	movs	r2, #1
 800493c:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_in_sai.FrameInit.FrameLength = 64;
 800493e:	4b1c      	ldr	r3, [pc, #112]	@ (80049b0 <SAIx_In_Init+0x164>)
 8004940:	2240      	movs	r2, #64	@ 0x40
 8004942:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 8004944:	4b1a      	ldr	r3, [pc, #104]	@ (80049b0 <SAIx_In_Init+0x164>)
 8004946:	2220      	movs	r2, #32
 8004948:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_in_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 800494a:	4b19      	ldr	r3, [pc, #100]	@ (80049b0 <SAIx_In_Init+0x164>)
 800494c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004950:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_in_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8004952:	4b17      	ldr	r3, [pc, #92]	@ (80049b0 <SAIx_In_Init+0x164>)
 8004954:	2200      	movs	r2, #0
 8004956:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_in_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8004958:	4b15      	ldr	r3, [pc, #84]	@ (80049b0 <SAIx_In_Init+0x164>)
 800495a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800495e:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot active */
  haudio_in_sai.SlotInit.FirstBitOffset = 0;
 8004960:	4b13      	ldr	r3, [pc, #76]	@ (80049b0 <SAIx_In_Init+0x164>)
 8004962:	2200      	movs	r2, #0
 8004964:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_in_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8004966:	4b12      	ldr	r3, [pc, #72]	@ (80049b0 <SAIx_In_Init+0x164>)
 8004968:	2200      	movs	r2, #0
 800496a:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_in_sai.SlotInit.SlotNumber = 4;
 800496c:	4b10      	ldr	r3, [pc, #64]	@ (80049b0 <SAIx_In_Init+0x164>)
 800496e:	2204      	movs	r2, #4
 8004970:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_in_sai.SlotInit.SlotActive = SlotActive;
 8004972:	4a0f      	ldr	r2, [pc, #60]	@ (80049b0 <SAIx_In_Init+0x164>)
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_in_sai);
 8004978:	480d      	ldr	r0, [pc, #52]	@ (80049b0 <SAIx_In_Init+0x164>)
 800497a:	f004 fbc1 	bl	8009100 <HAL_SAI_Init>

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 800497e:	4b0a      	ldr	r3, [pc, #40]	@ (80049a8 <SAIx_In_Init+0x15c>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	4b08      	ldr	r3, [pc, #32]	@ (80049a8 <SAIx_In_Init+0x15c>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800498c:	601a      	str	r2, [r3, #0]

  /* Enable SAI peripheral */
  __HAL_SAI_ENABLE(&haudio_in_sai);
 800498e:	4b08      	ldr	r3, [pc, #32]	@ (80049b0 <SAIx_In_Init+0x164>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	4b06      	ldr	r3, [pc, #24]	@ (80049b0 <SAIx_In_Init+0x164>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800499c:	601a      	str	r2, [r3, #0]
}
 800499e:	bf00      	nop
 80049a0:	3710      	adds	r7, #16
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	bf00      	nop
 80049a8:	200020e4 	.word	0x200020e4
 80049ac:	40015c04 	.word	0x40015c04
 80049b0:	20002168 	.word	0x20002168
 80049b4:	40015c24 	.word	0x40015c24

080049b8 <SAIx_In_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_In_DeInit(void)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	af00      	add	r7, sp, #0
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 80049bc:	4b07      	ldr	r3, [pc, #28]	@ (80049dc <SAIx_In_DeInit+0x24>)
 80049be:	4a08      	ldr	r2, [pc, #32]	@ (80049e0 <SAIx_In_DeInit+0x28>)
 80049c0:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 80049c2:	4b06      	ldr	r3, [pc, #24]	@ (80049dc <SAIx_In_DeInit+0x24>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	4b04      	ldr	r3, [pc, #16]	@ (80049dc <SAIx_In_DeInit+0x24>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80049d0:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_in_sai);
 80049d2:	4802      	ldr	r0, [pc, #8]	@ (80049dc <SAIx_In_DeInit+0x24>)
 80049d4:	f004 fd12 	bl	80093fc <HAL_SAI_DeInit>
}
 80049d8:	bf00      	nop
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	20002168 	.word	0x20002168
 80049e0:	40015c24 	.word	0x40015c24

080049e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80049e8:	2003      	movs	r0, #3
 80049ea:	f000 fb92 	bl	8005112 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80049ee:	200f      	movs	r0, #15
 80049f0:	f7fd fe4a 	bl	8002688 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80049f4:	f7fc ffc6 	bl	8001984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	bd80      	pop	{r7, pc}
	...

08004a00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a00:	b480      	push	{r7}
 8004a02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004a04:	4b06      	ldr	r3, [pc, #24]	@ (8004a20 <HAL_IncTick+0x20>)
 8004a06:	781b      	ldrb	r3, [r3, #0]
 8004a08:	461a      	mov	r2, r3
 8004a0a:	4b06      	ldr	r3, [pc, #24]	@ (8004a24 <HAL_IncTick+0x24>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4413      	add	r3, r2
 8004a10:	4a04      	ldr	r2, [pc, #16]	@ (8004a24 <HAL_IncTick+0x24>)
 8004a12:	6013      	str	r3, [r2, #0]
}
 8004a14:	bf00      	nop
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	2000003c 	.word	0x2000003c
 8004a24:	200022ac 	.word	0x200022ac

08004a28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	af00      	add	r7, sp, #0
  return uwTick;
 8004a2c:	4b03      	ldr	r3, [pc, #12]	@ (8004a3c <HAL_GetTick+0x14>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr
 8004a3a:	bf00      	nop
 8004a3c:	200022ac 	.word	0x200022ac

08004a40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004a48:	f7ff ffee 	bl	8004a28 <HAL_GetTick>
 8004a4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a58:	d005      	beq.n	8004a66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004a5a:	4b0a      	ldr	r3, [pc, #40]	@ (8004a84 <HAL_Delay+0x44>)
 8004a5c:	781b      	ldrb	r3, [r3, #0]
 8004a5e:	461a      	mov	r2, r3
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	4413      	add	r3, r2
 8004a64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004a66:	bf00      	nop
 8004a68:	f7ff ffde 	bl	8004a28 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d8f7      	bhi.n	8004a68 <HAL_Delay+0x28>
  {
  }
}
 8004a78:	bf00      	nop
 8004a7a:	bf00      	nop
 8004a7c:	3710      	adds	r7, #16
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	2000003c 	.word	0x2000003c

08004a88 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a90:	2300      	movs	r3, #0
 8004a92:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d101      	bne.n	8004a9e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e031      	b.n	8004b02 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d109      	bne.n	8004aba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f7fc ff94 	bl	80019d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004abe:	f003 0310 	and.w	r3, r3, #16
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d116      	bne.n	8004af4 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004aca:	4b10      	ldr	r3, [pc, #64]	@ (8004b0c <HAL_ADC_Init+0x84>)
 8004acc:	4013      	ands	r3, r2
 8004ace:	f043 0202 	orr.w	r2, r3, #2
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 f974 	bl	8004dc4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ae6:	f023 0303 	bic.w	r3, r3, #3
 8004aea:	f043 0201 	orr.w	r2, r3, #1
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	641a      	str	r2, [r3, #64]	@ 0x40
 8004af2:	e001      	b.n	8004af8 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3710      	adds	r7, #16
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	ffffeefd 	.word	0xffffeefd

08004b10 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b085      	sub	sp, #20
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d101      	bne.n	8004b2c <HAL_ADC_ConfigChannel+0x1c>
 8004b28:	2302      	movs	r3, #2
 8004b2a:	e13a      	b.n	8004da2 <HAL_ADC_ConfigChannel+0x292>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2b09      	cmp	r3, #9
 8004b3a:	d93a      	bls.n	8004bb2 <HAL_ADC_ConfigChannel+0xa2>
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004b44:	d035      	beq.n	8004bb2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68d9      	ldr	r1, [r3, #12]
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	461a      	mov	r2, r3
 8004b54:	4613      	mov	r3, r2
 8004b56:	005b      	lsls	r3, r3, #1
 8004b58:	4413      	add	r3, r2
 8004b5a:	3b1e      	subs	r3, #30
 8004b5c:	2207      	movs	r2, #7
 8004b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b62:	43da      	mvns	r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	400a      	ands	r2, r1
 8004b6a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a8f      	ldr	r2, [pc, #572]	@ (8004db0 <HAL_ADC_ConfigChannel+0x2a0>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d10a      	bne.n	8004b8c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	68d9      	ldr	r1, [r3, #12]
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	061a      	lsls	r2, r3, #24
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	430a      	orrs	r2, r1
 8004b88:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004b8a:	e039      	b.n	8004c00 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	68d9      	ldr	r1, [r3, #12]
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	689a      	ldr	r2, [r3, #8]
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	005b      	lsls	r3, r3, #1
 8004ba2:	4403      	add	r3, r0
 8004ba4:	3b1e      	subs	r3, #30
 8004ba6:	409a      	lsls	r2, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	430a      	orrs	r2, r1
 8004bae:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004bb0:	e026      	b.n	8004c00 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	6919      	ldr	r1, [r3, #16]
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	461a      	mov	r2, r3
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	005b      	lsls	r3, r3, #1
 8004bc4:	4413      	add	r3, r2
 8004bc6:	f003 031f 	and.w	r3, r3, #31
 8004bca:	2207      	movs	r2, #7
 8004bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd0:	43da      	mvns	r2, r3
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	400a      	ands	r2, r1
 8004bd8:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	6919      	ldr	r1, [r3, #16]
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	689a      	ldr	r2, [r3, #8]
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	b29b      	uxth	r3, r3
 8004bea:	4618      	mov	r0, r3
 8004bec:	4603      	mov	r3, r0
 8004bee:	005b      	lsls	r3, r3, #1
 8004bf0:	4403      	add	r3, r0
 8004bf2:	f003 031f 	and.w	r3, r3, #31
 8004bf6:	409a      	lsls	r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	430a      	orrs	r2, r1
 8004bfe:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	2b06      	cmp	r3, #6
 8004c06:	d824      	bhi.n	8004c52 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	685a      	ldr	r2, [r3, #4]
 8004c12:	4613      	mov	r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	4413      	add	r3, r2
 8004c18:	3b05      	subs	r3, #5
 8004c1a:	221f      	movs	r2, #31
 8004c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c20:	43da      	mvns	r2, r3
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	400a      	ands	r2, r1
 8004c28:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	4618      	mov	r0, r3
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	685a      	ldr	r2, [r3, #4]
 8004c3c:	4613      	mov	r3, r2
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	4413      	add	r3, r2
 8004c42:	3b05      	subs	r3, #5
 8004c44:	fa00 f203 	lsl.w	r2, r0, r3
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	635a      	str	r2, [r3, #52]	@ 0x34
 8004c50:	e04c      	b.n	8004cec <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	2b0c      	cmp	r3, #12
 8004c58:	d824      	bhi.n	8004ca4 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	685a      	ldr	r2, [r3, #4]
 8004c64:	4613      	mov	r3, r2
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	4413      	add	r3, r2
 8004c6a:	3b23      	subs	r3, #35	@ 0x23
 8004c6c:	221f      	movs	r2, #31
 8004c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c72:	43da      	mvns	r2, r3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	400a      	ands	r2, r1
 8004c7a:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	4618      	mov	r0, r3
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	685a      	ldr	r2, [r3, #4]
 8004c8e:	4613      	mov	r3, r2
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	4413      	add	r3, r2
 8004c94:	3b23      	subs	r3, #35	@ 0x23
 8004c96:	fa00 f203 	lsl.w	r2, r0, r3
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	430a      	orrs	r2, r1
 8004ca0:	631a      	str	r2, [r3, #48]	@ 0x30
 8004ca2:	e023      	b.n	8004cec <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	685a      	ldr	r2, [r3, #4]
 8004cae:	4613      	mov	r3, r2
 8004cb0:	009b      	lsls	r3, r3, #2
 8004cb2:	4413      	add	r3, r2
 8004cb4:	3b41      	subs	r3, #65	@ 0x41
 8004cb6:	221f      	movs	r2, #31
 8004cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cbc:	43da      	mvns	r2, r3
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	400a      	ands	r2, r1
 8004cc4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	685a      	ldr	r2, [r3, #4]
 8004cd8:	4613      	mov	r3, r2
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	4413      	add	r3, r2
 8004cde:	3b41      	subs	r3, #65	@ 0x41
 8004ce0:	fa00 f203 	lsl.w	r2, r0, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a30      	ldr	r2, [pc, #192]	@ (8004db4 <HAL_ADC_ConfigChannel+0x2a4>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d10a      	bne.n	8004d0c <HAL_ADC_ConfigChannel+0x1fc>
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004cfe:	d105      	bne.n	8004d0c <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8004d00:	4b2d      	ldr	r3, [pc, #180]	@ (8004db8 <HAL_ADC_ConfigChannel+0x2a8>)
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	4a2c      	ldr	r2, [pc, #176]	@ (8004db8 <HAL_ADC_ConfigChannel+0x2a8>)
 8004d06:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8004d0a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a28      	ldr	r2, [pc, #160]	@ (8004db4 <HAL_ADC_ConfigChannel+0x2a4>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d10f      	bne.n	8004d36 <HAL_ADC_ConfigChannel+0x226>
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	2b12      	cmp	r3, #18
 8004d1c:	d10b      	bne.n	8004d36 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8004d1e:	4b26      	ldr	r3, [pc, #152]	@ (8004db8 <HAL_ADC_ConfigChannel+0x2a8>)
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	4a25      	ldr	r2, [pc, #148]	@ (8004db8 <HAL_ADC_ConfigChannel+0x2a8>)
 8004d24:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004d28:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8004d2a:	4b23      	ldr	r3, [pc, #140]	@ (8004db8 <HAL_ADC_ConfigChannel+0x2a8>)
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	4a22      	ldr	r2, [pc, #136]	@ (8004db8 <HAL_ADC_ConfigChannel+0x2a8>)
 8004d30:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004d34:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a1e      	ldr	r2, [pc, #120]	@ (8004db4 <HAL_ADC_ConfigChannel+0x2a4>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d12b      	bne.n	8004d98 <HAL_ADC_ConfigChannel+0x288>
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a1a      	ldr	r2, [pc, #104]	@ (8004db0 <HAL_ADC_ConfigChannel+0x2a0>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d003      	beq.n	8004d52 <HAL_ADC_ConfigChannel+0x242>
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	2b11      	cmp	r3, #17
 8004d50:	d122      	bne.n	8004d98 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8004d52:	4b19      	ldr	r3, [pc, #100]	@ (8004db8 <HAL_ADC_ConfigChannel+0x2a8>)
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	4a18      	ldr	r2, [pc, #96]	@ (8004db8 <HAL_ADC_ConfigChannel+0x2a8>)
 8004d58:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004d5c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8004d5e:	4b16      	ldr	r3, [pc, #88]	@ (8004db8 <HAL_ADC_ConfigChannel+0x2a8>)
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	4a15      	ldr	r2, [pc, #84]	@ (8004db8 <HAL_ADC_ConfigChannel+0x2a8>)
 8004d64:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004d68:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a10      	ldr	r2, [pc, #64]	@ (8004db0 <HAL_ADC_ConfigChannel+0x2a0>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d111      	bne.n	8004d98 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8004d74:	4b11      	ldr	r3, [pc, #68]	@ (8004dbc <HAL_ADC_ConfigChannel+0x2ac>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a11      	ldr	r2, [pc, #68]	@ (8004dc0 <HAL_ADC_ConfigChannel+0x2b0>)
 8004d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d7e:	0c9a      	lsrs	r2, r3, #18
 8004d80:	4613      	mov	r3, r2
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	4413      	add	r3, r2
 8004d86:	005b      	lsls	r3, r3, #1
 8004d88:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004d8a:	e002      	b.n	8004d92 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d1f9      	bne.n	8004d8c <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004da0:	2300      	movs	r3, #0
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3714      	adds	r7, #20
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr
 8004dae:	bf00      	nop
 8004db0:	10000012 	.word	0x10000012
 8004db4:	40012000 	.word	0x40012000
 8004db8:	40012300 	.word	0x40012300
 8004dbc:	20000000 	.word	0x20000000
 8004dc0:	431bde83 	.word	0x431bde83

08004dc4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8004dcc:	4b78      	ldr	r3, [pc, #480]	@ (8004fb0 <ADC_Init+0x1ec>)
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	4a77      	ldr	r2, [pc, #476]	@ (8004fb0 <ADC_Init+0x1ec>)
 8004dd2:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8004dd6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004dd8:	4b75      	ldr	r3, [pc, #468]	@ (8004fb0 <ADC_Init+0x1ec>)
 8004dda:	685a      	ldr	r2, [r3, #4]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	4973      	ldr	r1, [pc, #460]	@ (8004fb0 <ADC_Init+0x1ec>)
 8004de2:	4313      	orrs	r3, r2
 8004de4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	685a      	ldr	r2, [r3, #4]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004df4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	6859      	ldr	r1, [r3, #4]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	691b      	ldr	r3, [r3, #16]
 8004e00:	021a      	lsls	r2, r3, #8
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	430a      	orrs	r2, r1
 8004e08:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	685a      	ldr	r2, [r3, #4]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004e18:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	6859      	ldr	r1, [r3, #4]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	689a      	ldr	r2, [r3, #8]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	430a      	orrs	r2, r1
 8004e2a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	689a      	ldr	r2, [r3, #8]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e3a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	6899      	ldr	r1, [r3, #8]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	68da      	ldr	r2, [r3, #12]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	430a      	orrs	r2, r1
 8004e4c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e52:	4a58      	ldr	r2, [pc, #352]	@ (8004fb4 <ADC_Init+0x1f0>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d022      	beq.n	8004e9e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	689a      	ldr	r2, [r3, #8]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004e66:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	6899      	ldr	r1, [r3, #8]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	430a      	orrs	r2, r1
 8004e78:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	689a      	ldr	r2, [r3, #8]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004e88:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	6899      	ldr	r1, [r3, #8]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	430a      	orrs	r2, r1
 8004e9a:	609a      	str	r2, [r3, #8]
 8004e9c:	e00f      	b.n	8004ebe <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	689a      	ldr	r2, [r3, #8]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004eac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	689a      	ldr	r2, [r3, #8]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004ebc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	689a      	ldr	r2, [r3, #8]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f022 0202 	bic.w	r2, r2, #2
 8004ecc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	6899      	ldr	r1, [r3, #8]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	699b      	ldr	r3, [r3, #24]
 8004ed8:	005a      	lsls	r2, r3, #1
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	430a      	orrs	r2, r1
 8004ee0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d01b      	beq.n	8004f24 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	685a      	ldr	r2, [r3, #4]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004efa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	685a      	ldr	r2, [r3, #4]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004f0a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	6859      	ldr	r1, [r3, #4]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f16:	3b01      	subs	r3, #1
 8004f18:	035a      	lsls	r2, r3, #13
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	605a      	str	r2, [r3, #4]
 8004f22:	e007      	b.n	8004f34 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	685a      	ldr	r2, [r3, #4]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f32:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004f42:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	69db      	ldr	r3, [r3, #28]
 8004f4e:	3b01      	subs	r3, #1
 8004f50:	051a      	lsls	r2, r3, #20
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	430a      	orrs	r2, r1
 8004f58:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	689a      	ldr	r2, [r3, #8]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004f68:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	6899      	ldr	r1, [r3, #8]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004f76:	025a      	lsls	r2, r3, #9
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	430a      	orrs	r2, r1
 8004f7e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	689a      	ldr	r2, [r3, #8]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f8e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	6899      	ldr	r1, [r3, #8]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	695b      	ldr	r3, [r3, #20]
 8004f9a:	029a      	lsls	r2, r3, #10
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	430a      	orrs	r2, r1
 8004fa2:	609a      	str	r2, [r3, #8]
}
 8004fa4:	bf00      	nop
 8004fa6:	370c      	adds	r7, #12
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr
 8004fb0:	40012300 	.word	0x40012300
 8004fb4:	0f000001 	.word	0x0f000001

08004fb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b085      	sub	sp, #20
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f003 0307 	and.w	r3, r3, #7
 8004fc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8004ff8 <__NVIC_SetPriorityGrouping+0x40>)
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004fce:	68ba      	ldr	r2, [r7, #8]
 8004fd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004fe0:	4b06      	ldr	r3, [pc, #24]	@ (8004ffc <__NVIC_SetPriorityGrouping+0x44>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004fe6:	4a04      	ldr	r2, [pc, #16]	@ (8004ff8 <__NVIC_SetPriorityGrouping+0x40>)
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	60d3      	str	r3, [r2, #12]
}
 8004fec:	bf00      	nop
 8004fee:	3714      	adds	r7, #20
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr
 8004ff8:	e000ed00 	.word	0xe000ed00
 8004ffc:	05fa0000 	.word	0x05fa0000

08005000 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005000:	b480      	push	{r7}
 8005002:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005004:	4b04      	ldr	r3, [pc, #16]	@ (8005018 <__NVIC_GetPriorityGrouping+0x18>)
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	0a1b      	lsrs	r3, r3, #8
 800500a:	f003 0307 	and.w	r3, r3, #7
}
 800500e:	4618      	mov	r0, r3
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr
 8005018:	e000ed00 	.word	0xe000ed00

0800501c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	4603      	mov	r3, r0
 8005024:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800502a:	2b00      	cmp	r3, #0
 800502c:	db0b      	blt.n	8005046 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800502e:	79fb      	ldrb	r3, [r7, #7]
 8005030:	f003 021f 	and.w	r2, r3, #31
 8005034:	4907      	ldr	r1, [pc, #28]	@ (8005054 <__NVIC_EnableIRQ+0x38>)
 8005036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800503a:	095b      	lsrs	r3, r3, #5
 800503c:	2001      	movs	r0, #1
 800503e:	fa00 f202 	lsl.w	r2, r0, r2
 8005042:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005046:	bf00      	nop
 8005048:	370c      	adds	r7, #12
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr
 8005052:	bf00      	nop
 8005054:	e000e100 	.word	0xe000e100

08005058 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	4603      	mov	r3, r0
 8005060:	6039      	str	r1, [r7, #0]
 8005062:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005064:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005068:	2b00      	cmp	r3, #0
 800506a:	db0a      	blt.n	8005082 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	b2da      	uxtb	r2, r3
 8005070:	490c      	ldr	r1, [pc, #48]	@ (80050a4 <__NVIC_SetPriority+0x4c>)
 8005072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005076:	0112      	lsls	r2, r2, #4
 8005078:	b2d2      	uxtb	r2, r2
 800507a:	440b      	add	r3, r1
 800507c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005080:	e00a      	b.n	8005098 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	b2da      	uxtb	r2, r3
 8005086:	4908      	ldr	r1, [pc, #32]	@ (80050a8 <__NVIC_SetPriority+0x50>)
 8005088:	79fb      	ldrb	r3, [r7, #7]
 800508a:	f003 030f 	and.w	r3, r3, #15
 800508e:	3b04      	subs	r3, #4
 8005090:	0112      	lsls	r2, r2, #4
 8005092:	b2d2      	uxtb	r2, r2
 8005094:	440b      	add	r3, r1
 8005096:	761a      	strb	r2, [r3, #24]
}
 8005098:	bf00      	nop
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr
 80050a4:	e000e100 	.word	0xe000e100
 80050a8:	e000ed00 	.word	0xe000ed00

080050ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b089      	sub	sp, #36	@ 0x24
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	60b9      	str	r1, [r7, #8]
 80050b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f003 0307 	and.w	r3, r3, #7
 80050be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	f1c3 0307 	rsb	r3, r3, #7
 80050c6:	2b04      	cmp	r3, #4
 80050c8:	bf28      	it	cs
 80050ca:	2304      	movcs	r3, #4
 80050cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	3304      	adds	r3, #4
 80050d2:	2b06      	cmp	r3, #6
 80050d4:	d902      	bls.n	80050dc <NVIC_EncodePriority+0x30>
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	3b03      	subs	r3, #3
 80050da:	e000      	b.n	80050de <NVIC_EncodePriority+0x32>
 80050dc:	2300      	movs	r3, #0
 80050de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80050e0:	f04f 32ff 	mov.w	r2, #4294967295
 80050e4:	69bb      	ldr	r3, [r7, #24]
 80050e6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ea:	43da      	mvns	r2, r3
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	401a      	ands	r2, r3
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80050f4:	f04f 31ff 	mov.w	r1, #4294967295
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	fa01 f303 	lsl.w	r3, r1, r3
 80050fe:	43d9      	mvns	r1, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005104:	4313      	orrs	r3, r2
         );
}
 8005106:	4618      	mov	r0, r3
 8005108:	3724      	adds	r7, #36	@ 0x24
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr

08005112 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005112:	b580      	push	{r7, lr}
 8005114:	b082      	sub	sp, #8
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f7ff ff4c 	bl	8004fb8 <__NVIC_SetPriorityGrouping>
}
 8005120:	bf00      	nop
 8005122:	3708      	adds	r7, #8
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}

08005128 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005128:	b580      	push	{r7, lr}
 800512a:	b086      	sub	sp, #24
 800512c:	af00      	add	r7, sp, #0
 800512e:	4603      	mov	r3, r0
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	607a      	str	r2, [r7, #4]
 8005134:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005136:	2300      	movs	r3, #0
 8005138:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800513a:	f7ff ff61 	bl	8005000 <__NVIC_GetPriorityGrouping>
 800513e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005140:	687a      	ldr	r2, [r7, #4]
 8005142:	68b9      	ldr	r1, [r7, #8]
 8005144:	6978      	ldr	r0, [r7, #20]
 8005146:	f7ff ffb1 	bl	80050ac <NVIC_EncodePriority>
 800514a:	4602      	mov	r2, r0
 800514c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005150:	4611      	mov	r1, r2
 8005152:	4618      	mov	r0, r3
 8005154:	f7ff ff80 	bl	8005058 <__NVIC_SetPriority>
}
 8005158:	bf00      	nop
 800515a:	3718      	adds	r7, #24
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b082      	sub	sp, #8
 8005164:	af00      	add	r7, sp, #0
 8005166:	4603      	mov	r3, r0
 8005168:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800516a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800516e:	4618      	mov	r0, r3
 8005170:	f7ff ff54 	bl	800501c <__NVIC_EnableIRQ>
}
 8005174:	bf00      	nop
 8005176:	3708      	adds	r7, #8
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}

0800517c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b082      	sub	sp, #8
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d101      	bne.n	800518e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	e054      	b.n	8005238 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	7f5b      	ldrb	r3, [r3, #29]
 8005192:	b2db      	uxtb	r3, r3
 8005194:	2b00      	cmp	r3, #0
 8005196:	d105      	bne.n	80051a4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f7fc fc72 	bl	8001a88 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2202      	movs	r2, #2
 80051a8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	791b      	ldrb	r3, [r3, #4]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d10c      	bne.n	80051cc <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a22      	ldr	r2, [pc, #136]	@ (8005240 <HAL_CRC_Init+0xc4>)
 80051b8:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	689a      	ldr	r2, [r3, #8]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f022 0218 	bic.w	r2, r2, #24
 80051c8:	609a      	str	r2, [r3, #8]
 80051ca:	e00c      	b.n	80051e6 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6899      	ldr	r1, [r3, #8]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	461a      	mov	r2, r3
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	f000 f834 	bl	8005244 <HAL_CRCEx_Polynomial_Set>
 80051dc:	4603      	mov	r3, r0
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d001      	beq.n	80051e6 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80051e2:	2301      	movs	r3, #1
 80051e4:	e028      	b.n	8005238 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	795b      	ldrb	r3, [r3, #5]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d105      	bne.n	80051fa <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f04f 32ff 	mov.w	r2, #4294967295
 80051f6:	611a      	str	r2, [r3, #16]
 80051f8:	e004      	b.n	8005204 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	6912      	ldr	r2, [r2, #16]
 8005202:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	695a      	ldr	r2, [r3, #20]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	430a      	orrs	r2, r1
 8005218:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	699a      	ldr	r2, [r3, #24]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	430a      	orrs	r2, r1
 800522e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8005236:	2300      	movs	r3, #0
}
 8005238:	4618      	mov	r0, r3
 800523a:	3708      	adds	r7, #8
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}
 8005240:	04c11db7 	.word	0x04c11db7

08005244 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8005244:	b480      	push	{r7}
 8005246:	b087      	sub	sp, #28
 8005248:	af00      	add	r7, sp, #0
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	60b9      	str	r1, [r7, #8]
 800524e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005250:	2300      	movs	r3, #0
 8005252:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8005254:	231f      	movs	r3, #31
 8005256:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	f003 0301 	and.w	r3, r3, #1
 800525e:	2b00      	cmp	r3, #0
 8005260:	d102      	bne.n	8005268 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	75fb      	strb	r3, [r7, #23]
 8005266:	e063      	b.n	8005330 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8005268:	bf00      	nop
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	1e5a      	subs	r2, r3, #1
 800526e:	613a      	str	r2, [r7, #16]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d009      	beq.n	8005288 <HAL_CRCEx_Polynomial_Set+0x44>
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	f003 031f 	and.w	r3, r3, #31
 800527a:	68ba      	ldr	r2, [r7, #8]
 800527c:	fa22 f303 	lsr.w	r3, r2, r3
 8005280:	f003 0301 	and.w	r3, r3, #1
 8005284:	2b00      	cmp	r3, #0
 8005286:	d0f0      	beq.n	800526a <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2b18      	cmp	r3, #24
 800528c:	d846      	bhi.n	800531c <HAL_CRCEx_Polynomial_Set+0xd8>
 800528e:	a201      	add	r2, pc, #4	@ (adr r2, 8005294 <HAL_CRCEx_Polynomial_Set+0x50>)
 8005290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005294:	08005323 	.word	0x08005323
 8005298:	0800531d 	.word	0x0800531d
 800529c:	0800531d 	.word	0x0800531d
 80052a0:	0800531d 	.word	0x0800531d
 80052a4:	0800531d 	.word	0x0800531d
 80052a8:	0800531d 	.word	0x0800531d
 80052ac:	0800531d 	.word	0x0800531d
 80052b0:	0800531d 	.word	0x0800531d
 80052b4:	08005311 	.word	0x08005311
 80052b8:	0800531d 	.word	0x0800531d
 80052bc:	0800531d 	.word	0x0800531d
 80052c0:	0800531d 	.word	0x0800531d
 80052c4:	0800531d 	.word	0x0800531d
 80052c8:	0800531d 	.word	0x0800531d
 80052cc:	0800531d 	.word	0x0800531d
 80052d0:	0800531d 	.word	0x0800531d
 80052d4:	08005305 	.word	0x08005305
 80052d8:	0800531d 	.word	0x0800531d
 80052dc:	0800531d 	.word	0x0800531d
 80052e0:	0800531d 	.word	0x0800531d
 80052e4:	0800531d 	.word	0x0800531d
 80052e8:	0800531d 	.word	0x0800531d
 80052ec:	0800531d 	.word	0x0800531d
 80052f0:	0800531d 	.word	0x0800531d
 80052f4:	080052f9 	.word	0x080052f9
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	2b06      	cmp	r3, #6
 80052fc:	d913      	bls.n	8005326 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005302:	e010      	b.n	8005326 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	2b07      	cmp	r3, #7
 8005308:	d90f      	bls.n	800532a <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800530e:	e00c      	b.n	800532a <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	2b0f      	cmp	r3, #15
 8005314:	d90b      	bls.n	800532e <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800531a:	e008      	b.n	800532e <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	75fb      	strb	r3, [r7, #23]
        break;
 8005320:	e006      	b.n	8005330 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005322:	bf00      	nop
 8005324:	e004      	b.n	8005330 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005326:	bf00      	nop
 8005328:	e002      	b.n	8005330 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800532a:	bf00      	nop
 800532c:	e000      	b.n	8005330 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800532e:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8005330:	7dfb      	ldrb	r3, [r7, #23]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d10d      	bne.n	8005352 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	68ba      	ldr	r2, [r7, #8]
 800533c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	f023 0118 	bic.w	r1, r3, #24
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	687a      	ldr	r2, [r7, #4]
 800534e:	430a      	orrs	r2, r1
 8005350:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8005352:	7dfb      	ldrb	r3, [r7, #23]
}
 8005354:	4618      	mov	r0, r3
 8005356:	371c      	adds	r7, #28
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b082      	sub	sp, #8
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d101      	bne.n	8005372 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	e069      	b.n	8005446 <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005378:	b2db      	uxtb	r3, r3
 800537a:	2b00      	cmp	r3, #0
 800537c:	d102      	bne.n	8005384 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f7fc fba2 	bl	8001ac8 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2202      	movs	r2, #2
 8005388:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	699b      	ldr	r3, [r3, #24]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d002      	beq.n	800539a <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2200      	movs	r2, #0
 8005398:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	6819      	ldr	r1, [r3, #0]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	4b2a      	ldr	r3, [pc, #168]	@ (8005450 <HAL_DCMI_Init+0xf0>)
 80053a6:	400b      	ands	r3, r1
 80053a8:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	6819      	ldr	r1, [r3, #0]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	685a      	ldr	r2, [r3, #4]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	695b      	ldr	r3, [r3, #20]
 80053b8:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80053be:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	691b      	ldr	r3, [r3, #16]
 80053c4:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80053ca:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	699b      	ldr	r3, [r3, #24]
 80053d0:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80053d6:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053dc:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80053e2:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e8:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80053ee:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	430a      	orrs	r2, r1
 80053f6:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	2b10      	cmp	r3, #16
 80053fe:	d112      	bne.n	8005426 <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	7f1b      	ldrb	r3, [r3, #28]
 8005404:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	7f5b      	ldrb	r3, [r3, #29]
 800540a:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800540c:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	7f9b      	ldrb	r3, [r3, #30]
 8005412:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8005414:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	7fdb      	ldrb	r3, [r3, #31]
 800541c:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8005422:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8005424:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	68da      	ldr	r2, [r3, #12]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f042 021e 	orr.w	r2, r2, #30
 8005434:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2200      	movs	r2, #0
 800543a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005444:	2300      	movs	r3, #0
}
 8005446:	4618      	mov	r0, r3
 8005448:	3708      	adds	r7, #8
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
 800544e:	bf00      	nop
 8005450:	ffe0f007 	.word	0xffe0f007

08005454 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b086      	sub	sp, #24
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800545c:	2300      	movs	r3, #0
 800545e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005460:	f7ff fae2 	bl	8004a28 <HAL_GetTick>
 8005464:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d101      	bne.n	8005470 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	e099      	b.n	80055a4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2202      	movs	r2, #2
 8005474:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2200      	movs	r2, #0
 800547c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f022 0201 	bic.w	r2, r2, #1
 800548e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005490:	e00f      	b.n	80054b2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005492:	f7ff fac9 	bl	8004a28 <HAL_GetTick>
 8005496:	4602      	mov	r2, r0
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	2b05      	cmp	r3, #5
 800549e:	d908      	bls.n	80054b2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2220      	movs	r2, #32
 80054a4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2203      	movs	r2, #3
 80054aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80054ae:	2303      	movs	r3, #3
 80054b0:	e078      	b.n	80055a4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 0301 	and.w	r3, r3, #1
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d1e8      	bne.n	8005492 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80054c8:	697a      	ldr	r2, [r7, #20]
 80054ca:	4b38      	ldr	r3, [pc, #224]	@ (80055ac <HAL_DMA_Init+0x158>)
 80054cc:	4013      	ands	r3, r2
 80054ce:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	685a      	ldr	r2, [r3, #4]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80054de:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	691b      	ldr	r3, [r3, #16]
 80054e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80054ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	699b      	ldr	r3, [r3, #24]
 80054f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80054f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6a1b      	ldr	r3, [r3, #32]
 80054fc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80054fe:	697a      	ldr	r2, [r7, #20]
 8005500:	4313      	orrs	r3, r2
 8005502:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005508:	2b04      	cmp	r3, #4
 800550a:	d107      	bne.n	800551c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005514:	4313      	orrs	r3, r2
 8005516:	697a      	ldr	r2, [r7, #20]
 8005518:	4313      	orrs	r3, r2
 800551a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	697a      	ldr	r2, [r7, #20]
 8005522:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	f023 0307 	bic.w	r3, r3, #7
 8005532:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005538:	697a      	ldr	r2, [r7, #20]
 800553a:	4313      	orrs	r3, r2
 800553c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005542:	2b04      	cmp	r3, #4
 8005544:	d117      	bne.n	8005576 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800554a:	697a      	ldr	r2, [r7, #20]
 800554c:	4313      	orrs	r3, r2
 800554e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005554:	2b00      	cmp	r3, #0
 8005556:	d00e      	beq.n	8005576 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f000 fb73 	bl	8005c44 <DMA_CheckFifoParam>
 800555e:	4603      	mov	r3, r0
 8005560:	2b00      	cmp	r3, #0
 8005562:	d008      	beq.n	8005576 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2240      	movs	r2, #64	@ 0x40
 8005568:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8005572:	2301      	movs	r3, #1
 8005574:	e016      	b.n	80055a4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	697a      	ldr	r2, [r7, #20]
 800557c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f000 fb2a 	bl	8005bd8 <DMA_CalcBaseAndBitshift>
 8005584:	4603      	mov	r3, r0
 8005586:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800558c:	223f      	movs	r2, #63	@ 0x3f
 800558e:	409a      	lsls	r2, r3
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2200      	movs	r2, #0
 8005598:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2201      	movs	r2, #1
 800559e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80055a2:	2300      	movs	r3, #0
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3718      	adds	r7, #24
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}
 80055ac:	f010803f 	.word	0xf010803f

080055b0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b084      	sub	sp, #16
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d101      	bne.n	80055c2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	e050      	b.n	8005664 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	2b02      	cmp	r3, #2
 80055cc:	d101      	bne.n	80055d2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80055ce:	2302      	movs	r3, #2
 80055d0:	e048      	b.n	8005664 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f022 0201 	bic.w	r2, r2, #1
 80055e0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	2200      	movs	r2, #0
 80055e8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	2200      	movs	r2, #0
 80055f0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	2200      	movs	r2, #0
 80055f8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2200      	movs	r2, #0
 8005600:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	2200      	movs	r2, #0
 8005608:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	2221      	movs	r2, #33	@ 0x21
 8005610:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 fae0 	bl	8005bd8 <DMA_CalcBaseAndBitshift>
 8005618:	4603      	mov	r3, r0
 800561a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005620:	223f      	movs	r2, #63	@ 0x3f
 8005622:	409a      	lsls	r2, r3
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2200      	movs	r2, #0
 800562c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005662:	2300      	movs	r3, #0
}
 8005664:	4618      	mov	r0, r3
 8005666:	3710      	adds	r7, #16
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}

0800566c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b086      	sub	sp, #24
 8005670:	af00      	add	r7, sp, #0
 8005672:	60f8      	str	r0, [r7, #12]
 8005674:	60b9      	str	r1, [r7, #8]
 8005676:	607a      	str	r2, [r7, #4]
 8005678:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800567a:	2300      	movs	r3, #0
 800567c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005682:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800568a:	2b01      	cmp	r3, #1
 800568c:	d101      	bne.n	8005692 <HAL_DMA_Start_IT+0x26>
 800568e:	2302      	movs	r3, #2
 8005690:	e048      	b.n	8005724 <HAL_DMA_Start_IT+0xb8>
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2201      	movs	r2, #1
 8005696:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d137      	bne.n	8005716 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2202      	movs	r2, #2
 80056aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	687a      	ldr	r2, [r7, #4]
 80056b8:	68b9      	ldr	r1, [r7, #8]
 80056ba:	68f8      	ldr	r0, [r7, #12]
 80056bc:	f000 fa5e 	bl	8005b7c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056c4:	223f      	movs	r2, #63	@ 0x3f
 80056c6:	409a      	lsls	r2, r3
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f042 0216 	orr.w	r2, r2, #22
 80056da:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	695a      	ldr	r2, [r3, #20]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80056ea:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d007      	beq.n	8005704 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f042 0208 	orr.w	r2, r2, #8
 8005702:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f042 0201 	orr.w	r2, r2, #1
 8005712:	601a      	str	r2, [r3, #0]
 8005714:	e005      	b.n	8005722 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2200      	movs	r2, #0
 800571a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800571e:	2302      	movs	r3, #2
 8005720:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005722:	7dfb      	ldrb	r3, [r7, #23]
}
 8005724:	4618      	mov	r0, r3
 8005726:	3718      	adds	r7, #24
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}

0800572c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005738:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800573a:	f7ff f975 	bl	8004a28 <HAL_GetTick>
 800573e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005746:	b2db      	uxtb	r3, r3
 8005748:	2b02      	cmp	r3, #2
 800574a:	d008      	beq.n	800575e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2280      	movs	r2, #128	@ 0x80
 8005750:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e052      	b.n	8005804 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f022 0216 	bic.w	r2, r2, #22
 800576c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	695a      	ldr	r2, [r3, #20]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800577c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005782:	2b00      	cmp	r3, #0
 8005784:	d103      	bne.n	800578e <HAL_DMA_Abort+0x62>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800578a:	2b00      	cmp	r3, #0
 800578c:	d007      	beq.n	800579e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f022 0208 	bic.w	r2, r2, #8
 800579c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f022 0201 	bic.w	r2, r2, #1
 80057ac:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80057ae:	e013      	b.n	80057d8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80057b0:	f7ff f93a 	bl	8004a28 <HAL_GetTick>
 80057b4:	4602      	mov	r2, r0
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	1ad3      	subs	r3, r2, r3
 80057ba:	2b05      	cmp	r3, #5
 80057bc:	d90c      	bls.n	80057d8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2220      	movs	r2, #32
 80057c2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2203      	movs	r2, #3
 80057c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80057d4:	2303      	movs	r3, #3
 80057d6:	e015      	b.n	8005804 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 0301 	and.w	r3, r3, #1
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d1e4      	bne.n	80057b0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057ea:	223f      	movs	r2, #63	@ 0x3f
 80057ec:	409a      	lsls	r2, r3
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2201      	movs	r2, #1
 80057f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8005802:	2300      	movs	r3, #0
}
 8005804:	4618      	mov	r0, r3
 8005806:	3710      	adds	r7, #16
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800580c:	b480      	push	{r7}
 800580e:	b083      	sub	sp, #12
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800581a:	b2db      	uxtb	r3, r3
 800581c:	2b02      	cmp	r3, #2
 800581e:	d004      	beq.n	800582a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2280      	movs	r2, #128	@ 0x80
 8005824:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e00c      	b.n	8005844 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2205      	movs	r2, #5
 800582e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f022 0201 	bic.w	r2, r2, #1
 8005840:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005842:	2300      	movs	r3, #0
}
 8005844:	4618      	mov	r0, r3
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b086      	sub	sp, #24
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8005858:	2300      	movs	r3, #0
 800585a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800585c:	4b8e      	ldr	r3, [pc, #568]	@ (8005a98 <HAL_DMA_IRQHandler+0x248>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a8e      	ldr	r2, [pc, #568]	@ (8005a9c <HAL_DMA_IRQHandler+0x24c>)
 8005862:	fba2 2303 	umull	r2, r3, r2, r3
 8005866:	0a9b      	lsrs	r3, r3, #10
 8005868:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800586e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800587a:	2208      	movs	r2, #8
 800587c:	409a      	lsls	r2, r3
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	4013      	ands	r3, r2
 8005882:	2b00      	cmp	r3, #0
 8005884:	d01a      	beq.n	80058bc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f003 0304 	and.w	r3, r3, #4
 8005890:	2b00      	cmp	r3, #0
 8005892:	d013      	beq.n	80058bc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f022 0204 	bic.w	r2, r2, #4
 80058a2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058a8:	2208      	movs	r2, #8
 80058aa:	409a      	lsls	r2, r3
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058b4:	f043 0201 	orr.w	r2, r3, #1
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058c0:	2201      	movs	r2, #1
 80058c2:	409a      	lsls	r2, r3
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	4013      	ands	r3, r2
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d012      	beq.n	80058f2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	695b      	ldr	r3, [r3, #20]
 80058d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00b      	beq.n	80058f2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058de:	2201      	movs	r2, #1
 80058e0:	409a      	lsls	r2, r3
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058ea:	f043 0202 	orr.w	r2, r3, #2
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058f6:	2204      	movs	r2, #4
 80058f8:	409a      	lsls	r2, r3
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	4013      	ands	r3, r2
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d012      	beq.n	8005928 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 0302 	and.w	r3, r3, #2
 800590c:	2b00      	cmp	r3, #0
 800590e:	d00b      	beq.n	8005928 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005914:	2204      	movs	r2, #4
 8005916:	409a      	lsls	r2, r3
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005920:	f043 0204 	orr.w	r2, r3, #4
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800592c:	2210      	movs	r2, #16
 800592e:	409a      	lsls	r2, r3
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	4013      	ands	r3, r2
 8005934:	2b00      	cmp	r3, #0
 8005936:	d043      	beq.n	80059c0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 0308 	and.w	r3, r3, #8
 8005942:	2b00      	cmp	r3, #0
 8005944:	d03c      	beq.n	80059c0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800594a:	2210      	movs	r2, #16
 800594c:	409a      	lsls	r2, r3
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800595c:	2b00      	cmp	r3, #0
 800595e:	d018      	beq.n	8005992 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800596a:	2b00      	cmp	r3, #0
 800596c:	d108      	bne.n	8005980 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005972:	2b00      	cmp	r3, #0
 8005974:	d024      	beq.n	80059c0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	4798      	blx	r3
 800597e:	e01f      	b.n	80059c0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005984:	2b00      	cmp	r3, #0
 8005986:	d01b      	beq.n	80059c0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	4798      	blx	r3
 8005990:	e016      	b.n	80059c0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800599c:	2b00      	cmp	r3, #0
 800599e:	d107      	bne.n	80059b0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f022 0208 	bic.w	r2, r2, #8
 80059ae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d003      	beq.n	80059c0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059c4:	2220      	movs	r2, #32
 80059c6:	409a      	lsls	r2, r3
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	4013      	ands	r3, r2
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	f000 808f 	beq.w	8005af0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 0310 	and.w	r3, r3, #16
 80059dc:	2b00      	cmp	r3, #0
 80059de:	f000 8087 	beq.w	8005af0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059e6:	2220      	movs	r2, #32
 80059e8:	409a      	lsls	r2, r3
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	2b05      	cmp	r3, #5
 80059f8:	d136      	bne.n	8005a68 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f022 0216 	bic.w	r2, r2, #22
 8005a08:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	695a      	ldr	r2, [r3, #20]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005a18:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d103      	bne.n	8005a2a <HAL_DMA_IRQHandler+0x1da>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d007      	beq.n	8005a3a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	681a      	ldr	r2, [r3, #0]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f022 0208 	bic.w	r2, r2, #8
 8005a38:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a3e:	223f      	movs	r2, #63	@ 0x3f
 8005a40:	409a      	lsls	r2, r3
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2201      	movs	r2, #1
 8005a4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2200      	movs	r2, #0
 8005a52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d07e      	beq.n	8005b5c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	4798      	blx	r3
        }
        return;
 8005a66:	e079      	b.n	8005b5c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d01d      	beq.n	8005ab2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d10d      	bne.n	8005aa0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d031      	beq.n	8005af0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	4798      	blx	r3
 8005a94:	e02c      	b.n	8005af0 <HAL_DMA_IRQHandler+0x2a0>
 8005a96:	bf00      	nop
 8005a98:	20000000 	.word	0x20000000
 8005a9c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d023      	beq.n	8005af0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	4798      	blx	r3
 8005ab0:	e01e      	b.n	8005af0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d10f      	bne.n	8005ae0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f022 0210 	bic.w	r2, r2, #16
 8005ace:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2200      	movs	r2, #0
 8005adc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d003      	beq.n	8005af0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d032      	beq.n	8005b5e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005afc:	f003 0301 	and.w	r3, r3, #1
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d022      	beq.n	8005b4a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2205      	movs	r2, #5
 8005b08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f022 0201 	bic.w	r2, r2, #1
 8005b1a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	3301      	adds	r3, #1
 8005b20:	60bb      	str	r3, [r7, #8]
 8005b22:	697a      	ldr	r2, [r7, #20]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d307      	bcc.n	8005b38 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 0301 	and.w	r3, r3, #1
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d1f2      	bne.n	8005b1c <HAL_DMA_IRQHandler+0x2cc>
 8005b36:	e000      	b.n	8005b3a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005b38:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d005      	beq.n	8005b5e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	4798      	blx	r3
 8005b5a:	e000      	b.n	8005b5e <HAL_DMA_IRQHandler+0x30e>
        return;
 8005b5c:	bf00      	nop
    }
  }
}
 8005b5e:	3718      	adds	r7, #24
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b083      	sub	sp, #12
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	370c      	adds	r7, #12
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr

08005b7c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b085      	sub	sp, #20
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	607a      	str	r2, [r7, #4]
 8005b88:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005b98:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	683a      	ldr	r2, [r7, #0]
 8005ba0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	689b      	ldr	r3, [r3, #8]
 8005ba6:	2b40      	cmp	r3, #64	@ 0x40
 8005ba8:	d108      	bne.n	8005bbc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	68ba      	ldr	r2, [r7, #8]
 8005bb8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005bba:	e007      	b.n	8005bcc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	68ba      	ldr	r2, [r7, #8]
 8005bc2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	60da      	str	r2, [r3, #12]
}
 8005bcc:	bf00      	nop
 8005bce:	3714      	adds	r7, #20
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr

08005bd8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b085      	sub	sp, #20
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	3b10      	subs	r3, #16
 8005be8:	4a13      	ldr	r2, [pc, #76]	@ (8005c38 <DMA_CalcBaseAndBitshift+0x60>)
 8005bea:	fba2 2303 	umull	r2, r3, r2, r3
 8005bee:	091b      	lsrs	r3, r3, #4
 8005bf0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005bf2:	4a12      	ldr	r2, [pc, #72]	@ (8005c3c <DMA_CalcBaseAndBitshift+0x64>)
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	4413      	add	r3, r2
 8005bf8:	781b      	ldrb	r3, [r3, #0]
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2b03      	cmp	r3, #3
 8005c04:	d908      	bls.n	8005c18 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8005c40 <DMA_CalcBaseAndBitshift+0x68>)
 8005c0e:	4013      	ands	r3, r2
 8005c10:	1d1a      	adds	r2, r3, #4
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	659a      	str	r2, [r3, #88]	@ 0x58
 8005c16:	e006      	b.n	8005c26 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	4b08      	ldr	r3, [pc, #32]	@ (8005c40 <DMA_CalcBaseAndBitshift+0x68>)
 8005c20:	4013      	ands	r3, r2
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3714      	adds	r7, #20
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	aaaaaaab 	.word	0xaaaaaaab
 8005c3c:	0801127c 	.word	0x0801127c
 8005c40:	fffffc00 	.word	0xfffffc00

08005c44 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b085      	sub	sp, #20
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c54:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	699b      	ldr	r3, [r3, #24]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d11f      	bne.n	8005c9e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	2b03      	cmp	r3, #3
 8005c62:	d856      	bhi.n	8005d12 <DMA_CheckFifoParam+0xce>
 8005c64:	a201      	add	r2, pc, #4	@ (adr r2, 8005c6c <DMA_CheckFifoParam+0x28>)
 8005c66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c6a:	bf00      	nop
 8005c6c:	08005c7d 	.word	0x08005c7d
 8005c70:	08005c8f 	.word	0x08005c8f
 8005c74:	08005c7d 	.word	0x08005c7d
 8005c78:	08005d13 	.word	0x08005d13
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d046      	beq.n	8005d16 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c8c:	e043      	b.n	8005d16 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c92:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005c96:	d140      	bne.n	8005d1a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c9c:	e03d      	b.n	8005d1a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	699b      	ldr	r3, [r3, #24]
 8005ca2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ca6:	d121      	bne.n	8005cec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	2b03      	cmp	r3, #3
 8005cac:	d837      	bhi.n	8005d1e <DMA_CheckFifoParam+0xda>
 8005cae:	a201      	add	r2, pc, #4	@ (adr r2, 8005cb4 <DMA_CheckFifoParam+0x70>)
 8005cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cb4:	08005cc5 	.word	0x08005cc5
 8005cb8:	08005ccb 	.word	0x08005ccb
 8005cbc:	08005cc5 	.word	0x08005cc5
 8005cc0:	08005cdd 	.word	0x08005cdd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	73fb      	strb	r3, [r7, #15]
      break;
 8005cc8:	e030      	b.n	8005d2c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d025      	beq.n	8005d22 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cda:	e022      	b.n	8005d22 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ce0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005ce4:	d11f      	bne.n	8005d26 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005cea:	e01c      	b.n	8005d26 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	2b02      	cmp	r3, #2
 8005cf0:	d903      	bls.n	8005cfa <DMA_CheckFifoParam+0xb6>
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	2b03      	cmp	r3, #3
 8005cf6:	d003      	beq.n	8005d00 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005cf8:	e018      	b.n	8005d2c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	73fb      	strb	r3, [r7, #15]
      break;
 8005cfe:	e015      	b.n	8005d2c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d04:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d00e      	beq.n	8005d2a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	73fb      	strb	r3, [r7, #15]
      break;
 8005d10:	e00b      	b.n	8005d2a <DMA_CheckFifoParam+0xe6>
      break;
 8005d12:	bf00      	nop
 8005d14:	e00a      	b.n	8005d2c <DMA_CheckFifoParam+0xe8>
      break;
 8005d16:	bf00      	nop
 8005d18:	e008      	b.n	8005d2c <DMA_CheckFifoParam+0xe8>
      break;
 8005d1a:	bf00      	nop
 8005d1c:	e006      	b.n	8005d2c <DMA_CheckFifoParam+0xe8>
      break;
 8005d1e:	bf00      	nop
 8005d20:	e004      	b.n	8005d2c <DMA_CheckFifoParam+0xe8>
      break;
 8005d22:	bf00      	nop
 8005d24:	e002      	b.n	8005d2c <DMA_CheckFifoParam+0xe8>
      break;   
 8005d26:	bf00      	nop
 8005d28:	e000      	b.n	8005d2c <DMA_CheckFifoParam+0xe8>
      break;
 8005d2a:	bf00      	nop
    }
  } 
  
  return status; 
 8005d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3714      	adds	r7, #20
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop

08005d3c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b082      	sub	sp, #8
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d101      	bne.n	8005d4e <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e039      	b.n	8005dc2 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d106      	bne.n	8005d68 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f7fb ff6e 	bl	8001c44 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2202      	movs	r2, #2
 8005d6c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	685a      	ldr	r2, [r3, #4]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	430a      	orrs	r2, r1
 8005d84:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d8c:	f023 0107 	bic.w	r1, r3, #7
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	689a      	ldr	r2, [r3, #8]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	430a      	orrs	r2, r1
 8005d9a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005da2:	4b0a      	ldr	r3, [pc, #40]	@ (8005dcc <HAL_DMA2D_Init+0x90>)
 8005da4:	4013      	ands	r3, r2
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	68d1      	ldr	r1, [r2, #12]
 8005daa:	687a      	ldr	r2, [r7, #4]
 8005dac:	6812      	ldr	r2, [r2, #0]
 8005dae:	430b      	orrs	r3, r1
 8005db0:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8005dc0:	2300      	movs	r3, #0
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3708      	adds	r7, #8
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}
 8005dca:	bf00      	nop
 8005dcc:	ffffc000 	.word	0xffffc000

08005dd0 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b084      	sub	sp, #16
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f003 0301 	and.w	r3, r3, #1
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d026      	beq.n	8005e40 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d021      	beq.n	8005e40 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e0a:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e10:	f043 0201 	orr.w	r2, r3, #1
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2204      	movs	r2, #4
 8005e24:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	695b      	ldr	r3, [r3, #20]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d003      	beq.n	8005e40 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	695b      	ldr	r3, [r3, #20]
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f003 0320 	and.w	r3, r3, #32
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d026      	beq.n	8005e98 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d021      	beq.n	8005e98 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005e62:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2220      	movs	r2, #32
 8005e6a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e70:	f043 0202 	orr.w	r2, r3, #2
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2204      	movs	r2, #4
 8005e7c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	695b      	ldr	r3, [r3, #20]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d003      	beq.n	8005e98 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	695b      	ldr	r3, [r3, #20]
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f003 0308 	and.w	r3, r3, #8
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d026      	beq.n	8005ef0 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d021      	beq.n	8005ef0 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005eba:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	2208      	movs	r2, #8
 8005ec2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ec8:	f043 0204 	orr.w	r2, r3, #4
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2204      	movs	r2, #4
 8005ed4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2200      	movs	r2, #0
 8005edc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	695b      	ldr	r3, [r3, #20]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d003      	beq.n	8005ef0 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	695b      	ldr	r3, [r3, #20]
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f003 0304 	and.w	r3, r3, #4
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d013      	beq.n	8005f22 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d00e      	beq.n	8005f22 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f12:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	2204      	movs	r2, #4
 8005f1a:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f000 f853 	bl	8005fc8 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	f003 0302 	and.w	r3, r3, #2
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d024      	beq.n	8005f76 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d01f      	beq.n	8005f76 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005f44:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	2202      	movs	r2, #2
 8005f4c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2201      	movs	r2, #1
 8005f5a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2200      	movs	r2, #0
 8005f62:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	691b      	ldr	r3, [r3, #16]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d003      	beq.n	8005f76 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	691b      	ldr	r3, [r3, #16]
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f003 0310 	and.w	r3, r3, #16
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d01f      	beq.n	8005fc0 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d01a      	beq.n	8005fc0 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005f98:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	2210      	movs	r2, #16
 8005fa0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2201      	movs	r2, #1
 8005fae:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f000 f80e 	bl	8005fdc <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8005fc0:	bf00      	nop
 8005fc2:	3710      	adds	r7, #16
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}

08005fc8 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b083      	sub	sp, #12
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8005fd0:	bf00      	nop
 8005fd2:	370c      	adds	r7, #12
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fda:	4770      	bx	lr

08005fdc <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b083      	sub	sp, #12
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8005fe4:	bf00      	nop
 8005fe6:	370c      	adds	r7, #12
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fee:	4770      	bx	lr

08005ff0 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b087      	sub	sp, #28
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
 8005ff8:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006008:	2b01      	cmp	r3, #1
 800600a:	d101      	bne.n	8006010 <HAL_DMA2D_ConfigLayer+0x20>
 800600c:	2302      	movs	r3, #2
 800600e:	e079      	b.n	8006104 <HAL_DMA2D_ConfigLayer+0x114>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2202      	movs	r2, #2
 800601c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	011b      	lsls	r3, r3, #4
 8006024:	3318      	adds	r3, #24
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	4413      	add	r3, r2
 800602a:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 800602c:	693b      	ldr	r3, [r7, #16]
 800602e:	685a      	ldr	r2, [r3, #4]
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	041b      	lsls	r3, r3, #16
 8006036:	4313      	orrs	r3, r2
 8006038:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800603a:	4b35      	ldr	r3, [pc, #212]	@ (8006110 <HAL_DMA2D_ConfigLayer+0x120>)
 800603c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	2b0a      	cmp	r3, #10
 8006044:	d003      	beq.n	800604e <HAL_DMA2D_ConfigLayer+0x5e>
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	2b09      	cmp	r3, #9
 800604c:	d107      	bne.n	800605e <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006056:	697a      	ldr	r2, [r7, #20]
 8006058:	4313      	orrs	r3, r2
 800605a:	617b      	str	r3, [r7, #20]
 800605c:	e005      	b.n	800606a <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	061b      	lsls	r3, r3, #24
 8006064:	697a      	ldr	r2, [r7, #20]
 8006066:	4313      	orrs	r3, r2
 8006068:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d120      	bne.n	80060b2 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	43db      	mvns	r3, r3
 800607a:	ea02 0103 	and.w	r1, r2, r3
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	697a      	ldr	r2, [r7, #20]
 8006084:	430a      	orrs	r2, r1
 8006086:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	693a      	ldr	r2, [r7, #16]
 800608e:	6812      	ldr	r2, [r2, #0]
 8006090:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	2b0a      	cmp	r3, #10
 8006098:	d003      	beq.n	80060a2 <HAL_DMA2D_ConfigLayer+0xb2>
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	2b09      	cmp	r3, #9
 80060a0:	d127      	bne.n	80060f2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	68da      	ldr	r2, [r3, #12]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80060ae:	629a      	str	r2, [r3, #40]	@ 0x28
 80060b0:	e01f      	b.n	80060f2 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	69da      	ldr	r2, [r3, #28]
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	43db      	mvns	r3, r3
 80060bc:	ea02 0103 	and.w	r1, r2, r3
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	697a      	ldr	r2, [r7, #20]
 80060c6:	430a      	orrs	r2, r1
 80060c8:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	693a      	ldr	r2, [r7, #16]
 80060d0:	6812      	ldr	r2, [r2, #0]
 80060d2:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	2b0a      	cmp	r3, #10
 80060da:	d003      	beq.n	80060e4 <HAL_DMA2D_ConfigLayer+0xf4>
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	2b09      	cmp	r3, #9
 80060e2:	d106      	bne.n	80060f2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	68da      	ldr	r2, [r3, #12]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80060f0:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2201      	movs	r2, #1
 80060f6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8006102:	2300      	movs	r3, #0
}
 8006104:	4618      	mov	r0, r3
 8006106:	371c      	adds	r7, #28
 8006108:	46bd      	mov	sp, r7
 800610a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610e:	4770      	bx	lr
 8006110:	ff03000f 	.word	0xff03000f

08006114 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006114:	b480      	push	{r7}
 8006116:	b089      	sub	sp, #36	@ 0x24
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800611e:	2300      	movs	r3, #0
 8006120:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8006122:	2300      	movs	r3, #0
 8006124:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8006126:	2300      	movs	r3, #0
 8006128:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800612a:	2300      	movs	r3, #0
 800612c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800612e:	2300      	movs	r3, #0
 8006130:	61fb      	str	r3, [r7, #28]
 8006132:	e175      	b.n	8006420 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006134:	2201      	movs	r2, #1
 8006136:	69fb      	ldr	r3, [r7, #28]
 8006138:	fa02 f303 	lsl.w	r3, r2, r3
 800613c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	697a      	ldr	r2, [r7, #20]
 8006144:	4013      	ands	r3, r2
 8006146:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8006148:	693a      	ldr	r2, [r7, #16]
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	429a      	cmp	r2, r3
 800614e:	f040 8164 	bne.w	800641a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	f003 0303 	and.w	r3, r3, #3
 800615a:	2b01      	cmp	r3, #1
 800615c:	d005      	beq.n	800616a <HAL_GPIO_Init+0x56>
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	f003 0303 	and.w	r3, r3, #3
 8006166:	2b02      	cmp	r3, #2
 8006168:	d130      	bne.n	80061cc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006170:	69fb      	ldr	r3, [r7, #28]
 8006172:	005b      	lsls	r3, r3, #1
 8006174:	2203      	movs	r2, #3
 8006176:	fa02 f303 	lsl.w	r3, r2, r3
 800617a:	43db      	mvns	r3, r3
 800617c:	69ba      	ldr	r2, [r7, #24]
 800617e:	4013      	ands	r3, r2
 8006180:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	68da      	ldr	r2, [r3, #12]
 8006186:	69fb      	ldr	r3, [r7, #28]
 8006188:	005b      	lsls	r3, r3, #1
 800618a:	fa02 f303 	lsl.w	r3, r2, r3
 800618e:	69ba      	ldr	r2, [r7, #24]
 8006190:	4313      	orrs	r3, r2
 8006192:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	69ba      	ldr	r2, [r7, #24]
 8006198:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80061a0:	2201      	movs	r2, #1
 80061a2:	69fb      	ldr	r3, [r7, #28]
 80061a4:	fa02 f303 	lsl.w	r3, r2, r3
 80061a8:	43db      	mvns	r3, r3
 80061aa:	69ba      	ldr	r2, [r7, #24]
 80061ac:	4013      	ands	r3, r2
 80061ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	091b      	lsrs	r3, r3, #4
 80061b6:	f003 0201 	and.w	r2, r3, #1
 80061ba:	69fb      	ldr	r3, [r7, #28]
 80061bc:	fa02 f303 	lsl.w	r3, r2, r3
 80061c0:	69ba      	ldr	r2, [r7, #24]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	69ba      	ldr	r2, [r7, #24]
 80061ca:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	f003 0303 	and.w	r3, r3, #3
 80061d4:	2b03      	cmp	r3, #3
 80061d6:	d017      	beq.n	8006208 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	68db      	ldr	r3, [r3, #12]
 80061dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80061de:	69fb      	ldr	r3, [r7, #28]
 80061e0:	005b      	lsls	r3, r3, #1
 80061e2:	2203      	movs	r2, #3
 80061e4:	fa02 f303 	lsl.w	r3, r2, r3
 80061e8:	43db      	mvns	r3, r3
 80061ea:	69ba      	ldr	r2, [r7, #24]
 80061ec:	4013      	ands	r3, r2
 80061ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	689a      	ldr	r2, [r3, #8]
 80061f4:	69fb      	ldr	r3, [r7, #28]
 80061f6:	005b      	lsls	r3, r3, #1
 80061f8:	fa02 f303 	lsl.w	r3, r2, r3
 80061fc:	69ba      	ldr	r2, [r7, #24]
 80061fe:	4313      	orrs	r3, r2
 8006200:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	69ba      	ldr	r2, [r7, #24]
 8006206:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	f003 0303 	and.w	r3, r3, #3
 8006210:	2b02      	cmp	r3, #2
 8006212:	d123      	bne.n	800625c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	08da      	lsrs	r2, r3, #3
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	3208      	adds	r2, #8
 800621c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006220:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006222:	69fb      	ldr	r3, [r7, #28]
 8006224:	f003 0307 	and.w	r3, r3, #7
 8006228:	009b      	lsls	r3, r3, #2
 800622a:	220f      	movs	r2, #15
 800622c:	fa02 f303 	lsl.w	r3, r2, r3
 8006230:	43db      	mvns	r3, r3
 8006232:	69ba      	ldr	r2, [r7, #24]
 8006234:	4013      	ands	r3, r2
 8006236:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	691a      	ldr	r2, [r3, #16]
 800623c:	69fb      	ldr	r3, [r7, #28]
 800623e:	f003 0307 	and.w	r3, r3, #7
 8006242:	009b      	lsls	r3, r3, #2
 8006244:	fa02 f303 	lsl.w	r3, r2, r3
 8006248:	69ba      	ldr	r2, [r7, #24]
 800624a:	4313      	orrs	r3, r2
 800624c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800624e:	69fb      	ldr	r3, [r7, #28]
 8006250:	08da      	lsrs	r2, r3, #3
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	3208      	adds	r2, #8
 8006256:	69b9      	ldr	r1, [r7, #24]
 8006258:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006262:	69fb      	ldr	r3, [r7, #28]
 8006264:	005b      	lsls	r3, r3, #1
 8006266:	2203      	movs	r2, #3
 8006268:	fa02 f303 	lsl.w	r3, r2, r3
 800626c:	43db      	mvns	r3, r3
 800626e:	69ba      	ldr	r2, [r7, #24]
 8006270:	4013      	ands	r3, r2
 8006272:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	f003 0203 	and.w	r2, r3, #3
 800627c:	69fb      	ldr	r3, [r7, #28]
 800627e:	005b      	lsls	r3, r3, #1
 8006280:	fa02 f303 	lsl.w	r3, r2, r3
 8006284:	69ba      	ldr	r2, [r7, #24]
 8006286:	4313      	orrs	r3, r2
 8006288:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	69ba      	ldr	r2, [r7, #24]
 800628e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	685b      	ldr	r3, [r3, #4]
 8006294:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006298:	2b00      	cmp	r3, #0
 800629a:	f000 80be 	beq.w	800641a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800629e:	4b66      	ldr	r3, [pc, #408]	@ (8006438 <HAL_GPIO_Init+0x324>)
 80062a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062a2:	4a65      	ldr	r2, [pc, #404]	@ (8006438 <HAL_GPIO_Init+0x324>)
 80062a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80062a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80062aa:	4b63      	ldr	r3, [pc, #396]	@ (8006438 <HAL_GPIO_Init+0x324>)
 80062ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80062b2:	60fb      	str	r3, [r7, #12]
 80062b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80062b6:	4a61      	ldr	r2, [pc, #388]	@ (800643c <HAL_GPIO_Init+0x328>)
 80062b8:	69fb      	ldr	r3, [r7, #28]
 80062ba:	089b      	lsrs	r3, r3, #2
 80062bc:	3302      	adds	r3, #2
 80062be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80062c4:	69fb      	ldr	r3, [r7, #28]
 80062c6:	f003 0303 	and.w	r3, r3, #3
 80062ca:	009b      	lsls	r3, r3, #2
 80062cc:	220f      	movs	r2, #15
 80062ce:	fa02 f303 	lsl.w	r3, r2, r3
 80062d2:	43db      	mvns	r3, r3
 80062d4:	69ba      	ldr	r2, [r7, #24]
 80062d6:	4013      	ands	r3, r2
 80062d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	4a58      	ldr	r2, [pc, #352]	@ (8006440 <HAL_GPIO_Init+0x32c>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d037      	beq.n	8006352 <HAL_GPIO_Init+0x23e>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	4a57      	ldr	r2, [pc, #348]	@ (8006444 <HAL_GPIO_Init+0x330>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d031      	beq.n	800634e <HAL_GPIO_Init+0x23a>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4a56      	ldr	r2, [pc, #344]	@ (8006448 <HAL_GPIO_Init+0x334>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d02b      	beq.n	800634a <HAL_GPIO_Init+0x236>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	4a55      	ldr	r2, [pc, #340]	@ (800644c <HAL_GPIO_Init+0x338>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d025      	beq.n	8006346 <HAL_GPIO_Init+0x232>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	4a54      	ldr	r2, [pc, #336]	@ (8006450 <HAL_GPIO_Init+0x33c>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d01f      	beq.n	8006342 <HAL_GPIO_Init+0x22e>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	4a53      	ldr	r2, [pc, #332]	@ (8006454 <HAL_GPIO_Init+0x340>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d019      	beq.n	800633e <HAL_GPIO_Init+0x22a>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	4a52      	ldr	r2, [pc, #328]	@ (8006458 <HAL_GPIO_Init+0x344>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d013      	beq.n	800633a <HAL_GPIO_Init+0x226>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	4a51      	ldr	r2, [pc, #324]	@ (800645c <HAL_GPIO_Init+0x348>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d00d      	beq.n	8006336 <HAL_GPIO_Init+0x222>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	4a50      	ldr	r2, [pc, #320]	@ (8006460 <HAL_GPIO_Init+0x34c>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d007      	beq.n	8006332 <HAL_GPIO_Init+0x21e>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	4a4f      	ldr	r2, [pc, #316]	@ (8006464 <HAL_GPIO_Init+0x350>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d101      	bne.n	800632e <HAL_GPIO_Init+0x21a>
 800632a:	2309      	movs	r3, #9
 800632c:	e012      	b.n	8006354 <HAL_GPIO_Init+0x240>
 800632e:	230a      	movs	r3, #10
 8006330:	e010      	b.n	8006354 <HAL_GPIO_Init+0x240>
 8006332:	2308      	movs	r3, #8
 8006334:	e00e      	b.n	8006354 <HAL_GPIO_Init+0x240>
 8006336:	2307      	movs	r3, #7
 8006338:	e00c      	b.n	8006354 <HAL_GPIO_Init+0x240>
 800633a:	2306      	movs	r3, #6
 800633c:	e00a      	b.n	8006354 <HAL_GPIO_Init+0x240>
 800633e:	2305      	movs	r3, #5
 8006340:	e008      	b.n	8006354 <HAL_GPIO_Init+0x240>
 8006342:	2304      	movs	r3, #4
 8006344:	e006      	b.n	8006354 <HAL_GPIO_Init+0x240>
 8006346:	2303      	movs	r3, #3
 8006348:	e004      	b.n	8006354 <HAL_GPIO_Init+0x240>
 800634a:	2302      	movs	r3, #2
 800634c:	e002      	b.n	8006354 <HAL_GPIO_Init+0x240>
 800634e:	2301      	movs	r3, #1
 8006350:	e000      	b.n	8006354 <HAL_GPIO_Init+0x240>
 8006352:	2300      	movs	r3, #0
 8006354:	69fa      	ldr	r2, [r7, #28]
 8006356:	f002 0203 	and.w	r2, r2, #3
 800635a:	0092      	lsls	r2, r2, #2
 800635c:	4093      	lsls	r3, r2
 800635e:	69ba      	ldr	r2, [r7, #24]
 8006360:	4313      	orrs	r3, r2
 8006362:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8006364:	4935      	ldr	r1, [pc, #212]	@ (800643c <HAL_GPIO_Init+0x328>)
 8006366:	69fb      	ldr	r3, [r7, #28]
 8006368:	089b      	lsrs	r3, r3, #2
 800636a:	3302      	adds	r3, #2
 800636c:	69ba      	ldr	r2, [r7, #24]
 800636e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006372:	4b3d      	ldr	r3, [pc, #244]	@ (8006468 <HAL_GPIO_Init+0x354>)
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	43db      	mvns	r3, r3
 800637c:	69ba      	ldr	r2, [r7, #24]
 800637e:	4013      	ands	r3, r2
 8006380:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800638a:	2b00      	cmp	r3, #0
 800638c:	d003      	beq.n	8006396 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800638e:	69ba      	ldr	r2, [r7, #24]
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	4313      	orrs	r3, r2
 8006394:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006396:	4a34      	ldr	r2, [pc, #208]	@ (8006468 <HAL_GPIO_Init+0x354>)
 8006398:	69bb      	ldr	r3, [r7, #24]
 800639a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800639c:	4b32      	ldr	r3, [pc, #200]	@ (8006468 <HAL_GPIO_Init+0x354>)
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	43db      	mvns	r3, r3
 80063a6:	69ba      	ldr	r2, [r7, #24]
 80063a8:	4013      	ands	r3, r2
 80063aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d003      	beq.n	80063c0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80063b8:	69ba      	ldr	r2, [r7, #24]
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	4313      	orrs	r3, r2
 80063be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80063c0:	4a29      	ldr	r2, [pc, #164]	@ (8006468 <HAL_GPIO_Init+0x354>)
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80063c6:	4b28      	ldr	r3, [pc, #160]	@ (8006468 <HAL_GPIO_Init+0x354>)
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	43db      	mvns	r3, r3
 80063d0:	69ba      	ldr	r2, [r7, #24]
 80063d2:	4013      	ands	r3, r2
 80063d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	685b      	ldr	r3, [r3, #4]
 80063da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d003      	beq.n	80063ea <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80063e2:	69ba      	ldr	r2, [r7, #24]
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80063ea:	4a1f      	ldr	r2, [pc, #124]	@ (8006468 <HAL_GPIO_Init+0x354>)
 80063ec:	69bb      	ldr	r3, [r7, #24]
 80063ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80063f0:	4b1d      	ldr	r3, [pc, #116]	@ (8006468 <HAL_GPIO_Init+0x354>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	43db      	mvns	r3, r3
 80063fa:	69ba      	ldr	r2, [r7, #24]
 80063fc:	4013      	ands	r3, r2
 80063fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006408:	2b00      	cmp	r3, #0
 800640a:	d003      	beq.n	8006414 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800640c:	69ba      	ldr	r2, [r7, #24]
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	4313      	orrs	r3, r2
 8006412:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006414:	4a14      	ldr	r2, [pc, #80]	@ (8006468 <HAL_GPIO_Init+0x354>)
 8006416:	69bb      	ldr	r3, [r7, #24]
 8006418:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800641a:	69fb      	ldr	r3, [r7, #28]
 800641c:	3301      	adds	r3, #1
 800641e:	61fb      	str	r3, [r7, #28]
 8006420:	69fb      	ldr	r3, [r7, #28]
 8006422:	2b0f      	cmp	r3, #15
 8006424:	f67f ae86 	bls.w	8006134 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006428:	bf00      	nop
 800642a:	bf00      	nop
 800642c:	3724      	adds	r7, #36	@ 0x24
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr
 8006436:	bf00      	nop
 8006438:	40023800 	.word	0x40023800
 800643c:	40013800 	.word	0x40013800
 8006440:	40020000 	.word	0x40020000
 8006444:	40020400 	.word	0x40020400
 8006448:	40020800 	.word	0x40020800
 800644c:	40020c00 	.word	0x40020c00
 8006450:	40021000 	.word	0x40021000
 8006454:	40021400 	.word	0x40021400
 8006458:	40021800 	.word	0x40021800
 800645c:	40021c00 	.word	0x40021c00
 8006460:	40022000 	.word	0x40022000
 8006464:	40022400 	.word	0x40022400
 8006468:	40013c00 	.word	0x40013c00

0800646c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800646c:	b480      	push	{r7}
 800646e:	b087      	sub	sp, #28
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
 8006474:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8006476:	2300      	movs	r3, #0
 8006478:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800647a:	2300      	movs	r3, #0
 800647c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 800647e:	2300      	movs	r3, #0
 8006480:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8006482:	2300      	movs	r3, #0
 8006484:	617b      	str	r3, [r7, #20]
 8006486:	e0d9      	b.n	800663c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006488:	2201      	movs	r2, #1
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	fa02 f303 	lsl.w	r3, r2, r3
 8006490:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006492:	683a      	ldr	r2, [r7, #0]
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	4013      	ands	r3, r2
 8006498:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 800649a:	68fa      	ldr	r2, [r7, #12]
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	429a      	cmp	r2, r3
 80064a0:	f040 80c9 	bne.w	8006636 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 80064a4:	4a6b      	ldr	r2, [pc, #428]	@ (8006654 <HAL_GPIO_DeInit+0x1e8>)
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	089b      	lsrs	r3, r3, #2
 80064aa:	3302      	adds	r3, #2
 80064ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064b0:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	f003 0303 	and.w	r3, r3, #3
 80064b8:	009b      	lsls	r3, r3, #2
 80064ba:	220f      	movs	r2, #15
 80064bc:	fa02 f303 	lsl.w	r3, r2, r3
 80064c0:	68ba      	ldr	r2, [r7, #8]
 80064c2:	4013      	ands	r3, r2
 80064c4:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	4a63      	ldr	r2, [pc, #396]	@ (8006658 <HAL_GPIO_DeInit+0x1ec>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d037      	beq.n	800653e <HAL_GPIO_DeInit+0xd2>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	4a62      	ldr	r2, [pc, #392]	@ (800665c <HAL_GPIO_DeInit+0x1f0>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d031      	beq.n	800653a <HAL_GPIO_DeInit+0xce>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	4a61      	ldr	r2, [pc, #388]	@ (8006660 <HAL_GPIO_DeInit+0x1f4>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d02b      	beq.n	8006536 <HAL_GPIO_DeInit+0xca>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4a60      	ldr	r2, [pc, #384]	@ (8006664 <HAL_GPIO_DeInit+0x1f8>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d025      	beq.n	8006532 <HAL_GPIO_DeInit+0xc6>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	4a5f      	ldr	r2, [pc, #380]	@ (8006668 <HAL_GPIO_DeInit+0x1fc>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d01f      	beq.n	800652e <HAL_GPIO_DeInit+0xc2>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a5e      	ldr	r2, [pc, #376]	@ (800666c <HAL_GPIO_DeInit+0x200>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d019      	beq.n	800652a <HAL_GPIO_DeInit+0xbe>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	4a5d      	ldr	r2, [pc, #372]	@ (8006670 <HAL_GPIO_DeInit+0x204>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d013      	beq.n	8006526 <HAL_GPIO_DeInit+0xba>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	4a5c      	ldr	r2, [pc, #368]	@ (8006674 <HAL_GPIO_DeInit+0x208>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d00d      	beq.n	8006522 <HAL_GPIO_DeInit+0xb6>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4a5b      	ldr	r2, [pc, #364]	@ (8006678 <HAL_GPIO_DeInit+0x20c>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d007      	beq.n	800651e <HAL_GPIO_DeInit+0xb2>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a5a      	ldr	r2, [pc, #360]	@ (800667c <HAL_GPIO_DeInit+0x210>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d101      	bne.n	800651a <HAL_GPIO_DeInit+0xae>
 8006516:	2309      	movs	r3, #9
 8006518:	e012      	b.n	8006540 <HAL_GPIO_DeInit+0xd4>
 800651a:	230a      	movs	r3, #10
 800651c:	e010      	b.n	8006540 <HAL_GPIO_DeInit+0xd4>
 800651e:	2308      	movs	r3, #8
 8006520:	e00e      	b.n	8006540 <HAL_GPIO_DeInit+0xd4>
 8006522:	2307      	movs	r3, #7
 8006524:	e00c      	b.n	8006540 <HAL_GPIO_DeInit+0xd4>
 8006526:	2306      	movs	r3, #6
 8006528:	e00a      	b.n	8006540 <HAL_GPIO_DeInit+0xd4>
 800652a:	2305      	movs	r3, #5
 800652c:	e008      	b.n	8006540 <HAL_GPIO_DeInit+0xd4>
 800652e:	2304      	movs	r3, #4
 8006530:	e006      	b.n	8006540 <HAL_GPIO_DeInit+0xd4>
 8006532:	2303      	movs	r3, #3
 8006534:	e004      	b.n	8006540 <HAL_GPIO_DeInit+0xd4>
 8006536:	2302      	movs	r3, #2
 8006538:	e002      	b.n	8006540 <HAL_GPIO_DeInit+0xd4>
 800653a:	2301      	movs	r3, #1
 800653c:	e000      	b.n	8006540 <HAL_GPIO_DeInit+0xd4>
 800653e:	2300      	movs	r3, #0
 8006540:	697a      	ldr	r2, [r7, #20]
 8006542:	f002 0203 	and.w	r2, r2, #3
 8006546:	0092      	lsls	r2, r2, #2
 8006548:	4093      	lsls	r3, r2
 800654a:	68ba      	ldr	r2, [r7, #8]
 800654c:	429a      	cmp	r2, r3
 800654e:	d132      	bne.n	80065b6 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006550:	4b4b      	ldr	r3, [pc, #300]	@ (8006680 <HAL_GPIO_DeInit+0x214>)
 8006552:	681a      	ldr	r2, [r3, #0]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	43db      	mvns	r3, r3
 8006558:	4949      	ldr	r1, [pc, #292]	@ (8006680 <HAL_GPIO_DeInit+0x214>)
 800655a:	4013      	ands	r3, r2
 800655c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800655e:	4b48      	ldr	r3, [pc, #288]	@ (8006680 <HAL_GPIO_DeInit+0x214>)
 8006560:	685a      	ldr	r2, [r3, #4]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	43db      	mvns	r3, r3
 8006566:	4946      	ldr	r1, [pc, #280]	@ (8006680 <HAL_GPIO_DeInit+0x214>)
 8006568:	4013      	ands	r3, r2
 800656a:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800656c:	4b44      	ldr	r3, [pc, #272]	@ (8006680 <HAL_GPIO_DeInit+0x214>)
 800656e:	68da      	ldr	r2, [r3, #12]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	43db      	mvns	r3, r3
 8006574:	4942      	ldr	r1, [pc, #264]	@ (8006680 <HAL_GPIO_DeInit+0x214>)
 8006576:	4013      	ands	r3, r2
 8006578:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800657a:	4b41      	ldr	r3, [pc, #260]	@ (8006680 <HAL_GPIO_DeInit+0x214>)
 800657c:	689a      	ldr	r2, [r3, #8]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	43db      	mvns	r3, r3
 8006582:	493f      	ldr	r1, [pc, #252]	@ (8006680 <HAL_GPIO_DeInit+0x214>)
 8006584:	4013      	ands	r3, r2
 8006586:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	f003 0303 	and.w	r3, r3, #3
 800658e:	009b      	lsls	r3, r3, #2
 8006590:	220f      	movs	r2, #15
 8006592:	fa02 f303 	lsl.w	r3, r2, r3
 8006596:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8006598:	4a2e      	ldr	r2, [pc, #184]	@ (8006654 <HAL_GPIO_DeInit+0x1e8>)
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	089b      	lsrs	r3, r3, #2
 800659e:	3302      	adds	r3, #2
 80065a0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	43da      	mvns	r2, r3
 80065a8:	482a      	ldr	r0, [pc, #168]	@ (8006654 <HAL_GPIO_DeInit+0x1e8>)
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	089b      	lsrs	r3, r3, #2
 80065ae:	400a      	ands	r2, r1
 80065b0:	3302      	adds	r3, #2
 80065b2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	005b      	lsls	r3, r3, #1
 80065be:	2103      	movs	r1, #3
 80065c0:	fa01 f303 	lsl.w	r3, r1, r3
 80065c4:	43db      	mvns	r3, r3
 80065c6:	401a      	ands	r2, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	08da      	lsrs	r2, r3, #3
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	3208      	adds	r2, #8
 80065d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	f003 0307 	and.w	r3, r3, #7
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	220f      	movs	r2, #15
 80065e2:	fa02 f303 	lsl.w	r3, r2, r3
 80065e6:	43db      	mvns	r3, r3
 80065e8:	697a      	ldr	r2, [r7, #20]
 80065ea:	08d2      	lsrs	r2, r2, #3
 80065ec:	4019      	ands	r1, r3
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	3208      	adds	r2, #8
 80065f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	68da      	ldr	r2, [r3, #12]
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	005b      	lsls	r3, r3, #1
 80065fe:	2103      	movs	r1, #3
 8006600:	fa01 f303 	lsl.w	r3, r1, r3
 8006604:	43db      	mvns	r3, r3
 8006606:	401a      	ands	r2, r3
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	685a      	ldr	r2, [r3, #4]
 8006610:	2101      	movs	r1, #1
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	fa01 f303 	lsl.w	r3, r1, r3
 8006618:	43db      	mvns	r3, r3
 800661a:	401a      	ands	r2, r3
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	689a      	ldr	r2, [r3, #8]
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	005b      	lsls	r3, r3, #1
 8006628:	2103      	movs	r1, #3
 800662a:	fa01 f303 	lsl.w	r3, r1, r3
 800662e:	43db      	mvns	r3, r3
 8006630:	401a      	ands	r2, r3
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	3301      	adds	r3, #1
 800663a:	617b      	str	r3, [r7, #20]
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	2b0f      	cmp	r3, #15
 8006640:	f67f af22 	bls.w	8006488 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8006644:	bf00      	nop
 8006646:	bf00      	nop
 8006648:	371c      	adds	r7, #28
 800664a:	46bd      	mov	sp, r7
 800664c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006650:	4770      	bx	lr
 8006652:	bf00      	nop
 8006654:	40013800 	.word	0x40013800
 8006658:	40020000 	.word	0x40020000
 800665c:	40020400 	.word	0x40020400
 8006660:	40020800 	.word	0x40020800
 8006664:	40020c00 	.word	0x40020c00
 8006668:	40021000 	.word	0x40021000
 800666c:	40021400 	.word	0x40021400
 8006670:	40021800 	.word	0x40021800
 8006674:	40021c00 	.word	0x40021c00
 8006678:	40022000 	.word	0x40022000
 800667c:	40022400 	.word	0x40022400
 8006680:	40013c00 	.word	0x40013c00

08006684 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006684:	b480      	push	{r7}
 8006686:	b083      	sub	sp, #12
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	460b      	mov	r3, r1
 800668e:	807b      	strh	r3, [r7, #2]
 8006690:	4613      	mov	r3, r2
 8006692:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006694:	787b      	ldrb	r3, [r7, #1]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d003      	beq.n	80066a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800669a:	887a      	ldrh	r2, [r7, #2]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80066a0:	e003      	b.n	80066aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80066a2:	887b      	ldrh	r3, [r7, #2]
 80066a4:	041a      	lsls	r2, r3, #16
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	619a      	str	r2, [r3, #24]
}
 80066aa:	bf00      	nop
 80066ac:	370c      	adds	r7, #12
 80066ae:	46bd      	mov	sp, r7
 80066b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b4:	4770      	bx	lr
	...

080066b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b082      	sub	sp, #8
 80066bc:	af00      	add	r7, sp, #0
 80066be:	4603      	mov	r3, r0
 80066c0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80066c2:	4b08      	ldr	r3, [pc, #32]	@ (80066e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80066c4:	695a      	ldr	r2, [r3, #20]
 80066c6:	88fb      	ldrh	r3, [r7, #6]
 80066c8:	4013      	ands	r3, r2
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d006      	beq.n	80066dc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80066ce:	4a05      	ldr	r2, [pc, #20]	@ (80066e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80066d0:	88fb      	ldrh	r3, [r7, #6]
 80066d2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80066d4:	88fb      	ldrh	r3, [r7, #6]
 80066d6:	4618      	mov	r0, r3
 80066d8:	f7f9 ff64 	bl	80005a4 <HAL_GPIO_EXTI_Callback>
  }
}
 80066dc:	bf00      	nop
 80066de:	3708      	adds	r7, #8
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd80      	pop	{r7, pc}
 80066e4:	40013c00 	.word	0x40013c00

080066e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b082      	sub	sp, #8
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d101      	bne.n	80066fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e08b      	b.n	8006812 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006700:	b2db      	uxtb	r3, r3
 8006702:	2b00      	cmp	r3, #0
 8006704:	d106      	bne.n	8006714 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f000 f8b5 	bl	800687e <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2224      	movs	r2, #36	@ 0x24
 8006718:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f022 0201 	bic.w	r2, r2, #1
 800672a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	685a      	ldr	r2, [r3, #4]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006738:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	689a      	ldr	r2, [r3, #8]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006748:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	2b01      	cmp	r3, #1
 8006750:	d107      	bne.n	8006762 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	689a      	ldr	r2, [r3, #8]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800675e:	609a      	str	r2, [r3, #8]
 8006760:	e006      	b.n	8006770 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	689a      	ldr	r2, [r3, #8]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800676e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	68db      	ldr	r3, [r3, #12]
 8006774:	2b02      	cmp	r3, #2
 8006776:	d108      	bne.n	800678a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	685a      	ldr	r2, [r3, #4]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006786:	605a      	str	r2, [r3, #4]
 8006788:	e007      	b.n	800679a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	685a      	ldr	r2, [r3, #4]
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006798:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	6859      	ldr	r1, [r3, #4]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	4b1d      	ldr	r3, [pc, #116]	@ (800681c <HAL_I2C_Init+0x134>)
 80067a6:	430b      	orrs	r3, r1
 80067a8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	68da      	ldr	r2, [r3, #12]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80067b8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	691a      	ldr	r2, [r3, #16]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	695b      	ldr	r3, [r3, #20]
 80067c2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	699b      	ldr	r3, [r3, #24]
 80067ca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	430a      	orrs	r2, r1
 80067d2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	69d9      	ldr	r1, [r3, #28]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6a1a      	ldr	r2, [r3, #32]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	430a      	orrs	r2, r1
 80067e2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f042 0201 	orr.w	r2, r2, #1
 80067f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2220      	movs	r2, #32
 80067fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2200      	movs	r2, #0
 8006806:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2200      	movs	r2, #0
 800680c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006810:	2300      	movs	r3, #0
}
 8006812:	4618      	mov	r0, r3
 8006814:	3708      	adds	r7, #8
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
 800681a:	bf00      	nop
 800681c:	02008000 	.word	0x02008000

08006820 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b082      	sub	sp, #8
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d101      	bne.n	8006832 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e021      	b.n	8006876 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2224      	movs	r2, #36	@ 0x24
 8006836:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f022 0201 	bic.w	r2, r2, #1
 8006848:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f000 f821 	bl	8006892 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2200      	movs	r2, #0
 8006854:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2200      	movs	r2, #0
 8006868:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2200      	movs	r2, #0
 8006870:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3708      	adds	r7, #8
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}

0800687e <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800687e:	b480      	push	{r7}
 8006880:	b083      	sub	sp, #12
 8006882:	af00      	add	r7, sp, #0
 8006884:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8006886:	bf00      	nop
 8006888:	370c      	adds	r7, #12
 800688a:	46bd      	mov	sp, r7
 800688c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006890:	4770      	bx	lr

08006892 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8006892:	b480      	push	{r7}
 8006894:	b083      	sub	sp, #12
 8006896:	af00      	add	r7, sp, #0
 8006898:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 800689a:	bf00      	nop
 800689c:	370c      	adds	r7, #12
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr
	...

080068a8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b088      	sub	sp, #32
 80068ac:	af02      	add	r7, sp, #8
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	4608      	mov	r0, r1
 80068b2:	4611      	mov	r1, r2
 80068b4:	461a      	mov	r2, r3
 80068b6:	4603      	mov	r3, r0
 80068b8:	817b      	strh	r3, [r7, #10]
 80068ba:	460b      	mov	r3, r1
 80068bc:	813b      	strh	r3, [r7, #8]
 80068be:	4613      	mov	r3, r2
 80068c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	2b20      	cmp	r3, #32
 80068cc:	f040 80f9 	bne.w	8006ac2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80068d0:	6a3b      	ldr	r3, [r7, #32]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d002      	beq.n	80068dc <HAL_I2C_Mem_Write+0x34>
 80068d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d105      	bne.n	80068e8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068e2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	e0ed      	b.n	8006ac4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80068ee:	2b01      	cmp	r3, #1
 80068f0:	d101      	bne.n	80068f6 <HAL_I2C_Mem_Write+0x4e>
 80068f2:	2302      	movs	r3, #2
 80068f4:	e0e6      	b.n	8006ac4 <HAL_I2C_Mem_Write+0x21c>
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2201      	movs	r2, #1
 80068fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80068fe:	f7fe f893 	bl	8004a28 <HAL_GetTick>
 8006902:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	9300      	str	r3, [sp, #0]
 8006908:	2319      	movs	r3, #25
 800690a:	2201      	movs	r2, #1
 800690c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006910:	68f8      	ldr	r0, [r7, #12]
 8006912:	f000 fad1 	bl	8006eb8 <I2C_WaitOnFlagUntilTimeout>
 8006916:	4603      	mov	r3, r0
 8006918:	2b00      	cmp	r3, #0
 800691a:	d001      	beq.n	8006920 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800691c:	2301      	movs	r3, #1
 800691e:	e0d1      	b.n	8006ac4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2221      	movs	r2, #33	@ 0x21
 8006924:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2240      	movs	r2, #64	@ 0x40
 800692c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	2200      	movs	r2, #0
 8006934:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	6a3a      	ldr	r2, [r7, #32]
 800693a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006940:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2200      	movs	r2, #0
 8006946:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006948:	88f8      	ldrh	r0, [r7, #6]
 800694a:	893a      	ldrh	r2, [r7, #8]
 800694c:	8979      	ldrh	r1, [r7, #10]
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	9301      	str	r3, [sp, #4]
 8006952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006954:	9300      	str	r3, [sp, #0]
 8006956:	4603      	mov	r3, r0
 8006958:	68f8      	ldr	r0, [r7, #12]
 800695a:	f000 f9e1 	bl	8006d20 <I2C_RequestMemoryWrite>
 800695e:	4603      	mov	r3, r0
 8006960:	2b00      	cmp	r3, #0
 8006962:	d005      	beq.n	8006970 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2200      	movs	r2, #0
 8006968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	e0a9      	b.n	8006ac4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006974:	b29b      	uxth	r3, r3
 8006976:	2bff      	cmp	r3, #255	@ 0xff
 8006978:	d90e      	bls.n	8006998 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	22ff      	movs	r2, #255	@ 0xff
 800697e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006984:	b2da      	uxtb	r2, r3
 8006986:	8979      	ldrh	r1, [r7, #10]
 8006988:	2300      	movs	r3, #0
 800698a:	9300      	str	r3, [sp, #0]
 800698c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006990:	68f8      	ldr	r0, [r7, #12]
 8006992:	f000 fc55 	bl	8007240 <I2C_TransferConfig>
 8006996:	e00f      	b.n	80069b8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800699c:	b29a      	uxth	r2, r3
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069a6:	b2da      	uxtb	r2, r3
 80069a8:	8979      	ldrh	r1, [r7, #10]
 80069aa:	2300      	movs	r3, #0
 80069ac:	9300      	str	r3, [sp, #0]
 80069ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80069b2:	68f8      	ldr	r0, [r7, #12]
 80069b4:	f000 fc44 	bl	8007240 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80069b8:	697a      	ldr	r2, [r7, #20]
 80069ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80069bc:	68f8      	ldr	r0, [r7, #12]
 80069be:	f000 fad4 	bl	8006f6a <I2C_WaitOnTXISFlagUntilTimeout>
 80069c2:	4603      	mov	r3, r0
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d001      	beq.n	80069cc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80069c8:	2301      	movs	r3, #1
 80069ca:	e07b      	b.n	8006ac4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069d0:	781a      	ldrb	r2, [r3, #0]
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069dc:	1c5a      	adds	r2, r3, #1
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	3b01      	subs	r3, #1
 80069ea:	b29a      	uxth	r2, r3
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069f4:	3b01      	subs	r3, #1
 80069f6:	b29a      	uxth	r2, r3
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a00:	b29b      	uxth	r3, r3
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d034      	beq.n	8006a70 <HAL_I2C_Mem_Write+0x1c8>
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d130      	bne.n	8006a70 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	9300      	str	r3, [sp, #0]
 8006a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a14:	2200      	movs	r2, #0
 8006a16:	2180      	movs	r1, #128	@ 0x80
 8006a18:	68f8      	ldr	r0, [r7, #12]
 8006a1a:	f000 fa4d 	bl	8006eb8 <I2C_WaitOnFlagUntilTimeout>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d001      	beq.n	8006a28 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	e04d      	b.n	8006ac4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a2c:	b29b      	uxth	r3, r3
 8006a2e:	2bff      	cmp	r3, #255	@ 0xff
 8006a30:	d90e      	bls.n	8006a50 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	22ff      	movs	r2, #255	@ 0xff
 8006a36:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a3c:	b2da      	uxtb	r2, r3
 8006a3e:	8979      	ldrh	r1, [r7, #10]
 8006a40:	2300      	movs	r3, #0
 8006a42:	9300      	str	r3, [sp, #0]
 8006a44:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006a48:	68f8      	ldr	r0, [r7, #12]
 8006a4a:	f000 fbf9 	bl	8007240 <I2C_TransferConfig>
 8006a4e:	e00f      	b.n	8006a70 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a54:	b29a      	uxth	r2, r3
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a5e:	b2da      	uxtb	r2, r3
 8006a60:	8979      	ldrh	r1, [r7, #10]
 8006a62:	2300      	movs	r3, #0
 8006a64:	9300      	str	r3, [sp, #0]
 8006a66:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006a6a:	68f8      	ldr	r0, [r7, #12]
 8006a6c:	f000 fbe8 	bl	8007240 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a74:	b29b      	uxth	r3, r3
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d19e      	bne.n	80069b8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a7a:	697a      	ldr	r2, [r7, #20]
 8006a7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a7e:	68f8      	ldr	r0, [r7, #12]
 8006a80:	f000 faba 	bl	8006ff8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006a84:	4603      	mov	r3, r0
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d001      	beq.n	8006a8e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	e01a      	b.n	8006ac4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	2220      	movs	r2, #32
 8006a94:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	6859      	ldr	r1, [r3, #4]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8006acc <HAL_I2C_Mem_Write+0x224>)
 8006aa2:	400b      	ands	r3, r1
 8006aa4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	2220      	movs	r2, #32
 8006aaa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	e000      	b.n	8006ac4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006ac2:	2302      	movs	r3, #2
  }
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3718      	adds	r7, #24
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}
 8006acc:	fe00e800 	.word	0xfe00e800

08006ad0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b088      	sub	sp, #32
 8006ad4:	af02      	add	r7, sp, #8
 8006ad6:	60f8      	str	r0, [r7, #12]
 8006ad8:	4608      	mov	r0, r1
 8006ada:	4611      	mov	r1, r2
 8006adc:	461a      	mov	r2, r3
 8006ade:	4603      	mov	r3, r0
 8006ae0:	817b      	strh	r3, [r7, #10]
 8006ae2:	460b      	mov	r3, r1
 8006ae4:	813b      	strh	r3, [r7, #8]
 8006ae6:	4613      	mov	r3, r2
 8006ae8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	2b20      	cmp	r3, #32
 8006af4:	f040 80fd 	bne.w	8006cf2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006af8:	6a3b      	ldr	r3, [r7, #32]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d002      	beq.n	8006b04 <HAL_I2C_Mem_Read+0x34>
 8006afe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d105      	bne.n	8006b10 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006b0a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e0f1      	b.n	8006cf4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d101      	bne.n	8006b1e <HAL_I2C_Mem_Read+0x4e>
 8006b1a:	2302      	movs	r3, #2
 8006b1c:	e0ea      	b.n	8006cf4 <HAL_I2C_Mem_Read+0x224>
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	2201      	movs	r2, #1
 8006b22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006b26:	f7fd ff7f 	bl	8004a28 <HAL_GetTick>
 8006b2a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	9300      	str	r3, [sp, #0]
 8006b30:	2319      	movs	r3, #25
 8006b32:	2201      	movs	r2, #1
 8006b34:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006b38:	68f8      	ldr	r0, [r7, #12]
 8006b3a:	f000 f9bd 	bl	8006eb8 <I2C_WaitOnFlagUntilTimeout>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d001      	beq.n	8006b48 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e0d5      	b.n	8006cf4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2222      	movs	r2, #34	@ 0x22
 8006b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2240      	movs	r2, #64	@ 0x40
 8006b54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6a3a      	ldr	r2, [r7, #32]
 8006b62:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006b68:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006b70:	88f8      	ldrh	r0, [r7, #6]
 8006b72:	893a      	ldrh	r2, [r7, #8]
 8006b74:	8979      	ldrh	r1, [r7, #10]
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	9301      	str	r3, [sp, #4]
 8006b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b7c:	9300      	str	r3, [sp, #0]
 8006b7e:	4603      	mov	r3, r0
 8006b80:	68f8      	ldr	r0, [r7, #12]
 8006b82:	f000 f921 	bl	8006dc8 <I2C_RequestMemoryRead>
 8006b86:	4603      	mov	r3, r0
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d005      	beq.n	8006b98 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	e0ad      	b.n	8006cf4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b9c:	b29b      	uxth	r3, r3
 8006b9e:	2bff      	cmp	r3, #255	@ 0xff
 8006ba0:	d90e      	bls.n	8006bc0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bac:	b2da      	uxtb	r2, r3
 8006bae:	8979      	ldrh	r1, [r7, #10]
 8006bb0:	4b52      	ldr	r3, [pc, #328]	@ (8006cfc <HAL_I2C_Mem_Read+0x22c>)
 8006bb2:	9300      	str	r3, [sp, #0]
 8006bb4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006bb8:	68f8      	ldr	r0, [r7, #12]
 8006bba:	f000 fb41 	bl	8007240 <I2C_TransferConfig>
 8006bbe:	e00f      	b.n	8006be0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bc4:	b29a      	uxth	r2, r3
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bce:	b2da      	uxtb	r2, r3
 8006bd0:	8979      	ldrh	r1, [r7, #10]
 8006bd2:	4b4a      	ldr	r3, [pc, #296]	@ (8006cfc <HAL_I2C_Mem_Read+0x22c>)
 8006bd4:	9300      	str	r3, [sp, #0]
 8006bd6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006bda:	68f8      	ldr	r0, [r7, #12]
 8006bdc:	f000 fb30 	bl	8007240 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	9300      	str	r3, [sp, #0]
 8006be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006be6:	2200      	movs	r2, #0
 8006be8:	2104      	movs	r1, #4
 8006bea:	68f8      	ldr	r0, [r7, #12]
 8006bec:	f000 f964 	bl	8006eb8 <I2C_WaitOnFlagUntilTimeout>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d001      	beq.n	8006bfa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e07c      	b.n	8006cf4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c04:	b2d2      	uxtb	r2, r2
 8006c06:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c0c:	1c5a      	adds	r2, r3, #1
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c16:	3b01      	subs	r3, #1
 8006c18:	b29a      	uxth	r2, r3
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	3b01      	subs	r3, #1
 8006c26:	b29a      	uxth	r2, r3
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d034      	beq.n	8006ca0 <HAL_I2C_Mem_Read+0x1d0>
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d130      	bne.n	8006ca0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	9300      	str	r3, [sp, #0]
 8006c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c44:	2200      	movs	r2, #0
 8006c46:	2180      	movs	r1, #128	@ 0x80
 8006c48:	68f8      	ldr	r0, [r7, #12]
 8006c4a:	f000 f935 	bl	8006eb8 <I2C_WaitOnFlagUntilTimeout>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d001      	beq.n	8006c58 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006c54:	2301      	movs	r3, #1
 8006c56:	e04d      	b.n	8006cf4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c5c:	b29b      	uxth	r3, r3
 8006c5e:	2bff      	cmp	r3, #255	@ 0xff
 8006c60:	d90e      	bls.n	8006c80 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2201      	movs	r2, #1
 8006c66:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c6c:	b2da      	uxtb	r2, r3
 8006c6e:	8979      	ldrh	r1, [r7, #10]
 8006c70:	2300      	movs	r3, #0
 8006c72:	9300      	str	r3, [sp, #0]
 8006c74:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006c78:	68f8      	ldr	r0, [r7, #12]
 8006c7a:	f000 fae1 	bl	8007240 <I2C_TransferConfig>
 8006c7e:	e00f      	b.n	8006ca0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c84:	b29a      	uxth	r2, r3
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c8e:	b2da      	uxtb	r2, r3
 8006c90:	8979      	ldrh	r1, [r7, #10]
 8006c92:	2300      	movs	r3, #0
 8006c94:	9300      	str	r3, [sp, #0]
 8006c96:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006c9a:	68f8      	ldr	r0, [r7, #12]
 8006c9c:	f000 fad0 	bl	8007240 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d19a      	bne.n	8006be0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006caa:	697a      	ldr	r2, [r7, #20]
 8006cac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006cae:	68f8      	ldr	r0, [r7, #12]
 8006cb0:	f000 f9a2 	bl	8006ff8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d001      	beq.n	8006cbe <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e01a      	b.n	8006cf4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	2220      	movs	r2, #32
 8006cc4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	6859      	ldr	r1, [r3, #4]
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8006d00 <HAL_I2C_Mem_Read+0x230>)
 8006cd2:	400b      	ands	r3, r1
 8006cd4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2220      	movs	r2, #32
 8006cda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	e000      	b.n	8006cf4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006cf2:	2302      	movs	r3, #2
  }
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3718      	adds	r7, #24
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}
 8006cfc:	80002400 	.word	0x80002400
 8006d00:	fe00e800 	.word	0xfe00e800

08006d04 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b083      	sub	sp, #12
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d12:	b2db      	uxtb	r3, r3
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	370c      	adds	r7, #12
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr

08006d20 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b086      	sub	sp, #24
 8006d24:	af02      	add	r7, sp, #8
 8006d26:	60f8      	str	r0, [r7, #12]
 8006d28:	4608      	mov	r0, r1
 8006d2a:	4611      	mov	r1, r2
 8006d2c:	461a      	mov	r2, r3
 8006d2e:	4603      	mov	r3, r0
 8006d30:	817b      	strh	r3, [r7, #10]
 8006d32:	460b      	mov	r3, r1
 8006d34:	813b      	strh	r3, [r7, #8]
 8006d36:	4613      	mov	r3, r2
 8006d38:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006d3a:	88fb      	ldrh	r3, [r7, #6]
 8006d3c:	b2da      	uxtb	r2, r3
 8006d3e:	8979      	ldrh	r1, [r7, #10]
 8006d40:	4b20      	ldr	r3, [pc, #128]	@ (8006dc4 <I2C_RequestMemoryWrite+0xa4>)
 8006d42:	9300      	str	r3, [sp, #0]
 8006d44:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006d48:	68f8      	ldr	r0, [r7, #12]
 8006d4a:	f000 fa79 	bl	8007240 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d4e:	69fa      	ldr	r2, [r7, #28]
 8006d50:	69b9      	ldr	r1, [r7, #24]
 8006d52:	68f8      	ldr	r0, [r7, #12]
 8006d54:	f000 f909 	bl	8006f6a <I2C_WaitOnTXISFlagUntilTimeout>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d001      	beq.n	8006d62 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e02c      	b.n	8006dbc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d62:	88fb      	ldrh	r3, [r7, #6]
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	d105      	bne.n	8006d74 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006d68:	893b      	ldrh	r3, [r7, #8]
 8006d6a:	b2da      	uxtb	r2, r3
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	629a      	str	r2, [r3, #40]	@ 0x28
 8006d72:	e015      	b.n	8006da0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006d74:	893b      	ldrh	r3, [r7, #8]
 8006d76:	0a1b      	lsrs	r3, r3, #8
 8006d78:	b29b      	uxth	r3, r3
 8006d7a:	b2da      	uxtb	r2, r3
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d82:	69fa      	ldr	r2, [r7, #28]
 8006d84:	69b9      	ldr	r1, [r7, #24]
 8006d86:	68f8      	ldr	r0, [r7, #12]
 8006d88:	f000 f8ef 	bl	8006f6a <I2C_WaitOnTXISFlagUntilTimeout>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d001      	beq.n	8006d96 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	e012      	b.n	8006dbc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006d96:	893b      	ldrh	r3, [r7, #8]
 8006d98:	b2da      	uxtb	r2, r3
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006da0:	69fb      	ldr	r3, [r7, #28]
 8006da2:	9300      	str	r3, [sp, #0]
 8006da4:	69bb      	ldr	r3, [r7, #24]
 8006da6:	2200      	movs	r2, #0
 8006da8:	2180      	movs	r1, #128	@ 0x80
 8006daa:	68f8      	ldr	r0, [r7, #12]
 8006dac:	f000 f884 	bl	8006eb8 <I2C_WaitOnFlagUntilTimeout>
 8006db0:	4603      	mov	r3, r0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d001      	beq.n	8006dba <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006db6:	2301      	movs	r3, #1
 8006db8:	e000      	b.n	8006dbc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006dba:	2300      	movs	r3, #0
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3710      	adds	r7, #16
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}
 8006dc4:	80002000 	.word	0x80002000

08006dc8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b086      	sub	sp, #24
 8006dcc:	af02      	add	r7, sp, #8
 8006dce:	60f8      	str	r0, [r7, #12]
 8006dd0:	4608      	mov	r0, r1
 8006dd2:	4611      	mov	r1, r2
 8006dd4:	461a      	mov	r2, r3
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	817b      	strh	r3, [r7, #10]
 8006dda:	460b      	mov	r3, r1
 8006ddc:	813b      	strh	r3, [r7, #8]
 8006dde:	4613      	mov	r3, r2
 8006de0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006de2:	88fb      	ldrh	r3, [r7, #6]
 8006de4:	b2da      	uxtb	r2, r3
 8006de6:	8979      	ldrh	r1, [r7, #10]
 8006de8:	4b20      	ldr	r3, [pc, #128]	@ (8006e6c <I2C_RequestMemoryRead+0xa4>)
 8006dea:	9300      	str	r3, [sp, #0]
 8006dec:	2300      	movs	r3, #0
 8006dee:	68f8      	ldr	r0, [r7, #12]
 8006df0:	f000 fa26 	bl	8007240 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006df4:	69fa      	ldr	r2, [r7, #28]
 8006df6:	69b9      	ldr	r1, [r7, #24]
 8006df8:	68f8      	ldr	r0, [r7, #12]
 8006dfa:	f000 f8b6 	bl	8006f6a <I2C_WaitOnTXISFlagUntilTimeout>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d001      	beq.n	8006e08 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	e02c      	b.n	8006e62 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006e08:	88fb      	ldrh	r3, [r7, #6]
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	d105      	bne.n	8006e1a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006e0e:	893b      	ldrh	r3, [r7, #8]
 8006e10:	b2da      	uxtb	r2, r3
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	629a      	str	r2, [r3, #40]	@ 0x28
 8006e18:	e015      	b.n	8006e46 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006e1a:	893b      	ldrh	r3, [r7, #8]
 8006e1c:	0a1b      	lsrs	r3, r3, #8
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	b2da      	uxtb	r2, r3
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e28:	69fa      	ldr	r2, [r7, #28]
 8006e2a:	69b9      	ldr	r1, [r7, #24]
 8006e2c:	68f8      	ldr	r0, [r7, #12]
 8006e2e:	f000 f89c 	bl	8006f6a <I2C_WaitOnTXISFlagUntilTimeout>
 8006e32:	4603      	mov	r3, r0
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d001      	beq.n	8006e3c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e012      	b.n	8006e62 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006e3c:	893b      	ldrh	r3, [r7, #8]
 8006e3e:	b2da      	uxtb	r2, r3
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006e46:	69fb      	ldr	r3, [r7, #28]
 8006e48:	9300      	str	r3, [sp, #0]
 8006e4a:	69bb      	ldr	r3, [r7, #24]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	2140      	movs	r1, #64	@ 0x40
 8006e50:	68f8      	ldr	r0, [r7, #12]
 8006e52:	f000 f831 	bl	8006eb8 <I2C_WaitOnFlagUntilTimeout>
 8006e56:	4603      	mov	r3, r0
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d001      	beq.n	8006e60 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	e000      	b.n	8006e62 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	3710      	adds	r7, #16
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}
 8006e6a:	bf00      	nop
 8006e6c:	80002000 	.word	0x80002000

08006e70 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b083      	sub	sp, #12
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	699b      	ldr	r3, [r3, #24]
 8006e7e:	f003 0302 	and.w	r3, r3, #2
 8006e82:	2b02      	cmp	r3, #2
 8006e84:	d103      	bne.n	8006e8e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	699b      	ldr	r3, [r3, #24]
 8006e94:	f003 0301 	and.w	r3, r3, #1
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d007      	beq.n	8006eac <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	699a      	ldr	r2, [r3, #24]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f042 0201 	orr.w	r2, r2, #1
 8006eaa:	619a      	str	r2, [r3, #24]
  }
}
 8006eac:	bf00      	nop
 8006eae:	370c      	adds	r7, #12
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb6:	4770      	bx	lr

08006eb8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b084      	sub	sp, #16
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	60f8      	str	r0, [r7, #12]
 8006ec0:	60b9      	str	r1, [r7, #8]
 8006ec2:	603b      	str	r3, [r7, #0]
 8006ec4:	4613      	mov	r3, r2
 8006ec6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006ec8:	e03b      	b.n	8006f42 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006eca:	69ba      	ldr	r2, [r7, #24]
 8006ecc:	6839      	ldr	r1, [r7, #0]
 8006ece:	68f8      	ldr	r0, [r7, #12]
 8006ed0:	f000 f8d6 	bl	8007080 <I2C_IsErrorOccurred>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d001      	beq.n	8006ede <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e041      	b.n	8006f62 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ee4:	d02d      	beq.n	8006f42 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ee6:	f7fd fd9f 	bl	8004a28 <HAL_GetTick>
 8006eea:	4602      	mov	r2, r0
 8006eec:	69bb      	ldr	r3, [r7, #24]
 8006eee:	1ad3      	subs	r3, r2, r3
 8006ef0:	683a      	ldr	r2, [r7, #0]
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	d302      	bcc.n	8006efc <I2C_WaitOnFlagUntilTimeout+0x44>
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d122      	bne.n	8006f42 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	699a      	ldr	r2, [r3, #24]
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	4013      	ands	r3, r2
 8006f06:	68ba      	ldr	r2, [r7, #8]
 8006f08:	429a      	cmp	r2, r3
 8006f0a:	bf0c      	ite	eq
 8006f0c:	2301      	moveq	r3, #1
 8006f0e:	2300      	movne	r3, #0
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	461a      	mov	r2, r3
 8006f14:	79fb      	ldrb	r3, [r7, #7]
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d113      	bne.n	8006f42 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f1e:	f043 0220 	orr.w	r2, r3, #32
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2220      	movs	r2, #32
 8006f2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	e00f      	b.n	8006f62 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	699a      	ldr	r2, [r3, #24]
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	4013      	ands	r3, r2
 8006f4c:	68ba      	ldr	r2, [r7, #8]
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	bf0c      	ite	eq
 8006f52:	2301      	moveq	r3, #1
 8006f54:	2300      	movne	r3, #0
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	461a      	mov	r2, r3
 8006f5a:	79fb      	ldrb	r3, [r7, #7]
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	d0b4      	beq.n	8006eca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f60:	2300      	movs	r3, #0
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3710      	adds	r7, #16
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}

08006f6a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006f6a:	b580      	push	{r7, lr}
 8006f6c:	b084      	sub	sp, #16
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	60f8      	str	r0, [r7, #12]
 8006f72:	60b9      	str	r1, [r7, #8]
 8006f74:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006f76:	e033      	b.n	8006fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f78:	687a      	ldr	r2, [r7, #4]
 8006f7a:	68b9      	ldr	r1, [r7, #8]
 8006f7c:	68f8      	ldr	r0, [r7, #12]
 8006f7e:	f000 f87f 	bl	8007080 <I2C_IsErrorOccurred>
 8006f82:	4603      	mov	r3, r0
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d001      	beq.n	8006f8c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	e031      	b.n	8006ff0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f92:	d025      	beq.n	8006fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f94:	f7fd fd48 	bl	8004a28 <HAL_GetTick>
 8006f98:	4602      	mov	r2, r0
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	1ad3      	subs	r3, r2, r3
 8006f9e:	68ba      	ldr	r2, [r7, #8]
 8006fa0:	429a      	cmp	r2, r3
 8006fa2:	d302      	bcc.n	8006faa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d11a      	bne.n	8006fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	699b      	ldr	r3, [r3, #24]
 8006fb0:	f003 0302 	and.w	r3, r3, #2
 8006fb4:	2b02      	cmp	r3, #2
 8006fb6:	d013      	beq.n	8006fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fbc:	f043 0220 	orr.w	r2, r3, #32
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	2220      	movs	r2, #32
 8006fc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e007      	b.n	8006ff0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	699b      	ldr	r3, [r3, #24]
 8006fe6:	f003 0302 	and.w	r3, r3, #2
 8006fea:	2b02      	cmp	r3, #2
 8006fec:	d1c4      	bne.n	8006f78 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006fee:	2300      	movs	r3, #0
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	3710      	adds	r7, #16
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b084      	sub	sp, #16
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	60b9      	str	r1, [r7, #8]
 8007002:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007004:	e02f      	b.n	8007066 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007006:	687a      	ldr	r2, [r7, #4]
 8007008:	68b9      	ldr	r1, [r7, #8]
 800700a:	68f8      	ldr	r0, [r7, #12]
 800700c:	f000 f838 	bl	8007080 <I2C_IsErrorOccurred>
 8007010:	4603      	mov	r3, r0
 8007012:	2b00      	cmp	r3, #0
 8007014:	d001      	beq.n	800701a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	e02d      	b.n	8007076 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800701a:	f7fd fd05 	bl	8004a28 <HAL_GetTick>
 800701e:	4602      	mov	r2, r0
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	1ad3      	subs	r3, r2, r3
 8007024:	68ba      	ldr	r2, [r7, #8]
 8007026:	429a      	cmp	r2, r3
 8007028:	d302      	bcc.n	8007030 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d11a      	bne.n	8007066 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	699b      	ldr	r3, [r3, #24]
 8007036:	f003 0320 	and.w	r3, r3, #32
 800703a:	2b20      	cmp	r3, #32
 800703c:	d013      	beq.n	8007066 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007042:	f043 0220 	orr.w	r2, r3, #32
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2220      	movs	r2, #32
 800704e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2200      	movs	r2, #0
 8007056:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2200      	movs	r2, #0
 800705e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007062:	2301      	movs	r3, #1
 8007064:	e007      	b.n	8007076 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	699b      	ldr	r3, [r3, #24]
 800706c:	f003 0320 	and.w	r3, r3, #32
 8007070:	2b20      	cmp	r3, #32
 8007072:	d1c8      	bne.n	8007006 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007074:	2300      	movs	r3, #0
}
 8007076:	4618      	mov	r0, r3
 8007078:	3710      	adds	r7, #16
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}
	...

08007080 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b08a      	sub	sp, #40	@ 0x28
 8007084:	af00      	add	r7, sp, #0
 8007086:	60f8      	str	r0, [r7, #12]
 8007088:	60b9      	str	r1, [r7, #8]
 800708a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800708c:	2300      	movs	r3, #0
 800708e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	699b      	ldr	r3, [r3, #24]
 8007098:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800709a:	2300      	movs	r3, #0
 800709c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80070a2:	69bb      	ldr	r3, [r7, #24]
 80070a4:	f003 0310 	and.w	r3, r3, #16
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d068      	beq.n	800717e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	2210      	movs	r2, #16
 80070b2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80070b4:	e049      	b.n	800714a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070bc:	d045      	beq.n	800714a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80070be:	f7fd fcb3 	bl	8004a28 <HAL_GetTick>
 80070c2:	4602      	mov	r2, r0
 80070c4:	69fb      	ldr	r3, [r7, #28]
 80070c6:	1ad3      	subs	r3, r2, r3
 80070c8:	68ba      	ldr	r2, [r7, #8]
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d302      	bcc.n	80070d4 <I2C_IsErrorOccurred+0x54>
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d13a      	bne.n	800714a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	685b      	ldr	r3, [r3, #4]
 80070da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80070de:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80070e6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	699b      	ldr	r3, [r3, #24]
 80070ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80070f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070f6:	d121      	bne.n	800713c <I2C_IsErrorOccurred+0xbc>
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80070fe:	d01d      	beq.n	800713c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007100:	7cfb      	ldrb	r3, [r7, #19]
 8007102:	2b20      	cmp	r3, #32
 8007104:	d01a      	beq.n	800713c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	685a      	ldr	r2, [r3, #4]
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007114:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007116:	f7fd fc87 	bl	8004a28 <HAL_GetTick>
 800711a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800711c:	e00e      	b.n	800713c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800711e:	f7fd fc83 	bl	8004a28 <HAL_GetTick>
 8007122:	4602      	mov	r2, r0
 8007124:	69fb      	ldr	r3, [r7, #28]
 8007126:	1ad3      	subs	r3, r2, r3
 8007128:	2b19      	cmp	r3, #25
 800712a:	d907      	bls.n	800713c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800712c:	6a3b      	ldr	r3, [r7, #32]
 800712e:	f043 0320 	orr.w	r3, r3, #32
 8007132:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007134:	2301      	movs	r3, #1
 8007136:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800713a:	e006      	b.n	800714a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	699b      	ldr	r3, [r3, #24]
 8007142:	f003 0320 	and.w	r3, r3, #32
 8007146:	2b20      	cmp	r3, #32
 8007148:	d1e9      	bne.n	800711e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	699b      	ldr	r3, [r3, #24]
 8007150:	f003 0320 	and.w	r3, r3, #32
 8007154:	2b20      	cmp	r3, #32
 8007156:	d003      	beq.n	8007160 <I2C_IsErrorOccurred+0xe0>
 8007158:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800715c:	2b00      	cmp	r3, #0
 800715e:	d0aa      	beq.n	80070b6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007160:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007164:	2b00      	cmp	r3, #0
 8007166:	d103      	bne.n	8007170 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	2220      	movs	r2, #32
 800716e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007170:	6a3b      	ldr	r3, [r7, #32]
 8007172:	f043 0304 	orr.w	r3, r3, #4
 8007176:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007178:	2301      	movs	r3, #1
 800717a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	699b      	ldr	r3, [r3, #24]
 8007184:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007186:	69bb      	ldr	r3, [r7, #24]
 8007188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800718c:	2b00      	cmp	r3, #0
 800718e:	d00b      	beq.n	80071a8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007190:	6a3b      	ldr	r3, [r7, #32]
 8007192:	f043 0301 	orr.w	r3, r3, #1
 8007196:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80071a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80071a2:	2301      	movs	r3, #1
 80071a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80071a8:	69bb      	ldr	r3, [r7, #24]
 80071aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d00b      	beq.n	80071ca <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80071b2:	6a3b      	ldr	r3, [r7, #32]
 80071b4:	f043 0308 	orr.w	r3, r3, #8
 80071b8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80071c2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80071ca:	69bb      	ldr	r3, [r7, #24]
 80071cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d00b      	beq.n	80071ec <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80071d4:	6a3b      	ldr	r3, [r7, #32]
 80071d6:	f043 0302 	orr.w	r3, r3, #2
 80071da:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80071e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80071e6:	2301      	movs	r3, #1
 80071e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80071ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d01c      	beq.n	800722e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80071f4:	68f8      	ldr	r0, [r7, #12]
 80071f6:	f7ff fe3b 	bl	8006e70 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	6859      	ldr	r1, [r3, #4]
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681a      	ldr	r2, [r3, #0]
 8007204:	4b0d      	ldr	r3, [pc, #52]	@ (800723c <I2C_IsErrorOccurred+0x1bc>)
 8007206:	400b      	ands	r3, r1
 8007208:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800720e:	6a3b      	ldr	r3, [r7, #32]
 8007210:	431a      	orrs	r2, r3
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2220      	movs	r2, #32
 800721a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	2200      	movs	r2, #0
 8007222:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2200      	movs	r2, #0
 800722a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800722e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007232:	4618      	mov	r0, r3
 8007234:	3728      	adds	r7, #40	@ 0x28
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}
 800723a:	bf00      	nop
 800723c:	fe00e800 	.word	0xfe00e800

08007240 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007240:	b480      	push	{r7}
 8007242:	b087      	sub	sp, #28
 8007244:	af00      	add	r7, sp, #0
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	607b      	str	r3, [r7, #4]
 800724a:	460b      	mov	r3, r1
 800724c:	817b      	strh	r3, [r7, #10]
 800724e:	4613      	mov	r3, r2
 8007250:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007252:	897b      	ldrh	r3, [r7, #10]
 8007254:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007258:	7a7b      	ldrb	r3, [r7, #9]
 800725a:	041b      	lsls	r3, r3, #16
 800725c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007260:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007266:	6a3b      	ldr	r3, [r7, #32]
 8007268:	4313      	orrs	r3, r2
 800726a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800726e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	685a      	ldr	r2, [r3, #4]
 8007276:	6a3b      	ldr	r3, [r7, #32]
 8007278:	0d5b      	lsrs	r3, r3, #21
 800727a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800727e:	4b08      	ldr	r3, [pc, #32]	@ (80072a0 <I2C_TransferConfig+0x60>)
 8007280:	430b      	orrs	r3, r1
 8007282:	43db      	mvns	r3, r3
 8007284:	ea02 0103 	and.w	r1, r2, r3
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	697a      	ldr	r2, [r7, #20]
 800728e:	430a      	orrs	r2, r1
 8007290:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007292:	bf00      	nop
 8007294:	371c      	adds	r7, #28
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr
 800729e:	bf00      	nop
 80072a0:	03ff63ff 	.word	0x03ff63ff

080072a4 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b084      	sub	sp, #16
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d101      	bne.n	80072b6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	e08f      	b.n	80073d6 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80072bc:	b2db      	uxtb	r3, r3
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d106      	bne.n	80072d0 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2200      	movs	r2, #0
 80072c6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f7fa fce0 	bl	8001c90 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2202      	movs	r2, #2
 80072d4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	699a      	ldr	r2, [r3, #24]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 80072e6:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	6999      	ldr	r1, [r3, #24]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	685a      	ldr	r2, [r3, #4]
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80072fc:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	691b      	ldr	r3, [r3, #16]
 8007302:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	430a      	orrs	r2, r1
 800730a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	695b      	ldr	r3, [r3, #20]
 8007310:	041b      	lsls	r3, r3, #16
 8007312:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	6999      	ldr	r1, [r3, #24]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	68fa      	ldr	r2, [r7, #12]
 800731e:	430a      	orrs	r2, r1
 8007320:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	69db      	ldr	r3, [r3, #28]
 8007326:	041b      	lsls	r3, r3, #16
 8007328:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6a19      	ldr	r1, [r3, #32]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68fa      	ldr	r2, [r7, #12]
 8007334:	430a      	orrs	r2, r1
 8007336:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800733c:	041b      	lsls	r3, r3, #16
 800733e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	68fa      	ldr	r2, [r7, #12]
 800734a:	430a      	orrs	r2, r1
 800734c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007352:	041b      	lsls	r3, r3, #16
 8007354:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	68fa      	ldr	r2, [r7, #12]
 8007360:	430a      	orrs	r2, r1
 8007362:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800736a:	021b      	lsls	r3, r3, #8
 800736c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8007374:	041b      	lsls	r3, r3, #16
 8007376:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8007386:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800738e:	68ba      	ldr	r2, [r7, #8]
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	4313      	orrs	r3, r2
 8007394:	687a      	ldr	r2, [r7, #4]
 8007396:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800739a:	431a      	orrs	r2, r3
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	430a      	orrs	r2, r1
 80073a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f042 0206 	orr.w	r2, r2, #6
 80073b2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	699a      	ldr	r2, [r3, #24]
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f042 0201 	orr.w	r2, r2, #1
 80073c2:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2200      	movs	r2, #0
 80073c8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2201      	movs	r2, #1
 80073d0:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 80073d4:	2300      	movs	r3, #0
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	3710      	adds	r7, #16
 80073da:	46bd      	mov	sp, r7
 80073dc:	bd80      	pop	{r7, pc}

080073de <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 80073de:	b580      	push	{r7, lr}
 80073e0:	b084      	sub	sp, #16
 80073e2:	af00      	add	r7, sp, #0
 80073e4:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073ec:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073f4:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	f003 0304 	and.w	r3, r3, #4
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d023      	beq.n	8007448 <HAL_LTDC_IRQHandler+0x6a>
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	f003 0304 	and.w	r3, r3, #4
 8007406:	2b00      	cmp	r3, #0
 8007408:	d01e      	beq.n	8007448 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f022 0204 	bic.w	r2, r2, #4
 8007418:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2204      	movs	r2, #4
 8007420:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007428:	f043 0201 	orr.w	r2, r3, #1
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2204      	movs	r2, #4
 8007436:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2200      	movs	r2, #0
 800743e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f000 f86f 	bl	8007526 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	f003 0302 	and.w	r3, r3, #2
 800744e:	2b00      	cmp	r3, #0
 8007450:	d023      	beq.n	800749a <HAL_LTDC_IRQHandler+0xbc>
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	f003 0302 	and.w	r3, r3, #2
 8007458:	2b00      	cmp	r3, #0
 800745a:	d01e      	beq.n	800749a <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f022 0202 	bic.w	r2, r2, #2
 800746a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	2202      	movs	r2, #2
 8007472:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800747a:	f043 0202 	orr.w	r2, r3, #2
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2204      	movs	r2, #4
 8007488:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2200      	movs	r2, #0
 8007490:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f000 f846 	bl	8007526 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	f003 0301 	and.w	r3, r3, #1
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d01b      	beq.n	80074dc <HAL_LTDC_IRQHandler+0xfe>
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	f003 0301 	and.w	r3, r3, #1
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d016      	beq.n	80074dc <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f022 0201 	bic.w	r2, r2, #1
 80074bc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	2201      	movs	r2, #1
 80074c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2201      	movs	r2, #1
 80074ca:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2200      	movs	r2, #0
 80074d2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f000 f82f 	bl	800753a <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	f003 0308 	and.w	r3, r3, #8
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d01b      	beq.n	800751e <HAL_LTDC_IRQHandler+0x140>
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	f003 0308 	and.w	r3, r3, #8
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d016      	beq.n	800751e <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f022 0208 	bic.w	r2, r2, #8
 80074fe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	2208      	movs	r2, #8
 8007506:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2201      	movs	r2, #1
 800750c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2200      	movs	r2, #0
 8007514:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	f000 f818 	bl	800754e <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800751e:	bf00      	nop
 8007520:	3710      	adds	r7, #16
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}

08007526 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8007526:	b480      	push	{r7}
 8007528:	b083      	sub	sp, #12
 800752a:	af00      	add	r7, sp, #0
 800752c:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800752e:	bf00      	nop
 8007530:	370c      	adds	r7, #12
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr

0800753a <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800753a:	b480      	push	{r7}
 800753c:	b083      	sub	sp, #12
 800753e:	af00      	add	r7, sp, #0
 8007540:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8007542:	bf00      	nop
 8007544:	370c      	adds	r7, #12
 8007546:	46bd      	mov	sp, r7
 8007548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754c:	4770      	bx	lr

0800754e <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800754e:	b480      	push	{r7}
 8007550:	b083      	sub	sp, #12
 8007552:	af00      	add	r7, sp, #0
 8007554:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8007556:	bf00      	nop
 8007558:	370c      	adds	r7, #12
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr

08007562 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007562:	b5b0      	push	{r4, r5, r7, lr}
 8007564:	b084      	sub	sp, #16
 8007566:	af00      	add	r7, sp, #0
 8007568:	60f8      	str	r0, [r7, #12]
 800756a:	60b9      	str	r1, [r7, #8]
 800756c:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8007574:	2b01      	cmp	r3, #1
 8007576:	d101      	bne.n	800757c <HAL_LTDC_ConfigLayer+0x1a>
 8007578:	2302      	movs	r3, #2
 800757a:	e02c      	b.n	80075d6 <HAL_LTDC_ConfigLayer+0x74>
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2201      	movs	r2, #1
 8007580:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2202      	movs	r2, #2
 8007588:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800758c:	68fa      	ldr	r2, [r7, #12]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2134      	movs	r1, #52	@ 0x34
 8007592:	fb01 f303 	mul.w	r3, r1, r3
 8007596:	4413      	add	r3, r2
 8007598:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	4614      	mov	r4, r2
 80075a0:	461d      	mov	r5, r3
 80075a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80075a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80075a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80075a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80075aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80075ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80075ae:	682b      	ldr	r3, [r5, #0]
 80075b0:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80075b2:	687a      	ldr	r2, [r7, #4]
 80075b4:	68b9      	ldr	r1, [r7, #8]
 80075b6:	68f8      	ldr	r0, [r7, #12]
 80075b8:	f000 f812 	bl	80075e0 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	2201      	movs	r2, #1
 80075c2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2201      	movs	r2, #1
 80075c8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	2200      	movs	r2, #0
 80075d0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80075d4:	2300      	movs	r3, #0
}
 80075d6:	4618      	mov	r0, r3
 80075d8:	3710      	adds	r7, #16
 80075da:	46bd      	mov	sp, r7
 80075dc:	bdb0      	pop	{r4, r5, r7, pc}
	...

080075e0 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b089      	sub	sp, #36	@ 0x24
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	60f8      	str	r0, [r7, #12]
 80075e8:	60b9      	str	r1, [r7, #8]
 80075ea:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	685a      	ldr	r2, [r3, #4]
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	68db      	ldr	r3, [r3, #12]
 80075f6:	0c1b      	lsrs	r3, r3, #16
 80075f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075fc:	4413      	add	r3, r2
 80075fe:	041b      	lsls	r3, r3, #16
 8007600:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	461a      	mov	r2, r3
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	01db      	lsls	r3, r3, #7
 800760c:	4413      	add	r3, r2
 800760e:	3384      	adds	r3, #132	@ 0x84
 8007610:	685b      	ldr	r3, [r3, #4]
 8007612:	68fa      	ldr	r2, [r7, #12]
 8007614:	6812      	ldr	r2, [r2, #0]
 8007616:	4611      	mov	r1, r2
 8007618:	687a      	ldr	r2, [r7, #4]
 800761a:	01d2      	lsls	r2, r2, #7
 800761c:	440a      	add	r2, r1
 800761e:	3284      	adds	r2, #132	@ 0x84
 8007620:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8007624:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68db      	ldr	r3, [r3, #12]
 8007630:	0c1b      	lsrs	r3, r3, #16
 8007632:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8007636:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8007638:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4619      	mov	r1, r3
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	01db      	lsls	r3, r3, #7
 8007644:	440b      	add	r3, r1
 8007646:	3384      	adds	r3, #132	@ 0x84
 8007648:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800764a:	69fb      	ldr	r3, [r7, #28]
 800764c:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800764e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	68da      	ldr	r2, [r3, #12]
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	68db      	ldr	r3, [r3, #12]
 800765a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800765e:	4413      	add	r3, r2
 8007660:	041b      	lsls	r3, r3, #16
 8007662:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	461a      	mov	r2, r3
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	01db      	lsls	r3, r3, #7
 800766e:	4413      	add	r3, r2
 8007670:	3384      	adds	r3, #132	@ 0x84
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	68fa      	ldr	r2, [r7, #12]
 8007676:	6812      	ldr	r2, [r2, #0]
 8007678:	4611      	mov	r1, r2
 800767a:	687a      	ldr	r2, [r7, #4]
 800767c:	01d2      	lsls	r2, r2, #7
 800767e:	440a      	add	r2, r1
 8007680:	3284      	adds	r2, #132	@ 0x84
 8007682:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8007686:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	689a      	ldr	r2, [r3, #8]
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	68db      	ldr	r3, [r3, #12]
 8007692:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007696:	4413      	add	r3, r2
 8007698:	1c5a      	adds	r2, r3, #1
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4619      	mov	r1, r3
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	01db      	lsls	r3, r3, #7
 80076a4:	440b      	add	r3, r1
 80076a6:	3384      	adds	r3, #132	@ 0x84
 80076a8:	4619      	mov	r1, r3
 80076aa:	69fb      	ldr	r3, [r7, #28]
 80076ac:	4313      	orrs	r3, r2
 80076ae:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	461a      	mov	r2, r3
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	01db      	lsls	r3, r3, #7
 80076ba:	4413      	add	r3, r2
 80076bc:	3384      	adds	r3, #132	@ 0x84
 80076be:	691b      	ldr	r3, [r3, #16]
 80076c0:	68fa      	ldr	r2, [r7, #12]
 80076c2:	6812      	ldr	r2, [r2, #0]
 80076c4:	4611      	mov	r1, r2
 80076c6:	687a      	ldr	r2, [r7, #4]
 80076c8:	01d2      	lsls	r2, r2, #7
 80076ca:	440a      	add	r2, r1
 80076cc:	3284      	adds	r2, #132	@ 0x84
 80076ce:	f023 0307 	bic.w	r3, r3, #7
 80076d2:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	461a      	mov	r2, r3
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	01db      	lsls	r3, r3, #7
 80076de:	4413      	add	r3, r2
 80076e0:	3384      	adds	r3, #132	@ 0x84
 80076e2:	461a      	mov	r2, r3
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	691b      	ldr	r3, [r3, #16]
 80076e8:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80076f0:	021b      	lsls	r3, r3, #8
 80076f2:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80076fa:	041b      	lsls	r3, r3, #16
 80076fc:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	699b      	ldr	r3, [r3, #24]
 8007702:	061b      	lsls	r3, r3, #24
 8007704:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800770c:	461a      	mov	r2, r3
 800770e:	69fb      	ldr	r3, [r7, #28]
 8007710:	431a      	orrs	r2, r3
 8007712:	69bb      	ldr	r3, [r7, #24]
 8007714:	431a      	orrs	r2, r3
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4619      	mov	r1, r3
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	01db      	lsls	r3, r3, #7
 8007720:	440b      	add	r3, r1
 8007722:	3384      	adds	r3, #132	@ 0x84
 8007724:	4619      	mov	r1, r3
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	4313      	orrs	r3, r2
 800772a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	461a      	mov	r2, r3
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	01db      	lsls	r3, r3, #7
 8007736:	4413      	add	r3, r2
 8007738:	3384      	adds	r3, #132	@ 0x84
 800773a:	695b      	ldr	r3, [r3, #20]
 800773c:	68fa      	ldr	r2, [r7, #12]
 800773e:	6812      	ldr	r2, [r2, #0]
 8007740:	4611      	mov	r1, r2
 8007742:	687a      	ldr	r2, [r7, #4]
 8007744:	01d2      	lsls	r2, r2, #7
 8007746:	440a      	add	r2, r1
 8007748:	3284      	adds	r2, #132	@ 0x84
 800774a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800774e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	461a      	mov	r2, r3
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	01db      	lsls	r3, r3, #7
 800775a:	4413      	add	r3, r2
 800775c:	3384      	adds	r3, #132	@ 0x84
 800775e:	461a      	mov	r2, r3
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	695b      	ldr	r3, [r3, #20]
 8007764:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	461a      	mov	r2, r3
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	01db      	lsls	r3, r3, #7
 8007770:	4413      	add	r3, r2
 8007772:	3384      	adds	r3, #132	@ 0x84
 8007774:	69da      	ldr	r2, [r3, #28]
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4619      	mov	r1, r3
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	01db      	lsls	r3, r3, #7
 8007780:	440b      	add	r3, r1
 8007782:	3384      	adds	r3, #132	@ 0x84
 8007784:	4619      	mov	r1, r3
 8007786:	4b4f      	ldr	r3, [pc, #316]	@ (80078c4 <LTDC_SetConfig+0x2e4>)
 8007788:	4013      	ands	r3, r2
 800778a:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	69da      	ldr	r2, [r3, #28]
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	6a1b      	ldr	r3, [r3, #32]
 8007794:	68f9      	ldr	r1, [r7, #12]
 8007796:	6809      	ldr	r1, [r1, #0]
 8007798:	4608      	mov	r0, r1
 800779a:	6879      	ldr	r1, [r7, #4]
 800779c:	01c9      	lsls	r1, r1, #7
 800779e:	4401      	add	r1, r0
 80077a0:	3184      	adds	r1, #132	@ 0x84
 80077a2:	4313      	orrs	r3, r2
 80077a4:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	461a      	mov	r2, r3
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	01db      	lsls	r3, r3, #7
 80077b0:	4413      	add	r3, r2
 80077b2:	3384      	adds	r3, #132	@ 0x84
 80077b4:	461a      	mov	r2, r3
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077ba:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	691b      	ldr	r3, [r3, #16]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d102      	bne.n	80077ca <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 80077c4:	2304      	movs	r3, #4
 80077c6:	61fb      	str	r3, [r7, #28]
 80077c8:	e01b      	b.n	8007802 <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	691b      	ldr	r3, [r3, #16]
 80077ce:	2b01      	cmp	r3, #1
 80077d0:	d102      	bne.n	80077d8 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 80077d2:	2303      	movs	r3, #3
 80077d4:	61fb      	str	r3, [r7, #28]
 80077d6:	e014      	b.n	8007802 <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	691b      	ldr	r3, [r3, #16]
 80077dc:	2b04      	cmp	r3, #4
 80077de:	d00b      	beq.n	80077f8 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80077e4:	2b02      	cmp	r3, #2
 80077e6:	d007      	beq.n	80077f8 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80077ec:	2b03      	cmp	r3, #3
 80077ee:	d003      	beq.n	80077f8 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80077f4:	2b07      	cmp	r3, #7
 80077f6:	d102      	bne.n	80077fe <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 80077f8:	2302      	movs	r3, #2
 80077fa:	61fb      	str	r3, [r7, #28]
 80077fc:	e001      	b.n	8007802 <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 80077fe:	2301      	movs	r3, #1
 8007800:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	461a      	mov	r2, r3
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	01db      	lsls	r3, r3, #7
 800780c:	4413      	add	r3, r2
 800780e:	3384      	adds	r3, #132	@ 0x84
 8007810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007812:	68fa      	ldr	r2, [r7, #12]
 8007814:	6812      	ldr	r2, [r2, #0]
 8007816:	4611      	mov	r1, r2
 8007818:	687a      	ldr	r2, [r7, #4]
 800781a:	01d2      	lsls	r2, r2, #7
 800781c:	440a      	add	r2, r1
 800781e:	3284      	adds	r2, #132	@ 0x84
 8007820:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8007824:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800782a:	69fa      	ldr	r2, [r7, #28]
 800782c:	fb02 f303 	mul.w	r3, r2, r3
 8007830:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	6859      	ldr	r1, [r3, #4]
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	1acb      	subs	r3, r1, r3
 800783c:	69f9      	ldr	r1, [r7, #28]
 800783e:	fb01 f303 	mul.w	r3, r1, r3
 8007842:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8007844:	68f9      	ldr	r1, [r7, #12]
 8007846:	6809      	ldr	r1, [r1, #0]
 8007848:	4608      	mov	r0, r1
 800784a:	6879      	ldr	r1, [r7, #4]
 800784c:	01c9      	lsls	r1, r1, #7
 800784e:	4401      	add	r1, r0
 8007850:	3184      	adds	r1, #132	@ 0x84
 8007852:	4313      	orrs	r3, r2
 8007854:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	461a      	mov	r2, r3
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	01db      	lsls	r3, r3, #7
 8007860:	4413      	add	r3, r2
 8007862:	3384      	adds	r3, #132	@ 0x84
 8007864:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4619      	mov	r1, r3
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	01db      	lsls	r3, r3, #7
 8007870:	440b      	add	r3, r1
 8007872:	3384      	adds	r3, #132	@ 0x84
 8007874:	4619      	mov	r1, r3
 8007876:	4b14      	ldr	r3, [pc, #80]	@ (80078c8 <LTDC_SetConfig+0x2e8>)
 8007878:	4013      	ands	r3, r2
 800787a:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	461a      	mov	r2, r3
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	01db      	lsls	r3, r3, #7
 8007886:	4413      	add	r3, r2
 8007888:	3384      	adds	r3, #132	@ 0x84
 800788a:	461a      	mov	r2, r3
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007890:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	461a      	mov	r2, r3
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	01db      	lsls	r3, r3, #7
 800789c:	4413      	add	r3, r2
 800789e:	3384      	adds	r3, #132	@ 0x84
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	68fa      	ldr	r2, [r7, #12]
 80078a4:	6812      	ldr	r2, [r2, #0]
 80078a6:	4611      	mov	r1, r2
 80078a8:	687a      	ldr	r2, [r7, #4]
 80078aa:	01d2      	lsls	r2, r2, #7
 80078ac:	440a      	add	r2, r1
 80078ae:	3284      	adds	r2, #132	@ 0x84
 80078b0:	f043 0301 	orr.w	r3, r3, #1
 80078b4:	6013      	str	r3, [r2, #0]
}
 80078b6:	bf00      	nop
 80078b8:	3724      	adds	r7, #36	@ 0x24
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr
 80078c2:	bf00      	nop
 80078c4:	fffff8f8 	.word	0xfffff8f8
 80078c8:	fffff800 	.word	0xfffff800

080078cc <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80078cc:	b480      	push	{r7}
 80078ce:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80078d0:	4b05      	ldr	r3, [pc, #20]	@ (80078e8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a04      	ldr	r2, [pc, #16]	@ (80078e8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80078d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078da:	6013      	str	r3, [r2, #0]
}
 80078dc:	bf00      	nop
 80078de:	46bd      	mov	sp, r7
 80078e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e4:	4770      	bx	lr
 80078e6:	bf00      	nop
 80078e8:	40007000 	.word	0x40007000

080078ec <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b082      	sub	sp, #8
 80078f0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80078f2:	2300      	movs	r3, #0
 80078f4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80078f6:	4b23      	ldr	r3, [pc, #140]	@ (8007984 <HAL_PWREx_EnableOverDrive+0x98>)
 80078f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078fa:	4a22      	ldr	r2, [pc, #136]	@ (8007984 <HAL_PWREx_EnableOverDrive+0x98>)
 80078fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007900:	6413      	str	r3, [r2, #64]	@ 0x40
 8007902:	4b20      	ldr	r3, [pc, #128]	@ (8007984 <HAL_PWREx_EnableOverDrive+0x98>)
 8007904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007906:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800790a:	603b      	str	r3, [r7, #0]
 800790c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800790e:	4b1e      	ldr	r3, [pc, #120]	@ (8007988 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a1d      	ldr	r2, [pc, #116]	@ (8007988 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007914:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007918:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800791a:	f7fd f885 	bl	8004a28 <HAL_GetTick>
 800791e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007920:	e009      	b.n	8007936 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007922:	f7fd f881 	bl	8004a28 <HAL_GetTick>
 8007926:	4602      	mov	r2, r0
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	1ad3      	subs	r3, r2, r3
 800792c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007930:	d901      	bls.n	8007936 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8007932:	2303      	movs	r3, #3
 8007934:	e022      	b.n	800797c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007936:	4b14      	ldr	r3, [pc, #80]	@ (8007988 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800793e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007942:	d1ee      	bne.n	8007922 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007944:	4b10      	ldr	r3, [pc, #64]	@ (8007988 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4a0f      	ldr	r2, [pc, #60]	@ (8007988 <HAL_PWREx_EnableOverDrive+0x9c>)
 800794a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800794e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007950:	f7fd f86a 	bl	8004a28 <HAL_GetTick>
 8007954:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007956:	e009      	b.n	800796c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007958:	f7fd f866 	bl	8004a28 <HAL_GetTick>
 800795c:	4602      	mov	r2, r0
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	1ad3      	subs	r3, r2, r3
 8007962:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007966:	d901      	bls.n	800796c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8007968:	2303      	movs	r3, #3
 800796a:	e007      	b.n	800797c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800796c:	4b06      	ldr	r3, [pc, #24]	@ (8007988 <HAL_PWREx_EnableOverDrive+0x9c>)
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007974:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007978:	d1ee      	bne.n	8007958 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800797a:	2300      	movs	r3, #0
}
 800797c:	4618      	mov	r0, r3
 800797e:	3708      	adds	r7, #8
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}
 8007984:	40023800 	.word	0x40023800
 8007988:	40007000 	.word	0x40007000

0800798c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b086      	sub	sp, #24
 8007990:	af02      	add	r7, sp, #8
 8007992:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8007994:	f7fd f848 	bl	8004a28 <HAL_GetTick>
 8007998:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d101      	bne.n	80079a4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80079a0:	2301      	movs	r3, #1
 80079a2:	e067      	b.n	8007a74 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d10b      	bne.n	80079c8 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2200      	movs	r2, #0
 80079b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80079b8:	6878      	ldr	r0, [r7, #4]
 80079ba:	f7fa fa31 	bl	8001e20 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80079be:	f241 3188 	movw	r1, #5000	@ 0x1388
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f000 f85e 	bl	8007a84 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	689b      	ldr	r3, [r3, #8]
 80079d6:	3b01      	subs	r3, #1
 80079d8:	021a      	lsls	r2, r3, #8
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	430a      	orrs	r2, r1
 80079e0:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079e6:	9300      	str	r3, [sp, #0]
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2200      	movs	r2, #0
 80079ec:	2120      	movs	r1, #32
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f000 f856 	bl	8007aa0 <QSPI_WaitFlagStateUntilTimeout>
 80079f4:	4603      	mov	r3, r0
 80079f6:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80079f8:	7afb      	ldrb	r3, [r7, #11]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d135      	bne.n	8007a6a <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	681a      	ldr	r2, [r3, #0]
 8007a04:	4b1d      	ldr	r3, [pc, #116]	@ (8007a7c <HAL_QSPI_Init+0xf0>)
 8007a06:	4013      	ands	r3, r2
 8007a08:	687a      	ldr	r2, [r7, #4]
 8007a0a:	6852      	ldr	r2, [r2, #4]
 8007a0c:	0611      	lsls	r1, r2, #24
 8007a0e:	687a      	ldr	r2, [r7, #4]
 8007a10:	68d2      	ldr	r2, [r2, #12]
 8007a12:	4311      	orrs	r1, r2
 8007a14:	687a      	ldr	r2, [r7, #4]
 8007a16:	69d2      	ldr	r2, [r2, #28]
 8007a18:	4311      	orrs	r1, r2
 8007a1a:	687a      	ldr	r2, [r7, #4]
 8007a1c:	6a12      	ldr	r2, [r2, #32]
 8007a1e:	4311      	orrs	r1, r2
 8007a20:	687a      	ldr	r2, [r7, #4]
 8007a22:	6812      	ldr	r2, [r2, #0]
 8007a24:	430b      	orrs	r3, r1
 8007a26:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	685a      	ldr	r2, [r3, #4]
 8007a2e:	4b14      	ldr	r3, [pc, #80]	@ (8007a80 <HAL_QSPI_Init+0xf4>)
 8007a30:	4013      	ands	r3, r2
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	6912      	ldr	r2, [r2, #16]
 8007a36:	0411      	lsls	r1, r2, #16
 8007a38:	687a      	ldr	r2, [r7, #4]
 8007a3a:	6952      	ldr	r2, [r2, #20]
 8007a3c:	4311      	orrs	r1, r2
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	6992      	ldr	r2, [r2, #24]
 8007a42:	4311      	orrs	r1, r2
 8007a44:	687a      	ldr	r2, [r7, #4]
 8007a46:	6812      	ldr	r2, [r2, #0]
 8007a48:	430b      	orrs	r3, r1
 8007a4a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	681a      	ldr	r2, [r3, #0]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f042 0201 	orr.w	r2, r2, #1
 8007a5a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2201      	movs	r2, #1
 8007a66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8007a72:	7afb      	ldrb	r3, [r7, #11]
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	3710      	adds	r7, #16
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}
 8007a7c:	00ffff2f 	.word	0x00ffff2f
 8007a80:	ffe0f8fe 	.word	0xffe0f8fe

08007a84 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b083      	sub	sp, #12
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
 8007a8c:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	683a      	ldr	r2, [r7, #0]
 8007a92:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8007a94:	bf00      	nop
 8007a96:	370c      	adds	r7, #12
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9e:	4770      	bx	lr

08007aa0 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b084      	sub	sp, #16
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	60f8      	str	r0, [r7, #12]
 8007aa8:	60b9      	str	r1, [r7, #8]
 8007aaa:	603b      	str	r3, [r7, #0]
 8007aac:	4613      	mov	r3, r2
 8007aae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007ab0:	e01a      	b.n	8007ae8 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ab2:	69bb      	ldr	r3, [r7, #24]
 8007ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ab8:	d016      	beq.n	8007ae8 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007aba:	f7fc ffb5 	bl	8004a28 <HAL_GetTick>
 8007abe:	4602      	mov	r2, r0
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	1ad3      	subs	r3, r2, r3
 8007ac4:	69ba      	ldr	r2, [r7, #24]
 8007ac6:	429a      	cmp	r2, r3
 8007ac8:	d302      	bcc.n	8007ad0 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8007aca:	69bb      	ldr	r3, [r7, #24]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d10b      	bne.n	8007ae8 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	2204      	movs	r2, #4
 8007ad4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007adc:	f043 0201 	orr.w	r2, r3, #1
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	e00e      	b.n	8007b06 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	689a      	ldr	r2, [r3, #8]
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	4013      	ands	r3, r2
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	bf14      	ite	ne
 8007af6:	2301      	movne	r3, #1
 8007af8:	2300      	moveq	r3, #0
 8007afa:	b2db      	uxtb	r3, r3
 8007afc:	461a      	mov	r2, r3
 8007afe:	79fb      	ldrb	r3, [r7, #7]
 8007b00:	429a      	cmp	r2, r3
 8007b02:	d1d6      	bne.n	8007ab2 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007b04:	2300      	movs	r3, #0
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3710      	adds	r7, #16
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd80      	pop	{r7, pc}
	...

08007b10 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b086      	sub	sp, #24
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8007b18:	2300      	movs	r3, #0
 8007b1a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d101      	bne.n	8007b26 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007b22:	2301      	movs	r3, #1
 8007b24:	e291      	b.n	800804a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f003 0301 	and.w	r3, r3, #1
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	f000 8087 	beq.w	8007c42 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007b34:	4b96      	ldr	r3, [pc, #600]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007b36:	689b      	ldr	r3, [r3, #8]
 8007b38:	f003 030c 	and.w	r3, r3, #12
 8007b3c:	2b04      	cmp	r3, #4
 8007b3e:	d00c      	beq.n	8007b5a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007b40:	4b93      	ldr	r3, [pc, #588]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007b42:	689b      	ldr	r3, [r3, #8]
 8007b44:	f003 030c 	and.w	r3, r3, #12
 8007b48:	2b08      	cmp	r3, #8
 8007b4a:	d112      	bne.n	8007b72 <HAL_RCC_OscConfig+0x62>
 8007b4c:	4b90      	ldr	r3, [pc, #576]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007b4e:	685b      	ldr	r3, [r3, #4]
 8007b50:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007b58:	d10b      	bne.n	8007b72 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b5a:	4b8d      	ldr	r3, [pc, #564]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d06c      	beq.n	8007c40 <HAL_RCC_OscConfig+0x130>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	685b      	ldr	r3, [r3, #4]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d168      	bne.n	8007c40 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007b6e:	2301      	movs	r3, #1
 8007b70:	e26b      	b.n	800804a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b7a:	d106      	bne.n	8007b8a <HAL_RCC_OscConfig+0x7a>
 8007b7c:	4b84      	ldr	r3, [pc, #528]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	4a83      	ldr	r2, [pc, #524]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007b82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b86:	6013      	str	r3, [r2, #0]
 8007b88:	e02e      	b.n	8007be8 <HAL_RCC_OscConfig+0xd8>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	685b      	ldr	r3, [r3, #4]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d10c      	bne.n	8007bac <HAL_RCC_OscConfig+0x9c>
 8007b92:	4b7f      	ldr	r3, [pc, #508]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	4a7e      	ldr	r2, [pc, #504]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007b98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007b9c:	6013      	str	r3, [r2, #0]
 8007b9e:	4b7c      	ldr	r3, [pc, #496]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4a7b      	ldr	r2, [pc, #492]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007ba4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007ba8:	6013      	str	r3, [r2, #0]
 8007baa:	e01d      	b.n	8007be8 <HAL_RCC_OscConfig+0xd8>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	685b      	ldr	r3, [r3, #4]
 8007bb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007bb4:	d10c      	bne.n	8007bd0 <HAL_RCC_OscConfig+0xc0>
 8007bb6:	4b76      	ldr	r3, [pc, #472]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	4a75      	ldr	r2, [pc, #468]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007bbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007bc0:	6013      	str	r3, [r2, #0]
 8007bc2:	4b73      	ldr	r3, [pc, #460]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	4a72      	ldr	r2, [pc, #456]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007bc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007bcc:	6013      	str	r3, [r2, #0]
 8007bce:	e00b      	b.n	8007be8 <HAL_RCC_OscConfig+0xd8>
 8007bd0:	4b6f      	ldr	r3, [pc, #444]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a6e      	ldr	r2, [pc, #440]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007bd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007bda:	6013      	str	r3, [r2, #0]
 8007bdc:	4b6c      	ldr	r3, [pc, #432]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a6b      	ldr	r2, [pc, #428]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007be2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007be6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	685b      	ldr	r3, [r3, #4]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d013      	beq.n	8007c18 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bf0:	f7fc ff1a 	bl	8004a28 <HAL_GetTick>
 8007bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007bf6:	e008      	b.n	8007c0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007bf8:	f7fc ff16 	bl	8004a28 <HAL_GetTick>
 8007bfc:	4602      	mov	r2, r0
 8007bfe:	693b      	ldr	r3, [r7, #16]
 8007c00:	1ad3      	subs	r3, r2, r3
 8007c02:	2b64      	cmp	r3, #100	@ 0x64
 8007c04:	d901      	bls.n	8007c0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007c06:	2303      	movs	r3, #3
 8007c08:	e21f      	b.n	800804a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c0a:	4b61      	ldr	r3, [pc, #388]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d0f0      	beq.n	8007bf8 <HAL_RCC_OscConfig+0xe8>
 8007c16:	e014      	b.n	8007c42 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c18:	f7fc ff06 	bl	8004a28 <HAL_GetTick>
 8007c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007c1e:	e008      	b.n	8007c32 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007c20:	f7fc ff02 	bl	8004a28 <HAL_GetTick>
 8007c24:	4602      	mov	r2, r0
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	1ad3      	subs	r3, r2, r3
 8007c2a:	2b64      	cmp	r3, #100	@ 0x64
 8007c2c:	d901      	bls.n	8007c32 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007c2e:	2303      	movs	r3, #3
 8007c30:	e20b      	b.n	800804a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007c32:	4b57      	ldr	r3, [pc, #348]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d1f0      	bne.n	8007c20 <HAL_RCC_OscConfig+0x110>
 8007c3e:	e000      	b.n	8007c42 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f003 0302 	and.w	r3, r3, #2
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d069      	beq.n	8007d22 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007c4e:	4b50      	ldr	r3, [pc, #320]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007c50:	689b      	ldr	r3, [r3, #8]
 8007c52:	f003 030c 	and.w	r3, r3, #12
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d00b      	beq.n	8007c72 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007c5a:	4b4d      	ldr	r3, [pc, #308]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007c5c:	689b      	ldr	r3, [r3, #8]
 8007c5e:	f003 030c 	and.w	r3, r3, #12
 8007c62:	2b08      	cmp	r3, #8
 8007c64:	d11c      	bne.n	8007ca0 <HAL_RCC_OscConfig+0x190>
 8007c66:	4b4a      	ldr	r3, [pc, #296]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007c68:	685b      	ldr	r3, [r3, #4]
 8007c6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d116      	bne.n	8007ca0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c72:	4b47      	ldr	r3, [pc, #284]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f003 0302 	and.w	r3, r3, #2
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d005      	beq.n	8007c8a <HAL_RCC_OscConfig+0x17a>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	68db      	ldr	r3, [r3, #12]
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d001      	beq.n	8007c8a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007c86:	2301      	movs	r3, #1
 8007c88:	e1df      	b.n	800804a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c8a:	4b41      	ldr	r3, [pc, #260]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	691b      	ldr	r3, [r3, #16]
 8007c96:	00db      	lsls	r3, r3, #3
 8007c98:	493d      	ldr	r1, [pc, #244]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c9e:	e040      	b.n	8007d22 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d023      	beq.n	8007cf0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007ca8:	4b39      	ldr	r3, [pc, #228]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4a38      	ldr	r2, [pc, #224]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007cae:	f043 0301 	orr.w	r3, r3, #1
 8007cb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cb4:	f7fc feb8 	bl	8004a28 <HAL_GetTick>
 8007cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007cba:	e008      	b.n	8007cce <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007cbc:	f7fc feb4 	bl	8004a28 <HAL_GetTick>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	693b      	ldr	r3, [r7, #16]
 8007cc4:	1ad3      	subs	r3, r2, r3
 8007cc6:	2b02      	cmp	r3, #2
 8007cc8:	d901      	bls.n	8007cce <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8007cca:	2303      	movs	r3, #3
 8007ccc:	e1bd      	b.n	800804a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007cce:	4b30      	ldr	r3, [pc, #192]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f003 0302 	and.w	r3, r3, #2
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d0f0      	beq.n	8007cbc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007cda:	4b2d      	ldr	r3, [pc, #180]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	691b      	ldr	r3, [r3, #16]
 8007ce6:	00db      	lsls	r3, r3, #3
 8007ce8:	4929      	ldr	r1, [pc, #164]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007cea:	4313      	orrs	r3, r2
 8007cec:	600b      	str	r3, [r1, #0]
 8007cee:	e018      	b.n	8007d22 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007cf0:	4b27      	ldr	r3, [pc, #156]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4a26      	ldr	r2, [pc, #152]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007cf6:	f023 0301 	bic.w	r3, r3, #1
 8007cfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cfc:	f7fc fe94 	bl	8004a28 <HAL_GetTick>
 8007d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007d02:	e008      	b.n	8007d16 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007d04:	f7fc fe90 	bl	8004a28 <HAL_GetTick>
 8007d08:	4602      	mov	r2, r0
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	1ad3      	subs	r3, r2, r3
 8007d0e:	2b02      	cmp	r3, #2
 8007d10:	d901      	bls.n	8007d16 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007d12:	2303      	movs	r3, #3
 8007d14:	e199      	b.n	800804a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007d16:	4b1e      	ldr	r3, [pc, #120]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f003 0302 	and.w	r3, r3, #2
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d1f0      	bne.n	8007d04 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f003 0308 	and.w	r3, r3, #8
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d038      	beq.n	8007da0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	695b      	ldr	r3, [r3, #20]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d019      	beq.n	8007d6a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007d36:	4b16      	ldr	r3, [pc, #88]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007d38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d3a:	4a15      	ldr	r2, [pc, #84]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007d3c:	f043 0301 	orr.w	r3, r3, #1
 8007d40:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d42:	f7fc fe71 	bl	8004a28 <HAL_GetTick>
 8007d46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007d48:	e008      	b.n	8007d5c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007d4a:	f7fc fe6d 	bl	8004a28 <HAL_GetTick>
 8007d4e:	4602      	mov	r2, r0
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	1ad3      	subs	r3, r2, r3
 8007d54:	2b02      	cmp	r3, #2
 8007d56:	d901      	bls.n	8007d5c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007d58:	2303      	movs	r3, #3
 8007d5a:	e176      	b.n	800804a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007d5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d60:	f003 0302 	and.w	r3, r3, #2
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d0f0      	beq.n	8007d4a <HAL_RCC_OscConfig+0x23a>
 8007d68:	e01a      	b.n	8007da0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007d6a:	4b09      	ldr	r3, [pc, #36]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007d6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d6e:	4a08      	ldr	r2, [pc, #32]	@ (8007d90 <HAL_RCC_OscConfig+0x280>)
 8007d70:	f023 0301 	bic.w	r3, r3, #1
 8007d74:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d76:	f7fc fe57 	bl	8004a28 <HAL_GetTick>
 8007d7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d7c:	e00a      	b.n	8007d94 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007d7e:	f7fc fe53 	bl	8004a28 <HAL_GetTick>
 8007d82:	4602      	mov	r2, r0
 8007d84:	693b      	ldr	r3, [r7, #16]
 8007d86:	1ad3      	subs	r3, r2, r3
 8007d88:	2b02      	cmp	r3, #2
 8007d8a:	d903      	bls.n	8007d94 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007d8c:	2303      	movs	r3, #3
 8007d8e:	e15c      	b.n	800804a <HAL_RCC_OscConfig+0x53a>
 8007d90:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d94:	4b91      	ldr	r3, [pc, #580]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007d96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d98:	f003 0302 	and.w	r3, r3, #2
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d1ee      	bne.n	8007d7e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f003 0304 	and.w	r3, r3, #4
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	f000 80a4 	beq.w	8007ef6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007dae:	4b8b      	ldr	r3, [pc, #556]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007db2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d10d      	bne.n	8007dd6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007dba:	4b88      	ldr	r3, [pc, #544]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dbe:	4a87      	ldr	r2, [pc, #540]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007dc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007dc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8007dc6:	4b85      	ldr	r3, [pc, #532]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007dce:	60bb      	str	r3, [r7, #8]
 8007dd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007dd6:	4b82      	ldr	r3, [pc, #520]	@ (8007fe0 <HAL_RCC_OscConfig+0x4d0>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d118      	bne.n	8007e14 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007de2:	4b7f      	ldr	r3, [pc, #508]	@ (8007fe0 <HAL_RCC_OscConfig+0x4d0>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	4a7e      	ldr	r2, [pc, #504]	@ (8007fe0 <HAL_RCC_OscConfig+0x4d0>)
 8007de8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007dec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007dee:	f7fc fe1b 	bl	8004a28 <HAL_GetTick>
 8007df2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007df4:	e008      	b.n	8007e08 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007df6:	f7fc fe17 	bl	8004a28 <HAL_GetTick>
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	1ad3      	subs	r3, r2, r3
 8007e00:	2b64      	cmp	r3, #100	@ 0x64
 8007e02:	d901      	bls.n	8007e08 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007e04:	2303      	movs	r3, #3
 8007e06:	e120      	b.n	800804a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007e08:	4b75      	ldr	r3, [pc, #468]	@ (8007fe0 <HAL_RCC_OscConfig+0x4d0>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d0f0      	beq.n	8007df6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	d106      	bne.n	8007e2a <HAL_RCC_OscConfig+0x31a>
 8007e1c:	4b6f      	ldr	r3, [pc, #444]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007e1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e20:	4a6e      	ldr	r2, [pc, #440]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007e22:	f043 0301 	orr.w	r3, r3, #1
 8007e26:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e28:	e02d      	b.n	8007e86 <HAL_RCC_OscConfig+0x376>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	689b      	ldr	r3, [r3, #8]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d10c      	bne.n	8007e4c <HAL_RCC_OscConfig+0x33c>
 8007e32:	4b6a      	ldr	r3, [pc, #424]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007e34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e36:	4a69      	ldr	r2, [pc, #420]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007e38:	f023 0301 	bic.w	r3, r3, #1
 8007e3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e3e:	4b67      	ldr	r3, [pc, #412]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e42:	4a66      	ldr	r2, [pc, #408]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007e44:	f023 0304 	bic.w	r3, r3, #4
 8007e48:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e4a:	e01c      	b.n	8007e86 <HAL_RCC_OscConfig+0x376>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	689b      	ldr	r3, [r3, #8]
 8007e50:	2b05      	cmp	r3, #5
 8007e52:	d10c      	bne.n	8007e6e <HAL_RCC_OscConfig+0x35e>
 8007e54:	4b61      	ldr	r3, [pc, #388]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007e56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e58:	4a60      	ldr	r2, [pc, #384]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007e5a:	f043 0304 	orr.w	r3, r3, #4
 8007e5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e60:	4b5e      	ldr	r3, [pc, #376]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007e62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e64:	4a5d      	ldr	r2, [pc, #372]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007e66:	f043 0301 	orr.w	r3, r3, #1
 8007e6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e6c:	e00b      	b.n	8007e86 <HAL_RCC_OscConfig+0x376>
 8007e6e:	4b5b      	ldr	r3, [pc, #364]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007e70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e72:	4a5a      	ldr	r2, [pc, #360]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007e74:	f023 0301 	bic.w	r3, r3, #1
 8007e78:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e7a:	4b58      	ldr	r3, [pc, #352]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e7e:	4a57      	ldr	r2, [pc, #348]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007e80:	f023 0304 	bic.w	r3, r3, #4
 8007e84:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d015      	beq.n	8007eba <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e8e:	f7fc fdcb 	bl	8004a28 <HAL_GetTick>
 8007e92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e94:	e00a      	b.n	8007eac <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e96:	f7fc fdc7 	bl	8004a28 <HAL_GetTick>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	693b      	ldr	r3, [r7, #16]
 8007e9e:	1ad3      	subs	r3, r2, r3
 8007ea0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d901      	bls.n	8007eac <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007ea8:	2303      	movs	r3, #3
 8007eaa:	e0ce      	b.n	800804a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007eac:	4b4b      	ldr	r3, [pc, #300]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007eae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007eb0:	f003 0302 	and.w	r3, r3, #2
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d0ee      	beq.n	8007e96 <HAL_RCC_OscConfig+0x386>
 8007eb8:	e014      	b.n	8007ee4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007eba:	f7fc fdb5 	bl	8004a28 <HAL_GetTick>
 8007ebe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007ec0:	e00a      	b.n	8007ed8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ec2:	f7fc fdb1 	bl	8004a28 <HAL_GetTick>
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	693b      	ldr	r3, [r7, #16]
 8007eca:	1ad3      	subs	r3, r2, r3
 8007ecc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ed0:	4293      	cmp	r3, r2
 8007ed2:	d901      	bls.n	8007ed8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007ed4:	2303      	movs	r3, #3
 8007ed6:	e0b8      	b.n	800804a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007ed8:	4b40      	ldr	r3, [pc, #256]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007eda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007edc:	f003 0302 	and.w	r3, r3, #2
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d1ee      	bne.n	8007ec2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007ee4:	7dfb      	ldrb	r3, [r7, #23]
 8007ee6:	2b01      	cmp	r3, #1
 8007ee8:	d105      	bne.n	8007ef6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007eea:	4b3c      	ldr	r3, [pc, #240]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eee:	4a3b      	ldr	r2, [pc, #236]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007ef0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ef4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	699b      	ldr	r3, [r3, #24]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	f000 80a4 	beq.w	8008048 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007f00:	4b36      	ldr	r3, [pc, #216]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007f02:	689b      	ldr	r3, [r3, #8]
 8007f04:	f003 030c 	and.w	r3, r3, #12
 8007f08:	2b08      	cmp	r3, #8
 8007f0a:	d06b      	beq.n	8007fe4 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	699b      	ldr	r3, [r3, #24]
 8007f10:	2b02      	cmp	r3, #2
 8007f12:	d149      	bne.n	8007fa8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f14:	4b31      	ldr	r3, [pc, #196]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a30      	ldr	r2, [pc, #192]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007f1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007f1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f20:	f7fc fd82 	bl	8004a28 <HAL_GetTick>
 8007f24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f26:	e008      	b.n	8007f3a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f28:	f7fc fd7e 	bl	8004a28 <HAL_GetTick>
 8007f2c:	4602      	mov	r2, r0
 8007f2e:	693b      	ldr	r3, [r7, #16]
 8007f30:	1ad3      	subs	r3, r2, r3
 8007f32:	2b02      	cmp	r3, #2
 8007f34:	d901      	bls.n	8007f3a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8007f36:	2303      	movs	r3, #3
 8007f38:	e087      	b.n	800804a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f3a:	4b28      	ldr	r3, [pc, #160]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d1f0      	bne.n	8007f28 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	69da      	ldr	r2, [r3, #28]
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6a1b      	ldr	r3, [r3, #32]
 8007f4e:	431a      	orrs	r2, r3
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f54:	019b      	lsls	r3, r3, #6
 8007f56:	431a      	orrs	r2, r3
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f5c:	085b      	lsrs	r3, r3, #1
 8007f5e:	3b01      	subs	r3, #1
 8007f60:	041b      	lsls	r3, r3, #16
 8007f62:	431a      	orrs	r2, r3
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f68:	061b      	lsls	r3, r3, #24
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	4a1b      	ldr	r2, [pc, #108]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007f6e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007f72:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007f74:	4b19      	ldr	r3, [pc, #100]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a18      	ldr	r2, [pc, #96]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007f7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007f7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f80:	f7fc fd52 	bl	8004a28 <HAL_GetTick>
 8007f84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f86:	e008      	b.n	8007f9a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f88:	f7fc fd4e 	bl	8004a28 <HAL_GetTick>
 8007f8c:	4602      	mov	r2, r0
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	1ad3      	subs	r3, r2, r3
 8007f92:	2b02      	cmp	r3, #2
 8007f94:	d901      	bls.n	8007f9a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8007f96:	2303      	movs	r3, #3
 8007f98:	e057      	b.n	800804a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f9a:	4b10      	ldr	r3, [pc, #64]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d0f0      	beq.n	8007f88 <HAL_RCC_OscConfig+0x478>
 8007fa6:	e04f      	b.n	8008048 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007fa8:	4b0c      	ldr	r3, [pc, #48]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	4a0b      	ldr	r2, [pc, #44]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007fae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007fb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fb4:	f7fc fd38 	bl	8004a28 <HAL_GetTick>
 8007fb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007fba:	e008      	b.n	8007fce <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007fbc:	f7fc fd34 	bl	8004a28 <HAL_GetTick>
 8007fc0:	4602      	mov	r2, r0
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	1ad3      	subs	r3, r2, r3
 8007fc6:	2b02      	cmp	r3, #2
 8007fc8:	d901      	bls.n	8007fce <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8007fca:	2303      	movs	r3, #3
 8007fcc:	e03d      	b.n	800804a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007fce:	4b03      	ldr	r3, [pc, #12]	@ (8007fdc <HAL_RCC_OscConfig+0x4cc>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d1f0      	bne.n	8007fbc <HAL_RCC_OscConfig+0x4ac>
 8007fda:	e035      	b.n	8008048 <HAL_RCC_OscConfig+0x538>
 8007fdc:	40023800 	.word	0x40023800
 8007fe0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007fe4:	4b1b      	ldr	r3, [pc, #108]	@ (8008054 <HAL_RCC_OscConfig+0x544>)
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	699b      	ldr	r3, [r3, #24]
 8007fee:	2b01      	cmp	r3, #1
 8007ff0:	d028      	beq.n	8008044 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007ffc:	429a      	cmp	r2, r3
 8007ffe:	d121      	bne.n	8008044 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800800a:	429a      	cmp	r2, r3
 800800c:	d11a      	bne.n	8008044 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800800e:	68fa      	ldr	r2, [r7, #12]
 8008010:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008014:	4013      	ands	r3, r2
 8008016:	687a      	ldr	r2, [r7, #4]
 8008018:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800801a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800801c:	4293      	cmp	r3, r2
 800801e:	d111      	bne.n	8008044 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800802a:	085b      	lsrs	r3, r3, #1
 800802c:	3b01      	subs	r3, #1
 800802e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008030:	429a      	cmp	r2, r3
 8008032:	d107      	bne.n	8008044 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800803e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008040:	429a      	cmp	r2, r3
 8008042:	d001      	beq.n	8008048 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8008044:	2301      	movs	r3, #1
 8008046:	e000      	b.n	800804a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8008048:	2300      	movs	r3, #0
}
 800804a:	4618      	mov	r0, r3
 800804c:	3718      	adds	r7, #24
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}
 8008052:	bf00      	nop
 8008054:	40023800 	.word	0x40023800

08008058 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b084      	sub	sp, #16
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
 8008060:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8008062:	2300      	movs	r3, #0
 8008064:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d101      	bne.n	8008070 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800806c:	2301      	movs	r3, #1
 800806e:	e0d0      	b.n	8008212 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008070:	4b6a      	ldr	r3, [pc, #424]	@ (800821c <HAL_RCC_ClockConfig+0x1c4>)
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f003 030f 	and.w	r3, r3, #15
 8008078:	683a      	ldr	r2, [r7, #0]
 800807a:	429a      	cmp	r2, r3
 800807c:	d910      	bls.n	80080a0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800807e:	4b67      	ldr	r3, [pc, #412]	@ (800821c <HAL_RCC_ClockConfig+0x1c4>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f023 020f 	bic.w	r2, r3, #15
 8008086:	4965      	ldr	r1, [pc, #404]	@ (800821c <HAL_RCC_ClockConfig+0x1c4>)
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	4313      	orrs	r3, r2
 800808c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800808e:	4b63      	ldr	r3, [pc, #396]	@ (800821c <HAL_RCC_ClockConfig+0x1c4>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f003 030f 	and.w	r3, r3, #15
 8008096:	683a      	ldr	r2, [r7, #0]
 8008098:	429a      	cmp	r2, r3
 800809a:	d001      	beq.n	80080a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800809c:	2301      	movs	r3, #1
 800809e:	e0b8      	b.n	8008212 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f003 0302 	and.w	r3, r3, #2
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d020      	beq.n	80080ee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f003 0304 	and.w	r3, r3, #4
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d005      	beq.n	80080c4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80080b8:	4b59      	ldr	r3, [pc, #356]	@ (8008220 <HAL_RCC_ClockConfig+0x1c8>)
 80080ba:	689b      	ldr	r3, [r3, #8]
 80080bc:	4a58      	ldr	r2, [pc, #352]	@ (8008220 <HAL_RCC_ClockConfig+0x1c8>)
 80080be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80080c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f003 0308 	and.w	r3, r3, #8
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d005      	beq.n	80080dc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80080d0:	4b53      	ldr	r3, [pc, #332]	@ (8008220 <HAL_RCC_ClockConfig+0x1c8>)
 80080d2:	689b      	ldr	r3, [r3, #8]
 80080d4:	4a52      	ldr	r2, [pc, #328]	@ (8008220 <HAL_RCC_ClockConfig+0x1c8>)
 80080d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80080da:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80080dc:	4b50      	ldr	r3, [pc, #320]	@ (8008220 <HAL_RCC_ClockConfig+0x1c8>)
 80080de:	689b      	ldr	r3, [r3, #8]
 80080e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	689b      	ldr	r3, [r3, #8]
 80080e8:	494d      	ldr	r1, [pc, #308]	@ (8008220 <HAL_RCC_ClockConfig+0x1c8>)
 80080ea:	4313      	orrs	r3, r2
 80080ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f003 0301 	and.w	r3, r3, #1
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d040      	beq.n	800817c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	2b01      	cmp	r3, #1
 8008100:	d107      	bne.n	8008112 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008102:	4b47      	ldr	r3, [pc, #284]	@ (8008220 <HAL_RCC_ClockConfig+0x1c8>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800810a:	2b00      	cmp	r3, #0
 800810c:	d115      	bne.n	800813a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800810e:	2301      	movs	r3, #1
 8008110:	e07f      	b.n	8008212 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	685b      	ldr	r3, [r3, #4]
 8008116:	2b02      	cmp	r3, #2
 8008118:	d107      	bne.n	800812a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800811a:	4b41      	ldr	r3, [pc, #260]	@ (8008220 <HAL_RCC_ClockConfig+0x1c8>)
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008122:	2b00      	cmp	r3, #0
 8008124:	d109      	bne.n	800813a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008126:	2301      	movs	r3, #1
 8008128:	e073      	b.n	8008212 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800812a:	4b3d      	ldr	r3, [pc, #244]	@ (8008220 <HAL_RCC_ClockConfig+0x1c8>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f003 0302 	and.w	r3, r3, #2
 8008132:	2b00      	cmp	r3, #0
 8008134:	d101      	bne.n	800813a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008136:	2301      	movs	r3, #1
 8008138:	e06b      	b.n	8008212 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800813a:	4b39      	ldr	r3, [pc, #228]	@ (8008220 <HAL_RCC_ClockConfig+0x1c8>)
 800813c:	689b      	ldr	r3, [r3, #8]
 800813e:	f023 0203 	bic.w	r2, r3, #3
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	685b      	ldr	r3, [r3, #4]
 8008146:	4936      	ldr	r1, [pc, #216]	@ (8008220 <HAL_RCC_ClockConfig+0x1c8>)
 8008148:	4313      	orrs	r3, r2
 800814a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800814c:	f7fc fc6c 	bl	8004a28 <HAL_GetTick>
 8008150:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008152:	e00a      	b.n	800816a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008154:	f7fc fc68 	bl	8004a28 <HAL_GetTick>
 8008158:	4602      	mov	r2, r0
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	1ad3      	subs	r3, r2, r3
 800815e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008162:	4293      	cmp	r3, r2
 8008164:	d901      	bls.n	800816a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8008166:	2303      	movs	r3, #3
 8008168:	e053      	b.n	8008212 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800816a:	4b2d      	ldr	r3, [pc, #180]	@ (8008220 <HAL_RCC_ClockConfig+0x1c8>)
 800816c:	689b      	ldr	r3, [r3, #8]
 800816e:	f003 020c 	and.w	r2, r3, #12
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	685b      	ldr	r3, [r3, #4]
 8008176:	009b      	lsls	r3, r3, #2
 8008178:	429a      	cmp	r2, r3
 800817a:	d1eb      	bne.n	8008154 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800817c:	4b27      	ldr	r3, [pc, #156]	@ (800821c <HAL_RCC_ClockConfig+0x1c4>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f003 030f 	and.w	r3, r3, #15
 8008184:	683a      	ldr	r2, [r7, #0]
 8008186:	429a      	cmp	r2, r3
 8008188:	d210      	bcs.n	80081ac <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800818a:	4b24      	ldr	r3, [pc, #144]	@ (800821c <HAL_RCC_ClockConfig+0x1c4>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f023 020f 	bic.w	r2, r3, #15
 8008192:	4922      	ldr	r1, [pc, #136]	@ (800821c <HAL_RCC_ClockConfig+0x1c4>)
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	4313      	orrs	r3, r2
 8008198:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800819a:	4b20      	ldr	r3, [pc, #128]	@ (800821c <HAL_RCC_ClockConfig+0x1c4>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f003 030f 	and.w	r3, r3, #15
 80081a2:	683a      	ldr	r2, [r7, #0]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d001      	beq.n	80081ac <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80081a8:	2301      	movs	r3, #1
 80081aa:	e032      	b.n	8008212 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f003 0304 	and.w	r3, r3, #4
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d008      	beq.n	80081ca <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80081b8:	4b19      	ldr	r3, [pc, #100]	@ (8008220 <HAL_RCC_ClockConfig+0x1c8>)
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	68db      	ldr	r3, [r3, #12]
 80081c4:	4916      	ldr	r1, [pc, #88]	@ (8008220 <HAL_RCC_ClockConfig+0x1c8>)
 80081c6:	4313      	orrs	r3, r2
 80081c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f003 0308 	and.w	r3, r3, #8
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d009      	beq.n	80081ea <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80081d6:	4b12      	ldr	r3, [pc, #72]	@ (8008220 <HAL_RCC_ClockConfig+0x1c8>)
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	691b      	ldr	r3, [r3, #16]
 80081e2:	00db      	lsls	r3, r3, #3
 80081e4:	490e      	ldr	r1, [pc, #56]	@ (8008220 <HAL_RCC_ClockConfig+0x1c8>)
 80081e6:	4313      	orrs	r3, r2
 80081e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80081ea:	f000 f821 	bl	8008230 <HAL_RCC_GetSysClockFreq>
 80081ee:	4602      	mov	r2, r0
 80081f0:	4b0b      	ldr	r3, [pc, #44]	@ (8008220 <HAL_RCC_ClockConfig+0x1c8>)
 80081f2:	689b      	ldr	r3, [r3, #8]
 80081f4:	091b      	lsrs	r3, r3, #4
 80081f6:	f003 030f 	and.w	r3, r3, #15
 80081fa:	490a      	ldr	r1, [pc, #40]	@ (8008224 <HAL_RCC_ClockConfig+0x1cc>)
 80081fc:	5ccb      	ldrb	r3, [r1, r3]
 80081fe:	fa22 f303 	lsr.w	r3, r2, r3
 8008202:	4a09      	ldr	r2, [pc, #36]	@ (8008228 <HAL_RCC_ClockConfig+0x1d0>)
 8008204:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008206:	4b09      	ldr	r3, [pc, #36]	@ (800822c <HAL_RCC_ClockConfig+0x1d4>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4618      	mov	r0, r3
 800820c:	f7fa fa3c 	bl	8002688 <HAL_InitTick>

  return HAL_OK;
 8008210:	2300      	movs	r3, #0
}
 8008212:	4618      	mov	r0, r3
 8008214:	3710      	adds	r7, #16
 8008216:	46bd      	mov	sp, r7
 8008218:	bd80      	pop	{r7, pc}
 800821a:	bf00      	nop
 800821c:	40023c00 	.word	0x40023c00
 8008220:	40023800 	.word	0x40023800
 8008224:	08011264 	.word	0x08011264
 8008228:	20000000 	.word	0x20000000
 800822c:	20000038 	.word	0x20000038

08008230 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008230:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008234:	b090      	sub	sp, #64	@ 0x40
 8008236:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8008238:	2300      	movs	r3, #0
 800823a:	637b      	str	r3, [r7, #52]	@ 0x34
 800823c:	2300      	movs	r3, #0
 800823e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008240:	2300      	movs	r3, #0
 8008242:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8008244:	2300      	movs	r3, #0
 8008246:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008248:	4b59      	ldr	r3, [pc, #356]	@ (80083b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	f003 030c 	and.w	r3, r3, #12
 8008250:	2b08      	cmp	r3, #8
 8008252:	d00d      	beq.n	8008270 <HAL_RCC_GetSysClockFreq+0x40>
 8008254:	2b08      	cmp	r3, #8
 8008256:	f200 80a1 	bhi.w	800839c <HAL_RCC_GetSysClockFreq+0x16c>
 800825a:	2b00      	cmp	r3, #0
 800825c:	d002      	beq.n	8008264 <HAL_RCC_GetSysClockFreq+0x34>
 800825e:	2b04      	cmp	r3, #4
 8008260:	d003      	beq.n	800826a <HAL_RCC_GetSysClockFreq+0x3a>
 8008262:	e09b      	b.n	800839c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008264:	4b53      	ldr	r3, [pc, #332]	@ (80083b4 <HAL_RCC_GetSysClockFreq+0x184>)
 8008266:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008268:	e09b      	b.n	80083a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800826a:	4b53      	ldr	r3, [pc, #332]	@ (80083b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800826c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800826e:	e098      	b.n	80083a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008270:	4b4f      	ldr	r3, [pc, #316]	@ (80083b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8008272:	685b      	ldr	r3, [r3, #4]
 8008274:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008278:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800827a:	4b4d      	ldr	r3, [pc, #308]	@ (80083b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008282:	2b00      	cmp	r3, #0
 8008284:	d028      	beq.n	80082d8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008286:	4b4a      	ldr	r3, [pc, #296]	@ (80083b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8008288:	685b      	ldr	r3, [r3, #4]
 800828a:	099b      	lsrs	r3, r3, #6
 800828c:	2200      	movs	r2, #0
 800828e:	623b      	str	r3, [r7, #32]
 8008290:	627a      	str	r2, [r7, #36]	@ 0x24
 8008292:	6a3b      	ldr	r3, [r7, #32]
 8008294:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008298:	2100      	movs	r1, #0
 800829a:	4b47      	ldr	r3, [pc, #284]	@ (80083b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800829c:	fb03 f201 	mul.w	r2, r3, r1
 80082a0:	2300      	movs	r3, #0
 80082a2:	fb00 f303 	mul.w	r3, r0, r3
 80082a6:	4413      	add	r3, r2
 80082a8:	4a43      	ldr	r2, [pc, #268]	@ (80083b8 <HAL_RCC_GetSysClockFreq+0x188>)
 80082aa:	fba0 1202 	umull	r1, r2, r0, r2
 80082ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80082b0:	460a      	mov	r2, r1
 80082b2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80082b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80082b6:	4413      	add	r3, r2
 80082b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80082ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082bc:	2200      	movs	r2, #0
 80082be:	61bb      	str	r3, [r7, #24]
 80082c0:	61fa      	str	r2, [r7, #28]
 80082c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80082c6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80082ca:	f7f7 ffa1 	bl	8000210 <__aeabi_uldivmod>
 80082ce:	4602      	mov	r2, r0
 80082d0:	460b      	mov	r3, r1
 80082d2:	4613      	mov	r3, r2
 80082d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80082d6:	e053      	b.n	8008380 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80082d8:	4b35      	ldr	r3, [pc, #212]	@ (80083b0 <HAL_RCC_GetSysClockFreq+0x180>)
 80082da:	685b      	ldr	r3, [r3, #4]
 80082dc:	099b      	lsrs	r3, r3, #6
 80082de:	2200      	movs	r2, #0
 80082e0:	613b      	str	r3, [r7, #16]
 80082e2:	617a      	str	r2, [r7, #20]
 80082e4:	693b      	ldr	r3, [r7, #16]
 80082e6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80082ea:	f04f 0b00 	mov.w	fp, #0
 80082ee:	4652      	mov	r2, sl
 80082f0:	465b      	mov	r3, fp
 80082f2:	f04f 0000 	mov.w	r0, #0
 80082f6:	f04f 0100 	mov.w	r1, #0
 80082fa:	0159      	lsls	r1, r3, #5
 80082fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008300:	0150      	lsls	r0, r2, #5
 8008302:	4602      	mov	r2, r0
 8008304:	460b      	mov	r3, r1
 8008306:	ebb2 080a 	subs.w	r8, r2, sl
 800830a:	eb63 090b 	sbc.w	r9, r3, fp
 800830e:	f04f 0200 	mov.w	r2, #0
 8008312:	f04f 0300 	mov.w	r3, #0
 8008316:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800831a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800831e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8008322:	ebb2 0408 	subs.w	r4, r2, r8
 8008326:	eb63 0509 	sbc.w	r5, r3, r9
 800832a:	f04f 0200 	mov.w	r2, #0
 800832e:	f04f 0300 	mov.w	r3, #0
 8008332:	00eb      	lsls	r3, r5, #3
 8008334:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008338:	00e2      	lsls	r2, r4, #3
 800833a:	4614      	mov	r4, r2
 800833c:	461d      	mov	r5, r3
 800833e:	eb14 030a 	adds.w	r3, r4, sl
 8008342:	603b      	str	r3, [r7, #0]
 8008344:	eb45 030b 	adc.w	r3, r5, fp
 8008348:	607b      	str	r3, [r7, #4]
 800834a:	f04f 0200 	mov.w	r2, #0
 800834e:	f04f 0300 	mov.w	r3, #0
 8008352:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008356:	4629      	mov	r1, r5
 8008358:	028b      	lsls	r3, r1, #10
 800835a:	4621      	mov	r1, r4
 800835c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008360:	4621      	mov	r1, r4
 8008362:	028a      	lsls	r2, r1, #10
 8008364:	4610      	mov	r0, r2
 8008366:	4619      	mov	r1, r3
 8008368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800836a:	2200      	movs	r2, #0
 800836c:	60bb      	str	r3, [r7, #8]
 800836e:	60fa      	str	r2, [r7, #12]
 8008370:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008374:	f7f7 ff4c 	bl	8000210 <__aeabi_uldivmod>
 8008378:	4602      	mov	r2, r0
 800837a:	460b      	mov	r3, r1
 800837c:	4613      	mov	r3, r2
 800837e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008380:	4b0b      	ldr	r3, [pc, #44]	@ (80083b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8008382:	685b      	ldr	r3, [r3, #4]
 8008384:	0c1b      	lsrs	r3, r3, #16
 8008386:	f003 0303 	and.w	r3, r3, #3
 800838a:	3301      	adds	r3, #1
 800838c:	005b      	lsls	r3, r3, #1
 800838e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8008390:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008394:	fbb2 f3f3 	udiv	r3, r2, r3
 8008398:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800839a:	e002      	b.n	80083a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800839c:	4b05      	ldr	r3, [pc, #20]	@ (80083b4 <HAL_RCC_GetSysClockFreq+0x184>)
 800839e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80083a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80083a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80083a4:	4618      	mov	r0, r3
 80083a6:	3740      	adds	r7, #64	@ 0x40
 80083a8:	46bd      	mov	sp, r7
 80083aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80083ae:	bf00      	nop
 80083b0:	40023800 	.word	0x40023800
 80083b4:	00f42400 	.word	0x00f42400
 80083b8:	017d7840 	.word	0x017d7840

080083bc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80083bc:	b480      	push	{r7}
 80083be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80083c0:	4b03      	ldr	r3, [pc, #12]	@ (80083d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80083c2:	681b      	ldr	r3, [r3, #0]
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	46bd      	mov	sp, r7
 80083c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083cc:	4770      	bx	lr
 80083ce:	bf00      	nop
 80083d0:	20000000 	.word	0x20000000

080083d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80083d8:	f7ff fff0 	bl	80083bc <HAL_RCC_GetHCLKFreq>
 80083dc:	4602      	mov	r2, r0
 80083de:	4b05      	ldr	r3, [pc, #20]	@ (80083f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80083e0:	689b      	ldr	r3, [r3, #8]
 80083e2:	0a9b      	lsrs	r3, r3, #10
 80083e4:	f003 0307 	and.w	r3, r3, #7
 80083e8:	4903      	ldr	r1, [pc, #12]	@ (80083f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80083ea:	5ccb      	ldrb	r3, [r1, r3]
 80083ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80083f0:	4618      	mov	r0, r3
 80083f2:	bd80      	pop	{r7, pc}
 80083f4:	40023800 	.word	0x40023800
 80083f8:	08011274 	.word	0x08011274

080083fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008400:	f7ff ffdc 	bl	80083bc <HAL_RCC_GetHCLKFreq>
 8008404:	4602      	mov	r2, r0
 8008406:	4b05      	ldr	r3, [pc, #20]	@ (800841c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008408:	689b      	ldr	r3, [r3, #8]
 800840a:	0b5b      	lsrs	r3, r3, #13
 800840c:	f003 0307 	and.w	r3, r3, #7
 8008410:	4903      	ldr	r1, [pc, #12]	@ (8008420 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008412:	5ccb      	ldrb	r3, [r1, r3]
 8008414:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008418:	4618      	mov	r0, r3
 800841a:	bd80      	pop	{r7, pc}
 800841c:	40023800 	.word	0x40023800
 8008420:	08011274 	.word	0x08011274

08008424 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008424:	b480      	push	{r7}
 8008426:	b083      	sub	sp, #12
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
 800842c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	220f      	movs	r2, #15
 8008432:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008434:	4b12      	ldr	r3, [pc, #72]	@ (8008480 <HAL_RCC_GetClockConfig+0x5c>)
 8008436:	689b      	ldr	r3, [r3, #8]
 8008438:	f003 0203 	and.w	r2, r3, #3
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008440:	4b0f      	ldr	r3, [pc, #60]	@ (8008480 <HAL_RCC_GetClockConfig+0x5c>)
 8008442:	689b      	ldr	r3, [r3, #8]
 8008444:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800844c:	4b0c      	ldr	r3, [pc, #48]	@ (8008480 <HAL_RCC_GetClockConfig+0x5c>)
 800844e:	689b      	ldr	r3, [r3, #8]
 8008450:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8008458:	4b09      	ldr	r3, [pc, #36]	@ (8008480 <HAL_RCC_GetClockConfig+0x5c>)
 800845a:	689b      	ldr	r3, [r3, #8]
 800845c:	08db      	lsrs	r3, r3, #3
 800845e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008466:	4b07      	ldr	r3, [pc, #28]	@ (8008484 <HAL_RCC_GetClockConfig+0x60>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f003 020f 	and.w	r2, r3, #15
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	601a      	str	r2, [r3, #0]
}
 8008472:	bf00      	nop
 8008474:	370c      	adds	r7, #12
 8008476:	46bd      	mov	sp, r7
 8008478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847c:	4770      	bx	lr
 800847e:	bf00      	nop
 8008480:	40023800 	.word	0x40023800
 8008484:	40023c00 	.word	0x40023c00

08008488 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b088      	sub	sp, #32
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008490:	2300      	movs	r3, #0
 8008492:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008494:	2300      	movs	r3, #0
 8008496:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8008498:	2300      	movs	r3, #0
 800849a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800849c:	2300      	movs	r3, #0
 800849e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80084a0:	2300      	movs	r3, #0
 80084a2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f003 0301 	and.w	r3, r3, #1
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d012      	beq.n	80084d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80084b0:	4b69      	ldr	r3, [pc, #420]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084b2:	689b      	ldr	r3, [r3, #8]
 80084b4:	4a68      	ldr	r2, [pc, #416]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084b6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80084ba:	6093      	str	r3, [r2, #8]
 80084bc:	4b66      	ldr	r3, [pc, #408]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084be:	689a      	ldr	r2, [r3, #8]
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084c4:	4964      	ldr	r1, [pc, #400]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084c6:	4313      	orrs	r3, r2
 80084c8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d101      	bne.n	80084d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80084d2:	2301      	movs	r3, #1
 80084d4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d017      	beq.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80084e2:	4b5d      	ldr	r3, [pc, #372]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80084e8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084f0:	4959      	ldr	r1, [pc, #356]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084f2:	4313      	orrs	r3, r2
 80084f4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008500:	d101      	bne.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8008502:	2301      	movs	r3, #1
 8008504:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800850a:	2b00      	cmp	r3, #0
 800850c:	d101      	bne.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800850e:	2301      	movs	r3, #1
 8008510:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800851a:	2b00      	cmp	r3, #0
 800851c:	d017      	beq.n	800854e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800851e:	4b4e      	ldr	r3, [pc, #312]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008520:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008524:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800852c:	494a      	ldr	r1, [pc, #296]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800852e:	4313      	orrs	r3, r2
 8008530:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008538:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800853c:	d101      	bne.n	8008542 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800853e:	2301      	movs	r3, #1
 8008540:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008546:	2b00      	cmp	r3, #0
 8008548:	d101      	bne.n	800854e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800854a:	2301      	movs	r3, #1
 800854c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008556:	2b00      	cmp	r3, #0
 8008558:	d001      	beq.n	800855e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800855a:	2301      	movs	r3, #1
 800855c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f003 0320 	and.w	r3, r3, #32
 8008566:	2b00      	cmp	r3, #0
 8008568:	f000 808b 	beq.w	8008682 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800856c:	4b3a      	ldr	r3, [pc, #232]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800856e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008570:	4a39      	ldr	r2, [pc, #228]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008572:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008576:	6413      	str	r3, [r2, #64]	@ 0x40
 8008578:	4b37      	ldr	r3, [pc, #220]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800857a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800857c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008580:	60bb      	str	r3, [r7, #8]
 8008582:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008584:	4b35      	ldr	r3, [pc, #212]	@ (800865c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4a34      	ldr	r2, [pc, #208]	@ (800865c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800858a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800858e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008590:	f7fc fa4a 	bl	8004a28 <HAL_GetTick>
 8008594:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008596:	e008      	b.n	80085aa <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008598:	f7fc fa46 	bl	8004a28 <HAL_GetTick>
 800859c:	4602      	mov	r2, r0
 800859e:	697b      	ldr	r3, [r7, #20]
 80085a0:	1ad3      	subs	r3, r2, r3
 80085a2:	2b64      	cmp	r3, #100	@ 0x64
 80085a4:	d901      	bls.n	80085aa <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80085a6:	2303      	movs	r3, #3
 80085a8:	e357      	b.n	8008c5a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80085aa:	4b2c      	ldr	r3, [pc, #176]	@ (800865c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d0f0      	beq.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80085b6:	4b28      	ldr	r3, [pc, #160]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80085b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80085be:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d035      	beq.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80085ce:	693a      	ldr	r2, [r7, #16]
 80085d0:	429a      	cmp	r2, r3
 80085d2:	d02e      	beq.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80085d4:	4b20      	ldr	r3, [pc, #128]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80085d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085dc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80085de:	4b1e      	ldr	r3, [pc, #120]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80085e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085e2:	4a1d      	ldr	r2, [pc, #116]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80085e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80085e8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80085ea:	4b1b      	ldr	r3, [pc, #108]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80085ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085ee:	4a1a      	ldr	r2, [pc, #104]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80085f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80085f4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80085f6:	4a18      	ldr	r2, [pc, #96]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80085fc:	4b16      	ldr	r3, [pc, #88]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80085fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008600:	f003 0301 	and.w	r3, r3, #1
 8008604:	2b01      	cmp	r3, #1
 8008606:	d114      	bne.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008608:	f7fc fa0e 	bl	8004a28 <HAL_GetTick>
 800860c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800860e:	e00a      	b.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008610:	f7fc fa0a 	bl	8004a28 <HAL_GetTick>
 8008614:	4602      	mov	r2, r0
 8008616:	697b      	ldr	r3, [r7, #20]
 8008618:	1ad3      	subs	r3, r2, r3
 800861a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800861e:	4293      	cmp	r3, r2
 8008620:	d901      	bls.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8008622:	2303      	movs	r3, #3
 8008624:	e319      	b.n	8008c5a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008626:	4b0c      	ldr	r3, [pc, #48]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800862a:	f003 0302 	and.w	r3, r3, #2
 800862e:	2b00      	cmp	r3, #0
 8008630:	d0ee      	beq.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008636:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800863a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800863e:	d111      	bne.n	8008664 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8008640:	4b05      	ldr	r3, [pc, #20]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008642:	689b      	ldr	r3, [r3, #8]
 8008644:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800864c:	4b04      	ldr	r3, [pc, #16]	@ (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800864e:	400b      	ands	r3, r1
 8008650:	4901      	ldr	r1, [pc, #4]	@ (8008658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008652:	4313      	orrs	r3, r2
 8008654:	608b      	str	r3, [r1, #8]
 8008656:	e00b      	b.n	8008670 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008658:	40023800 	.word	0x40023800
 800865c:	40007000 	.word	0x40007000
 8008660:	0ffffcff 	.word	0x0ffffcff
 8008664:	4baa      	ldr	r3, [pc, #680]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008666:	689b      	ldr	r3, [r3, #8]
 8008668:	4aa9      	ldr	r2, [pc, #676]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800866a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800866e:	6093      	str	r3, [r2, #8]
 8008670:	4ba7      	ldr	r3, [pc, #668]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008672:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008678:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800867c:	49a4      	ldr	r1, [pc, #656]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800867e:	4313      	orrs	r3, r2
 8008680:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f003 0310 	and.w	r3, r3, #16
 800868a:	2b00      	cmp	r3, #0
 800868c:	d010      	beq.n	80086b0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800868e:	4ba0      	ldr	r3, [pc, #640]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008690:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008694:	4a9e      	ldr	r2, [pc, #632]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008696:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800869a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800869e:	4b9c      	ldr	r3, [pc, #624]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80086a0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086a8:	4999      	ldr	r1, [pc, #612]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80086aa:	4313      	orrs	r3, r2
 80086ac:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d00a      	beq.n	80086d2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80086bc:	4b94      	ldr	r3, [pc, #592]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80086be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086c2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80086ca:	4991      	ldr	r1, [pc, #580]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80086cc:	4313      	orrs	r3, r2
 80086ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d00a      	beq.n	80086f4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80086de:	4b8c      	ldr	r3, [pc, #560]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80086e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086e4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80086ec:	4988      	ldr	r1, [pc, #544]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80086ee:	4313      	orrs	r3, r2
 80086f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d00a      	beq.n	8008716 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008700:	4b83      	ldr	r3, [pc, #524]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008706:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800870e:	4980      	ldr	r1, [pc, #512]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008710:	4313      	orrs	r3, r2
 8008712:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800871e:	2b00      	cmp	r3, #0
 8008720:	d00a      	beq.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008722:	4b7b      	ldr	r3, [pc, #492]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008724:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008728:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008730:	4977      	ldr	r1, [pc, #476]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008732:	4313      	orrs	r3, r2
 8008734:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008740:	2b00      	cmp	r3, #0
 8008742:	d00a      	beq.n	800875a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008744:	4b72      	ldr	r3, [pc, #456]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008746:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800874a:	f023 0203 	bic.w	r2, r3, #3
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008752:	496f      	ldr	r1, [pc, #444]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008754:	4313      	orrs	r3, r2
 8008756:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008762:	2b00      	cmp	r3, #0
 8008764:	d00a      	beq.n	800877c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008766:	4b6a      	ldr	r3, [pc, #424]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800876c:	f023 020c 	bic.w	r2, r3, #12
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008774:	4966      	ldr	r1, [pc, #408]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008776:	4313      	orrs	r3, r2
 8008778:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008784:	2b00      	cmp	r3, #0
 8008786:	d00a      	beq.n	800879e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008788:	4b61      	ldr	r3, [pc, #388]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800878a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800878e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008796:	495e      	ldr	r1, [pc, #376]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008798:	4313      	orrs	r3, r2
 800879a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d00a      	beq.n	80087c0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80087aa:	4b59      	ldr	r3, [pc, #356]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80087ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087b0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087b8:	4955      	ldr	r1, [pc, #340]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80087ba:	4313      	orrs	r3, r2
 80087bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d00a      	beq.n	80087e2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80087cc:	4b50      	ldr	r3, [pc, #320]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80087ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087d2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087da:	494d      	ldr	r1, [pc, #308]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80087dc:	4313      	orrs	r3, r2
 80087de:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d00a      	beq.n	8008804 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80087ee:	4b48      	ldr	r3, [pc, #288]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80087f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087f4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087fc:	4944      	ldr	r1, [pc, #272]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80087fe:	4313      	orrs	r3, r2
 8008800:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800880c:	2b00      	cmp	r3, #0
 800880e:	d00a      	beq.n	8008826 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8008810:	4b3f      	ldr	r3, [pc, #252]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008812:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008816:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800881e:	493c      	ldr	r1, [pc, #240]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008820:	4313      	orrs	r3, r2
 8008822:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800882e:	2b00      	cmp	r3, #0
 8008830:	d00a      	beq.n	8008848 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8008832:	4b37      	ldr	r3, [pc, #220]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008834:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008838:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008840:	4933      	ldr	r1, [pc, #204]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008842:	4313      	orrs	r3, r2
 8008844:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008850:	2b00      	cmp	r3, #0
 8008852:	d00a      	beq.n	800886a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008854:	4b2e      	ldr	r3, [pc, #184]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800885a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008862:	492b      	ldr	r1, [pc, #172]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008864:	4313      	orrs	r3, r2
 8008866:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008872:	2b00      	cmp	r3, #0
 8008874:	d011      	beq.n	800889a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008876:	4b26      	ldr	r3, [pc, #152]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008878:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800887c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008884:	4922      	ldr	r1, [pc, #136]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008886:	4313      	orrs	r3, r2
 8008888:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008890:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008894:	d101      	bne.n	800889a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8008896:	2301      	movs	r3, #1
 8008898:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f003 0308 	and.w	r3, r3, #8
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d001      	beq.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80088a6:	2301      	movs	r3, #1
 80088a8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d00a      	beq.n	80088cc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80088b6:	4b16      	ldr	r3, [pc, #88]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088bc:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088c4:	4912      	ldr	r1, [pc, #72]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088c6:	4313      	orrs	r3, r2
 80088c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d00b      	beq.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80088d8:	4b0d      	ldr	r3, [pc, #52]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088de:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088e8:	4909      	ldr	r1, [pc, #36]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088ea:	4313      	orrs	r3, r2
 80088ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80088f0:	69fb      	ldr	r3, [r7, #28]
 80088f2:	2b01      	cmp	r3, #1
 80088f4:	d006      	beq.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80088fe:	2b00      	cmp	r3, #0
 8008900:	f000 80d9 	beq.w	8008ab6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008904:	4b02      	ldr	r3, [pc, #8]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a01      	ldr	r2, [pc, #4]	@ (8008910 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800890a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800890e:	e001      	b.n	8008914 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8008910:	40023800 	.word	0x40023800
 8008914:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008916:	f7fc f887 	bl	8004a28 <HAL_GetTick>
 800891a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800891c:	e008      	b.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800891e:	f7fc f883 	bl	8004a28 <HAL_GetTick>
 8008922:	4602      	mov	r2, r0
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	1ad3      	subs	r3, r2, r3
 8008928:	2b64      	cmp	r3, #100	@ 0x64
 800892a:	d901      	bls.n	8008930 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800892c:	2303      	movs	r3, #3
 800892e:	e194      	b.n	8008c5a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008930:	4b6c      	ldr	r3, [pc, #432]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008938:	2b00      	cmp	r3, #0
 800893a:	d1f0      	bne.n	800891e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f003 0301 	and.w	r3, r3, #1
 8008944:	2b00      	cmp	r3, #0
 8008946:	d021      	beq.n	800898c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800894c:	2b00      	cmp	r3, #0
 800894e:	d11d      	bne.n	800898c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008950:	4b64      	ldr	r3, [pc, #400]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008952:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008956:	0c1b      	lsrs	r3, r3, #16
 8008958:	f003 0303 	and.w	r3, r3, #3
 800895c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800895e:	4b61      	ldr	r3, [pc, #388]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008960:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008964:	0e1b      	lsrs	r3, r3, #24
 8008966:	f003 030f 	and.w	r3, r3, #15
 800896a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	019a      	lsls	r2, r3, #6
 8008972:	693b      	ldr	r3, [r7, #16]
 8008974:	041b      	lsls	r3, r3, #16
 8008976:	431a      	orrs	r2, r3
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	061b      	lsls	r3, r3, #24
 800897c:	431a      	orrs	r2, r3
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	689b      	ldr	r3, [r3, #8]
 8008982:	071b      	lsls	r3, r3, #28
 8008984:	4957      	ldr	r1, [pc, #348]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008986:	4313      	orrs	r3, r2
 8008988:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008994:	2b00      	cmp	r3, #0
 8008996:	d004      	beq.n	80089a2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800899c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80089a0:	d00a      	beq.n	80089b8 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d02e      	beq.n	8008a0c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80089b6:	d129      	bne.n	8008a0c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80089b8:	4b4a      	ldr	r3, [pc, #296]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80089ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089be:	0c1b      	lsrs	r3, r3, #16
 80089c0:	f003 0303 	and.w	r3, r3, #3
 80089c4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80089c6:	4b47      	ldr	r3, [pc, #284]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80089c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089cc:	0f1b      	lsrs	r3, r3, #28
 80089ce:	f003 0307 	and.w	r3, r3, #7
 80089d2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	685b      	ldr	r3, [r3, #4]
 80089d8:	019a      	lsls	r2, r3, #6
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	041b      	lsls	r3, r3, #16
 80089de:	431a      	orrs	r2, r3
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	68db      	ldr	r3, [r3, #12]
 80089e4:	061b      	lsls	r3, r3, #24
 80089e6:	431a      	orrs	r2, r3
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	071b      	lsls	r3, r3, #28
 80089ec:	493d      	ldr	r1, [pc, #244]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80089ee:	4313      	orrs	r3, r2
 80089f0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80089f4:	4b3b      	ldr	r3, [pc, #236]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80089f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80089fa:	f023 021f 	bic.w	r2, r3, #31
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a02:	3b01      	subs	r3, #1
 8008a04:	4937      	ldr	r1, [pc, #220]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008a06:	4313      	orrs	r3, r2
 8008a08:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d01d      	beq.n	8008a54 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008a18:	4b32      	ldr	r3, [pc, #200]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008a1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a1e:	0e1b      	lsrs	r3, r3, #24
 8008a20:	f003 030f 	and.w	r3, r3, #15
 8008a24:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008a26:	4b2f      	ldr	r3, [pc, #188]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008a28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a2c:	0f1b      	lsrs	r3, r3, #28
 8008a2e:	f003 0307 	and.w	r3, r3, #7
 8008a32:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	685b      	ldr	r3, [r3, #4]
 8008a38:	019a      	lsls	r2, r3, #6
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	691b      	ldr	r3, [r3, #16]
 8008a3e:	041b      	lsls	r3, r3, #16
 8008a40:	431a      	orrs	r2, r3
 8008a42:	693b      	ldr	r3, [r7, #16]
 8008a44:	061b      	lsls	r3, r3, #24
 8008a46:	431a      	orrs	r2, r3
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	071b      	lsls	r3, r3, #28
 8008a4c:	4925      	ldr	r1, [pc, #148]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008a4e:	4313      	orrs	r3, r2
 8008a50:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d011      	beq.n	8008a84 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	685b      	ldr	r3, [r3, #4]
 8008a64:	019a      	lsls	r2, r3, #6
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	691b      	ldr	r3, [r3, #16]
 8008a6a:	041b      	lsls	r3, r3, #16
 8008a6c:	431a      	orrs	r2, r3
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	68db      	ldr	r3, [r3, #12]
 8008a72:	061b      	lsls	r3, r3, #24
 8008a74:	431a      	orrs	r2, r3
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	689b      	ldr	r3, [r3, #8]
 8008a7a:	071b      	lsls	r3, r3, #28
 8008a7c:	4919      	ldr	r1, [pc, #100]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008a84:	4b17      	ldr	r3, [pc, #92]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	4a16      	ldr	r2, [pc, #88]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008a8a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008a8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a90:	f7fb ffca 	bl	8004a28 <HAL_GetTick>
 8008a94:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008a96:	e008      	b.n	8008aaa <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008a98:	f7fb ffc6 	bl	8004a28 <HAL_GetTick>
 8008a9c:	4602      	mov	r2, r0
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	1ad3      	subs	r3, r2, r3
 8008aa2:	2b64      	cmp	r3, #100	@ 0x64
 8008aa4:	d901      	bls.n	8008aaa <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008aa6:	2303      	movs	r3, #3
 8008aa8:	e0d7      	b.n	8008c5a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008aaa:	4b0e      	ldr	r3, [pc, #56]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d0f0      	beq.n	8008a98 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008ab6:	69bb      	ldr	r3, [r7, #24]
 8008ab8:	2b01      	cmp	r3, #1
 8008aba:	f040 80cd 	bne.w	8008c58 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008abe:	4b09      	ldr	r3, [pc, #36]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4a08      	ldr	r2, [pc, #32]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008ac4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008ac8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008aca:	f7fb ffad 	bl	8004a28 <HAL_GetTick>
 8008ace:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008ad0:	e00a      	b.n	8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008ad2:	f7fb ffa9 	bl	8004a28 <HAL_GetTick>
 8008ad6:	4602      	mov	r2, r0
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	1ad3      	subs	r3, r2, r3
 8008adc:	2b64      	cmp	r3, #100	@ 0x64
 8008ade:	d903      	bls.n	8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008ae0:	2303      	movs	r3, #3
 8008ae2:	e0ba      	b.n	8008c5a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8008ae4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008ae8:	4b5e      	ldr	r3, [pc, #376]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008af0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008af4:	d0ed      	beq.n	8008ad2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d003      	beq.n	8008b0a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d009      	beq.n	8008b1e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d02e      	beq.n	8008b74 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d12a      	bne.n	8008b74 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008b1e:	4b51      	ldr	r3, [pc, #324]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b24:	0c1b      	lsrs	r3, r3, #16
 8008b26:	f003 0303 	and.w	r3, r3, #3
 8008b2a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008b2c:	4b4d      	ldr	r3, [pc, #308]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b32:	0f1b      	lsrs	r3, r3, #28
 8008b34:	f003 0307 	and.w	r3, r3, #7
 8008b38:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	695b      	ldr	r3, [r3, #20]
 8008b3e:	019a      	lsls	r2, r3, #6
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	041b      	lsls	r3, r3, #16
 8008b44:	431a      	orrs	r2, r3
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	699b      	ldr	r3, [r3, #24]
 8008b4a:	061b      	lsls	r3, r3, #24
 8008b4c:	431a      	orrs	r2, r3
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	071b      	lsls	r3, r3, #28
 8008b52:	4944      	ldr	r1, [pc, #272]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008b54:	4313      	orrs	r3, r2
 8008b56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008b5a:	4b42      	ldr	r3, [pc, #264]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008b5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b60:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b68:	3b01      	subs	r3, #1
 8008b6a:	021b      	lsls	r3, r3, #8
 8008b6c:	493d      	ldr	r1, [pc, #244]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008b6e:	4313      	orrs	r3, r2
 8008b70:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d022      	beq.n	8008bc6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b88:	d11d      	bne.n	8008bc6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008b8a:	4b36      	ldr	r3, [pc, #216]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b90:	0e1b      	lsrs	r3, r3, #24
 8008b92:	f003 030f 	and.w	r3, r3, #15
 8008b96:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008b98:	4b32      	ldr	r3, [pc, #200]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b9e:	0f1b      	lsrs	r3, r3, #28
 8008ba0:	f003 0307 	and.w	r3, r3, #7
 8008ba4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	695b      	ldr	r3, [r3, #20]
 8008baa:	019a      	lsls	r2, r3, #6
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6a1b      	ldr	r3, [r3, #32]
 8008bb0:	041b      	lsls	r3, r3, #16
 8008bb2:	431a      	orrs	r2, r3
 8008bb4:	693b      	ldr	r3, [r7, #16]
 8008bb6:	061b      	lsls	r3, r3, #24
 8008bb8:	431a      	orrs	r2, r3
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	071b      	lsls	r3, r3, #28
 8008bbe:	4929      	ldr	r1, [pc, #164]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008bc0:	4313      	orrs	r3, r2
 8008bc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f003 0308 	and.w	r3, r3, #8
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d028      	beq.n	8008c24 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008bd2:	4b24      	ldr	r3, [pc, #144]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008bd8:	0e1b      	lsrs	r3, r3, #24
 8008bda:	f003 030f 	and.w	r3, r3, #15
 8008bde:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008be0:	4b20      	ldr	r3, [pc, #128]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008be6:	0c1b      	lsrs	r3, r3, #16
 8008be8:	f003 0303 	and.w	r3, r3, #3
 8008bec:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	695b      	ldr	r3, [r3, #20]
 8008bf2:	019a      	lsls	r2, r3, #6
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	041b      	lsls	r3, r3, #16
 8008bf8:	431a      	orrs	r2, r3
 8008bfa:	693b      	ldr	r3, [r7, #16]
 8008bfc:	061b      	lsls	r3, r3, #24
 8008bfe:	431a      	orrs	r2, r3
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	69db      	ldr	r3, [r3, #28]
 8008c04:	071b      	lsls	r3, r3, #28
 8008c06:	4917      	ldr	r1, [pc, #92]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008c08:	4313      	orrs	r3, r2
 8008c0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008c0e:	4b15      	ldr	r3, [pc, #84]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008c10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008c14:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c1c:	4911      	ldr	r1, [pc, #68]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008c1e:	4313      	orrs	r3, r2
 8008c20:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008c24:	4b0f      	ldr	r3, [pc, #60]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	4a0e      	ldr	r2, [pc, #56]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008c2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c2e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c30:	f7fb fefa 	bl	8004a28 <HAL_GetTick>
 8008c34:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008c36:	e008      	b.n	8008c4a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008c38:	f7fb fef6 	bl	8004a28 <HAL_GetTick>
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	697b      	ldr	r3, [r7, #20]
 8008c40:	1ad3      	subs	r3, r2, r3
 8008c42:	2b64      	cmp	r3, #100	@ 0x64
 8008c44:	d901      	bls.n	8008c4a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008c46:	2303      	movs	r3, #3
 8008c48:	e007      	b.n	8008c5a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008c4a:	4b06      	ldr	r3, [pc, #24]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c56:	d1ef      	bne.n	8008c38 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8008c58:	2300      	movs	r3, #0
}
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	3720      	adds	r7, #32
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}
 8008c62:	bf00      	nop
 8008c64:	40023800 	.word	0x40023800

08008c68 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008c68:	b480      	push	{r7}
 8008c6a:	b085      	sub	sp, #20
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0;
 8008c70:	2300      	movs	r3, #0
 8008c72:	60fb      	str	r3, [r7, #12]
                                        RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
                                        RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
#else
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	4a80      	ldr	r2, [pc, #512]	@ (8008e78 <HAL_RCCEx_GetPeriphCLKConfig+0x210>)
 8008c78:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8008c7a:	4b80      	ldr	r3, [pc, #512]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008c7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c80:	099b      	lsrs	r3, r3, #6
 8008c82:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008c8a:	4b7c      	ldr	r3, [pc, #496]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008c8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c90:	0c1b      	lsrs	r3, r3, #16
 8008c92:	f003 0203 	and.w	r2, r3, #3
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008c9a:	4b78      	ldr	r3, [pc, #480]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008c9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ca0:	0e1b      	lsrs	r3, r3, #24
 8008ca2:	f003 020f 	and.w	r2, r3, #15
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008caa:	4b74      	ldr	r3, [pc, #464]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008cac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008cb0:	0f1b      	lsrs	r3, r3, #28
 8008cb2:	f003 0207 	and.w	r2, r3, #7
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	609a      	str	r2, [r3, #8]

  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 8008cba:	4b70      	ldr	r3, [pc, #448]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cc0:	099b      	lsrs	r3, r3, #6
 8008cc2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008cca:	4b6c      	ldr	r3, [pc, #432]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cd0:	0c1b      	lsrs	r3, r3, #16
 8008cd2:	f003 0203 	and.w	r2, r3, #3
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008cda:	4b68      	ldr	r3, [pc, #416]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ce0:	0e1b      	lsrs	r3, r3, #24
 8008ce2:	f003 020f 	and.w	r2, r3, #15
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008cea:	4b64      	ldr	r3, [pc, #400]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cf0:	0f1b      	lsrs	r3, r3, #28
 8008cf2:	f003 0207 	and.w	r2, r3, #7
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	61da      	str	r2, [r3, #28]

  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> RCC_DCKCFGR1_PLLI2SDIVQ_Pos);
 8008cfa:	4b60      	ldr	r3, [pc, #384]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008cfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d00:	f003 021f 	and.w	r2, r3, #31
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> RCC_DCKCFGR1_PLLSAIDIVQ_Pos);
 8008d08:	4b5c      	ldr	r3, [pc, #368]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008d0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d0e:	0a1b      	lsrs	r3, r3, #8
 8008d10:	f003 021f 	and.w	r2, r3, #31
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> RCC_DCKCFGR1_PLLSAIDIVR_Pos);
 8008d18:	4b58      	ldr	r3, [pc, #352]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008d1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d1e:	0c1b      	lsrs	r3, r3, #16
 8008d20:	f003 0203 	and.w	r2, r3, #3
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 8008d28:	4b54      	ldr	r3, [pc, #336]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008d2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d2e:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 8008d36:	4b51      	ldr	r3, [pc, #324]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008d38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d3c:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 8008d44:	4b4d      	ldr	r3, [pc, #308]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008d46:	689b      	ldr	r3, [r3, #8]
 8008d48:	f403 0200 	and.w	r2, r3, #8388608	@ 0x800000
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 8008d50:	4b4a      	ldr	r3, [pc, #296]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d56:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 8008d5e:	4b47      	ldr	r3, [pc, #284]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008d60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d64:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 8008d6c:	4b43      	ldr	r3, [pc, #268]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d72:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 8008d7a:	4b40      	ldr	r3, [pc, #256]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008d7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d80:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 8008d88:	4b3c      	ldr	r3, [pc, #240]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d8e:	f003 0203 	and.w	r2, r3, #3
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 8008d96:	4b39      	ldr	r3, [pc, #228]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d9c:	f003 020c 	and.w	r2, r3, #12
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 8008da4:	4b35      	ldr	r3, [pc, #212]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008daa:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 8008db2:	4b32      	ldr	r3, [pc, #200]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008db4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008db8:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 8008dc0:	4b2e      	ldr	r3, [pc, #184]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008dc6:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 8008dce:	4b2b      	ldr	r3, [pc, #172]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008dd4:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 8008ddc:	4b27      	ldr	r3, [pc, #156]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008de2:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 8008dea:	4b24      	ldr	r3, [pc, #144]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008df0:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008df8:	4b20      	ldr	r3, [pc, #128]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008dfe:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 8008e06:	4b1d      	ldr	r3, [pc, #116]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e0c:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 8008e14:	4b19      	ldr	r3, [pc, #100]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e1a:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 8008e22:	4b16      	ldr	r3, [pc, #88]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008e24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e28:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8008e32:	4b12      	ldr	r3, [pc, #72]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008e34:	689b      	ldr	r3, [r3, #8]
 8008e36:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8008e3a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8008e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008e3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e40:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	431a      	orrs	r2, r3
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 8008e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8008e4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e52:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d103      	bne.n	8008e62 <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 8008e60:	e003      	b.n	8008e6a <HAL_RCCEx_GetPeriphCLKConfig+0x202>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008e68:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8008e6a:	bf00      	nop
 8008e6c:	3714      	adds	r7, #20
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e74:	4770      	bx	lr
 8008e76:	bf00      	nop
 8008e78:	00fffff1 	.word	0x00fffff1
 8008e7c:	40023800 	.word	0x40023800

08008e80 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b087      	sub	sp, #28
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 8008e90:	2300      	movs	r3, #0
 8008e92:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 8008e94:	2300      	movs	r3, #0
 8008e96:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008e9e:	f040 808d 	bne.w	8008fbc <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 8008ea2:	4b93      	ldr	r3, [pc, #588]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008ea4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ea8:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008eb0:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008eb8:	d07c      	beq.n	8008fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008ec0:	d87b      	bhi.n	8008fba <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d004      	beq.n	8008ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008ece:	d039      	beq.n	8008f44 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8008ed0:	e073      	b.n	8008fba <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008ed2:	4b87      	ldr	r3, [pc, #540]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008ed4:	685b      	ldr	r3, [r3, #4]
 8008ed6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d108      	bne.n	8008ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008ede:	4b84      	ldr	r3, [pc, #528]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008ee0:	685b      	ldr	r3, [r3, #4]
 8008ee2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ee6:	4a83      	ldr	r2, [pc, #524]	@ (80090f4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008eec:	613b      	str	r3, [r7, #16]
 8008eee:	e007      	b.n	8008f00 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008ef0:	4b7f      	ldr	r3, [pc, #508]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008ef2:	685b      	ldr	r3, [r3, #4]
 8008ef4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ef8:	4a7f      	ldr	r2, [pc, #508]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8008efe:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8008f00:	4b7b      	ldr	r3, [pc, #492]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f06:	0e1b      	lsrs	r3, r3, #24
 8008f08:	f003 030f 	and.w	r3, r3, #15
 8008f0c:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8008f0e:	4b78      	ldr	r3, [pc, #480]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f14:	099b      	lsrs	r3, r3, #6
 8008f16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f1a:	693a      	ldr	r2, [r7, #16]
 8008f1c:	fb03 f202 	mul.w	r2, r3, r2
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f26:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8008f28:	4b71      	ldr	r3, [pc, #452]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008f2e:	0a1b      	lsrs	r3, r3, #8
 8008f30:	f003 031f 	and.w	r3, r3, #31
 8008f34:	3301      	adds	r3, #1
 8008f36:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8008f38:	697a      	ldr	r2, [r7, #20]
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f40:	617b      	str	r3, [r7, #20]
        break;
 8008f42:	e03b      	b.n	8008fbc <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008f44:	4b6a      	ldr	r3, [pc, #424]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d108      	bne.n	8008f62 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008f50:	4b67      	ldr	r3, [pc, #412]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f52:	685b      	ldr	r3, [r3, #4]
 8008f54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f58:	4a66      	ldr	r2, [pc, #408]	@ (80090f4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f5e:	613b      	str	r3, [r7, #16]
 8008f60:	e007      	b.n	8008f72 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8008f62:	4b63      	ldr	r3, [pc, #396]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f64:	685b      	ldr	r3, [r3, #4]
 8008f66:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f6a:	4a63      	ldr	r2, [pc, #396]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f70:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8008f72:	4b5f      	ldr	r3, [pc, #380]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f78:	0e1b      	lsrs	r3, r3, #24
 8008f7a:	f003 030f 	and.w	r3, r3, #15
 8008f7e:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8008f80:	4b5b      	ldr	r3, [pc, #364]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f86:	099b      	lsrs	r3, r3, #6
 8008f88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f8c:	693a      	ldr	r2, [r7, #16]
 8008f8e:	fb03 f202 	mul.w	r2, r3, r2
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f98:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8008f9a:	4b55      	ldr	r3, [pc, #340]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008f9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008fa0:	f003 031f 	and.w	r3, r3, #31
 8008fa4:	3301      	adds	r3, #1
 8008fa6:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8008fa8:	697a      	ldr	r2, [r7, #20]
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fb0:	617b      	str	r3, [r7, #20]
        break;
 8008fb2:	e003      	b.n	8008fbc <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 8008fb4:	4b51      	ldr	r3, [pc, #324]	@ (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8008fb6:	617b      	str	r3, [r7, #20]
        break;
 8008fb8:	e000      	b.n	8008fbc <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 8008fba:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008fc2:	f040 808d 	bne.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 8008fc6:	4b4a      	ldr	r3, [pc, #296]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008fc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008fcc:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 8008fce:	68bb      	ldr	r3, [r7, #8]
 8008fd0:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8008fd4:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8008fd6:	68bb      	ldr	r3, [r7, #8]
 8008fd8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008fdc:	d07c      	beq.n	80090d8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8008fde:	68bb      	ldr	r3, [r7, #8]
 8008fe0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008fe4:	d87b      	bhi.n	80090de <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d004      	beq.n	8008ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008ff2:	d039      	beq.n	8009068 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8008ff4:	e073      	b.n	80090de <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8008ff6:	4b3e      	ldr	r3, [pc, #248]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008ff8:	685b      	ldr	r3, [r3, #4]
 8008ffa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d108      	bne.n	8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8009002:	4b3b      	ldr	r3, [pc, #236]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800900a:	4a3a      	ldr	r2, [pc, #232]	@ (80090f4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800900c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009010:	613b      	str	r3, [r7, #16]
 8009012:	e007      	b.n	8009024 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8009014:	4b36      	ldr	r3, [pc, #216]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009016:	685b      	ldr	r3, [r3, #4]
 8009018:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800901c:	4a36      	ldr	r2, [pc, #216]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800901e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009022:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8009024:	4b32      	ldr	r3, [pc, #200]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800902a:	0e1b      	lsrs	r3, r3, #24
 800902c:	f003 030f 	and.w	r3, r3, #15
 8009030:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8009032:	4b2f      	ldr	r3, [pc, #188]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009034:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009038:	099b      	lsrs	r3, r3, #6
 800903a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800903e:	693a      	ldr	r2, [r7, #16]
 8009040:	fb03 f202 	mul.w	r2, r3, r2
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	fbb2 f3f3 	udiv	r3, r2, r3
 800904a:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800904c:	4b28      	ldr	r3, [pc, #160]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800904e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009052:	0a1b      	lsrs	r3, r3, #8
 8009054:	f003 031f 	and.w	r3, r3, #31
 8009058:	3301      	adds	r3, #1
 800905a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800905c:	697a      	ldr	r2, [r7, #20]
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	fbb2 f3f3 	udiv	r3, r2, r3
 8009064:	617b      	str	r3, [r7, #20]
        break;
 8009066:	e03b      	b.n	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8009068:	4b21      	ldr	r3, [pc, #132]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800906a:	685b      	ldr	r3, [r3, #4]
 800906c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009070:	2b00      	cmp	r3, #0
 8009072:	d108      	bne.n	8009086 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8009074:	4b1e      	ldr	r3, [pc, #120]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009076:	685b      	ldr	r3, [r3, #4]
 8009078:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800907c:	4a1d      	ldr	r2, [pc, #116]	@ (80090f4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800907e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009082:	613b      	str	r3, [r7, #16]
 8009084:	e007      	b.n	8009096 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8009086:	4b1a      	ldr	r3, [pc, #104]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009088:	685b      	ldr	r3, [r3, #4]
 800908a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800908e:	4a1a      	ldr	r2, [pc, #104]	@ (80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8009090:	fbb2 f3f3 	udiv	r3, r2, r3
 8009094:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8009096:	4b16      	ldr	r3, [pc, #88]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8009098:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800909c:	0e1b      	lsrs	r3, r3, #24
 800909e:	f003 030f 	and.w	r3, r3, #15
 80090a2:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 80090a4:	4b12      	ldr	r3, [pc, #72]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80090a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80090aa:	099b      	lsrs	r3, r3, #6
 80090ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090b0:	693a      	ldr	r2, [r7, #16]
 80090b2:	fb03 f202 	mul.w	r2, r3, r2
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80090bc:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 80090be:	4b0c      	ldr	r3, [pc, #48]	@ (80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80090c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80090c4:	f003 031f 	and.w	r3, r3, #31
 80090c8:	3301      	adds	r3, #1
 80090ca:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80090cc:	697a      	ldr	r2, [r7, #20]
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80090d4:	617b      	str	r3, [r7, #20]
        break;
 80090d6:	e003      	b.n	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 80090d8:	4b08      	ldr	r3, [pc, #32]	@ (80090fc <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 80090da:	617b      	str	r3, [r7, #20]
        break;
 80090dc:	e000      	b.n	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 80090de:	bf00      	nop
      }
    }
  }

  return frequency;
 80090e0:	697b      	ldr	r3, [r7, #20]
}
 80090e2:	4618      	mov	r0, r3
 80090e4:	371c      	adds	r7, #28
 80090e6:	46bd      	mov	sp, r7
 80090e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ec:	4770      	bx	lr
 80090ee:	bf00      	nop
 80090f0:	40023800 	.word	0x40023800
 80090f4:	00f42400 	.word	0x00f42400
 80090f8:	017d7840 	.word	0x017d7840
 80090fc:	00bb8000 	.word	0x00bb8000

08009100 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b088      	sub	sp, #32
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 8009108:	2300      	movs	r3, #0
 800910a:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800910c:	2300      	movs	r3, #0
 800910e:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 8009110:	2300      	movs	r3, #0
 8009112:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d101      	bne.n	800911e <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800911a:	2301      	movs	r3, #1
 800911c:	e156      	b.n	80093cc <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8009124:	b2db      	uxtb	r3, r3
 8009126:	2b00      	cmp	r3, #0
 8009128:	d106      	bne.n	8009138 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2200      	movs	r2, #0
 800912e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	f7f9 f9b4 	bl	80024a0 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2202      	movs	r2, #2
 800913c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f000 fad5 	bl	80096f0 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	68db      	ldr	r3, [r3, #12]
 800914a:	2b02      	cmp	r3, #2
 800914c:	d00c      	beq.n	8009168 <HAL_SAI_Init+0x68>
 800914e:	2b02      	cmp	r3, #2
 8009150:	d80d      	bhi.n	800916e <HAL_SAI_Init+0x6e>
 8009152:	2b00      	cmp	r3, #0
 8009154:	d002      	beq.n	800915c <HAL_SAI_Init+0x5c>
 8009156:	2b01      	cmp	r3, #1
 8009158:	d003      	beq.n	8009162 <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800915a:	e008      	b.n	800916e <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800915c:	2300      	movs	r3, #0
 800915e:	61fb      	str	r3, [r7, #28]
      break;
 8009160:	e006      	b.n	8009170 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8009162:	2310      	movs	r3, #16
 8009164:	61fb      	str	r3, [r7, #28]
      break;
 8009166:	e003      	b.n	8009170 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8009168:	2320      	movs	r3, #32
 800916a:	61fb      	str	r3, [r7, #28]
      break;
 800916c:	e000      	b.n	8009170 <HAL_SAI_Init+0x70>
      break;
 800916e:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	689b      	ldr	r3, [r3, #8]
 8009174:	2b03      	cmp	r3, #3
 8009176:	d81e      	bhi.n	80091b6 <HAL_SAI_Init+0xb6>
 8009178:	a201      	add	r2, pc, #4	@ (adr r2, 8009180 <HAL_SAI_Init+0x80>)
 800917a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800917e:	bf00      	nop
 8009180:	08009191 	.word	0x08009191
 8009184:	08009197 	.word	0x08009197
 8009188:	0800919f 	.word	0x0800919f
 800918c:	080091a7 	.word	0x080091a7
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 8009190:	2300      	movs	r3, #0
 8009192:	617b      	str	r3, [r7, #20]
    }
    break;
 8009194:	e010      	b.n	80091b8 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8009196:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800919a:	617b      	str	r3, [r7, #20]
    }
    break;
 800919c:	e00c      	b.n	80091b8 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800919e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80091a2:	617b      	str	r3, [r7, #20]
    }
    break;
 80091a4:	e008      	b.n	80091b8 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80091a6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80091aa:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80091ac:	69fb      	ldr	r3, [r7, #28]
 80091ae:	f043 0301 	orr.w	r3, r3, #1
 80091b2:	61fb      	str	r3, [r7, #28]
    }
    break;
 80091b4:	e000      	b.n	80091b8 <HAL_SAI_Init+0xb8>
    default:
      break;
 80091b6:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	4a85      	ldr	r2, [pc, #532]	@ (80093d4 <HAL_SAI_Init+0x2d4>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	d004      	beq.n	80091cc <HAL_SAI_Init+0xcc>
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	4a84      	ldr	r2, [pc, #528]	@ (80093d8 <HAL_SAI_Init+0x2d8>)
 80091c8:	4293      	cmp	r3, r2
 80091ca:	d103      	bne.n	80091d4 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 80091cc:	4a83      	ldr	r2, [pc, #524]	@ (80093dc <HAL_SAI_Init+0x2dc>)
 80091ce:	69fb      	ldr	r3, [r7, #28]
 80091d0:	6013      	str	r3, [r2, #0]
 80091d2:	e002      	b.n	80091da <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 80091d4:	4a82      	ldr	r2, [pc, #520]	@ (80093e0 <HAL_SAI_Init+0x2e0>)
 80091d6:	69fb      	ldr	r3, [r7, #28]
 80091d8:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	69db      	ldr	r3, [r3, #28]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d04c      	beq.n	800927c <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 80091e2:	2300      	movs	r3, #0
 80091e4:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	4a7a      	ldr	r2, [pc, #488]	@ (80093d4 <HAL_SAI_Init+0x2d4>)
 80091ec:	4293      	cmp	r3, r2
 80091ee:	d004      	beq.n	80091fa <HAL_SAI_Init+0xfa>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	4a78      	ldr	r2, [pc, #480]	@ (80093d8 <HAL_SAI_Init+0x2d8>)
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d104      	bne.n	8009204 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80091fa:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80091fe:	f7ff fe3f 	bl	8008e80 <HAL_RCCEx_GetPeriphCLKFreq>
 8009202:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	4a76      	ldr	r2, [pc, #472]	@ (80093e4 <HAL_SAI_Init+0x2e4>)
 800920a:	4293      	cmp	r3, r2
 800920c:	d004      	beq.n	8009218 <HAL_SAI_Init+0x118>
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	4a75      	ldr	r2, [pc, #468]	@ (80093e8 <HAL_SAI_Init+0x2e8>)
 8009214:	4293      	cmp	r3, r2
 8009216:	d104      	bne.n	8009222 <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8009218:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800921c:	f7ff fe30 	bl	8008e80 <HAL_RCCEx_GetPeriphCLKFreq>
 8009220:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8009222:	693a      	ldr	r2, [r7, #16]
 8009224:	4613      	mov	r3, r2
 8009226:	009b      	lsls	r3, r3, #2
 8009228:	4413      	add	r3, r2
 800922a:	005b      	lsls	r3, r3, #1
 800922c:	461a      	mov	r2, r3
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	69db      	ldr	r3, [r3, #28]
 8009232:	025b      	lsls	r3, r3, #9
 8009234:	fbb2 f3f3 	udiv	r3, r2, r3
 8009238:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	4a6b      	ldr	r2, [pc, #428]	@ (80093ec <HAL_SAI_Init+0x2ec>)
 800923e:	fba2 2303 	umull	r2, r3, r2, r3
 8009242:	08da      	lsrs	r2, r3, #3
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 8009248:	68f9      	ldr	r1, [r7, #12]
 800924a:	4b68      	ldr	r3, [pc, #416]	@ (80093ec <HAL_SAI_Init+0x2ec>)
 800924c:	fba3 2301 	umull	r2, r3, r3, r1
 8009250:	08da      	lsrs	r2, r3, #3
 8009252:	4613      	mov	r3, r2
 8009254:	009b      	lsls	r3, r3, #2
 8009256:	4413      	add	r3, r2
 8009258:	005b      	lsls	r3, r3, #1
 800925a:	1aca      	subs	r2, r1, r3
 800925c:	2a08      	cmp	r2, #8
 800925e:	d904      	bls.n	800926a <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6a1b      	ldr	r3, [r3, #32]
 8009264:	1c5a      	adds	r2, r3, #1
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800926e:	2b04      	cmp	r3, #4
 8009270:	d104      	bne.n	800927c <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6a1b      	ldr	r3, [r3, #32]
 8009276:	085a      	lsrs	r2, r3, #1
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	685b      	ldr	r3, [r3, #4]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d003      	beq.n	800928c <HAL_SAI_Init+0x18c>
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	2b02      	cmp	r3, #2
 800928a:	d109      	bne.n	80092a0 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009290:	2b01      	cmp	r3, #1
 8009292:	d101      	bne.n	8009298 <HAL_SAI_Init+0x198>
 8009294:	2300      	movs	r3, #0
 8009296:	e001      	b.n	800929c <HAL_SAI_Init+0x19c>
 8009298:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800929c:	61bb      	str	r3, [r7, #24]
 800929e:	e008      	b.n	80092b2 <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092a4:	2b01      	cmp	r3, #1
 80092a6:	d102      	bne.n	80092ae <HAL_SAI_Init+0x1ae>
 80092a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80092ac:	e000      	b.n	80092b0 <HAL_SAI_Init+0x1b0>
 80092ae:	2300      	movs	r3, #0
 80092b0:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	6819      	ldr	r1, [r3, #0]
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681a      	ldr	r2, [r3, #0]
 80092bc:	4b4c      	ldr	r3, [pc, #304]	@ (80093f0 <HAL_SAI_Init+0x2f0>)
 80092be:	400b      	ands	r3, r1
 80092c0:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	6819      	ldr	r1, [r3, #0]
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	685a      	ldr	r2, [r3, #4]
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092d0:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80092d6:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092dc:	431a      	orrs	r2, r3
 80092de:	69bb      	ldr	r3, [r7, #24]
 80092e0:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 80092e2:	697b      	ldr	r3, [r7, #20]
 80092e4:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 80092ea:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	691b      	ldr	r3, [r3, #16]
 80092f0:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80092f6:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6a1b      	ldr	r3, [r3, #32]
 80092fc:	051b      	lsls	r3, r3, #20
 80092fe:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	430a      	orrs	r2, r1
 8009306:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	6859      	ldr	r1, [r3, #4]
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681a      	ldr	r2, [r3, #0]
 8009312:	4b38      	ldr	r3, [pc, #224]	@ (80093f4 <HAL_SAI_Init+0x2f4>)
 8009314:	400b      	ands	r3, r1
 8009316:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	6859      	ldr	r1, [r3, #4]
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	699a      	ldr	r2, [r3, #24]
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009326:	431a      	orrs	r2, r3
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800932c:	431a      	orrs	r2, r3
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	430a      	orrs	r2, r1
 8009334:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	6899      	ldr	r1, [r3, #8]
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681a      	ldr	r2, [r3, #0]
 8009340:	4b2d      	ldr	r3, [pc, #180]	@ (80093f8 <HAL_SAI_Init+0x2f8>)
 8009342:	400b      	ands	r3, r1
 8009344:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	6899      	ldr	r1, [r3, #8]
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009350:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8009356:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800935c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8009362:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009368:	3b01      	subs	r3, #1
 800936a:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800936c:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	430a      	orrs	r2, r1
 8009374:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	68d9      	ldr	r1, [r3, #12]
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681a      	ldr	r2, [r3, #0]
 8009380:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8009384:	400b      	ands	r3, r1
 8009386:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	68d9      	ldr	r1, [r3, #12]
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009396:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800939c:	041b      	lsls	r3, r3, #16
 800939e:	431a      	orrs	r2, r3
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093a4:	3b01      	subs	r3, #1
 80093a6:	021b      	lsls	r3, r3, #8
 80093a8:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	430a      	orrs	r2, r1
 80093b0:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2200      	movs	r2, #0
 80093b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2201      	movs	r2, #1
 80093be:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2200      	movs	r2, #0
 80093c6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 80093ca:	2300      	movs	r3, #0
}
 80093cc:	4618      	mov	r0, r3
 80093ce:	3720      	adds	r7, #32
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bd80      	pop	{r7, pc}
 80093d4:	40015804 	.word	0x40015804
 80093d8:	40015824 	.word	0x40015824
 80093dc:	40015800 	.word	0x40015800
 80093e0:	40015c00 	.word	0x40015c00
 80093e4:	40015c04 	.word	0x40015c04
 80093e8:	40015c24 	.word	0x40015c24
 80093ec:	cccccccd 	.word	0xcccccccd
 80093f0:	ff05c010 	.word	0xff05c010
 80093f4:	ffff1ff0 	.word	0xffff1ff0
 80093f8:	fff88000 	.word	0xfff88000

080093fc <HAL_SAI_DeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b082      	sub	sp, #8
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d101      	bne.n	800940e <HAL_SAI_DeInit+0x12>
  {
    return HAL_ERROR;
 800940a:	2301      	movs	r3, #1
 800940c:	e027      	b.n	800945e <HAL_SAI_DeInit+0x62>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2202      	movs	r2, #2
 8009412:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	2200      	movs	r2, #0
 800941c:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	f04f 32ff 	mov.w	r2, #4294967295
 8009426:	619a      	str	r2, [r3, #24]

  /* Disable the SAI */
  SAI_Disable(hsai);
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f000 f961 	bl	80096f0 <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	685a      	ldr	r2, [r3, #4]
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f042 0208 	orr.w	r2, r2, #8
 800943c:	605a      	str	r2, [r3, #4]
  {
    hsai->MspDeInitCallback = HAL_SAI_MspDeInit;
  }
  hsai->MspDeInitCallback(hsai);
#else
  HAL_SAI_MspDeInit(hsai);
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f7f9 f8d2 	bl	80025e8 <HAL_SAI_MspDeInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2200      	movs	r2, #0
 8009448:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_RESET;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2200      	movs	r2, #0
 8009450:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2200      	movs	r2, #0
 8009458:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800945c:	2300      	movs	r3, #0
}
 800945e:	4618      	mov	r0, r3
 8009460:	3708      	adds	r7, #8
 8009462:	46bd      	mov	sp, r7
 8009464:	bd80      	pop	{r7, pc}

08009466 <HAL_SAI_DMAStop>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DMAStop(SAI_HandleTypeDef *hsai)
{
 8009466:	b580      	push	{r7, lr}
 8009468:	b084      	sub	sp, #16
 800946a:	af00      	add	r7, sp, #0
 800946c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800946e:	2300      	movs	r3, #0
 8009470:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8009478:	2b01      	cmp	r3, #1
 800947a:	d101      	bne.n	8009480 <HAL_SAI_DMAStop+0x1a>
 800947c:	2302      	movs	r3, #2
 800947e:	e061      	b.n	8009544 <HAL_SAI_DMAStop+0xde>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2201      	movs	r2, #1
 8009484:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 8009488:	6878      	ldr	r0, [r7, #4]
 800948a:	f000 f931 	bl	80096f0 <SAI_Disable>

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	681a      	ldr	r2, [r3, #0]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800949c:	601a      	str	r2, [r3, #0]

  /* Abort the SAI Tx DMA Stream */
  if ((hsai->hdmatx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_TX))
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d01c      	beq.n	80094e0 <HAL_SAI_DMAStop+0x7a>
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80094ac:	b2db      	uxtb	r3, r3
 80094ae:	2b12      	cmp	r3, #18
 80094b0:	d116      	bne.n	80094e0 <HAL_SAI_DMAStop+0x7a>
  {
    if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80094b6:	4618      	mov	r0, r3
 80094b8:	f7fc f938 	bl	800572c <HAL_DMA_Abort>
 80094bc:	4603      	mov	r3, r0
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d00e      	beq.n	80094e0 <HAL_SAI_DMAStop+0x7a>
    {
      /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80094c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094c8:	2b80      	cmp	r3, #128	@ 0x80
 80094ca:	d009      	beq.n	80094e0 <HAL_SAI_DMAStop+0x7a>
      {
        status = HAL_ERROR;
 80094cc:	2301      	movs	r3, #1
 80094ce:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094d6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }
    }
  }

  /* Abort the SAI Rx DMA Stream */
  if ((hsai->hdmarx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_RX))
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d01c      	beq.n	8009522 <HAL_SAI_DMAStop+0xbc>
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80094ee:	b2db      	uxtb	r3, r3
 80094f0:	2b22      	cmp	r3, #34	@ 0x22
 80094f2:	d116      	bne.n	8009522 <HAL_SAI_DMAStop+0xbc>
  {
    if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094f8:	4618      	mov	r0, r3
 80094fa:	f7fc f917 	bl	800572c <HAL_DMA_Abort>
 80094fe:	4603      	mov	r3, r0
 8009500:	2b00      	cmp	r3, #0
 8009502:	d00e      	beq.n	8009522 <HAL_SAI_DMAStop+0xbc>
    {
      /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800950a:	2b80      	cmp	r3, #128	@ 0x80
 800950c:	d009      	beq.n	8009522 <HAL_SAI_DMAStop+0xbc>
      {
        status = HAL_ERROR;
 800950e:	2301      	movs	r3, #1
 8009510:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009518:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }
    }
  }

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	685a      	ldr	r2, [r3, #4]
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f042 0208 	orr.w	r2, r2, #8
 8009530:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2201      	movs	r2, #1
 8009536:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2200      	movs	r2, #0
 800953e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8009542:	7bfb      	ldrb	r3, [r7, #15]
}
 8009544:	4618      	mov	r0, r3
 8009546:	3710      	adds	r7, #16
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}

0800954c <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b084      	sub	sp, #16
 8009550:	af00      	add	r7, sp, #0
 8009552:	60f8      	str	r0, [r7, #12]
 8009554:	60b9      	str	r1, [r7, #8]
 8009556:	4613      	mov	r3, r2
 8009558:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d002      	beq.n	8009566 <HAL_SAI_Receive_DMA+0x1a>
 8009560:	88fb      	ldrh	r3, [r7, #6]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d101      	bne.n	800956a <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8009566:	2301      	movs	r3, #1
 8009568:	e074      	b.n	8009654 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8009570:	b2db      	uxtb	r3, r3
 8009572:	2b01      	cmp	r3, #1
 8009574:	d16d      	bne.n	8009652 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800957c:	2b01      	cmp	r3, #1
 800957e:	d101      	bne.n	8009584 <HAL_SAI_Receive_DMA+0x38>
 8009580:	2302      	movs	r3, #2
 8009582:	e067      	b.n	8009654 <HAL_SAI_Receive_DMA+0x108>
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	2201      	movs	r2, #1
 8009588:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	68ba      	ldr	r2, [r7, #8]
 8009590:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	88fa      	ldrh	r2, [r7, #6]
 8009596:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	88fa      	ldrh	r2, [r7, #6]
 800959e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	2200      	movs	r2, #0
 80095a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	2222      	movs	r2, #34	@ 0x22
 80095ae:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095b6:	4a29      	ldr	r2, [pc, #164]	@ (800965c <HAL_SAI_Receive_DMA+0x110>)
 80095b8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095be:	4a28      	ldr	r2, [pc, #160]	@ (8009660 <HAL_SAI_Receive_DMA+0x114>)
 80095c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095c6:	4a27      	ldr	r2, [pc, #156]	@ (8009664 <HAL_SAI_Receive_DMA+0x118>)
 80095c8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095ce:	2200      	movs	r2, #0
 80095d0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	331c      	adds	r3, #28
 80095dc:	4619      	mov	r1, r3
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095e2:	461a      	mov	r2, r3
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80095ea:	f7fc f83f 	bl	800566c <HAL_DMA_Start_IT>
 80095ee:	4603      	mov	r3, r0
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d005      	beq.n	8009600 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	2200      	movs	r2, #0
 80095f8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 80095fc:	2301      	movs	r3, #1
 80095fe:	e029      	b.n	8009654 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8009600:	2100      	movs	r1, #0
 8009602:	68f8      	ldr	r0, [r7, #12]
 8009604:	f000 f83e 	bl	8009684 <SAI_InterruptFlag>
 8009608:	4601      	mov	r1, r0
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	691a      	ldr	r2, [r3, #16]
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	430a      	orrs	r2, r1
 8009616:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	681a      	ldr	r2, [r3, #0]
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8009626:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009632:	2b00      	cmp	r3, #0
 8009634:	d107      	bne.n	8009646 <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	681a      	ldr	r2, [r3, #0]
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009644:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	2200      	movs	r2, #0
 800964a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800964e:	2300      	movs	r3, #0
 8009650:	e000      	b.n	8009654 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 8009652:	2302      	movs	r3, #2
  }
}
 8009654:	4618      	mov	r0, r3
 8009656:	3710      	adds	r7, #16
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}
 800965c:	080097c1 	.word	0x080097c1
 8009660:	08009761 	.word	0x08009761
 8009664:	080097dd 	.word	0x080097dd

08009668 <HAL_SAI_GetState>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL state
  */
HAL_SAI_StateTypeDef HAL_SAI_GetState(const SAI_HandleTypeDef *hsai)
{
 8009668:	b480      	push	{r7}
 800966a:	b083      	sub	sp, #12
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
  return hsai->State;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8009676:	b2db      	uxtb	r3, r3
}
 8009678:	4618      	mov	r0, r3
 800967a:	370c      	adds	r7, #12
 800967c:	46bd      	mov	sp, r7
 800967e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009682:	4770      	bx	lr

08009684 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 8009684:	b480      	push	{r7}
 8009686:	b085      	sub	sp, #20
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
 800968c:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800968e:	2301      	movs	r3, #1
 8009690:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	2b01      	cmp	r3, #1
 8009696:	d103      	bne.n	80096a0 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f043 0308 	orr.w	r3, r3, #8
 800969e:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096a4:	2b08      	cmp	r3, #8
 80096a6:	d10b      	bne.n	80096c0 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80096ac:	2b03      	cmp	r3, #3
 80096ae:	d003      	beq.n	80096b8 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	685b      	ldr	r3, [r3, #4]
 80096b4:	2b01      	cmp	r3, #1
 80096b6:	d103      	bne.n	80096c0 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	f043 0310 	orr.w	r3, r3, #16
 80096be:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	685b      	ldr	r3, [r3, #4]
 80096c4:	2b03      	cmp	r3, #3
 80096c6:	d003      	beq.n	80096d0 <SAI_InterruptFlag+0x4c>
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	685b      	ldr	r3, [r3, #4]
 80096cc:	2b02      	cmp	r3, #2
 80096ce:	d104      	bne.n	80096da <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80096d6:	60fb      	str	r3, [r7, #12]
 80096d8:	e003      	b.n	80096e2 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	f043 0304 	orr.w	r3, r3, #4
 80096e0:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 80096e2:	68fb      	ldr	r3, [r7, #12]
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3714      	adds	r7, #20
 80096e8:	46bd      	mov	sp, r7
 80096ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ee:	4770      	bx	lr

080096f0 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80096f0:	b480      	push	{r7}
 80096f2:	b085      	sub	sp, #20
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 80096f8:	4b17      	ldr	r3, [pc, #92]	@ (8009758 <SAI_Disable+0x68>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	4a17      	ldr	r2, [pc, #92]	@ (800975c <SAI_Disable+0x6c>)
 80096fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009702:	0b1b      	lsrs	r3, r3, #12
 8009704:	009b      	lsls	r3, r3, #2
 8009706:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8009708:	2300      	movs	r3, #0
 800970a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	681a      	ldr	r2, [r3, #0]
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800971a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	1e5a      	subs	r2, r3, #1
 8009720:	60fa      	str	r2, [r7, #12]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d10a      	bne.n	800973c <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800972c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8009736:	2303      	movs	r3, #3
 8009738:	72fb      	strb	r3, [r7, #11]
      break;
 800973a:	e006      	b.n	800974a <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009746:	2b00      	cmp	r3, #0
 8009748:	d1e8      	bne.n	800971c <SAI_Disable+0x2c>

  return status;
 800974a:	7afb      	ldrb	r3, [r7, #11]
}
 800974c:	4618      	mov	r0, r3
 800974e:	3714      	adds	r7, #20
 8009750:	46bd      	mov	sp, r7
 8009752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009756:	4770      	bx	lr
 8009758:	20000000 	.word	0x20000000
 800975c:	95cbec1b 	.word	0x95cbec1b

08009760 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b084      	sub	sp, #16
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800976c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	69db      	ldr	r3, [r3, #28]
 8009772:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009776:	d01c      	beq.n	80097b2 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	681a      	ldr	r2, [r3, #0]
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009786:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	2200      	movs	r2, #0
 800978c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8009790:	2100      	movs	r1, #0
 8009792:	68f8      	ldr	r0, [r7, #12]
 8009794:	f7ff ff76 	bl	8009684 <SAI_InterruptFlag>
 8009798:	4603      	mov	r3, r0
 800979a:	43d9      	mvns	r1, r3
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	691a      	ldr	r2, [r3, #16]
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	400a      	ands	r2, r1
 80097a8:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2201      	movs	r2, #1
 80097ae:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 80097b2:	68f8      	ldr	r0, [r7, #12]
 80097b4:	f7fa ff84 	bl	80046c0 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 80097b8:	bf00      	nop
 80097ba:	3710      	adds	r7, #16
 80097bc:	46bd      	mov	sp, r7
 80097be:	bd80      	pop	{r7, pc}

080097c0 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b084      	sub	sp, #16
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097cc:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 80097ce:	68f8      	ldr	r0, [r7, #12]
 80097d0:	f7fa ff80 	bl	80046d4 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 80097d4:	bf00      	nop
 80097d6:	3710      	adds	r7, #16
 80097d8:	46bd      	mov	sp, r7
 80097da:	bd80      	pop	{r7, pc}

080097dc <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b084      	sub	sp, #16
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097e8:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80097f0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009800:	2b01      	cmp	r3, #1
 8009802:	d004      	beq.n	800980e <SAI_DMAError+0x32>
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009808:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800980a:	2b01      	cmp	r3, #1
 800980c:	d112      	bne.n	8009834 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	681a      	ldr	r2, [r3, #0]
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800981c:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800981e:	68f8      	ldr	r0, [r7, #12]
 8009820:	f7ff ff66 	bl	80096f0 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	2201      	movs	r2, #1
 8009828:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	2200      	movs	r2, #0
 8009830:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8009834:	68f8      	ldr	r0, [r7, #12]
 8009836:	f7fa fd43 	bl	80042c0 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800983a:	bf00      	nop
 800983c:	3710      	adds	r7, #16
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}

08009842 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8009842:	b580      	push	{r7, lr}
 8009844:	b082      	sub	sp, #8
 8009846:	af00      	add	r7, sp, #0
 8009848:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d101      	bne.n	8009854 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8009850:	2301      	movs	r3, #1
 8009852:	e022      	b.n	800989a <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800985a:	b2db      	uxtb	r3, r3
 800985c:	2b00      	cmp	r3, #0
 800985e:	d105      	bne.n	800986c <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2200      	movs	r2, #0
 8009864:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f7f8 fb6a 	bl	8001f40 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2203      	movs	r2, #3
 8009870:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8009874:	6878      	ldr	r0, [r7, #4]
 8009876:	f000 f815 	bl	80098a4 <HAL_SD_InitCard>
 800987a:	4603      	mov	r3, r0
 800987c:	2b00      	cmp	r3, #0
 800987e:	d001      	beq.n	8009884 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8009880:	2301      	movs	r3, #1
 8009882:	e00a      	b.n	800989a <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2200      	movs	r2, #0
 8009888:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	2200      	movs	r2, #0
 800988e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2201      	movs	r2, #1
 8009894:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009898:	2300      	movs	r3, #0
}
 800989a:	4618      	mov	r0, r3
 800989c:	3708      	adds	r7, #8
 800989e:	46bd      	mov	sp, r7
 80098a0:	bd80      	pop	{r7, pc}
	...

080098a4 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80098a4:	b5b0      	push	{r4, r5, r7, lr}
 80098a6:	b08e      	sub	sp, #56	@ 0x38
 80098a8:	af04      	add	r7, sp, #16
 80098aa:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80098ac:	2300      	movs	r3, #0
 80098ae:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 80098b0:	2300      	movs	r3, #0
 80098b2:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80098b4:	2300      	movs	r3, #0
 80098b6:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80098b8:	2300      	movs	r3, #0
 80098ba:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80098bc:	2300      	movs	r3, #0
 80098be:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 80098c0:	2376      	movs	r3, #118	@ 0x76
 80098c2:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681d      	ldr	r5, [r3, #0]
 80098c8:	466c      	mov	r4, sp
 80098ca:	f107 0318 	add.w	r3, r7, #24
 80098ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80098d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80098d6:	f107 030c 	add.w	r3, r7, #12
 80098da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80098dc:	4628      	mov	r0, r5
 80098de:	f002 fddf 	bl	800c4a0 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	685a      	ldr	r2, [r3, #4]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80098f0:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	4618      	mov	r0, r3
 80098f8:	f002 fe1c 	bl	800c534 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	685a      	ldr	r2, [r3, #4]
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800990a:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800990c:	2002      	movs	r0, #2
 800990e:	f7fb f897 	bl	8004a40 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8009912:	6878      	ldr	r0, [r7, #4]
 8009914:	f000 fff4 	bl	800a900 <SD_PowerON>
 8009918:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800991a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800991c:	2b00      	cmp	r3, #0
 800991e:	d00b      	beq.n	8009938 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2201      	movs	r2, #1
 8009924:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800992c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800992e:	431a      	orrs	r2, r3
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009934:	2301      	movs	r3, #1
 8009936:	e02e      	b.n	8009996 <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f000 ff13 	bl	800a764 <SD_InitCard>
 800993e:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8009940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009942:	2b00      	cmp	r3, #0
 8009944:	d00b      	beq.n	800995e <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2201      	movs	r2, #1
 800994a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009954:	431a      	orrs	r2, r3
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800995a:	2301      	movs	r3, #1
 800995c:	e01b      	b.n	8009996 <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009966:	4618      	mov	r0, r3
 8009968:	f002 fe76 	bl	800c658 <SDMMC_CmdBlockLength>
 800996c:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800996e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009970:	2b00      	cmp	r3, #0
 8009972:	d00f      	beq.n	8009994 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	4a09      	ldr	r2, [pc, #36]	@ (80099a0 <HAL_SD_InitCard+0xfc>)
 800997a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009982:	431a      	orrs	r2, r3
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2201      	movs	r2, #1
 800998c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009990:	2301      	movs	r3, #1
 8009992:	e000      	b.n	8009996 <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 8009994:	2300      	movs	r3, #0
}
 8009996:	4618      	mov	r0, r3
 8009998:	3728      	adds	r7, #40	@ 0x28
 800999a:	46bd      	mov	sp, r7
 800999c:	bdb0      	pop	{r4, r5, r7, pc}
 800999e:	bf00      	nop
 80099a0:	004005ff 	.word	0x004005ff

080099a4 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b08c      	sub	sp, #48	@ 0x30
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	60f8      	str	r0, [r7, #12]
 80099ac:	60b9      	str	r1, [r7, #8]
 80099ae:	607a      	str	r2, [r7, #4]
 80099b0:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d107      	bne.n	80099cc <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099c0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80099c8:	2301      	movs	r3, #1
 80099ca:	e0c3      	b.n	8009b54 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80099d2:	b2db      	uxtb	r3, r3
 80099d4:	2b01      	cmp	r3, #1
 80099d6:	f040 80bc 	bne.w	8009b52 <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	2200      	movs	r2, #0
 80099de:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80099e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	441a      	add	r2, r3
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80099ea:	429a      	cmp	r2, r3
 80099ec:	d907      	bls.n	80099fe <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099f2:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80099fa:	2301      	movs	r3, #1
 80099fc:	e0aa      	b.n	8009b54 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	2203      	movs	r2, #3
 8009a02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8009a1c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a22:	4a4e      	ldr	r2, [pc, #312]	@ (8009b5c <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8009a24:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a2a:	4a4d      	ldr	r2, [pc, #308]	@ (8009b60 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8009a2c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a32:	2200      	movs	r2, #0
 8009a34:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a4e:	689a      	ldr	r2, [r3, #8]
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	430a      	orrs	r2, r1
 8009a58:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	3380      	adds	r3, #128	@ 0x80
 8009a64:	4619      	mov	r1, r3
 8009a66:	68ba      	ldr	r2, [r7, #8]
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	025b      	lsls	r3, r3, #9
 8009a6c:	089b      	lsrs	r3, r3, #2
 8009a6e:	f7fb fdfd 	bl	800566c <HAL_DMA_Start_IT>
 8009a72:	4603      	mov	r3, r0
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d017      	beq.n	8009aa8 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8009a86:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	4a35      	ldr	r2, [pc, #212]	@ (8009b64 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8009a8e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a94:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8009aa4:	2301      	movs	r3, #1
 8009aa6:	e055      	b.n	8009b54 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	f042 0208 	orr.w	r2, r2, #8
 8009ab6:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	d002      	beq.n	8009ac6 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 8009ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ac2:	025b      	lsls	r3, r3, #9
 8009ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8009aca:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	025b      	lsls	r3, r3, #9
 8009ad0:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009ad2:	2390      	movs	r3, #144	@ 0x90
 8009ad4:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009ad6:	2302      	movs	r3, #2
 8009ad8:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009ada:	2300      	movs	r3, #0
 8009adc:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8009ade:	2301      	movs	r3, #1
 8009ae0:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	f107 0210 	add.w	r2, r7, #16
 8009aea:	4611      	mov	r1, r2
 8009aec:	4618      	mov	r0, r3
 8009aee:	f002 fd87 	bl	800c600 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8009af2:	683b      	ldr	r3, [r7, #0]
 8009af4:	2b01      	cmp	r3, #1
 8009af6:	d90a      	bls.n	8009b0e <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	2282      	movs	r2, #130	@ 0x82
 8009afc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b04:	4618      	mov	r0, r3
 8009b06:	f002 fdeb 	bl	800c6e0 <SDMMC_CmdReadMultiBlock>
 8009b0a:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8009b0c:	e009      	b.n	8009b22 <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	2281      	movs	r2, #129	@ 0x81
 8009b12:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	f002 fdbe 	bl	800c69c <SDMMC_CmdReadSingleBlock>
 8009b20:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8009b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d012      	beq.n	8009b4e <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	4a0d      	ldr	r2, [pc, #52]	@ (8009b64 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8009b2e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b36:	431a      	orrs	r2, r3
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	2201      	movs	r2, #1
 8009b40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	2200      	movs	r2, #0
 8009b48:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8009b4a:	2301      	movs	r3, #1
 8009b4c:	e002      	b.n	8009b54 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 8009b4e:	2300      	movs	r3, #0
 8009b50:	e000      	b.n	8009b54 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 8009b52:	2302      	movs	r3, #2
  }
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	3730      	adds	r7, #48	@ 0x30
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}
 8009b5c:	0800a573 	.word	0x0800a573
 8009b60:	0800a5e5 	.word	0x0800a5e5
 8009b64:	004005ff 	.word	0x004005ff

08009b68 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b08c      	sub	sp, #48	@ 0x30
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	60f8      	str	r0, [r7, #12]
 8009b70:	60b9      	str	r1, [r7, #8]
 8009b72:	607a      	str	r2, [r7, #4]
 8009b74:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d107      	bne.n	8009b90 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b84:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	e0c6      	b.n	8009d1e <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009b96:	b2db      	uxtb	r3, r3
 8009b98:	2b01      	cmp	r3, #1
 8009b9a:	f040 80bf 	bne.w	8009d1c <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009ba4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	441a      	add	r2, r3
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009bae:	429a      	cmp	r2, r3
 8009bb0:	d907      	bls.n	8009bc2 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bb6:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8009bbe:	2301      	movs	r3, #1
 8009bc0:	e0ad      	b.n	8009d1e <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	2203      	movs	r2, #3
 8009bc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	2200      	movs	r2, #0
 8009bd0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f042 021a 	orr.w	r2, r2, #26
 8009be0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009be6:	4a50      	ldr	r2, [pc, #320]	@ (8009d28 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8009be8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009bee:	4a4f      	ldr	r2, [pc, #316]	@ (8009d2c <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8009bf0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bfe:	2b01      	cmp	r3, #1
 8009c00:	d002      	beq.n	8009c08 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8009c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c04:	025b      	lsls	r3, r3, #9
 8009c06:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	2b01      	cmp	r3, #1
 8009c0c:	d90a      	bls.n	8009c24 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	22a0      	movs	r2, #160	@ 0xa0
 8009c12:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	f002 fda4 	bl	800c768 <SDMMC_CmdWriteMultiBlock>
 8009c20:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8009c22:	e009      	b.n	8009c38 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	2290      	movs	r2, #144	@ 0x90
 8009c28:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c30:	4618      	mov	r0, r3
 8009c32:	f002 fd77 	bl	800c724 <SDMMC_CmdWriteSingleBlock>
 8009c36:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8009c38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d012      	beq.n	8009c64 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	4a3b      	ldr	r2, [pc, #236]	@ (8009d30 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8009c44:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009c4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c4c:	431a      	orrs	r2, r3
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	2201      	movs	r2, #1
 8009c56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8009c60:	2301      	movs	r3, #1
 8009c62:	e05c      	b.n	8009d1e <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f042 0208 	orr.w	r2, r2, #8
 8009c72:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c78:	2240      	movs	r2, #64	@ 0x40
 8009c7a:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c8c:	689a      	ldr	r2, [r3, #8]
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	430a      	orrs	r2, r1
 8009c96:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8009c9c:	68b9      	ldr	r1, [r7, #8]
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	3380      	adds	r3, #128	@ 0x80
 8009ca4:	461a      	mov	r2, r3
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	025b      	lsls	r3, r3, #9
 8009caa:	089b      	lsrs	r3, r3, #2
 8009cac:	f7fb fcde 	bl	800566c <HAL_DMA_Start_IT>
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d01a      	beq.n	8009cec <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	f022 021a 	bic.w	r2, r2, #26
 8009cc4:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	4a19      	ldr	r2, [pc, #100]	@ (8009d30 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8009ccc:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cd2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	2201      	movs	r2, #1
 8009cde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8009ce8:	2301      	movs	r3, #1
 8009cea:	e018      	b.n	8009d1e <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009cec:	f04f 33ff 	mov.w	r3, #4294967295
 8009cf0:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	025b      	lsls	r3, r3, #9
 8009cf6:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009cf8:	2390      	movs	r3, #144	@ 0x90
 8009cfa:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009d00:	2300      	movs	r3, #0
 8009d02:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8009d04:	2301      	movs	r3, #1
 8009d06:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f107 0210 	add.w	r2, r7, #16
 8009d10:	4611      	mov	r1, r2
 8009d12:	4618      	mov	r0, r3
 8009d14:	f002 fc74 	bl	800c600 <SDMMC_ConfigData>

      return HAL_OK;
 8009d18:	2300      	movs	r3, #0
 8009d1a:	e000      	b.n	8009d1e <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 8009d1c:	2302      	movs	r3, #2
  }
}
 8009d1e:	4618      	mov	r0, r3
 8009d20:	3730      	adds	r7, #48	@ 0x30
 8009d22:	46bd      	mov	sp, r7
 8009d24:	bd80      	pop	{r7, pc}
 8009d26:	bf00      	nop
 8009d28:	0800a549 	.word	0x0800a549
 8009d2c:	0800a5e5 	.word	0x0800a5e5
 8009d30:	004005ff 	.word	0x004005ff

08009d34 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b084      	sub	sp, #16
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d40:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d008      	beq.n	8009d62 <HAL_SD_IRQHandler+0x2e>
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	f003 0308 	and.w	r3, r3, #8
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d003      	beq.n	8009d62 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f000 ffef 	bl	800ad3e <SD_Read_IT>
 8009d60:	e15a      	b.n	800a018 <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	f000 808d 	beq.w	8009e8c <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009d7a:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681a      	ldr	r2, [r3, #0]
 8009d86:	4b9a      	ldr	r3, [pc, #616]	@ (8009ff0 <HAL_SD_IRQHandler+0x2bc>)
 8009d88:	400b      	ands	r3, r1
 8009d8a:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	f022 0201 	bic.w	r2, r2, #1
 8009d9a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	f003 0308 	and.w	r3, r3, #8
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d039      	beq.n	8009e1a <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	f003 0302 	and.w	r3, r3, #2
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d104      	bne.n	8009dba <HAL_SD_IRQHandler+0x86>
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	f003 0320 	and.w	r3, r3, #32
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d011      	beq.n	8009dde <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	f002 fcf4 	bl	800c7ac <SDMMC_CmdStopTransfer>
 8009dc4:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8009dc6:	68bb      	ldr	r3, [r7, #8]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d008      	beq.n	8009dde <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009dd0:	68bb      	ldr	r3, [r7, #8]
 8009dd2:	431a      	orrs	r2, r3
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8009dd8:	6878      	ldr	r0, [r7, #4]
 8009dda:	f000 f921 	bl	800a020 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009de6:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2201      	movs	r2, #1
 8009dec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2200      	movs	r2, #0
 8009df4:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	f003 0301 	and.w	r3, r3, #1
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d104      	bne.n	8009e0a <HAL_SD_IRQHandler+0xd6>
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	f003 0302 	and.w	r3, r3, #2
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d003      	beq.n	8009e12 <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8009e0a:	6878      	ldr	r0, [r7, #4]
 8009e0c:	f003 f95c 	bl	800d0c8 <HAL_SD_RxCpltCallback>
 8009e10:	e102      	b.n	800a018 <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8009e12:	6878      	ldr	r0, [r7, #4]
 8009e14:	f003 f94e 	bl	800d0b4 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009e18:	e0fe      	b.n	800a018 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	f000 80f9 	beq.w	800a018 <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	f003 0320 	and.w	r3, r3, #32
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d011      	beq.n	8009e54 <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	4618      	mov	r0, r3
 8009e36:	f002 fcb9 	bl	800c7ac <SDMMC_CmdStopTransfer>
 8009e3a:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d008      	beq.n	8009e54 <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e46:	68bb      	ldr	r3, [r7, #8]
 8009e48:	431a      	orrs	r2, r3
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8009e4e:	6878      	ldr	r0, [r7, #4]
 8009e50:	f000 f8e6 	bl	800a020 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	f003 0301 	and.w	r3, r3, #1
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	f040 80dc 	bne.w	800a018 <HAL_SD_IRQHandler+0x2e4>
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	f003 0302 	and.w	r3, r3, #2
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	f040 80d6 	bne.w	800a018 <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f022 0208 	bic.w	r2, r2, #8
 8009e7a:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2201      	movs	r2, #1
 8009e80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8009e84:	6878      	ldr	r0, [r7, #4]
 8009e86:	f003 f915 	bl	800d0b4 <HAL_SD_TxCpltCallback>
}
 8009e8a:	e0c5      	b.n	800a018 <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d008      	beq.n	8009eac <HAL_SD_IRQHandler+0x178>
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	f003 0308 	and.w	r3, r3, #8
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d003      	beq.n	8009eac <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	f000 ff9b 	bl	800ade0 <SD_Write_IT>
 8009eaa:	e0b5      	b.n	800a018 <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009eb2:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	f000 80ae 	beq.w	800a018 <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ec2:	f003 0302 	and.w	r3, r3, #2
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d005      	beq.n	8009ed6 <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ece:	f043 0202 	orr.w	r2, r3, #2
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009edc:	f003 0308 	and.w	r3, r3, #8
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d005      	beq.n	8009ef0 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ee8:	f043 0208 	orr.w	r2, r3, #8
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ef6:	f003 0320 	and.w	r3, r3, #32
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d005      	beq.n	8009f0a <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f02:	f043 0220 	orr.w	r2, r3, #32
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f10:	f003 0310 	and.w	r3, r3, #16
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d005      	beq.n	8009f24 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f1c:	f043 0210 	orr.w	r2, r3, #16
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009f2c:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8009f3c:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	4618      	mov	r0, r3
 8009f44:	f002 fc32 	bl	800c7ac <SDMMC_CmdStopTransfer>
 8009f48:	4602      	mov	r2, r0
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f4e:	431a      	orrs	r2, r3
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	f003 0308 	and.w	r3, r3, #8
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d00a      	beq.n	8009f74 <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2201      	movs	r2, #1
 8009f62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	2200      	movs	r2, #0
 8009f6a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8009f6c:	6878      	ldr	r0, [r7, #4]
 8009f6e:	f000 f857 	bl	800a020 <HAL_SD_ErrorCallback>
}
 8009f72:	e051      	b.n	800a018 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d04c      	beq.n	800a018 <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	f003 0310 	and.w	r3, r3, #16
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d104      	bne.n	8009f92 <HAL_SD_IRQHandler+0x25e>
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	f003 0320 	and.w	r3, r3, #32
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d011      	beq.n	8009fb6 <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f96:	4a17      	ldr	r2, [pc, #92]	@ (8009ff4 <HAL_SD_IRQHandler+0x2c0>)
 8009f98:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	f7fb fc34 	bl	800580c <HAL_DMA_Abort_IT>
 8009fa4:	4603      	mov	r3, r0
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d036      	beq.n	800a018 <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f000 fb6a 	bl	800a688 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8009fb4:	e030      	b.n	800a018 <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	f003 0301 	and.w	r3, r3, #1
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d104      	bne.n	8009fca <HAL_SD_IRQHandler+0x296>
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	f003 0302 	and.w	r3, r3, #2
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d018      	beq.n	8009ffc <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fce:	4a0a      	ldr	r2, [pc, #40]	@ (8009ff8 <HAL_SD_IRQHandler+0x2c4>)
 8009fd0:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	f7fb fc18 	bl	800580c <HAL_DMA_Abort_IT>
 8009fdc:	4603      	mov	r3, r0
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d01a      	beq.n	800a018 <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	f000 fb85 	bl	800a6f6 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009fec:	e014      	b.n	800a018 <HAL_SD_IRQHandler+0x2e4>
 8009fee:	bf00      	nop
 8009ff0:	ffff3ec5 	.word	0xffff3ec5
 8009ff4:	0800a689 	.word	0x0800a689
 8009ff8:	0800a6f7 	.word	0x0800a6f7
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2200      	movs	r2, #0
 800a000:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2201      	movs	r2, #1
 800a006:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	2200      	movs	r2, #0
 800a00e:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 800a010:	6878      	ldr	r0, [r7, #4]
 800a012:	f003 f845 	bl	800d0a0 <HAL_SD_AbortCallback>
}
 800a016:	e7ff      	b.n	800a018 <HAL_SD_IRQHandler+0x2e4>
 800a018:	bf00      	nop
 800a01a:	3710      	adds	r7, #16
 800a01c:	46bd      	mov	sp, r7
 800a01e:	bd80      	pop	{r7, pc}

0800a020 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800a020:	b480      	push	{r7}
 800a022:	b083      	sub	sp, #12
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800a028:	bf00      	nop
 800a02a:	370c      	adds	r7, #12
 800a02c:	46bd      	mov	sp, r7
 800a02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a032:	4770      	bx	lr

0800a034 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800a034:	b480      	push	{r7}
 800a036:	b083      	sub	sp, #12
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
 800a03c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a042:	0f9b      	lsrs	r3, r3, #30
 800a044:	b2da      	uxtb	r2, r3
 800a046:	683b      	ldr	r3, [r7, #0]
 800a048:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a04e:	0e9b      	lsrs	r3, r3, #26
 800a050:	b2db      	uxtb	r3, r3
 800a052:	f003 030f 	and.w	r3, r3, #15
 800a056:	b2da      	uxtb	r2, r3
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a060:	0e1b      	lsrs	r3, r3, #24
 800a062:	b2db      	uxtb	r3, r3
 800a064:	f003 0303 	and.w	r3, r3, #3
 800a068:	b2da      	uxtb	r2, r3
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a072:	0c1b      	lsrs	r3, r3, #16
 800a074:	b2da      	uxtb	r2, r3
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a07e:	0a1b      	lsrs	r3, r3, #8
 800a080:	b2da      	uxtb	r2, r3
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a08a:	b2da      	uxtb	r2, r3
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a094:	0d1b      	lsrs	r3, r3, #20
 800a096:	b29a      	uxth	r2, r3
 800a098:	683b      	ldr	r3, [r7, #0]
 800a09a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a0a0:	0c1b      	lsrs	r3, r3, #16
 800a0a2:	b2db      	uxtb	r3, r3
 800a0a4:	f003 030f 	and.w	r3, r3, #15
 800a0a8:	b2da      	uxtb	r2, r3
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a0b2:	0bdb      	lsrs	r3, r3, #15
 800a0b4:	b2db      	uxtb	r3, r3
 800a0b6:	f003 0301 	and.w	r3, r3, #1
 800a0ba:	b2da      	uxtb	r2, r3
 800a0bc:	683b      	ldr	r3, [r7, #0]
 800a0be:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a0c4:	0b9b      	lsrs	r3, r3, #14
 800a0c6:	b2db      	uxtb	r3, r3
 800a0c8:	f003 0301 	and.w	r3, r3, #1
 800a0cc:	b2da      	uxtb	r2, r3
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a0d6:	0b5b      	lsrs	r3, r3, #13
 800a0d8:	b2db      	uxtb	r3, r3
 800a0da:	f003 0301 	and.w	r3, r3, #1
 800a0de:	b2da      	uxtb	r2, r3
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a0e8:	0b1b      	lsrs	r3, r3, #12
 800a0ea:	b2db      	uxtb	r3, r3
 800a0ec:	f003 0301 	and.w	r3, r3, #1
 800a0f0:	b2da      	uxtb	r2, r3
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a100:	2b00      	cmp	r3, #0
 800a102:	d163      	bne.n	800a1cc <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a108:	009a      	lsls	r2, r3, #2
 800a10a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800a10e:	4013      	ands	r3, r2
 800a110:	687a      	ldr	r2, [r7, #4]
 800a112:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800a114:	0f92      	lsrs	r2, r2, #30
 800a116:	431a      	orrs	r2, r3
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a120:	0edb      	lsrs	r3, r3, #27
 800a122:	b2db      	uxtb	r3, r3
 800a124:	f003 0307 	and.w	r3, r3, #7
 800a128:	b2da      	uxtb	r2, r3
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a132:	0e1b      	lsrs	r3, r3, #24
 800a134:	b2db      	uxtb	r3, r3
 800a136:	f003 0307 	and.w	r3, r3, #7
 800a13a:	b2da      	uxtb	r2, r3
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a144:	0d5b      	lsrs	r3, r3, #21
 800a146:	b2db      	uxtb	r3, r3
 800a148:	f003 0307 	and.w	r3, r3, #7
 800a14c:	b2da      	uxtb	r2, r3
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a156:	0c9b      	lsrs	r3, r3, #18
 800a158:	b2db      	uxtb	r3, r3
 800a15a:	f003 0307 	and.w	r3, r3, #7
 800a15e:	b2da      	uxtb	r2, r3
 800a160:	683b      	ldr	r3, [r7, #0]
 800a162:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a168:	0bdb      	lsrs	r3, r3, #15
 800a16a:	b2db      	uxtb	r3, r3
 800a16c:	f003 0307 	and.w	r3, r3, #7
 800a170:	b2da      	uxtb	r2, r3
 800a172:	683b      	ldr	r3, [r7, #0]
 800a174:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800a176:	683b      	ldr	r3, [r7, #0]
 800a178:	691b      	ldr	r3, [r3, #16]
 800a17a:	1c5a      	adds	r2, r3, #1
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800a180:	683b      	ldr	r3, [r7, #0]
 800a182:	7e1b      	ldrb	r3, [r3, #24]
 800a184:	b2db      	uxtb	r3, r3
 800a186:	f003 0307 	and.w	r3, r3, #7
 800a18a:	3302      	adds	r3, #2
 800a18c:	2201      	movs	r2, #1
 800a18e:	fa02 f303 	lsl.w	r3, r2, r3
 800a192:	687a      	ldr	r2, [r7, #4]
 800a194:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800a196:	fb03 f202 	mul.w	r2, r3, r2
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	7a1b      	ldrb	r3, [r3, #8]
 800a1a2:	b2db      	uxtb	r3, r3
 800a1a4:	f003 030f 	and.w	r3, r3, #15
 800a1a8:	2201      	movs	r2, #1
 800a1aa:	409a      	lsls	r2, r3
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1b4:	687a      	ldr	r2, [r7, #4]
 800a1b6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800a1b8:	0a52      	lsrs	r2, r2, #9
 800a1ba:	fb03 f202 	mul.w	r2, r3, r2
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a1c8:	661a      	str	r2, [r3, #96]	@ 0x60
 800a1ca:	e031      	b.n	800a230 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1d0:	2b01      	cmp	r3, #1
 800a1d2:	d11d      	bne.n	800a210 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a1d8:	041b      	lsls	r3, r3, #16
 800a1da:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a1e2:	0c1b      	lsrs	r3, r3, #16
 800a1e4:	431a      	orrs	r2, r3
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	691b      	ldr	r3, [r3, #16]
 800a1ee:	3301      	adds	r3, #1
 800a1f0:	029a      	lsls	r2, r3, #10
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a204:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	661a      	str	r2, [r3, #96]	@ 0x60
 800a20e:	e00f      	b.n	800a230 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	4a58      	ldr	r2, [pc, #352]	@ (800a378 <HAL_SD_GetCardCSD+0x344>)
 800a216:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a21c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2201      	movs	r2, #1
 800a228:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800a22c:	2301      	movs	r3, #1
 800a22e:	e09d      	b.n	800a36c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a234:	0b9b      	lsrs	r3, r3, #14
 800a236:	b2db      	uxtb	r3, r3
 800a238:	f003 0301 	and.w	r3, r3, #1
 800a23c:	b2da      	uxtb	r2, r3
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a246:	09db      	lsrs	r3, r3, #7
 800a248:	b2db      	uxtb	r3, r3
 800a24a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a24e:	b2da      	uxtb	r2, r3
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a258:	b2db      	uxtb	r3, r3
 800a25a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a25e:	b2da      	uxtb	r2, r3
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a268:	0fdb      	lsrs	r3, r3, #31
 800a26a:	b2da      	uxtb	r2, r3
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a274:	0f5b      	lsrs	r3, r3, #29
 800a276:	b2db      	uxtb	r3, r3
 800a278:	f003 0303 	and.w	r3, r3, #3
 800a27c:	b2da      	uxtb	r2, r3
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a286:	0e9b      	lsrs	r3, r3, #26
 800a288:	b2db      	uxtb	r3, r3
 800a28a:	f003 0307 	and.w	r3, r3, #7
 800a28e:	b2da      	uxtb	r2, r3
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a298:	0d9b      	lsrs	r3, r3, #22
 800a29a:	b2db      	uxtb	r3, r3
 800a29c:	f003 030f 	and.w	r3, r3, #15
 800a2a0:	b2da      	uxtb	r2, r3
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a2aa:	0d5b      	lsrs	r3, r3, #21
 800a2ac:	b2db      	uxtb	r3, r3
 800a2ae:	f003 0301 	and.w	r3, r3, #1
 800a2b2:	b2da      	uxtb	r2, r3
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a2c6:	0c1b      	lsrs	r3, r3, #16
 800a2c8:	b2db      	uxtb	r3, r3
 800a2ca:	f003 0301 	and.w	r3, r3, #1
 800a2ce:	b2da      	uxtb	r2, r3
 800a2d0:	683b      	ldr	r3, [r7, #0]
 800a2d2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a2da:	0bdb      	lsrs	r3, r3, #15
 800a2dc:	b2db      	uxtb	r3, r3
 800a2de:	f003 0301 	and.w	r3, r3, #1
 800a2e2:	b2da      	uxtb	r2, r3
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a2ee:	0b9b      	lsrs	r3, r3, #14
 800a2f0:	b2db      	uxtb	r3, r3
 800a2f2:	f003 0301 	and.w	r3, r3, #1
 800a2f6:	b2da      	uxtb	r2, r3
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a302:	0b5b      	lsrs	r3, r3, #13
 800a304:	b2db      	uxtb	r3, r3
 800a306:	f003 0301 	and.w	r3, r3, #1
 800a30a:	b2da      	uxtb	r2, r3
 800a30c:	683b      	ldr	r3, [r7, #0]
 800a30e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a316:	0b1b      	lsrs	r3, r3, #12
 800a318:	b2db      	uxtb	r3, r3
 800a31a:	f003 0301 	and.w	r3, r3, #1
 800a31e:	b2da      	uxtb	r2, r3
 800a320:	683b      	ldr	r3, [r7, #0]
 800a322:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a32a:	0a9b      	lsrs	r3, r3, #10
 800a32c:	b2db      	uxtb	r3, r3
 800a32e:	f003 0303 	and.w	r3, r3, #3
 800a332:	b2da      	uxtb	r2, r3
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a33e:	0a1b      	lsrs	r3, r3, #8
 800a340:	b2db      	uxtb	r3, r3
 800a342:	f003 0303 	and.w	r3, r3, #3
 800a346:	b2da      	uxtb	r2, r3
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a352:	085b      	lsrs	r3, r3, #1
 800a354:	b2db      	uxtb	r3, r3
 800a356:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a35a:	b2da      	uxtb	r2, r3
 800a35c:	683b      	ldr	r3, [r7, #0]
 800a35e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800a362:	683b      	ldr	r3, [r7, #0]
 800a364:	2201      	movs	r2, #1
 800a366:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800a36a:	2300      	movs	r3, #0
}
 800a36c:	4618      	mov	r0, r3
 800a36e:	370c      	adds	r7, #12
 800a370:	46bd      	mov	sp, r7
 800a372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a376:	4770      	bx	lr
 800a378:	004005ff 	.word	0x004005ff

0800a37c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800a37c:	b480      	push	{r7}
 800a37e:	b083      	sub	sp, #12
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
 800a384:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800a3c6:	2300      	movs	r3, #0
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	370c      	adds	r7, #12
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d2:	4770      	bx	lr

0800a3d4 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800a3d4:	b5b0      	push	{r4, r5, r7, lr}
 800a3d6:	b08e      	sub	sp, #56	@ 0x38
 800a3d8:	af04      	add	r7, sp, #16
 800a3da:	6078      	str	r0, [r7, #4]
 800a3dc:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800a3de:	2300      	movs	r3, #0
 800a3e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2203      	movs	r2, #3
 800a3e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a3f0:	2b03      	cmp	r3, #3
 800a3f2:	d02e      	beq.n	800a452 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800a3f4:	683b      	ldr	r3, [r7, #0]
 800a3f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3fa:	d106      	bne.n	800a40a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a400:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	639a      	str	r2, [r3, #56]	@ 0x38
 800a408:	e029      	b.n	800a45e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800a40a:	683b      	ldr	r3, [r7, #0]
 800a40c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a410:	d10a      	bne.n	800a428 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f000 fb2a 	bl	800aa6c <SD_WideBus_Enable>
 800a418:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a41e:	6a3b      	ldr	r3, [r7, #32]
 800a420:	431a      	orrs	r2, r3
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	639a      	str	r2, [r3, #56]	@ 0x38
 800a426:	e01a      	b.n	800a45e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d10a      	bne.n	800a444 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800a42e:	6878      	ldr	r0, [r7, #4]
 800a430:	f000 fb67 	bl	800ab02 <SD_WideBus_Disable>
 800a434:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a43a:	6a3b      	ldr	r3, [r7, #32]
 800a43c:	431a      	orrs	r2, r3
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	639a      	str	r2, [r3, #56]	@ 0x38
 800a442:	e00c      	b.n	800a45e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a448:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	639a      	str	r2, [r3, #56]	@ 0x38
 800a450:	e005      	b.n	800a45e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a456:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a462:	2b00      	cmp	r3, #0
 800a464:	d00b      	beq.n	800a47e <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	4a26      	ldr	r2, [pc, #152]	@ (800a504 <HAL_SD_ConfigWideBusOperation+0x130>)
 800a46c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2201      	movs	r2, #1
 800a472:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800a476:	2301      	movs	r3, #1
 800a478:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a47c:	e01f      	b.n	800a4be <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	685b      	ldr	r3, [r3, #4]
 800a482:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	689b      	ldr	r3, [r3, #8]
 800a488:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	68db      	ldr	r3, [r3, #12]
 800a48e:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	695b      	ldr	r3, [r3, #20]
 800a498:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	699b      	ldr	r3, [r3, #24]
 800a49e:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681d      	ldr	r5, [r3, #0]
 800a4a4:	466c      	mov	r4, sp
 800a4a6:	f107 0314 	add.w	r3, r7, #20
 800a4aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a4ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a4b2:	f107 0308 	add.w	r3, r7, #8
 800a4b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a4b8:	4628      	mov	r0, r5
 800a4ba:	f001 fff1 	bl	800c4a0 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	f002 f8c6 	bl	800c658 <SDMMC_CmdBlockLength>
 800a4cc:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a4ce:	6a3b      	ldr	r3, [r7, #32]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d00c      	beq.n	800a4ee <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	4a0a      	ldr	r2, [pc, #40]	@ (800a504 <HAL_SD_ConfigWideBusOperation+0x130>)
 800a4da:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a4e0:	6a3b      	ldr	r3, [r7, #32]
 800a4e2:	431a      	orrs	r2, r3
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2201      	movs	r2, #1
 800a4f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800a4f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3728      	adds	r7, #40	@ 0x28
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bdb0      	pop	{r4, r5, r7, pc}
 800a502:	bf00      	nop
 800a504:	004005ff 	.word	0x004005ff

0800a508 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b086      	sub	sp, #24
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800a510:	2300      	movs	r3, #0
 800a512:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800a514:	f107 030c 	add.w	r3, r7, #12
 800a518:	4619      	mov	r1, r3
 800a51a:	6878      	ldr	r0, [r7, #4]
 800a51c:	f000 fa7e 	bl	800aa1c <SD_SendStatus>
 800a520:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a522:	697b      	ldr	r3, [r7, #20]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d005      	beq.n	800a534 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a52c:	697b      	ldr	r3, [r7, #20]
 800a52e:	431a      	orrs	r2, r3
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	0a5b      	lsrs	r3, r3, #9
 800a538:	f003 030f 	and.w	r3, r3, #15
 800a53c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800a53e:	693b      	ldr	r3, [r7, #16]
}
 800a540:	4618      	mov	r0, r3
 800a542:	3718      	adds	r7, #24
 800a544:	46bd      	mov	sp, r7
 800a546:	bd80      	pop	{r7, pc}

0800a548 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a548:	b480      	push	{r7}
 800a54a:	b085      	sub	sp, #20
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a554:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a564:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800a566:	bf00      	nop
 800a568:	3714      	adds	r7, #20
 800a56a:	46bd      	mov	sp, r7
 800a56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a570:	4770      	bx	lr

0800a572 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a572:	b580      	push	{r7, lr}
 800a574:	b084      	sub	sp, #16
 800a576:	af00      	add	r7, sp, #0
 800a578:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a57e:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a584:	2b82      	cmp	r3, #130	@ 0x82
 800a586:	d111      	bne.n	800a5ac <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	4618      	mov	r0, r3
 800a58e:	f002 f90d 	bl	800c7ac <SDMMC_CmdStopTransfer>
 800a592:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a594:	68bb      	ldr	r3, [r7, #8]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d008      	beq.n	800a5ac <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a59e:	68bb      	ldr	r3, [r7, #8]
 800a5a0:	431a      	orrs	r2, r3
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800a5a6:	68f8      	ldr	r0, [r7, #12]
 800a5a8:	f7ff fd3a 	bl	800a020 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	f022 0208 	bic.w	r2, r2, #8
 800a5ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	f240 523a 	movw	r2, #1338	@ 0x53a
 800a5c4:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	2201      	movs	r2, #1
 800a5ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800a5d4:	68f8      	ldr	r0, [r7, #12]
 800a5d6:	f002 fd77 	bl	800d0c8 <HAL_SD_RxCpltCallback>
#endif
}
 800a5da:	bf00      	nop
 800a5dc:	3710      	adds	r7, #16
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}
	...

0800a5e4 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b086      	sub	sp, #24
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5f0:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f7fb fab6 	bl	8005b64 <HAL_DMA_GetError>
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	2b02      	cmp	r3, #2
 800a5fc:	d03e      	beq.n	800a67c <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800a5fe:	697b      	ldr	r3, [r7, #20]
 800a600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a602:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a604:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800a606:	697b      	ldr	r3, [r7, #20]
 800a608:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a60a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a60c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800a60e:	693b      	ldr	r3, [r7, #16]
 800a610:	2b01      	cmp	r3, #1
 800a612:	d002      	beq.n	800a61a <SD_DMAError+0x36>
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	2b01      	cmp	r3, #1
 800a618:	d12d      	bne.n	800a676 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a61a:	697b      	ldr	r3, [r7, #20]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	4a19      	ldr	r2, [pc, #100]	@ (800a684 <SD_DMAError+0xa0>)
 800a620:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a628:	697b      	ldr	r3, [r7, #20]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800a630:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a636:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a63a:	697b      	ldr	r3, [r7, #20]
 800a63c:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800a63e:	6978      	ldr	r0, [r7, #20]
 800a640:	f7ff ff62 	bl	800a508 <HAL_SD_GetCardState>
 800a644:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800a646:	68bb      	ldr	r3, [r7, #8]
 800a648:	2b06      	cmp	r3, #6
 800a64a:	d002      	beq.n	800a652 <SD_DMAError+0x6e>
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	2b05      	cmp	r3, #5
 800a650:	d10a      	bne.n	800a668 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a652:	697b      	ldr	r3, [r7, #20]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	4618      	mov	r0, r3
 800a658:	f002 f8a8 	bl	800c7ac <SDMMC_CmdStopTransfer>
 800a65c:	4602      	mov	r2, r0
 800a65e:	697b      	ldr	r3, [r7, #20]
 800a660:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a662:	431a      	orrs	r2, r3
 800a664:	697b      	ldr	r3, [r7, #20]
 800a666:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800a668:	697b      	ldr	r3, [r7, #20]
 800a66a:	2201      	movs	r2, #1
 800a66c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a670:	697b      	ldr	r3, [r7, #20]
 800a672:	2200      	movs	r2, #0
 800a674:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800a676:	6978      	ldr	r0, [r7, #20]
 800a678:	f7ff fcd2 	bl	800a020 <HAL_SD_ErrorCallback>
#endif
  }
}
 800a67c:	bf00      	nop
 800a67e:	3718      	adds	r7, #24
 800a680:	46bd      	mov	sp, r7
 800a682:	bd80      	pop	{r7, pc}
 800a684:	004005ff 	.word	0x004005ff

0800a688 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b084      	sub	sp, #16
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a694:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	f240 523a 	movw	r2, #1338	@ 0x53a
 800a69e:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800a6a0:	68f8      	ldr	r0, [r7, #12]
 800a6a2:	f7ff ff31 	bl	800a508 <HAL_SD_GetCardState>
 800a6a6:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	2201      	movs	r2, #1
 800a6ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800a6b6:	68bb      	ldr	r3, [r7, #8]
 800a6b8:	2b06      	cmp	r3, #6
 800a6ba:	d002      	beq.n	800a6c2 <SD_DMATxAbort+0x3a>
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	2b05      	cmp	r3, #5
 800a6c0:	d10a      	bne.n	800a6d8 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	f002 f870 	bl	800c7ac <SDMMC_CmdStopTransfer>
 800a6cc:	4602      	mov	r2, r0
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6d2:	431a      	orrs	r2, r3
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d103      	bne.n	800a6e8 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800a6e0:	68f8      	ldr	r0, [r7, #12]
 800a6e2:	f002 fcdd 	bl	800d0a0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800a6e6:	e002      	b.n	800a6ee <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800a6e8:	68f8      	ldr	r0, [r7, #12]
 800a6ea:	f7ff fc99 	bl	800a020 <HAL_SD_ErrorCallback>
}
 800a6ee:	bf00      	nop
 800a6f0:	3710      	adds	r7, #16
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	bd80      	pop	{r7, pc}

0800a6f6 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800a6f6:	b580      	push	{r7, lr}
 800a6f8:	b084      	sub	sp, #16
 800a6fa:	af00      	add	r7, sp, #0
 800a6fc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a702:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	f240 523a 	movw	r2, #1338	@ 0x53a
 800a70c:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800a70e:	68f8      	ldr	r0, [r7, #12]
 800a710:	f7ff fefa 	bl	800a508 <HAL_SD_GetCardState>
 800a714:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	2201      	movs	r2, #1
 800a71a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	2200      	movs	r2, #0
 800a722:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800a724:	68bb      	ldr	r3, [r7, #8]
 800a726:	2b06      	cmp	r3, #6
 800a728:	d002      	beq.n	800a730 <SD_DMARxAbort+0x3a>
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	2b05      	cmp	r3, #5
 800a72e:	d10a      	bne.n	800a746 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	4618      	mov	r0, r3
 800a736:	f002 f839 	bl	800c7ac <SDMMC_CmdStopTransfer>
 800a73a:	4602      	mov	r2, r0
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a740:	431a      	orrs	r2, r3
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d103      	bne.n	800a756 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800a74e:	68f8      	ldr	r0, [r7, #12]
 800a750:	f002 fca6 	bl	800d0a0 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800a754:	e002      	b.n	800a75c <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800a756:	68f8      	ldr	r0, [r7, #12]
 800a758:	f7ff fc62 	bl	800a020 <HAL_SD_ErrorCallback>
}
 800a75c:	bf00      	nop
 800a75e:	3710      	adds	r7, #16
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}

0800a764 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800a764:	b5b0      	push	{r4, r5, r7, lr}
 800a766:	b094      	sub	sp, #80	@ 0x50
 800a768:	af04      	add	r7, sp, #16
 800a76a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800a76c:	2301      	movs	r3, #1
 800a76e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	4618      	mov	r0, r3
 800a776:	f001 feeb 	bl	800c550 <SDMMC_GetPowerState>
 800a77a:	4603      	mov	r3, r0
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d102      	bne.n	800a786 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a780:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800a784:	e0b8      	b.n	800a8f8 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a78a:	2b03      	cmp	r3, #3
 800a78c:	d02f      	beq.n	800a7ee <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	4618      	mov	r0, r3
 800a794:	f002 f915 	bl	800c9c2 <SDMMC_CmdSendCID>
 800a798:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a79a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d001      	beq.n	800a7a4 <SD_InitCard+0x40>
    {
      return errorstate;
 800a7a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7a2:	e0a9      	b.n	800a8f8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	2100      	movs	r1, #0
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	f001 ff15 	bl	800c5da <SDMMC_GetResponse>
 800a7b0:	4602      	mov	r2, r0
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	2104      	movs	r1, #4
 800a7bc:	4618      	mov	r0, r3
 800a7be:	f001 ff0c 	bl	800c5da <SDMMC_GetResponse>
 800a7c2:	4602      	mov	r2, r0
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	2108      	movs	r1, #8
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	f001 ff03 	bl	800c5da <SDMMC_GetResponse>
 800a7d4:	4602      	mov	r2, r0
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	210c      	movs	r1, #12
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	f001 fefa 	bl	800c5da <SDMMC_GetResponse>
 800a7e6:	4602      	mov	r2, r0
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7f2:	2b03      	cmp	r3, #3
 800a7f4:	d00d      	beq.n	800a812 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f107 020e 	add.w	r2, r7, #14
 800a7fe:	4611      	mov	r1, r2
 800a800:	4618      	mov	r0, r3
 800a802:	f002 f91b 	bl	800ca3c <SDMMC_CmdSetRelAdd>
 800a806:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a808:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d001      	beq.n	800a812 <SD_InitCard+0xae>
    {
      return errorstate;
 800a80e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a810:	e072      	b.n	800a8f8 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a816:	2b03      	cmp	r3, #3
 800a818:	d036      	beq.n	800a888 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800a81a:	89fb      	ldrh	r3, [r7, #14]
 800a81c:	461a      	mov	r2, r3
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681a      	ldr	r2, [r3, #0]
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a82a:	041b      	lsls	r3, r3, #16
 800a82c:	4619      	mov	r1, r3
 800a82e:	4610      	mov	r0, r2
 800a830:	f002 f8e5 	bl	800c9fe <SDMMC_CmdSendCSD>
 800a834:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a836:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d001      	beq.n	800a840 <SD_InitCard+0xdc>
    {
      return errorstate;
 800a83c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a83e:	e05b      	b.n	800a8f8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	2100      	movs	r1, #0
 800a846:	4618      	mov	r0, r3
 800a848:	f001 fec7 	bl	800c5da <SDMMC_GetResponse>
 800a84c:	4602      	mov	r2, r0
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	2104      	movs	r1, #4
 800a858:	4618      	mov	r0, r3
 800a85a:	f001 febe 	bl	800c5da <SDMMC_GetResponse>
 800a85e:	4602      	mov	r2, r0
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	2108      	movs	r1, #8
 800a86a:	4618      	mov	r0, r3
 800a86c:	f001 feb5 	bl	800c5da <SDMMC_GetResponse>
 800a870:	4602      	mov	r2, r0
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	210c      	movs	r1, #12
 800a87c:	4618      	mov	r0, r3
 800a87e:	f001 feac 	bl	800c5da <SDMMC_GetResponse>
 800a882:	4602      	mov	r2, r0
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	2104      	movs	r1, #4
 800a88e:	4618      	mov	r0, r3
 800a890:	f001 fea3 	bl	800c5da <SDMMC_GetResponse>
 800a894:	4603      	mov	r3, r0
 800a896:	0d1a      	lsrs	r2, r3, #20
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800a89c:	f107 0310 	add.w	r3, r7, #16
 800a8a0:	4619      	mov	r1, r3
 800a8a2:	6878      	ldr	r0, [r7, #4]
 800a8a4:	f7ff fbc6 	bl	800a034 <HAL_SD_GetCardCSD>
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d002      	beq.n	800a8b4 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a8ae:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a8b2:	e021      	b.n	800a8f8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	6819      	ldr	r1, [r3, #0]
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8bc:	041b      	lsls	r3, r3, #16
 800a8be:	2200      	movs	r2, #0
 800a8c0:	461c      	mov	r4, r3
 800a8c2:	4615      	mov	r5, r2
 800a8c4:	4622      	mov	r2, r4
 800a8c6:	462b      	mov	r3, r5
 800a8c8:	4608      	mov	r0, r1
 800a8ca:	f001 ff91 	bl	800c7f0 <SDMMC_CmdSelDesel>
 800a8ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800a8d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d001      	beq.n	800a8da <SD_InitCard+0x176>
  {
    return errorstate;
 800a8d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8d8:	e00e      	b.n	800a8f8 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681d      	ldr	r5, [r3, #0]
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	466c      	mov	r4, sp
 800a8e2:	f103 0210 	add.w	r2, r3, #16
 800a8e6:	ca07      	ldmia	r2, {r0, r1, r2}
 800a8e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a8ec:	3304      	adds	r3, #4
 800a8ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a8f0:	4628      	mov	r0, r5
 800a8f2:	f001 fdd5 	bl	800c4a0 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800a8f6:	2300      	movs	r3, #0
}
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	3740      	adds	r7, #64	@ 0x40
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	bdb0      	pop	{r4, r5, r7, pc}

0800a900 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b086      	sub	sp, #24
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a908:	2300      	movs	r3, #0
 800a90a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800a90c:	2300      	movs	r3, #0
 800a90e:	617b      	str	r3, [r7, #20]
 800a910:	2300      	movs	r3, #0
 800a912:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	4618      	mov	r0, r3
 800a91a:	f001 ff8c 	bl	800c836 <SDMMC_CmdGoIdleState>
 800a91e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d001      	beq.n	800a92a <SD_PowerON+0x2a>
  {
    return errorstate;
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	e072      	b.n	800aa10 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	4618      	mov	r0, r3
 800a930:	f001 ff9f 	bl	800c872 <SDMMC_CmdOperCond>
 800a934:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d00d      	beq.n	800a958 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	2200      	movs	r2, #0
 800a940:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	4618      	mov	r0, r3
 800a948:	f001 ff75 	bl	800c836 <SDMMC_CmdGoIdleState>
 800a94c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d004      	beq.n	800a95e <SD_PowerON+0x5e>
    {
      return errorstate;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	e05b      	b.n	800aa10 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2201      	movs	r2, #1
 800a95c:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a962:	2b01      	cmp	r3, #1
 800a964:	d137      	bne.n	800a9d6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	2100      	movs	r1, #0
 800a96c:	4618      	mov	r0, r3
 800a96e:	f001 ff9f 	bl	800c8b0 <SDMMC_CmdAppCommand>
 800a972:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d02d      	beq.n	800a9d6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a97a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a97e:	e047      	b.n	800aa10 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	2100      	movs	r1, #0
 800a986:	4618      	mov	r0, r3
 800a988:	f001 ff92 	bl	800c8b0 <SDMMC_CmdAppCommand>
 800a98c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	2b00      	cmp	r3, #0
 800a992:	d001      	beq.n	800a998 <SD_PowerON+0x98>
    {
      return errorstate;
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	e03b      	b.n	800aa10 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	491e      	ldr	r1, [pc, #120]	@ (800aa18 <SD_PowerON+0x118>)
 800a99e:	4618      	mov	r0, r3
 800a9a0:	f001 ffa8 	bl	800c8f4 <SDMMC_CmdAppOperCommand>
 800a9a4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d002      	beq.n	800a9b2 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a9ac:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a9b0:	e02e      	b.n	800aa10 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	2100      	movs	r1, #0
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	f001 fe0e 	bl	800c5da <SDMMC_GetResponse>
 800a9be:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800a9c0:	697b      	ldr	r3, [r7, #20]
 800a9c2:	0fdb      	lsrs	r3, r3, #31
 800a9c4:	2b01      	cmp	r3, #1
 800a9c6:	d101      	bne.n	800a9cc <SD_PowerON+0xcc>
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	e000      	b.n	800a9ce <SD_PowerON+0xce>
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	613b      	str	r3, [r7, #16]

    count++;
 800a9d0:	68bb      	ldr	r3, [r7, #8]
 800a9d2:	3301      	adds	r3, #1
 800a9d4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a9d6:	68bb      	ldr	r3, [r7, #8]
 800a9d8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800a9dc:	4293      	cmp	r3, r2
 800a9de:	d802      	bhi.n	800a9e6 <SD_PowerON+0xe6>
 800a9e0:	693b      	ldr	r3, [r7, #16]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d0cc      	beq.n	800a980 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800a9ec:	4293      	cmp	r3, r2
 800a9ee:	d902      	bls.n	800a9f6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800a9f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a9f4:	e00c      	b.n	800aa10 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800a9f6:	697b      	ldr	r3, [r7, #20]
 800a9f8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d003      	beq.n	800aa08 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	2201      	movs	r2, #1
 800aa04:	645a      	str	r2, [r3, #68]	@ 0x44
 800aa06:	e002      	b.n	800aa0e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800aa0e:	2300      	movs	r3, #0
}
 800aa10:	4618      	mov	r0, r3
 800aa12:	3718      	adds	r7, #24
 800aa14:	46bd      	mov	sp, r7
 800aa16:	bd80      	pop	{r7, pc}
 800aa18:	c1100000 	.word	0xc1100000

0800aa1c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	b084      	sub	sp, #16
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
 800aa24:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d102      	bne.n	800aa32 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800aa2c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800aa30:	e018      	b.n	800aa64 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681a      	ldr	r2, [r3, #0]
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa3a:	041b      	lsls	r3, r3, #16
 800aa3c:	4619      	mov	r1, r3
 800aa3e:	4610      	mov	r0, r2
 800aa40:	f002 f81d 	bl	800ca7e <SDMMC_CmdSendStatus>
 800aa44:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d001      	beq.n	800aa50 <SD_SendStatus+0x34>
  {
    return errorstate;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	e009      	b.n	800aa64 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	2100      	movs	r1, #0
 800aa56:	4618      	mov	r0, r3
 800aa58:	f001 fdbf 	bl	800c5da <SDMMC_GetResponse>
 800aa5c:	4602      	mov	r2, r0
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800aa62:	2300      	movs	r3, #0
}
 800aa64:	4618      	mov	r0, r3
 800aa66:	3710      	adds	r7, #16
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	bd80      	pop	{r7, pc}

0800aa6c <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b086      	sub	sp, #24
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800aa74:	2300      	movs	r3, #0
 800aa76:	60fb      	str	r3, [r7, #12]
 800aa78:	2300      	movs	r3, #0
 800aa7a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	2100      	movs	r1, #0
 800aa82:	4618      	mov	r0, r3
 800aa84:	f001 fda9 	bl	800c5da <SDMMC_GetResponse>
 800aa88:	4603      	mov	r3, r0
 800aa8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aa92:	d102      	bne.n	800aa9a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800aa94:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800aa98:	e02f      	b.n	800aafa <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800aa9a:	f107 030c 	add.w	r3, r7, #12
 800aa9e:	4619      	mov	r1, r3
 800aaa0:	6878      	ldr	r0, [r7, #4]
 800aaa2:	f000 f879 	bl	800ab98 <SD_FindSCR>
 800aaa6:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800aaa8:	697b      	ldr	r3, [r7, #20]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d001      	beq.n	800aab2 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800aaae:	697b      	ldr	r3, [r7, #20]
 800aab0:	e023      	b.n	800aafa <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800aab2:	693b      	ldr	r3, [r7, #16]
 800aab4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d01c      	beq.n	800aaf6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681a      	ldr	r2, [r3, #0]
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aac4:	041b      	lsls	r3, r3, #16
 800aac6:	4619      	mov	r1, r3
 800aac8:	4610      	mov	r0, r2
 800aaca:	f001 fef1 	bl	800c8b0 <SDMMC_CmdAppCommand>
 800aace:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800aad0:	697b      	ldr	r3, [r7, #20]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d001      	beq.n	800aada <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800aad6:	697b      	ldr	r3, [r7, #20]
 800aad8:	e00f      	b.n	800aafa <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	2102      	movs	r1, #2
 800aae0:	4618      	mov	r0, r3
 800aae2:	f001 ff2b 	bl	800c93c <SDMMC_CmdBusWidth>
 800aae6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800aae8:	697b      	ldr	r3, [r7, #20]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d001      	beq.n	800aaf2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800aaee:	697b      	ldr	r3, [r7, #20]
 800aaf0:	e003      	b.n	800aafa <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	e001      	b.n	800aafa <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800aaf6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800aafa:	4618      	mov	r0, r3
 800aafc:	3718      	adds	r7, #24
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}

0800ab02 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800ab02:	b580      	push	{r7, lr}
 800ab04:	b086      	sub	sp, #24
 800ab06:	af00      	add	r7, sp, #0
 800ab08:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	60fb      	str	r3, [r7, #12]
 800ab0e:	2300      	movs	r3, #0
 800ab10:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	2100      	movs	r1, #0
 800ab18:	4618      	mov	r0, r3
 800ab1a:	f001 fd5e 	bl	800c5da <SDMMC_GetResponse>
 800ab1e:	4603      	mov	r3, r0
 800ab20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab24:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ab28:	d102      	bne.n	800ab30 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ab2a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ab2e:	e02f      	b.n	800ab90 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800ab30:	f107 030c 	add.w	r3, r7, #12
 800ab34:	4619      	mov	r1, r3
 800ab36:	6878      	ldr	r0, [r7, #4]
 800ab38:	f000 f82e 	bl	800ab98 <SD_FindSCR>
 800ab3c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ab3e:	697b      	ldr	r3, [r7, #20]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d001      	beq.n	800ab48 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800ab44:	697b      	ldr	r3, [r7, #20]
 800ab46:	e023      	b.n	800ab90 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800ab48:	693b      	ldr	r3, [r7, #16]
 800ab4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d01c      	beq.n	800ab8c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681a      	ldr	r2, [r3, #0]
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab5a:	041b      	lsls	r3, r3, #16
 800ab5c:	4619      	mov	r1, r3
 800ab5e:	4610      	mov	r0, r2
 800ab60:	f001 fea6 	bl	800c8b0 <SDMMC_CmdAppCommand>
 800ab64:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ab66:	697b      	ldr	r3, [r7, #20]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d001      	beq.n	800ab70 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800ab6c:	697b      	ldr	r3, [r7, #20]
 800ab6e:	e00f      	b.n	800ab90 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	2100      	movs	r1, #0
 800ab76:	4618      	mov	r0, r3
 800ab78:	f001 fee0 	bl	800c93c <SDMMC_CmdBusWidth>
 800ab7c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ab7e:	697b      	ldr	r3, [r7, #20]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d001      	beq.n	800ab88 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800ab84:	697b      	ldr	r3, [r7, #20]
 800ab86:	e003      	b.n	800ab90 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800ab88:	2300      	movs	r3, #0
 800ab8a:	e001      	b.n	800ab90 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ab8c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800ab90:	4618      	mov	r0, r3
 800ab92:	3718      	adds	r7, #24
 800ab94:	46bd      	mov	sp, r7
 800ab96:	bd80      	pop	{r7, pc}

0800ab98 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800ab98:	b590      	push	{r4, r7, lr}
 800ab9a:	b08f      	sub	sp, #60	@ 0x3c
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
 800aba0:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800aba2:	f7f9 ff41 	bl	8004a28 <HAL_GetTick>
 800aba6:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800aba8:	2300      	movs	r3, #0
 800abaa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800abac:	2300      	movs	r3, #0
 800abae:	60bb      	str	r3, [r7, #8]
 800abb0:	2300      	movs	r3, #0
 800abb2:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	2108      	movs	r1, #8
 800abbe:	4618      	mov	r0, r3
 800abc0:	f001 fd4a 	bl	800c658 <SDMMC_CmdBlockLength>
 800abc4:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800abc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d001      	beq.n	800abd0 <SD_FindSCR+0x38>
  {
    return errorstate;
 800abcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abce:	e0b2      	b.n	800ad36 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681a      	ldr	r2, [r3, #0]
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800abd8:	041b      	lsls	r3, r3, #16
 800abda:	4619      	mov	r1, r3
 800abdc:	4610      	mov	r0, r2
 800abde:	f001 fe67 	bl	800c8b0 <SDMMC_CmdAppCommand>
 800abe2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800abe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d001      	beq.n	800abee <SD_FindSCR+0x56>
  {
    return errorstate;
 800abea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abec:	e0a3      	b.n	800ad36 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800abee:	f04f 33ff 	mov.w	r3, #4294967295
 800abf2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800abf4:	2308      	movs	r3, #8
 800abf6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800abf8:	2330      	movs	r3, #48	@ 0x30
 800abfa:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800abfc:	2302      	movs	r3, #2
 800abfe:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800ac00:	2300      	movs	r3, #0
 800ac02:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800ac04:	2301      	movs	r3, #1
 800ac06:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	f107 0210 	add.w	r2, r7, #16
 800ac10:	4611      	mov	r1, r2
 800ac12:	4618      	mov	r0, r3
 800ac14:	f001 fcf4 	bl	800c600 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	f001 feaf 	bl	800c980 <SDMMC_CmdSendSCR>
 800ac22:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800ac24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d02a      	beq.n	800ac80 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800ac2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac2c:	e083      	b.n	800ad36 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d00f      	beq.n	800ac5c <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	6819      	ldr	r1, [r3, #0]
 800ac40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac42:	009b      	lsls	r3, r3, #2
 800ac44:	f107 0208 	add.w	r2, r7, #8
 800ac48:	18d4      	adds	r4, r2, r3
 800ac4a:	4608      	mov	r0, r1
 800ac4c:	f001 fc54 	bl	800c4f8 <SDMMC_ReadFIFO>
 800ac50:	4603      	mov	r3, r0
 800ac52:	6023      	str	r3, [r4, #0]
      index++;
 800ac54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac56:	3301      	adds	r3, #1
 800ac58:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac5a:	e006      	b.n	800ac6a <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d012      	beq.n	800ac90 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800ac6a:	f7f9 fedd 	bl	8004a28 <HAL_GetTick>
 800ac6e:	4602      	mov	r2, r0
 800ac70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac72:	1ad3      	subs	r3, r2, r3
 800ac74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac78:	d102      	bne.n	800ac80 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800ac7a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ac7e:	e05a      	b.n	800ad36 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac86:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d0cf      	beq.n	800ac2e <SD_FindSCR+0x96>
 800ac8e:	e000      	b.n	800ac92 <SD_FindSCR+0xfa>
      break;
 800ac90:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac98:	f003 0308 	and.w	r3, r3, #8
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d005      	beq.n	800acac <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	2208      	movs	r2, #8
 800aca6:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800aca8:	2308      	movs	r3, #8
 800acaa:	e044      	b.n	800ad36 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800acb2:	f003 0302 	and.w	r3, r3, #2
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d005      	beq.n	800acc6 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	2202      	movs	r2, #2
 800acc0:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800acc2:	2302      	movs	r3, #2
 800acc4:	e037      	b.n	800ad36 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800accc:	f003 0320 	and.w	r3, r3, #32
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d005      	beq.n	800ace0 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	2220      	movs	r2, #32
 800acda:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800acdc:	2320      	movs	r3, #32
 800acde:	e02a      	b.n	800ad36 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f240 523a 	movw	r2, #1338	@ 0x53a
 800ace8:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	061a      	lsls	r2, r3, #24
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	021b      	lsls	r3, r3, #8
 800acf2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800acf6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	0a1b      	lsrs	r3, r3, #8
 800acfc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800ad00:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	0e1b      	lsrs	r3, r3, #24
 800ad06:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800ad08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad0a:	601a      	str	r2, [r3, #0]
    scr++;
 800ad0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad0e:	3304      	adds	r3, #4
 800ad10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800ad12:	68bb      	ldr	r3, [r7, #8]
 800ad14:	061a      	lsls	r2, r3, #24
 800ad16:	68bb      	ldr	r3, [r7, #8]
 800ad18:	021b      	lsls	r3, r3, #8
 800ad1a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ad1e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800ad20:	68bb      	ldr	r3, [r7, #8]
 800ad22:	0a1b      	lsrs	r3, r3, #8
 800ad24:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800ad28:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800ad2a:	68bb      	ldr	r3, [r7, #8]
 800ad2c:	0e1b      	lsrs	r3, r3, #24
 800ad2e:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800ad30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad32:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800ad34:	2300      	movs	r3, #0
}
 800ad36:	4618      	mov	r0, r3
 800ad38:	373c      	adds	r7, #60	@ 0x3c
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	bd90      	pop	{r4, r7, pc}

0800ad3e <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800ad3e:	b580      	push	{r7, lr}
 800ad40:	b086      	sub	sp, #24
 800ad42:	af00      	add	r7, sp, #0
 800ad44:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad4a:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad50:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800ad52:	693b      	ldr	r3, [r7, #16]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d03f      	beq.n	800add8 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800ad58:	2300      	movs	r3, #0
 800ad5a:	617b      	str	r3, [r7, #20]
 800ad5c:	e033      	b.n	800adc6 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	4618      	mov	r0, r3
 800ad64:	f001 fbc8 	bl	800c4f8 <SDMMC_ReadFIFO>
 800ad68:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800ad6a:	68bb      	ldr	r3, [r7, #8]
 800ad6c:	b2da      	uxtb	r2, r3
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	3301      	adds	r3, #1
 800ad76:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ad78:	693b      	ldr	r3, [r7, #16]
 800ad7a:	3b01      	subs	r3, #1
 800ad7c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	0a1b      	lsrs	r3, r3, #8
 800ad82:	b2da      	uxtb	r2, r3
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	3301      	adds	r3, #1
 800ad8c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ad8e:	693b      	ldr	r3, [r7, #16]
 800ad90:	3b01      	subs	r3, #1
 800ad92:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800ad94:	68bb      	ldr	r3, [r7, #8]
 800ad96:	0c1b      	lsrs	r3, r3, #16
 800ad98:	b2da      	uxtb	r2, r3
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	3301      	adds	r3, #1
 800ada2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ada4:	693b      	ldr	r3, [r7, #16]
 800ada6:	3b01      	subs	r3, #1
 800ada8:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	0e1b      	lsrs	r3, r3, #24
 800adae:	b2da      	uxtb	r2, r3
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	701a      	strb	r2, [r3, #0]
      tmp++;
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	3301      	adds	r3, #1
 800adb8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800adba:	693b      	ldr	r3, [r7, #16]
 800adbc:	3b01      	subs	r3, #1
 800adbe:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800adc0:	697b      	ldr	r3, [r7, #20]
 800adc2:	3301      	adds	r3, #1
 800adc4:	617b      	str	r3, [r7, #20]
 800adc6:	697b      	ldr	r3, [r7, #20]
 800adc8:	2b07      	cmp	r3, #7
 800adca:	d9c8      	bls.n	800ad5e <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	68fa      	ldr	r2, [r7, #12]
 800add0:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	693a      	ldr	r2, [r7, #16]
 800add6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 800add8:	bf00      	nop
 800adda:	3718      	adds	r7, #24
 800addc:	46bd      	mov	sp, r7
 800adde:	bd80      	pop	{r7, pc}

0800ade0 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b086      	sub	sp, #24
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	6a1b      	ldr	r3, [r3, #32]
 800adec:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adf2:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800adf4:	693b      	ldr	r3, [r7, #16]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d043      	beq.n	800ae82 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800adfa:	2300      	movs	r3, #0
 800adfc:	617b      	str	r3, [r7, #20]
 800adfe:	e037      	b.n	800ae70 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	781b      	ldrb	r3, [r3, #0]
 800ae04:	60bb      	str	r3, [r7, #8]
      tmp++;
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	3301      	adds	r3, #1
 800ae0a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ae0c:	693b      	ldr	r3, [r7, #16]
 800ae0e:	3b01      	subs	r3, #1
 800ae10:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	781b      	ldrb	r3, [r3, #0]
 800ae16:	021a      	lsls	r2, r3, #8
 800ae18:	68bb      	ldr	r3, [r7, #8]
 800ae1a:	4313      	orrs	r3, r2
 800ae1c:	60bb      	str	r3, [r7, #8]
      tmp++;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	3301      	adds	r3, #1
 800ae22:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ae24:	693b      	ldr	r3, [r7, #16]
 800ae26:	3b01      	subs	r3, #1
 800ae28:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	781b      	ldrb	r3, [r3, #0]
 800ae2e:	041a      	lsls	r2, r3, #16
 800ae30:	68bb      	ldr	r3, [r7, #8]
 800ae32:	4313      	orrs	r3, r2
 800ae34:	60bb      	str	r3, [r7, #8]
      tmp++;
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	3301      	adds	r3, #1
 800ae3a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	3b01      	subs	r3, #1
 800ae40:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	781b      	ldrb	r3, [r3, #0]
 800ae46:	061a      	lsls	r2, r3, #24
 800ae48:	68bb      	ldr	r3, [r7, #8]
 800ae4a:	4313      	orrs	r3, r2
 800ae4c:	60bb      	str	r3, [r7, #8]
      tmp++;
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	3301      	adds	r3, #1
 800ae52:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ae54:	693b      	ldr	r3, [r7, #16]
 800ae56:	3b01      	subs	r3, #1
 800ae58:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	f107 0208 	add.w	r2, r7, #8
 800ae62:	4611      	mov	r1, r2
 800ae64:	4618      	mov	r0, r3
 800ae66:	f001 fb54 	bl	800c512 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800ae6a:	697b      	ldr	r3, [r7, #20]
 800ae6c:	3301      	adds	r3, #1
 800ae6e:	617b      	str	r3, [r7, #20]
 800ae70:	697b      	ldr	r3, [r7, #20]
 800ae72:	2b07      	cmp	r3, #7
 800ae74:	d9c4      	bls.n	800ae00 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	68fa      	ldr	r2, [r7, #12]
 800ae7a:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	693a      	ldr	r2, [r7, #16]
 800ae80:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 800ae82:	bf00      	nop
 800ae84:	3718      	adds	r7, #24
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bd80      	pop	{r7, pc}

0800ae8a <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800ae8a:	b580      	push	{r7, lr}
 800ae8c:	b082      	sub	sp, #8
 800ae8e:	af00      	add	r7, sp, #0
 800ae90:	6078      	str	r0, [r7, #4]
 800ae92:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d101      	bne.n	800ae9e <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800ae9a:	2301      	movs	r3, #1
 800ae9c:	e025      	b.n	800aeea <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800aea4:	b2db      	uxtb	r3, r3
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d106      	bne.n	800aeb8 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	2200      	movs	r2, #0
 800aeae:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800aeb2:	6878      	ldr	r0, [r7, #4]
 800aeb4:	f7f7 faea 	bl	800248c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2202      	movs	r2, #2
 800aebc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681a      	ldr	r2, [r3, #0]
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	3304      	adds	r3, #4
 800aec8:	4619      	mov	r1, r3
 800aeca:	4610      	mov	r0, r2
 800aecc:	f001 fa22 	bl	800c314 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	6818      	ldr	r0, [r3, #0]
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	685b      	ldr	r3, [r3, #4]
 800aed8:	461a      	mov	r2, r3
 800aeda:	6839      	ldr	r1, [r7, #0]
 800aedc:	f001 fa76 	bl	800c3cc <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	2201      	movs	r2, #1
 800aee4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800aee8:	2300      	movs	r3, #0
}
 800aeea:	4618      	mov	r0, r3
 800aeec:	3708      	adds	r7, #8
 800aeee:	46bd      	mov	sp, r7
 800aef0:	bd80      	pop	{r7, pc}
	...

0800aef4 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800aef4:	b580      	push	{r7, lr}
 800aef6:	b084      	sub	sp, #16
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d101      	bne.n	800af06 <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800af02:	2301      	movs	r3, #1
 800af04:	e04c      	b.n	800afa0 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800af0c:	b2db      	uxtb	r3, r3
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d106      	bne.n	800af20 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	2200      	movs	r2, #0
 800af16:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f7f7 f87a 	bl	8002014 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2202      	movs	r2, #2
 800af24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	681a      	ldr	r2, [r3, #0]
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	f022 0203 	bic.w	r2, r2, #3
 800af36:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800af40:	68fa      	ldr	r2, [r7, #12]
 800af42:	4b19      	ldr	r3, [pc, #100]	@ (800afa8 <HAL_SPDIFRX_Init+0xb4>)
 800af44:	4013      	ands	r3, r2
 800af46:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800af50:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800af56:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800af5c:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800af62:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800af68:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800af6e:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800af74:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800af7a:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800af80:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800af82:	68fa      	ldr	r2, [r7, #12]
 800af84:	4313      	orrs	r3, r2
 800af86:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	68fa      	ldr	r2, [r7, #12]
 800af8e:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2200      	movs	r2, #0
 800af94:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2201      	movs	r2, #1
 800af9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800af9e:	2300      	movs	r3, #0
}
 800afa0:	4618      	mov	r0, r3
 800afa2:	3710      	adds	r7, #16
 800afa4:	46bd      	mov	sp, r7
 800afa6:	bd80      	pop	{r7, pc}
 800afa8:	fff88407 	.word	0xfff88407

0800afac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b084      	sub	sp, #16
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d101      	bne.n	800afbe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800afba:	2301      	movs	r3, #1
 800afbc:	e09d      	b.n	800b0fa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d108      	bne.n	800afd8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	685b      	ldr	r3, [r3, #4]
 800afca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800afce:	d009      	beq.n	800afe4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2200      	movs	r2, #0
 800afd4:	61da      	str	r2, [r3, #28]
 800afd6:	e005      	b.n	800afe4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	2200      	movs	r2, #0
 800afdc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	2200      	movs	r2, #0
 800afe2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2200      	movs	r2, #0
 800afe8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800aff0:	b2db      	uxtb	r3, r3
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d106      	bne.n	800b004 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	2200      	movs	r2, #0
 800affa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800affe:	6878      	ldr	r0, [r7, #4]
 800b000:	f7f7 f86c 	bl	80020dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	2202      	movs	r2, #2
 800b008:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	681a      	ldr	r2, [r3, #0]
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b01a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	68db      	ldr	r3, [r3, #12]
 800b020:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b024:	d902      	bls.n	800b02c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b026:	2300      	movs	r3, #0
 800b028:	60fb      	str	r3, [r7, #12]
 800b02a:	e002      	b.n	800b032 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b02c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b030:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	68db      	ldr	r3, [r3, #12]
 800b036:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800b03a:	d007      	beq.n	800b04c <HAL_SPI_Init+0xa0>
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	68db      	ldr	r3, [r3, #12]
 800b040:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b044:	d002      	beq.n	800b04c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	2200      	movs	r2, #0
 800b04a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	685b      	ldr	r3, [r3, #4]
 800b050:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	689b      	ldr	r3, [r3, #8]
 800b058:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b05c:	431a      	orrs	r2, r3
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	691b      	ldr	r3, [r3, #16]
 800b062:	f003 0302 	and.w	r3, r3, #2
 800b066:	431a      	orrs	r2, r3
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	695b      	ldr	r3, [r3, #20]
 800b06c:	f003 0301 	and.w	r3, r3, #1
 800b070:	431a      	orrs	r2, r3
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	699b      	ldr	r3, [r3, #24]
 800b076:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b07a:	431a      	orrs	r2, r3
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	69db      	ldr	r3, [r3, #28]
 800b080:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b084:	431a      	orrs	r2, r3
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	6a1b      	ldr	r3, [r3, #32]
 800b08a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b08e:	ea42 0103 	orr.w	r1, r2, r3
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b096:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	430a      	orrs	r2, r1
 800b0a0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	699b      	ldr	r3, [r3, #24]
 800b0a6:	0c1b      	lsrs	r3, r3, #16
 800b0a8:	f003 0204 	and.w	r2, r3, #4
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0b0:	f003 0310 	and.w	r3, r3, #16
 800b0b4:	431a      	orrs	r2, r3
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0ba:	f003 0308 	and.w	r3, r3, #8
 800b0be:	431a      	orrs	r2, r3
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	68db      	ldr	r3, [r3, #12]
 800b0c4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800b0c8:	ea42 0103 	orr.w	r1, r2, r3
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	430a      	orrs	r2, r1
 800b0d8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	69da      	ldr	r2, [r3, #28]
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b0e8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	2201      	movs	r2, #1
 800b0f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800b0f8:	2300      	movs	r3, #0
}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3710      	adds	r7, #16
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}

0800b102 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b102:	b580      	push	{r7, lr}
 800b104:	b082      	sub	sp, #8
 800b106:	af00      	add	r7, sp, #0
 800b108:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d101      	bne.n	800b114 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b110:	2301      	movs	r3, #1
 800b112:	e049      	b.n	800b1a8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b11a:	b2db      	uxtb	r3, r3
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d106      	bne.n	800b12e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	2200      	movs	r2, #0
 800b124:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b128:	6878      	ldr	r0, [r7, #4]
 800b12a:	f000 f841 	bl	800b1b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	2202      	movs	r2, #2
 800b132:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681a      	ldr	r2, [r3, #0]
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	3304      	adds	r3, #4
 800b13e:	4619      	mov	r1, r3
 800b140:	4610      	mov	r0, r2
 800b142:	f000 f9e7 	bl	800b514 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	2201      	movs	r2, #1
 800b14a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	2201      	movs	r2, #1
 800b152:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	2201      	movs	r2, #1
 800b15a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	2201      	movs	r2, #1
 800b162:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2201      	movs	r2, #1
 800b16a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	2201      	movs	r2, #1
 800b172:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	2201      	movs	r2, #1
 800b17a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	2201      	movs	r2, #1
 800b182:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	2201      	movs	r2, #1
 800b18a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	2201      	movs	r2, #1
 800b192:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	2201      	movs	r2, #1
 800b19a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	2201      	movs	r2, #1
 800b1a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b1a6:	2300      	movs	r3, #0
}
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	3708      	adds	r7, #8
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	bd80      	pop	{r7, pc}

0800b1b0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800b1b0:	b480      	push	{r7}
 800b1b2:	b083      	sub	sp, #12
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800b1b8:	bf00      	nop
 800b1ba:	370c      	adds	r7, #12
 800b1bc:	46bd      	mov	sp, r7
 800b1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c2:	4770      	bx	lr

0800b1c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b1c4:	b480      	push	{r7}
 800b1c6:	b085      	sub	sp, #20
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b1d2:	b2db      	uxtb	r3, r3
 800b1d4:	2b01      	cmp	r3, #1
 800b1d6:	d001      	beq.n	800b1dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b1d8:	2301      	movs	r3, #1
 800b1da:	e054      	b.n	800b286 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	2202      	movs	r2, #2
 800b1e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	68da      	ldr	r2, [r3, #12]
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	f042 0201 	orr.w	r2, r2, #1
 800b1f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	4a26      	ldr	r2, [pc, #152]	@ (800b294 <HAL_TIM_Base_Start_IT+0xd0>)
 800b1fa:	4293      	cmp	r3, r2
 800b1fc:	d022      	beq.n	800b244 <HAL_TIM_Base_Start_IT+0x80>
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b206:	d01d      	beq.n	800b244 <HAL_TIM_Base_Start_IT+0x80>
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	4a22      	ldr	r2, [pc, #136]	@ (800b298 <HAL_TIM_Base_Start_IT+0xd4>)
 800b20e:	4293      	cmp	r3, r2
 800b210:	d018      	beq.n	800b244 <HAL_TIM_Base_Start_IT+0x80>
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	4a21      	ldr	r2, [pc, #132]	@ (800b29c <HAL_TIM_Base_Start_IT+0xd8>)
 800b218:	4293      	cmp	r3, r2
 800b21a:	d013      	beq.n	800b244 <HAL_TIM_Base_Start_IT+0x80>
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	4a1f      	ldr	r2, [pc, #124]	@ (800b2a0 <HAL_TIM_Base_Start_IT+0xdc>)
 800b222:	4293      	cmp	r3, r2
 800b224:	d00e      	beq.n	800b244 <HAL_TIM_Base_Start_IT+0x80>
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	4a1e      	ldr	r2, [pc, #120]	@ (800b2a4 <HAL_TIM_Base_Start_IT+0xe0>)
 800b22c:	4293      	cmp	r3, r2
 800b22e:	d009      	beq.n	800b244 <HAL_TIM_Base_Start_IT+0x80>
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	4a1c      	ldr	r2, [pc, #112]	@ (800b2a8 <HAL_TIM_Base_Start_IT+0xe4>)
 800b236:	4293      	cmp	r3, r2
 800b238:	d004      	beq.n	800b244 <HAL_TIM_Base_Start_IT+0x80>
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	4a1b      	ldr	r2, [pc, #108]	@ (800b2ac <HAL_TIM_Base_Start_IT+0xe8>)
 800b240:	4293      	cmp	r3, r2
 800b242:	d115      	bne.n	800b270 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	689a      	ldr	r2, [r3, #8]
 800b24a:	4b19      	ldr	r3, [pc, #100]	@ (800b2b0 <HAL_TIM_Base_Start_IT+0xec>)
 800b24c:	4013      	ands	r3, r2
 800b24e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	2b06      	cmp	r3, #6
 800b254:	d015      	beq.n	800b282 <HAL_TIM_Base_Start_IT+0xbe>
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b25c:	d011      	beq.n	800b282 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	681a      	ldr	r2, [r3, #0]
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	f042 0201 	orr.w	r2, r2, #1
 800b26c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b26e:	e008      	b.n	800b282 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	681a      	ldr	r2, [r3, #0]
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	f042 0201 	orr.w	r2, r2, #1
 800b27e:	601a      	str	r2, [r3, #0]
 800b280:	e000      	b.n	800b284 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b282:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b284:	2300      	movs	r3, #0
}
 800b286:	4618      	mov	r0, r3
 800b288:	3714      	adds	r7, #20
 800b28a:	46bd      	mov	sp, r7
 800b28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b290:	4770      	bx	lr
 800b292:	bf00      	nop
 800b294:	40010000 	.word	0x40010000
 800b298:	40000400 	.word	0x40000400
 800b29c:	40000800 	.word	0x40000800
 800b2a0:	40000c00 	.word	0x40000c00
 800b2a4:	40010400 	.word	0x40010400
 800b2a8:	40014000 	.word	0x40014000
 800b2ac:	40001800 	.word	0x40001800
 800b2b0:	00010007 	.word	0x00010007

0800b2b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b084      	sub	sp, #16
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	68db      	ldr	r3, [r3, #12]
 800b2c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	691b      	ldr	r3, [r3, #16]
 800b2ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b2cc:	68bb      	ldr	r3, [r7, #8]
 800b2ce:	f003 0302 	and.w	r3, r3, #2
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d020      	beq.n	800b318 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	f003 0302 	and.w	r3, r3, #2
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d01b      	beq.n	800b318 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	f06f 0202 	mvn.w	r2, #2
 800b2e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	2201      	movs	r2, #1
 800b2ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	699b      	ldr	r3, [r3, #24]
 800b2f6:	f003 0303 	and.w	r3, r3, #3
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d003      	beq.n	800b306 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b2fe:	6878      	ldr	r0, [r7, #4]
 800b300:	f000 f8e9 	bl	800b4d6 <HAL_TIM_IC_CaptureCallback>
 800b304:	e005      	b.n	800b312 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b306:	6878      	ldr	r0, [r7, #4]
 800b308:	f000 f8db 	bl	800b4c2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b30c:	6878      	ldr	r0, [r7, #4]
 800b30e:	f000 f8ec 	bl	800b4ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	2200      	movs	r2, #0
 800b316:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b318:	68bb      	ldr	r3, [r7, #8]
 800b31a:	f003 0304 	and.w	r3, r3, #4
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d020      	beq.n	800b364 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	f003 0304 	and.w	r3, r3, #4
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d01b      	beq.n	800b364 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	f06f 0204 	mvn.w	r2, #4
 800b334:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	2202      	movs	r2, #2
 800b33a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	699b      	ldr	r3, [r3, #24]
 800b342:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b346:	2b00      	cmp	r3, #0
 800b348:	d003      	beq.n	800b352 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b34a:	6878      	ldr	r0, [r7, #4]
 800b34c:	f000 f8c3 	bl	800b4d6 <HAL_TIM_IC_CaptureCallback>
 800b350:	e005      	b.n	800b35e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b352:	6878      	ldr	r0, [r7, #4]
 800b354:	f000 f8b5 	bl	800b4c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b358:	6878      	ldr	r0, [r7, #4]
 800b35a:	f000 f8c6 	bl	800b4ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	2200      	movs	r2, #0
 800b362:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	f003 0308 	and.w	r3, r3, #8
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d020      	beq.n	800b3b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	f003 0308 	and.w	r3, r3, #8
 800b374:	2b00      	cmp	r3, #0
 800b376:	d01b      	beq.n	800b3b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	f06f 0208 	mvn.w	r2, #8
 800b380:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	2204      	movs	r2, #4
 800b386:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	69db      	ldr	r3, [r3, #28]
 800b38e:	f003 0303 	and.w	r3, r3, #3
 800b392:	2b00      	cmp	r3, #0
 800b394:	d003      	beq.n	800b39e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b396:	6878      	ldr	r0, [r7, #4]
 800b398:	f000 f89d 	bl	800b4d6 <HAL_TIM_IC_CaptureCallback>
 800b39c:	e005      	b.n	800b3aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b39e:	6878      	ldr	r0, [r7, #4]
 800b3a0:	f000 f88f 	bl	800b4c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b3a4:	6878      	ldr	r0, [r7, #4]
 800b3a6:	f000 f8a0 	bl	800b4ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b3b0:	68bb      	ldr	r3, [r7, #8]
 800b3b2:	f003 0310 	and.w	r3, r3, #16
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d020      	beq.n	800b3fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	f003 0310 	and.w	r3, r3, #16
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d01b      	beq.n	800b3fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	f06f 0210 	mvn.w	r2, #16
 800b3cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	2208      	movs	r2, #8
 800b3d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	69db      	ldr	r3, [r3, #28]
 800b3da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d003      	beq.n	800b3ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b3e2:	6878      	ldr	r0, [r7, #4]
 800b3e4:	f000 f877 	bl	800b4d6 <HAL_TIM_IC_CaptureCallback>
 800b3e8:	e005      	b.n	800b3f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b3ea:	6878      	ldr	r0, [r7, #4]
 800b3ec:	f000 f869 	bl	800b4c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b3f0:	6878      	ldr	r0, [r7, #4]
 800b3f2:	f000 f87a 	bl	800b4ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	2200      	movs	r2, #0
 800b3fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	f003 0301 	and.w	r3, r3, #1
 800b402:	2b00      	cmp	r3, #0
 800b404:	d00c      	beq.n	800b420 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	f003 0301 	and.w	r3, r3, #1
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d007      	beq.n	800b420 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	f06f 0201 	mvn.w	r2, #1
 800b418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b41a:	6878      	ldr	r0, [r7, #4]
 800b41c:	f7f5 ffe0 	bl	80013e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b420:	68bb      	ldr	r3, [r7, #8]
 800b422:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b426:	2b00      	cmp	r3, #0
 800b428:	d104      	bne.n	800b434 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b42a:	68bb      	ldr	r3, [r7, #8]
 800b42c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b430:	2b00      	cmp	r3, #0
 800b432:	d00c      	beq.n	800b44e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d007      	beq.n	800b44e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b446:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b448:	6878      	ldr	r0, [r7, #4]
 800b44a:	f000 f913 	bl	800b674 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b44e:	68bb      	ldr	r3, [r7, #8]
 800b450:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b454:	2b00      	cmp	r3, #0
 800b456:	d00c      	beq.n	800b472 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d007      	beq.n	800b472 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b46a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b46c:	6878      	ldr	r0, [r7, #4]
 800b46e:	f000 f90b 	bl	800b688 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b472:	68bb      	ldr	r3, [r7, #8]
 800b474:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d00c      	beq.n	800b496 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b482:	2b00      	cmp	r3, #0
 800b484:	d007      	beq.n	800b496 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b48e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b490:	6878      	ldr	r0, [r7, #4]
 800b492:	f000 f834 	bl	800b4fe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b496:	68bb      	ldr	r3, [r7, #8]
 800b498:	f003 0320 	and.w	r3, r3, #32
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d00c      	beq.n	800b4ba <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	f003 0320 	and.w	r3, r3, #32
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d007      	beq.n	800b4ba <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	f06f 0220 	mvn.w	r2, #32
 800b4b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b4b4:	6878      	ldr	r0, [r7, #4]
 800b4b6:	f000 f8d3 	bl	800b660 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b4ba:	bf00      	nop
 800b4bc:	3710      	adds	r7, #16
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	bd80      	pop	{r7, pc}

0800b4c2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b4c2:	b480      	push	{r7}
 800b4c4:	b083      	sub	sp, #12
 800b4c6:	af00      	add	r7, sp, #0
 800b4c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b4ca:	bf00      	nop
 800b4cc:	370c      	adds	r7, #12
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d4:	4770      	bx	lr

0800b4d6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b4d6:	b480      	push	{r7}
 800b4d8:	b083      	sub	sp, #12
 800b4da:	af00      	add	r7, sp, #0
 800b4dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b4de:	bf00      	nop
 800b4e0:	370c      	adds	r7, #12
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e8:	4770      	bx	lr

0800b4ea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b4ea:	b480      	push	{r7}
 800b4ec:	b083      	sub	sp, #12
 800b4ee:	af00      	add	r7, sp, #0
 800b4f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b4f2:	bf00      	nop
 800b4f4:	370c      	adds	r7, #12
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fc:	4770      	bx	lr

0800b4fe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b4fe:	b480      	push	{r7}
 800b500:	b083      	sub	sp, #12
 800b502:	af00      	add	r7, sp, #0
 800b504:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b506:	bf00      	nop
 800b508:	370c      	adds	r7, #12
 800b50a:	46bd      	mov	sp, r7
 800b50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b510:	4770      	bx	lr
	...

0800b514 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b514:	b480      	push	{r7}
 800b516:	b085      	sub	sp, #20
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]
 800b51c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	4a43      	ldr	r2, [pc, #268]	@ (800b634 <TIM_Base_SetConfig+0x120>)
 800b528:	4293      	cmp	r3, r2
 800b52a:	d013      	beq.n	800b554 <TIM_Base_SetConfig+0x40>
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b532:	d00f      	beq.n	800b554 <TIM_Base_SetConfig+0x40>
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	4a40      	ldr	r2, [pc, #256]	@ (800b638 <TIM_Base_SetConfig+0x124>)
 800b538:	4293      	cmp	r3, r2
 800b53a:	d00b      	beq.n	800b554 <TIM_Base_SetConfig+0x40>
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	4a3f      	ldr	r2, [pc, #252]	@ (800b63c <TIM_Base_SetConfig+0x128>)
 800b540:	4293      	cmp	r3, r2
 800b542:	d007      	beq.n	800b554 <TIM_Base_SetConfig+0x40>
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	4a3e      	ldr	r2, [pc, #248]	@ (800b640 <TIM_Base_SetConfig+0x12c>)
 800b548:	4293      	cmp	r3, r2
 800b54a:	d003      	beq.n	800b554 <TIM_Base_SetConfig+0x40>
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	4a3d      	ldr	r2, [pc, #244]	@ (800b644 <TIM_Base_SetConfig+0x130>)
 800b550:	4293      	cmp	r3, r2
 800b552:	d108      	bne.n	800b566 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b55a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	685b      	ldr	r3, [r3, #4]
 800b560:	68fa      	ldr	r2, [r7, #12]
 800b562:	4313      	orrs	r3, r2
 800b564:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	4a32      	ldr	r2, [pc, #200]	@ (800b634 <TIM_Base_SetConfig+0x120>)
 800b56a:	4293      	cmp	r3, r2
 800b56c:	d02b      	beq.n	800b5c6 <TIM_Base_SetConfig+0xb2>
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b574:	d027      	beq.n	800b5c6 <TIM_Base_SetConfig+0xb2>
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	4a2f      	ldr	r2, [pc, #188]	@ (800b638 <TIM_Base_SetConfig+0x124>)
 800b57a:	4293      	cmp	r3, r2
 800b57c:	d023      	beq.n	800b5c6 <TIM_Base_SetConfig+0xb2>
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	4a2e      	ldr	r2, [pc, #184]	@ (800b63c <TIM_Base_SetConfig+0x128>)
 800b582:	4293      	cmp	r3, r2
 800b584:	d01f      	beq.n	800b5c6 <TIM_Base_SetConfig+0xb2>
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	4a2d      	ldr	r2, [pc, #180]	@ (800b640 <TIM_Base_SetConfig+0x12c>)
 800b58a:	4293      	cmp	r3, r2
 800b58c:	d01b      	beq.n	800b5c6 <TIM_Base_SetConfig+0xb2>
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	4a2c      	ldr	r2, [pc, #176]	@ (800b644 <TIM_Base_SetConfig+0x130>)
 800b592:	4293      	cmp	r3, r2
 800b594:	d017      	beq.n	800b5c6 <TIM_Base_SetConfig+0xb2>
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	4a2b      	ldr	r2, [pc, #172]	@ (800b648 <TIM_Base_SetConfig+0x134>)
 800b59a:	4293      	cmp	r3, r2
 800b59c:	d013      	beq.n	800b5c6 <TIM_Base_SetConfig+0xb2>
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	4a2a      	ldr	r2, [pc, #168]	@ (800b64c <TIM_Base_SetConfig+0x138>)
 800b5a2:	4293      	cmp	r3, r2
 800b5a4:	d00f      	beq.n	800b5c6 <TIM_Base_SetConfig+0xb2>
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	4a29      	ldr	r2, [pc, #164]	@ (800b650 <TIM_Base_SetConfig+0x13c>)
 800b5aa:	4293      	cmp	r3, r2
 800b5ac:	d00b      	beq.n	800b5c6 <TIM_Base_SetConfig+0xb2>
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	4a28      	ldr	r2, [pc, #160]	@ (800b654 <TIM_Base_SetConfig+0x140>)
 800b5b2:	4293      	cmp	r3, r2
 800b5b4:	d007      	beq.n	800b5c6 <TIM_Base_SetConfig+0xb2>
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	4a27      	ldr	r2, [pc, #156]	@ (800b658 <TIM_Base_SetConfig+0x144>)
 800b5ba:	4293      	cmp	r3, r2
 800b5bc:	d003      	beq.n	800b5c6 <TIM_Base_SetConfig+0xb2>
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	4a26      	ldr	r2, [pc, #152]	@ (800b65c <TIM_Base_SetConfig+0x148>)
 800b5c2:	4293      	cmp	r3, r2
 800b5c4:	d108      	bne.n	800b5d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b5cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	68db      	ldr	r3, [r3, #12]
 800b5d2:	68fa      	ldr	r2, [r7, #12]
 800b5d4:	4313      	orrs	r3, r2
 800b5d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	695b      	ldr	r3, [r3, #20]
 800b5e2:	4313      	orrs	r3, r2
 800b5e4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b5e6:	683b      	ldr	r3, [r7, #0]
 800b5e8:	689a      	ldr	r2, [r3, #8]
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b5ee:	683b      	ldr	r3, [r7, #0]
 800b5f0:	681a      	ldr	r2, [r3, #0]
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	4a0e      	ldr	r2, [pc, #56]	@ (800b634 <TIM_Base_SetConfig+0x120>)
 800b5fa:	4293      	cmp	r3, r2
 800b5fc:	d003      	beq.n	800b606 <TIM_Base_SetConfig+0xf2>
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	4a10      	ldr	r2, [pc, #64]	@ (800b644 <TIM_Base_SetConfig+0x130>)
 800b602:	4293      	cmp	r3, r2
 800b604:	d103      	bne.n	800b60e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b606:	683b      	ldr	r3, [r7, #0]
 800b608:	691a      	ldr	r2, [r3, #16]
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	f043 0204 	orr.w	r2, r3, #4
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	2201      	movs	r2, #1
 800b61e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	68fa      	ldr	r2, [r7, #12]
 800b624:	601a      	str	r2, [r3, #0]
}
 800b626:	bf00      	nop
 800b628:	3714      	adds	r7, #20
 800b62a:	46bd      	mov	sp, r7
 800b62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b630:	4770      	bx	lr
 800b632:	bf00      	nop
 800b634:	40010000 	.word	0x40010000
 800b638:	40000400 	.word	0x40000400
 800b63c:	40000800 	.word	0x40000800
 800b640:	40000c00 	.word	0x40000c00
 800b644:	40010400 	.word	0x40010400
 800b648:	40014000 	.word	0x40014000
 800b64c:	40014400 	.word	0x40014400
 800b650:	40014800 	.word	0x40014800
 800b654:	40001800 	.word	0x40001800
 800b658:	40001c00 	.word	0x40001c00
 800b65c:	40002000 	.word	0x40002000

0800b660 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b660:	b480      	push	{r7}
 800b662:	b083      	sub	sp, #12
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b668:	bf00      	nop
 800b66a:	370c      	adds	r7, #12
 800b66c:	46bd      	mov	sp, r7
 800b66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b672:	4770      	bx	lr

0800b674 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b674:	b480      	push	{r7}
 800b676:	b083      	sub	sp, #12
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b67c:	bf00      	nop
 800b67e:	370c      	adds	r7, #12
 800b680:	46bd      	mov	sp, r7
 800b682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b686:	4770      	bx	lr

0800b688 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b688:	b480      	push	{r7}
 800b68a:	b083      	sub	sp, #12
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b690:	bf00      	nop
 800b692:	370c      	adds	r7, #12
 800b694:	46bd      	mov	sp, r7
 800b696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69a:	4770      	bx	lr

0800b69c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b69c:	b580      	push	{r7, lr}
 800b69e:	b082      	sub	sp, #8
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d101      	bne.n	800b6ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b6aa:	2301      	movs	r3, #1
 800b6ac:	e040      	b.n	800b730 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d106      	bne.n	800b6c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b6be:	6878      	ldr	r0, [r7, #4]
 800b6c0:	f7f6 fdd2 	bl	8002268 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	2224      	movs	r2, #36	@ 0x24
 800b6c8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	681a      	ldr	r2, [r3, #0]
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	f022 0201 	bic.w	r2, r2, #1
 800b6d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d002      	beq.n	800b6e8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800b6e2:	6878      	ldr	r0, [r7, #4]
 800b6e4:	f000 fb8e 	bl	800be04 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b6e8:	6878      	ldr	r0, [r7, #4]
 800b6ea:	f000 f927 	bl	800b93c <UART_SetConfig>
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	2b01      	cmp	r3, #1
 800b6f2:	d101      	bne.n	800b6f8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800b6f4:	2301      	movs	r3, #1
 800b6f6:	e01b      	b.n	800b730 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	685a      	ldr	r2, [r3, #4]
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b706:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	689a      	ldr	r2, [r3, #8]
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b716:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	681a      	ldr	r2, [r3, #0]
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	f042 0201 	orr.w	r2, r2, #1
 800b726:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b728:	6878      	ldr	r0, [r7, #4]
 800b72a:	f000 fc0d 	bl	800bf48 <UART_CheckIdleState>
 800b72e:	4603      	mov	r3, r0
}
 800b730:	4618      	mov	r0, r3
 800b732:	3708      	adds	r7, #8
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}

0800b738 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b08a      	sub	sp, #40	@ 0x28
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	60f8      	str	r0, [r7, #12]
 800b740:	60b9      	str	r1, [r7, #8]
 800b742:	4613      	mov	r3, r2
 800b744:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b74a:	2b20      	cmp	r3, #32
 800b74c:	d165      	bne.n	800b81a <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800b74e:	68bb      	ldr	r3, [r7, #8]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d002      	beq.n	800b75a <HAL_UART_Transmit_DMA+0x22>
 800b754:	88fb      	ldrh	r3, [r7, #6]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d101      	bne.n	800b75e <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800b75a:	2301      	movs	r3, #1
 800b75c:	e05e      	b.n	800b81c <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	68ba      	ldr	r2, [r7, #8]
 800b762:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	88fa      	ldrh	r2, [r7, #6]
 800b768:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	88fa      	ldrh	r2, [r7, #6]
 800b770:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	2200      	movs	r2, #0
 800b778:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	2221      	movs	r2, #33	@ 0x21
 800b780:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b786:	2b00      	cmp	r3, #0
 800b788:	d027      	beq.n	800b7da <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b78e:	4a25      	ldr	r2, [pc, #148]	@ (800b824 <HAL_UART_Transmit_DMA+0xec>)
 800b790:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b796:	4a24      	ldr	r2, [pc, #144]	@ (800b828 <HAL_UART_Transmit_DMA+0xf0>)
 800b798:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b79e:	4a23      	ldr	r2, [pc, #140]	@ (800b82c <HAL_UART_Transmit_DMA+0xf4>)
 800b7a0:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b7a6:	2200      	movs	r2, #0
 800b7a8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b7b2:	4619      	mov	r1, r3
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	3328      	adds	r3, #40	@ 0x28
 800b7ba:	461a      	mov	r2, r3
 800b7bc:	88fb      	ldrh	r3, [r7, #6]
 800b7be:	f7f9 ff55 	bl	800566c <HAL_DMA_Start_IT>
 800b7c2:	4603      	mov	r3, r0
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d008      	beq.n	800b7da <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	2210      	movs	r2, #16
 800b7cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	2220      	movs	r2, #32
 800b7d4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800b7d6:	2301      	movs	r3, #1
 800b7d8:	e020      	b.n	800b81c <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	2240      	movs	r2, #64	@ 0x40
 800b7e0:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	3308      	adds	r3, #8
 800b7e8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7ea:	697b      	ldr	r3, [r7, #20]
 800b7ec:	e853 3f00 	ldrex	r3, [r3]
 800b7f0:	613b      	str	r3, [r7, #16]
   return(result);
 800b7f2:	693b      	ldr	r3, [r7, #16]
 800b7f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7f8:	627b      	str	r3, [r7, #36]	@ 0x24
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	3308      	adds	r3, #8
 800b800:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b802:	623a      	str	r2, [r7, #32]
 800b804:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b806:	69f9      	ldr	r1, [r7, #28]
 800b808:	6a3a      	ldr	r2, [r7, #32]
 800b80a:	e841 2300 	strex	r3, r2, [r1]
 800b80e:	61bb      	str	r3, [r7, #24]
   return(result);
 800b810:	69bb      	ldr	r3, [r7, #24]
 800b812:	2b00      	cmp	r3, #0
 800b814:	d1e5      	bne.n	800b7e2 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800b816:	2300      	movs	r3, #0
 800b818:	e000      	b.n	800b81c <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800b81a:	2302      	movs	r3, #2
  }
}
 800b81c:	4618      	mov	r0, r3
 800b81e:	3728      	adds	r7, #40	@ 0x28
 800b820:	46bd      	mov	sp, r7
 800b822:	bd80      	pop	{r7, pc}
 800b824:	0800c1e5 	.word	0x0800c1e5
 800b828:	0800c27b 	.word	0x0800c27b
 800b82c:	0800c297 	.word	0x0800c297

0800b830 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 800b830:	b580      	push	{r7, lr}
 800b832:	b08e      	sub	sp, #56	@ 0x38
 800b834:	af00      	add	r7, sp, #0
 800b836:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b83e:	6a3b      	ldr	r3, [r7, #32]
 800b840:	e853 3f00 	ldrex	r3, [r3]
 800b844:	61fb      	str	r3, [r7, #28]
   return(result);
 800b846:	69fb      	ldr	r3, [r7, #28]
 800b848:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b84c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	461a      	mov	r2, r3
 800b854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b856:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b858:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b85a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b85c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b85e:	e841 2300 	strex	r3, r2, [r1]
 800b862:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b866:	2b00      	cmp	r3, #0
 800b868:	d1e6      	bne.n	800b838 <HAL_UART_AbortTransmit+0x8>

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	689b      	ldr	r3, [r3, #8]
 800b870:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b874:	2b80      	cmp	r3, #128	@ 0x80
 800b876:	d137      	bne.n	800b8e8 <HAL_UART_AbortTransmit+0xb8>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	3308      	adds	r3, #8
 800b87e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	e853 3f00 	ldrex	r3, [r3]
 800b886:	60bb      	str	r3, [r7, #8]
   return(result);
 800b888:	68bb      	ldr	r3, [r7, #8]
 800b88a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b88e:	633b      	str	r3, [r7, #48]	@ 0x30
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	3308      	adds	r3, #8
 800b896:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b898:	61ba      	str	r2, [r7, #24]
 800b89a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b89c:	6979      	ldr	r1, [r7, #20]
 800b89e:	69ba      	ldr	r2, [r7, #24]
 800b8a0:	e841 2300 	strex	r3, r2, [r1]
 800b8a4:	613b      	str	r3, [r7, #16]
   return(result);
 800b8a6:	693b      	ldr	r3, [r7, #16]
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d1e5      	bne.n	800b878 <HAL_UART_AbortTransmit+0x48>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d019      	beq.n	800b8e8 <HAL_UART_AbortTransmit+0xb8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	f7f9 ff33 	bl	800572c <HAL_DMA_Abort>
 800b8c6:	4603      	mov	r3, r0
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d00d      	beq.n	800b8e8 <HAL_UART_AbortTransmit+0xb8>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	f7fa f947 	bl	8005b64 <HAL_DMA_GetError>
 800b8d6:	4603      	mov	r3, r0
 800b8d8:	2b20      	cmp	r3, #32
 800b8da:	d105      	bne.n	800b8e8 <HAL_UART_AbortTransmit+0xb8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	2210      	movs	r2, #16
 800b8e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b8e4:	2303      	movs	r3, #3
 800b8e6:	e007      	b.n	800b8f8 <HAL_UART_AbortTransmit+0xc8>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0U;
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52


  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	2220      	movs	r2, #32
 800b8f4:	67da      	str	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800b8f6:	2300      	movs	r3, #0
}
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	3738      	adds	r7, #56	@ 0x38
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	bd80      	pop	{r7, pc}

0800b900 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b900:	b480      	push	{r7}
 800b902:	b083      	sub	sp, #12
 800b904:	af00      	add	r7, sp, #0
 800b906:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b908:	bf00      	nop
 800b90a:	370c      	adds	r7, #12
 800b90c:	46bd      	mov	sp, r7
 800b90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b912:	4770      	bx	lr

0800b914 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b914:	b480      	push	{r7}
 800b916:	b083      	sub	sp, #12
 800b918:	af00      	add	r7, sp, #0
 800b91a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800b91c:	bf00      	nop
 800b91e:	370c      	adds	r7, #12
 800b920:	46bd      	mov	sp, r7
 800b922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b926:	4770      	bx	lr

0800b928 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b928:	b480      	push	{r7}
 800b92a:	b083      	sub	sp, #12
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b930:	bf00      	nop
 800b932:	370c      	adds	r7, #12
 800b934:	46bd      	mov	sp, r7
 800b936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93a:	4770      	bx	lr

0800b93c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b088      	sub	sp, #32
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b944:	2300      	movs	r3, #0
 800b946:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	689a      	ldr	r2, [r3, #8]
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	691b      	ldr	r3, [r3, #16]
 800b950:	431a      	orrs	r2, r3
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	695b      	ldr	r3, [r3, #20]
 800b956:	431a      	orrs	r2, r3
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	69db      	ldr	r3, [r3, #28]
 800b95c:	4313      	orrs	r3, r2
 800b95e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	681a      	ldr	r2, [r3, #0]
 800b966:	4ba6      	ldr	r3, [pc, #664]	@ (800bc00 <UART_SetConfig+0x2c4>)
 800b968:	4013      	ands	r3, r2
 800b96a:	687a      	ldr	r2, [r7, #4]
 800b96c:	6812      	ldr	r2, [r2, #0]
 800b96e:	6979      	ldr	r1, [r7, #20]
 800b970:	430b      	orrs	r3, r1
 800b972:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	685b      	ldr	r3, [r3, #4]
 800b97a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	68da      	ldr	r2, [r3, #12]
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	430a      	orrs	r2, r1
 800b988:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	699b      	ldr	r3, [r3, #24]
 800b98e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	6a1b      	ldr	r3, [r3, #32]
 800b994:	697a      	ldr	r2, [r7, #20]
 800b996:	4313      	orrs	r3, r2
 800b998:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	689b      	ldr	r3, [r3, #8]
 800b9a0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	697a      	ldr	r2, [r7, #20]
 800b9aa:	430a      	orrs	r2, r1
 800b9ac:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	4a94      	ldr	r2, [pc, #592]	@ (800bc04 <UART_SetConfig+0x2c8>)
 800b9b4:	4293      	cmp	r3, r2
 800b9b6:	d120      	bne.n	800b9fa <UART_SetConfig+0xbe>
 800b9b8:	4b93      	ldr	r3, [pc, #588]	@ (800bc08 <UART_SetConfig+0x2cc>)
 800b9ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b9be:	f003 0303 	and.w	r3, r3, #3
 800b9c2:	2b03      	cmp	r3, #3
 800b9c4:	d816      	bhi.n	800b9f4 <UART_SetConfig+0xb8>
 800b9c6:	a201      	add	r2, pc, #4	@ (adr r2, 800b9cc <UART_SetConfig+0x90>)
 800b9c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9cc:	0800b9dd 	.word	0x0800b9dd
 800b9d0:	0800b9e9 	.word	0x0800b9e9
 800b9d4:	0800b9e3 	.word	0x0800b9e3
 800b9d8:	0800b9ef 	.word	0x0800b9ef
 800b9dc:	2301      	movs	r3, #1
 800b9de:	77fb      	strb	r3, [r7, #31]
 800b9e0:	e150      	b.n	800bc84 <UART_SetConfig+0x348>
 800b9e2:	2302      	movs	r3, #2
 800b9e4:	77fb      	strb	r3, [r7, #31]
 800b9e6:	e14d      	b.n	800bc84 <UART_SetConfig+0x348>
 800b9e8:	2304      	movs	r3, #4
 800b9ea:	77fb      	strb	r3, [r7, #31]
 800b9ec:	e14a      	b.n	800bc84 <UART_SetConfig+0x348>
 800b9ee:	2308      	movs	r3, #8
 800b9f0:	77fb      	strb	r3, [r7, #31]
 800b9f2:	e147      	b.n	800bc84 <UART_SetConfig+0x348>
 800b9f4:	2310      	movs	r3, #16
 800b9f6:	77fb      	strb	r3, [r7, #31]
 800b9f8:	e144      	b.n	800bc84 <UART_SetConfig+0x348>
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	4a83      	ldr	r2, [pc, #524]	@ (800bc0c <UART_SetConfig+0x2d0>)
 800ba00:	4293      	cmp	r3, r2
 800ba02:	d132      	bne.n	800ba6a <UART_SetConfig+0x12e>
 800ba04:	4b80      	ldr	r3, [pc, #512]	@ (800bc08 <UART_SetConfig+0x2cc>)
 800ba06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba0a:	f003 030c 	and.w	r3, r3, #12
 800ba0e:	2b0c      	cmp	r3, #12
 800ba10:	d828      	bhi.n	800ba64 <UART_SetConfig+0x128>
 800ba12:	a201      	add	r2, pc, #4	@ (adr r2, 800ba18 <UART_SetConfig+0xdc>)
 800ba14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba18:	0800ba4d 	.word	0x0800ba4d
 800ba1c:	0800ba65 	.word	0x0800ba65
 800ba20:	0800ba65 	.word	0x0800ba65
 800ba24:	0800ba65 	.word	0x0800ba65
 800ba28:	0800ba59 	.word	0x0800ba59
 800ba2c:	0800ba65 	.word	0x0800ba65
 800ba30:	0800ba65 	.word	0x0800ba65
 800ba34:	0800ba65 	.word	0x0800ba65
 800ba38:	0800ba53 	.word	0x0800ba53
 800ba3c:	0800ba65 	.word	0x0800ba65
 800ba40:	0800ba65 	.word	0x0800ba65
 800ba44:	0800ba65 	.word	0x0800ba65
 800ba48:	0800ba5f 	.word	0x0800ba5f
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	77fb      	strb	r3, [r7, #31]
 800ba50:	e118      	b.n	800bc84 <UART_SetConfig+0x348>
 800ba52:	2302      	movs	r3, #2
 800ba54:	77fb      	strb	r3, [r7, #31]
 800ba56:	e115      	b.n	800bc84 <UART_SetConfig+0x348>
 800ba58:	2304      	movs	r3, #4
 800ba5a:	77fb      	strb	r3, [r7, #31]
 800ba5c:	e112      	b.n	800bc84 <UART_SetConfig+0x348>
 800ba5e:	2308      	movs	r3, #8
 800ba60:	77fb      	strb	r3, [r7, #31]
 800ba62:	e10f      	b.n	800bc84 <UART_SetConfig+0x348>
 800ba64:	2310      	movs	r3, #16
 800ba66:	77fb      	strb	r3, [r7, #31]
 800ba68:	e10c      	b.n	800bc84 <UART_SetConfig+0x348>
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	4a68      	ldr	r2, [pc, #416]	@ (800bc10 <UART_SetConfig+0x2d4>)
 800ba70:	4293      	cmp	r3, r2
 800ba72:	d120      	bne.n	800bab6 <UART_SetConfig+0x17a>
 800ba74:	4b64      	ldr	r3, [pc, #400]	@ (800bc08 <UART_SetConfig+0x2cc>)
 800ba76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba7a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ba7e:	2b30      	cmp	r3, #48	@ 0x30
 800ba80:	d013      	beq.n	800baaa <UART_SetConfig+0x16e>
 800ba82:	2b30      	cmp	r3, #48	@ 0x30
 800ba84:	d814      	bhi.n	800bab0 <UART_SetConfig+0x174>
 800ba86:	2b20      	cmp	r3, #32
 800ba88:	d009      	beq.n	800ba9e <UART_SetConfig+0x162>
 800ba8a:	2b20      	cmp	r3, #32
 800ba8c:	d810      	bhi.n	800bab0 <UART_SetConfig+0x174>
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d002      	beq.n	800ba98 <UART_SetConfig+0x15c>
 800ba92:	2b10      	cmp	r3, #16
 800ba94:	d006      	beq.n	800baa4 <UART_SetConfig+0x168>
 800ba96:	e00b      	b.n	800bab0 <UART_SetConfig+0x174>
 800ba98:	2300      	movs	r3, #0
 800ba9a:	77fb      	strb	r3, [r7, #31]
 800ba9c:	e0f2      	b.n	800bc84 <UART_SetConfig+0x348>
 800ba9e:	2302      	movs	r3, #2
 800baa0:	77fb      	strb	r3, [r7, #31]
 800baa2:	e0ef      	b.n	800bc84 <UART_SetConfig+0x348>
 800baa4:	2304      	movs	r3, #4
 800baa6:	77fb      	strb	r3, [r7, #31]
 800baa8:	e0ec      	b.n	800bc84 <UART_SetConfig+0x348>
 800baaa:	2308      	movs	r3, #8
 800baac:	77fb      	strb	r3, [r7, #31]
 800baae:	e0e9      	b.n	800bc84 <UART_SetConfig+0x348>
 800bab0:	2310      	movs	r3, #16
 800bab2:	77fb      	strb	r3, [r7, #31]
 800bab4:	e0e6      	b.n	800bc84 <UART_SetConfig+0x348>
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	4a56      	ldr	r2, [pc, #344]	@ (800bc14 <UART_SetConfig+0x2d8>)
 800babc:	4293      	cmp	r3, r2
 800babe:	d120      	bne.n	800bb02 <UART_SetConfig+0x1c6>
 800bac0:	4b51      	ldr	r3, [pc, #324]	@ (800bc08 <UART_SetConfig+0x2cc>)
 800bac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bac6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800baca:	2bc0      	cmp	r3, #192	@ 0xc0
 800bacc:	d013      	beq.n	800baf6 <UART_SetConfig+0x1ba>
 800bace:	2bc0      	cmp	r3, #192	@ 0xc0
 800bad0:	d814      	bhi.n	800bafc <UART_SetConfig+0x1c0>
 800bad2:	2b80      	cmp	r3, #128	@ 0x80
 800bad4:	d009      	beq.n	800baea <UART_SetConfig+0x1ae>
 800bad6:	2b80      	cmp	r3, #128	@ 0x80
 800bad8:	d810      	bhi.n	800bafc <UART_SetConfig+0x1c0>
 800bada:	2b00      	cmp	r3, #0
 800badc:	d002      	beq.n	800bae4 <UART_SetConfig+0x1a8>
 800bade:	2b40      	cmp	r3, #64	@ 0x40
 800bae0:	d006      	beq.n	800baf0 <UART_SetConfig+0x1b4>
 800bae2:	e00b      	b.n	800bafc <UART_SetConfig+0x1c0>
 800bae4:	2300      	movs	r3, #0
 800bae6:	77fb      	strb	r3, [r7, #31]
 800bae8:	e0cc      	b.n	800bc84 <UART_SetConfig+0x348>
 800baea:	2302      	movs	r3, #2
 800baec:	77fb      	strb	r3, [r7, #31]
 800baee:	e0c9      	b.n	800bc84 <UART_SetConfig+0x348>
 800baf0:	2304      	movs	r3, #4
 800baf2:	77fb      	strb	r3, [r7, #31]
 800baf4:	e0c6      	b.n	800bc84 <UART_SetConfig+0x348>
 800baf6:	2308      	movs	r3, #8
 800baf8:	77fb      	strb	r3, [r7, #31]
 800bafa:	e0c3      	b.n	800bc84 <UART_SetConfig+0x348>
 800bafc:	2310      	movs	r3, #16
 800bafe:	77fb      	strb	r3, [r7, #31]
 800bb00:	e0c0      	b.n	800bc84 <UART_SetConfig+0x348>
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	4a44      	ldr	r2, [pc, #272]	@ (800bc18 <UART_SetConfig+0x2dc>)
 800bb08:	4293      	cmp	r3, r2
 800bb0a:	d125      	bne.n	800bb58 <UART_SetConfig+0x21c>
 800bb0c:	4b3e      	ldr	r3, [pc, #248]	@ (800bc08 <UART_SetConfig+0x2cc>)
 800bb0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bb1a:	d017      	beq.n	800bb4c <UART_SetConfig+0x210>
 800bb1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bb20:	d817      	bhi.n	800bb52 <UART_SetConfig+0x216>
 800bb22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb26:	d00b      	beq.n	800bb40 <UART_SetConfig+0x204>
 800bb28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb2c:	d811      	bhi.n	800bb52 <UART_SetConfig+0x216>
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d003      	beq.n	800bb3a <UART_SetConfig+0x1fe>
 800bb32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bb36:	d006      	beq.n	800bb46 <UART_SetConfig+0x20a>
 800bb38:	e00b      	b.n	800bb52 <UART_SetConfig+0x216>
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	77fb      	strb	r3, [r7, #31]
 800bb3e:	e0a1      	b.n	800bc84 <UART_SetConfig+0x348>
 800bb40:	2302      	movs	r3, #2
 800bb42:	77fb      	strb	r3, [r7, #31]
 800bb44:	e09e      	b.n	800bc84 <UART_SetConfig+0x348>
 800bb46:	2304      	movs	r3, #4
 800bb48:	77fb      	strb	r3, [r7, #31]
 800bb4a:	e09b      	b.n	800bc84 <UART_SetConfig+0x348>
 800bb4c:	2308      	movs	r3, #8
 800bb4e:	77fb      	strb	r3, [r7, #31]
 800bb50:	e098      	b.n	800bc84 <UART_SetConfig+0x348>
 800bb52:	2310      	movs	r3, #16
 800bb54:	77fb      	strb	r3, [r7, #31]
 800bb56:	e095      	b.n	800bc84 <UART_SetConfig+0x348>
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	4a2f      	ldr	r2, [pc, #188]	@ (800bc1c <UART_SetConfig+0x2e0>)
 800bb5e:	4293      	cmp	r3, r2
 800bb60:	d125      	bne.n	800bbae <UART_SetConfig+0x272>
 800bb62:	4b29      	ldr	r3, [pc, #164]	@ (800bc08 <UART_SetConfig+0x2cc>)
 800bb64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb68:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800bb6c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bb70:	d017      	beq.n	800bba2 <UART_SetConfig+0x266>
 800bb72:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bb76:	d817      	bhi.n	800bba8 <UART_SetConfig+0x26c>
 800bb78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bb7c:	d00b      	beq.n	800bb96 <UART_SetConfig+0x25a>
 800bb7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bb82:	d811      	bhi.n	800bba8 <UART_SetConfig+0x26c>
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d003      	beq.n	800bb90 <UART_SetConfig+0x254>
 800bb88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bb8c:	d006      	beq.n	800bb9c <UART_SetConfig+0x260>
 800bb8e:	e00b      	b.n	800bba8 <UART_SetConfig+0x26c>
 800bb90:	2301      	movs	r3, #1
 800bb92:	77fb      	strb	r3, [r7, #31]
 800bb94:	e076      	b.n	800bc84 <UART_SetConfig+0x348>
 800bb96:	2302      	movs	r3, #2
 800bb98:	77fb      	strb	r3, [r7, #31]
 800bb9a:	e073      	b.n	800bc84 <UART_SetConfig+0x348>
 800bb9c:	2304      	movs	r3, #4
 800bb9e:	77fb      	strb	r3, [r7, #31]
 800bba0:	e070      	b.n	800bc84 <UART_SetConfig+0x348>
 800bba2:	2308      	movs	r3, #8
 800bba4:	77fb      	strb	r3, [r7, #31]
 800bba6:	e06d      	b.n	800bc84 <UART_SetConfig+0x348>
 800bba8:	2310      	movs	r3, #16
 800bbaa:	77fb      	strb	r3, [r7, #31]
 800bbac:	e06a      	b.n	800bc84 <UART_SetConfig+0x348>
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	4a1b      	ldr	r2, [pc, #108]	@ (800bc20 <UART_SetConfig+0x2e4>)
 800bbb4:	4293      	cmp	r3, r2
 800bbb6:	d138      	bne.n	800bc2a <UART_SetConfig+0x2ee>
 800bbb8:	4b13      	ldr	r3, [pc, #76]	@ (800bc08 <UART_SetConfig+0x2cc>)
 800bbba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbbe:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800bbc2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800bbc6:	d017      	beq.n	800bbf8 <UART_SetConfig+0x2bc>
 800bbc8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800bbcc:	d82a      	bhi.n	800bc24 <UART_SetConfig+0x2e8>
 800bbce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bbd2:	d00b      	beq.n	800bbec <UART_SetConfig+0x2b0>
 800bbd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bbd8:	d824      	bhi.n	800bc24 <UART_SetConfig+0x2e8>
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d003      	beq.n	800bbe6 <UART_SetConfig+0x2aa>
 800bbde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bbe2:	d006      	beq.n	800bbf2 <UART_SetConfig+0x2b6>
 800bbe4:	e01e      	b.n	800bc24 <UART_SetConfig+0x2e8>
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	77fb      	strb	r3, [r7, #31]
 800bbea:	e04b      	b.n	800bc84 <UART_SetConfig+0x348>
 800bbec:	2302      	movs	r3, #2
 800bbee:	77fb      	strb	r3, [r7, #31]
 800bbf0:	e048      	b.n	800bc84 <UART_SetConfig+0x348>
 800bbf2:	2304      	movs	r3, #4
 800bbf4:	77fb      	strb	r3, [r7, #31]
 800bbf6:	e045      	b.n	800bc84 <UART_SetConfig+0x348>
 800bbf8:	2308      	movs	r3, #8
 800bbfa:	77fb      	strb	r3, [r7, #31]
 800bbfc:	e042      	b.n	800bc84 <UART_SetConfig+0x348>
 800bbfe:	bf00      	nop
 800bc00:	efff69f3 	.word	0xefff69f3
 800bc04:	40011000 	.word	0x40011000
 800bc08:	40023800 	.word	0x40023800
 800bc0c:	40004400 	.word	0x40004400
 800bc10:	40004800 	.word	0x40004800
 800bc14:	40004c00 	.word	0x40004c00
 800bc18:	40005000 	.word	0x40005000
 800bc1c:	40011400 	.word	0x40011400
 800bc20:	40007800 	.word	0x40007800
 800bc24:	2310      	movs	r3, #16
 800bc26:	77fb      	strb	r3, [r7, #31]
 800bc28:	e02c      	b.n	800bc84 <UART_SetConfig+0x348>
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	4a72      	ldr	r2, [pc, #456]	@ (800bdf8 <UART_SetConfig+0x4bc>)
 800bc30:	4293      	cmp	r3, r2
 800bc32:	d125      	bne.n	800bc80 <UART_SetConfig+0x344>
 800bc34:	4b71      	ldr	r3, [pc, #452]	@ (800bdfc <UART_SetConfig+0x4c0>)
 800bc36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc3a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800bc3e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800bc42:	d017      	beq.n	800bc74 <UART_SetConfig+0x338>
 800bc44:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800bc48:	d817      	bhi.n	800bc7a <UART_SetConfig+0x33e>
 800bc4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bc4e:	d00b      	beq.n	800bc68 <UART_SetConfig+0x32c>
 800bc50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bc54:	d811      	bhi.n	800bc7a <UART_SetConfig+0x33e>
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d003      	beq.n	800bc62 <UART_SetConfig+0x326>
 800bc5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bc5e:	d006      	beq.n	800bc6e <UART_SetConfig+0x332>
 800bc60:	e00b      	b.n	800bc7a <UART_SetConfig+0x33e>
 800bc62:	2300      	movs	r3, #0
 800bc64:	77fb      	strb	r3, [r7, #31]
 800bc66:	e00d      	b.n	800bc84 <UART_SetConfig+0x348>
 800bc68:	2302      	movs	r3, #2
 800bc6a:	77fb      	strb	r3, [r7, #31]
 800bc6c:	e00a      	b.n	800bc84 <UART_SetConfig+0x348>
 800bc6e:	2304      	movs	r3, #4
 800bc70:	77fb      	strb	r3, [r7, #31]
 800bc72:	e007      	b.n	800bc84 <UART_SetConfig+0x348>
 800bc74:	2308      	movs	r3, #8
 800bc76:	77fb      	strb	r3, [r7, #31]
 800bc78:	e004      	b.n	800bc84 <UART_SetConfig+0x348>
 800bc7a:	2310      	movs	r3, #16
 800bc7c:	77fb      	strb	r3, [r7, #31]
 800bc7e:	e001      	b.n	800bc84 <UART_SetConfig+0x348>
 800bc80:	2310      	movs	r3, #16
 800bc82:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	69db      	ldr	r3, [r3, #28]
 800bc88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bc8c:	d15b      	bne.n	800bd46 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800bc8e:	7ffb      	ldrb	r3, [r7, #31]
 800bc90:	2b08      	cmp	r3, #8
 800bc92:	d828      	bhi.n	800bce6 <UART_SetConfig+0x3aa>
 800bc94:	a201      	add	r2, pc, #4	@ (adr r2, 800bc9c <UART_SetConfig+0x360>)
 800bc96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc9a:	bf00      	nop
 800bc9c:	0800bcc1 	.word	0x0800bcc1
 800bca0:	0800bcc9 	.word	0x0800bcc9
 800bca4:	0800bcd1 	.word	0x0800bcd1
 800bca8:	0800bce7 	.word	0x0800bce7
 800bcac:	0800bcd7 	.word	0x0800bcd7
 800bcb0:	0800bce7 	.word	0x0800bce7
 800bcb4:	0800bce7 	.word	0x0800bce7
 800bcb8:	0800bce7 	.word	0x0800bce7
 800bcbc:	0800bcdf 	.word	0x0800bcdf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bcc0:	f7fc fb88 	bl	80083d4 <HAL_RCC_GetPCLK1Freq>
 800bcc4:	61b8      	str	r0, [r7, #24]
        break;
 800bcc6:	e013      	b.n	800bcf0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bcc8:	f7fc fb98 	bl	80083fc <HAL_RCC_GetPCLK2Freq>
 800bccc:	61b8      	str	r0, [r7, #24]
        break;
 800bcce:	e00f      	b.n	800bcf0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bcd0:	4b4b      	ldr	r3, [pc, #300]	@ (800be00 <UART_SetConfig+0x4c4>)
 800bcd2:	61bb      	str	r3, [r7, #24]
        break;
 800bcd4:	e00c      	b.n	800bcf0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bcd6:	f7fc faab 	bl	8008230 <HAL_RCC_GetSysClockFreq>
 800bcda:	61b8      	str	r0, [r7, #24]
        break;
 800bcdc:	e008      	b.n	800bcf0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bcde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bce2:	61bb      	str	r3, [r7, #24]
        break;
 800bce4:	e004      	b.n	800bcf0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800bce6:	2300      	movs	r3, #0
 800bce8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800bcea:	2301      	movs	r3, #1
 800bcec:	77bb      	strb	r3, [r7, #30]
        break;
 800bcee:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bcf0:	69bb      	ldr	r3, [r7, #24]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d074      	beq.n	800bde0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800bcf6:	69bb      	ldr	r3, [r7, #24]
 800bcf8:	005a      	lsls	r2, r3, #1
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	685b      	ldr	r3, [r3, #4]
 800bcfe:	085b      	lsrs	r3, r3, #1
 800bd00:	441a      	add	r2, r3
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	685b      	ldr	r3, [r3, #4]
 800bd06:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd0a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bd0c:	693b      	ldr	r3, [r7, #16]
 800bd0e:	2b0f      	cmp	r3, #15
 800bd10:	d916      	bls.n	800bd40 <UART_SetConfig+0x404>
 800bd12:	693b      	ldr	r3, [r7, #16]
 800bd14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd18:	d212      	bcs.n	800bd40 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bd1a:	693b      	ldr	r3, [r7, #16]
 800bd1c:	b29b      	uxth	r3, r3
 800bd1e:	f023 030f 	bic.w	r3, r3, #15
 800bd22:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bd24:	693b      	ldr	r3, [r7, #16]
 800bd26:	085b      	lsrs	r3, r3, #1
 800bd28:	b29b      	uxth	r3, r3
 800bd2a:	f003 0307 	and.w	r3, r3, #7
 800bd2e:	b29a      	uxth	r2, r3
 800bd30:	89fb      	ldrh	r3, [r7, #14]
 800bd32:	4313      	orrs	r3, r2
 800bd34:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	89fa      	ldrh	r2, [r7, #14]
 800bd3c:	60da      	str	r2, [r3, #12]
 800bd3e:	e04f      	b.n	800bde0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800bd40:	2301      	movs	r3, #1
 800bd42:	77bb      	strb	r3, [r7, #30]
 800bd44:	e04c      	b.n	800bde0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bd46:	7ffb      	ldrb	r3, [r7, #31]
 800bd48:	2b08      	cmp	r3, #8
 800bd4a:	d828      	bhi.n	800bd9e <UART_SetConfig+0x462>
 800bd4c:	a201      	add	r2, pc, #4	@ (adr r2, 800bd54 <UART_SetConfig+0x418>)
 800bd4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd52:	bf00      	nop
 800bd54:	0800bd79 	.word	0x0800bd79
 800bd58:	0800bd81 	.word	0x0800bd81
 800bd5c:	0800bd89 	.word	0x0800bd89
 800bd60:	0800bd9f 	.word	0x0800bd9f
 800bd64:	0800bd8f 	.word	0x0800bd8f
 800bd68:	0800bd9f 	.word	0x0800bd9f
 800bd6c:	0800bd9f 	.word	0x0800bd9f
 800bd70:	0800bd9f 	.word	0x0800bd9f
 800bd74:	0800bd97 	.word	0x0800bd97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bd78:	f7fc fb2c 	bl	80083d4 <HAL_RCC_GetPCLK1Freq>
 800bd7c:	61b8      	str	r0, [r7, #24]
        break;
 800bd7e:	e013      	b.n	800bda8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bd80:	f7fc fb3c 	bl	80083fc <HAL_RCC_GetPCLK2Freq>
 800bd84:	61b8      	str	r0, [r7, #24]
        break;
 800bd86:	e00f      	b.n	800bda8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bd88:	4b1d      	ldr	r3, [pc, #116]	@ (800be00 <UART_SetConfig+0x4c4>)
 800bd8a:	61bb      	str	r3, [r7, #24]
        break;
 800bd8c:	e00c      	b.n	800bda8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bd8e:	f7fc fa4f 	bl	8008230 <HAL_RCC_GetSysClockFreq>
 800bd92:	61b8      	str	r0, [r7, #24]
        break;
 800bd94:	e008      	b.n	800bda8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bd96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bd9a:	61bb      	str	r3, [r7, #24]
        break;
 800bd9c:	e004      	b.n	800bda8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800bd9e:	2300      	movs	r3, #0
 800bda0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800bda2:	2301      	movs	r3, #1
 800bda4:	77bb      	strb	r3, [r7, #30]
        break;
 800bda6:	bf00      	nop
    }

    if (pclk != 0U)
 800bda8:	69bb      	ldr	r3, [r7, #24]
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d018      	beq.n	800bde0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	685b      	ldr	r3, [r3, #4]
 800bdb2:	085a      	lsrs	r2, r3, #1
 800bdb4:	69bb      	ldr	r3, [r7, #24]
 800bdb6:	441a      	add	r2, r3
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	685b      	ldr	r3, [r3, #4]
 800bdbc:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdc0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bdc2:	693b      	ldr	r3, [r7, #16]
 800bdc4:	2b0f      	cmp	r3, #15
 800bdc6:	d909      	bls.n	800bddc <UART_SetConfig+0x4a0>
 800bdc8:	693b      	ldr	r3, [r7, #16]
 800bdca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bdce:	d205      	bcs.n	800bddc <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bdd0:	693b      	ldr	r3, [r7, #16]
 800bdd2:	b29a      	uxth	r2, r3
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	60da      	str	r2, [r3, #12]
 800bdda:	e001      	b.n	800bde0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800bddc:	2301      	movs	r3, #1
 800bdde:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	2200      	movs	r2, #0
 800bde4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	2200      	movs	r2, #0
 800bdea:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800bdec:	7fbb      	ldrb	r3, [r7, #30]
}
 800bdee:	4618      	mov	r0, r3
 800bdf0:	3720      	adds	r7, #32
 800bdf2:	46bd      	mov	sp, r7
 800bdf4:	bd80      	pop	{r7, pc}
 800bdf6:	bf00      	nop
 800bdf8:	40007c00 	.word	0x40007c00
 800bdfc:	40023800 	.word	0x40023800
 800be00:	00f42400 	.word	0x00f42400

0800be04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800be04:	b480      	push	{r7}
 800be06:	b083      	sub	sp, #12
 800be08:	af00      	add	r7, sp, #0
 800be0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be10:	f003 0308 	and.w	r3, r3, #8
 800be14:	2b00      	cmp	r3, #0
 800be16:	d00a      	beq.n	800be2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	685b      	ldr	r3, [r3, #4]
 800be1e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	430a      	orrs	r2, r1
 800be2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be32:	f003 0301 	and.w	r3, r3, #1
 800be36:	2b00      	cmp	r3, #0
 800be38:	d00a      	beq.n	800be50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	685b      	ldr	r3, [r3, #4]
 800be40:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	430a      	orrs	r2, r1
 800be4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be54:	f003 0302 	and.w	r3, r3, #2
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d00a      	beq.n	800be72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	685b      	ldr	r3, [r3, #4]
 800be62:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	430a      	orrs	r2, r1
 800be70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be76:	f003 0304 	and.w	r3, r3, #4
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d00a      	beq.n	800be94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	685b      	ldr	r3, [r3, #4]
 800be84:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	430a      	orrs	r2, r1
 800be92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be98:	f003 0310 	and.w	r3, r3, #16
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d00a      	beq.n	800beb6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	689b      	ldr	r3, [r3, #8]
 800bea6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	430a      	orrs	r2, r1
 800beb4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800beba:	f003 0320 	and.w	r3, r3, #32
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d00a      	beq.n	800bed8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	689b      	ldr	r3, [r3, #8]
 800bec8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	430a      	orrs	r2, r1
 800bed6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bedc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d01a      	beq.n	800bf1a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	685b      	ldr	r3, [r3, #4]
 800beea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	430a      	orrs	r2, r1
 800bef8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800befe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bf02:	d10a      	bne.n	800bf1a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	685b      	ldr	r3, [r3, #4]
 800bf0a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	430a      	orrs	r2, r1
 800bf18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d00a      	beq.n	800bf3c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	685b      	ldr	r3, [r3, #4]
 800bf2c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	430a      	orrs	r2, r1
 800bf3a:	605a      	str	r2, [r3, #4]
  }
}
 800bf3c:	bf00      	nop
 800bf3e:	370c      	adds	r7, #12
 800bf40:	46bd      	mov	sp, r7
 800bf42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf46:	4770      	bx	lr

0800bf48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b08c      	sub	sp, #48	@ 0x30
 800bf4c:	af02      	add	r7, sp, #8
 800bf4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	2200      	movs	r2, #0
 800bf54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bf58:	f7f8 fd66 	bl	8004a28 <HAL_GetTick>
 800bf5c:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	f003 0308 	and.w	r3, r3, #8
 800bf68:	2b08      	cmp	r3, #8
 800bf6a:	d12e      	bne.n	800bfca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bf6c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bf70:	9300      	str	r3, [sp, #0]
 800bf72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf74:	2200      	movs	r2, #0
 800bf76:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bf7a:	6878      	ldr	r0, [r7, #4]
 800bf7c:	f000 f83b 	bl	800bff6 <UART_WaitOnFlagUntilTimeout>
 800bf80:	4603      	mov	r3, r0
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d021      	beq.n	800bfca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf8c:	693b      	ldr	r3, [r7, #16]
 800bf8e:	e853 3f00 	ldrex	r3, [r3]
 800bf92:	60fb      	str	r3, [r7, #12]
   return(result);
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bf9a:	623b      	str	r3, [r7, #32]
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	461a      	mov	r2, r3
 800bfa2:	6a3b      	ldr	r3, [r7, #32]
 800bfa4:	61fb      	str	r3, [r7, #28]
 800bfa6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfa8:	69b9      	ldr	r1, [r7, #24]
 800bfaa:	69fa      	ldr	r2, [r7, #28]
 800bfac:	e841 2300 	strex	r3, r2, [r1]
 800bfb0:	617b      	str	r3, [r7, #20]
   return(result);
 800bfb2:	697b      	ldr	r3, [r7, #20]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d1e6      	bne.n	800bf86 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	2220      	movs	r2, #32
 800bfbc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	2200      	movs	r2, #0
 800bfc2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bfc6:	2303      	movs	r3, #3
 800bfc8:	e011      	b.n	800bfee <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	2220      	movs	r2, #32
 800bfce:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	2220      	movs	r2, #32
 800bfd4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	2200      	movs	r2, #0
 800bfdc:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800bfec:	2300      	movs	r3, #0
}
 800bfee:	4618      	mov	r0, r3
 800bff0:	3728      	adds	r7, #40	@ 0x28
 800bff2:	46bd      	mov	sp, r7
 800bff4:	bd80      	pop	{r7, pc}

0800bff6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bff6:	b580      	push	{r7, lr}
 800bff8:	b084      	sub	sp, #16
 800bffa:	af00      	add	r7, sp, #0
 800bffc:	60f8      	str	r0, [r7, #12]
 800bffe:	60b9      	str	r1, [r7, #8]
 800c000:	603b      	str	r3, [r7, #0]
 800c002:	4613      	mov	r3, r2
 800c004:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c006:	e04f      	b.n	800c0a8 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c008:	69bb      	ldr	r3, [r7, #24]
 800c00a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c00e:	d04b      	beq.n	800c0a8 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c010:	f7f8 fd0a 	bl	8004a28 <HAL_GetTick>
 800c014:	4602      	mov	r2, r0
 800c016:	683b      	ldr	r3, [r7, #0]
 800c018:	1ad3      	subs	r3, r2, r3
 800c01a:	69ba      	ldr	r2, [r7, #24]
 800c01c:	429a      	cmp	r2, r3
 800c01e:	d302      	bcc.n	800c026 <UART_WaitOnFlagUntilTimeout+0x30>
 800c020:	69bb      	ldr	r3, [r7, #24]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d101      	bne.n	800c02a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c026:	2303      	movs	r3, #3
 800c028:	e04e      	b.n	800c0c8 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	f003 0304 	and.w	r3, r3, #4
 800c034:	2b00      	cmp	r3, #0
 800c036:	d037      	beq.n	800c0a8 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c038:	68bb      	ldr	r3, [r7, #8]
 800c03a:	2b80      	cmp	r3, #128	@ 0x80
 800c03c:	d034      	beq.n	800c0a8 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c03e:	68bb      	ldr	r3, [r7, #8]
 800c040:	2b40      	cmp	r3, #64	@ 0x40
 800c042:	d031      	beq.n	800c0a8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	69db      	ldr	r3, [r3, #28]
 800c04a:	f003 0308 	and.w	r3, r3, #8
 800c04e:	2b08      	cmp	r3, #8
 800c050:	d110      	bne.n	800c074 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	2208      	movs	r2, #8
 800c058:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c05a:	68f8      	ldr	r0, [r7, #12]
 800c05c:	f000 f85e 	bl	800c11c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	2208      	movs	r2, #8
 800c064:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	2200      	movs	r2, #0
 800c06c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800c070:	2301      	movs	r3, #1
 800c072:	e029      	b.n	800c0c8 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	69db      	ldr	r3, [r3, #28]
 800c07a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c07e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c082:	d111      	bne.n	800c0a8 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c08c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c08e:	68f8      	ldr	r0, [r7, #12]
 800c090:	f000 f844 	bl	800c11c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	2220      	movs	r2, #32
 800c098:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	2200      	movs	r2, #0
 800c0a0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800c0a4:	2303      	movs	r3, #3
 800c0a6:	e00f      	b.n	800c0c8 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	69da      	ldr	r2, [r3, #28]
 800c0ae:	68bb      	ldr	r3, [r7, #8]
 800c0b0:	4013      	ands	r3, r2
 800c0b2:	68ba      	ldr	r2, [r7, #8]
 800c0b4:	429a      	cmp	r2, r3
 800c0b6:	bf0c      	ite	eq
 800c0b8:	2301      	moveq	r3, #1
 800c0ba:	2300      	movne	r3, #0
 800c0bc:	b2db      	uxtb	r3, r3
 800c0be:	461a      	mov	r2, r3
 800c0c0:	79fb      	ldrb	r3, [r7, #7]
 800c0c2:	429a      	cmp	r2, r3
 800c0c4:	d0a0      	beq.n	800c008 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c0c6:	2300      	movs	r3, #0
}
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	3710      	adds	r7, #16
 800c0cc:	46bd      	mov	sp, r7
 800c0ce:	bd80      	pop	{r7, pc}

0800c0d0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c0d0:	b480      	push	{r7}
 800c0d2:	b089      	sub	sp, #36	@ 0x24
 800c0d4:	af00      	add	r7, sp, #0
 800c0d6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	e853 3f00 	ldrex	r3, [r3]
 800c0e4:	60bb      	str	r3, [r7, #8]
   return(result);
 800c0e6:	68bb      	ldr	r3, [r7, #8]
 800c0e8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c0ec:	61fb      	str	r3, [r7, #28]
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	461a      	mov	r2, r3
 800c0f4:	69fb      	ldr	r3, [r7, #28]
 800c0f6:	61bb      	str	r3, [r7, #24]
 800c0f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0fa:	6979      	ldr	r1, [r7, #20]
 800c0fc:	69ba      	ldr	r2, [r7, #24]
 800c0fe:	e841 2300 	strex	r3, r2, [r1]
 800c102:	613b      	str	r3, [r7, #16]
   return(result);
 800c104:	693b      	ldr	r3, [r7, #16]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d1e6      	bne.n	800c0d8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	2220      	movs	r2, #32
 800c10e:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800c110:	bf00      	nop
 800c112:	3724      	adds	r7, #36	@ 0x24
 800c114:	46bd      	mov	sp, r7
 800c116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11a:	4770      	bx	lr

0800c11c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c11c:	b480      	push	{r7}
 800c11e:	b095      	sub	sp, #84	@ 0x54
 800c120:	af00      	add	r7, sp, #0
 800c122:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c12a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c12c:	e853 3f00 	ldrex	r3, [r3]
 800c130:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c134:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c138:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	461a      	mov	r2, r3
 800c140:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c142:	643b      	str	r3, [r7, #64]	@ 0x40
 800c144:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c146:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c148:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c14a:	e841 2300 	strex	r3, r2, [r1]
 800c14e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c150:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c152:	2b00      	cmp	r3, #0
 800c154:	d1e6      	bne.n	800c124 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	3308      	adds	r3, #8
 800c15c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c15e:	6a3b      	ldr	r3, [r7, #32]
 800c160:	e853 3f00 	ldrex	r3, [r3]
 800c164:	61fb      	str	r3, [r7, #28]
   return(result);
 800c166:	69fb      	ldr	r3, [r7, #28]
 800c168:	f023 0301 	bic.w	r3, r3, #1
 800c16c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	3308      	adds	r3, #8
 800c174:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c176:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c178:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c17a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c17c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c17e:	e841 2300 	strex	r3, r2, [r1]
 800c182:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c186:	2b00      	cmp	r3, #0
 800c188:	d1e5      	bne.n	800c156 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c18e:	2b01      	cmp	r3, #1
 800c190:	d118      	bne.n	800c1c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	e853 3f00 	ldrex	r3, [r3]
 800c19e:	60bb      	str	r3, [r7, #8]
   return(result);
 800c1a0:	68bb      	ldr	r3, [r7, #8]
 800c1a2:	f023 0310 	bic.w	r3, r3, #16
 800c1a6:	647b      	str	r3, [r7, #68]	@ 0x44
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	461a      	mov	r2, r3
 800c1ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c1b0:	61bb      	str	r3, [r7, #24]
 800c1b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1b4:	6979      	ldr	r1, [r7, #20]
 800c1b6:	69ba      	ldr	r2, [r7, #24]
 800c1b8:	e841 2300 	strex	r3, r2, [r1]
 800c1bc:	613b      	str	r3, [r7, #16]
   return(result);
 800c1be:	693b      	ldr	r3, [r7, #16]
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d1e6      	bne.n	800c192 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	2220      	movs	r2, #32
 800c1c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800c1d8:	bf00      	nop
 800c1da:	3754      	adds	r7, #84	@ 0x54
 800c1dc:	46bd      	mov	sp, r7
 800c1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e2:	4770      	bx	lr

0800c1e4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c1e4:	b580      	push	{r7, lr}
 800c1e6:	b090      	sub	sp, #64	@ 0x40
 800c1e8:	af00      	add	r7, sp, #0
 800c1ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1f0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	69db      	ldr	r3, [r3, #28]
 800c1f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c1fa:	d037      	beq.n	800c26c <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800c1fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1fe:	2200      	movs	r2, #0
 800c200:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c204:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	3308      	adds	r3, #8
 800c20a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c20c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c20e:	e853 3f00 	ldrex	r3, [r3]
 800c212:	623b      	str	r3, [r7, #32]
   return(result);
 800c214:	6a3b      	ldr	r3, [r7, #32]
 800c216:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c21a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c21c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	3308      	adds	r3, #8
 800c222:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c224:	633a      	str	r2, [r7, #48]	@ 0x30
 800c226:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c228:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c22a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c22c:	e841 2300 	strex	r3, r2, [r1]
 800c230:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c234:	2b00      	cmp	r3, #0
 800c236:	d1e5      	bne.n	800c204 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c238:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c23e:	693b      	ldr	r3, [r7, #16]
 800c240:	e853 3f00 	ldrex	r3, [r3]
 800c244:	60fb      	str	r3, [r7, #12]
   return(result);
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c24c:	637b      	str	r3, [r7, #52]	@ 0x34
 800c24e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	461a      	mov	r2, r3
 800c254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c256:	61fb      	str	r3, [r7, #28]
 800c258:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c25a:	69b9      	ldr	r1, [r7, #24]
 800c25c:	69fa      	ldr	r2, [r7, #28]
 800c25e:	e841 2300 	strex	r3, r2, [r1]
 800c262:	617b      	str	r3, [r7, #20]
   return(result);
 800c264:	697b      	ldr	r3, [r7, #20]
 800c266:	2b00      	cmp	r3, #0
 800c268:	d1e6      	bne.n	800c238 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c26a:	e002      	b.n	800c272 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800c26c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c26e:	f7ff fb47 	bl	800b900 <HAL_UART_TxCpltCallback>
}
 800c272:	bf00      	nop
 800c274:	3740      	adds	r7, #64	@ 0x40
 800c276:	46bd      	mov	sp, r7
 800c278:	bd80      	pop	{r7, pc}

0800c27a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c27a:	b580      	push	{r7, lr}
 800c27c:	b084      	sub	sp, #16
 800c27e:	af00      	add	r7, sp, #0
 800c280:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c286:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800c288:	68f8      	ldr	r0, [r7, #12]
 800c28a:	f7ff fb43 	bl	800b914 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c28e:	bf00      	nop
 800c290:	3710      	adds	r7, #16
 800c292:	46bd      	mov	sp, r7
 800c294:	bd80      	pop	{r7, pc}

0800c296 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c296:	b580      	push	{r7, lr}
 800c298:	b086      	sub	sp, #24
 800c29a:	af00      	add	r7, sp, #0
 800c29c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2a2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800c2a4:	697b      	ldr	r3, [r7, #20]
 800c2a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c2a8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800c2aa:	697b      	ldr	r3, [r7, #20]
 800c2ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2b0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800c2b2:	697b      	ldr	r3, [r7, #20]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	689b      	ldr	r3, [r3, #8]
 800c2b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c2bc:	2b80      	cmp	r3, #128	@ 0x80
 800c2be:	d109      	bne.n	800c2d4 <UART_DMAError+0x3e>
 800c2c0:	693b      	ldr	r3, [r7, #16]
 800c2c2:	2b21      	cmp	r3, #33	@ 0x21
 800c2c4:	d106      	bne.n	800c2d4 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800c2c6:	697b      	ldr	r3, [r7, #20]
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800c2ce:	6978      	ldr	r0, [r7, #20]
 800c2d0:	f7ff fefe 	bl	800c0d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800c2d4:	697b      	ldr	r3, [r7, #20]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	689b      	ldr	r3, [r3, #8]
 800c2da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2de:	2b40      	cmp	r3, #64	@ 0x40
 800c2e0:	d109      	bne.n	800c2f6 <UART_DMAError+0x60>
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	2b22      	cmp	r3, #34	@ 0x22
 800c2e6:	d106      	bne.n	800c2f6 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800c2e8:	697b      	ldr	r3, [r7, #20]
 800c2ea:	2200      	movs	r2, #0
 800c2ec:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800c2f0:	6978      	ldr	r0, [r7, #20]
 800c2f2:	f7ff ff13 	bl	800c11c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c2f6:	697b      	ldr	r3, [r7, #20]
 800c2f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c2fc:	f043 0210 	orr.w	r2, r3, #16
 800c300:	697b      	ldr	r3, [r7, #20]
 800c302:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c306:	6978      	ldr	r0, [r7, #20]
 800c308:	f7ff fb0e 	bl	800b928 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c30c:	bf00      	nop
 800c30e:	3718      	adds	r7, #24
 800c310:	46bd      	mov	sp, r7
 800c312:	bd80      	pop	{r7, pc}

0800c314 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 800c314:	b480      	push	{r7}
 800c316:	b083      	sub	sp, #12
 800c318:	af00      	add	r7, sp, #0
 800c31a:	6078      	str	r0, [r7, #4]
 800c31c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800c31e:	683b      	ldr	r3, [r7, #0]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d121      	bne.n	800c36a <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	681a      	ldr	r2, [r3, #0]
 800c32a:	4b27      	ldr	r3, [pc, #156]	@ (800c3c8 <FMC_SDRAM_Init+0xb4>)
 800c32c:	4013      	ands	r3, r2
 800c32e:	683a      	ldr	r2, [r7, #0]
 800c330:	6851      	ldr	r1, [r2, #4]
 800c332:	683a      	ldr	r2, [r7, #0]
 800c334:	6892      	ldr	r2, [r2, #8]
 800c336:	4311      	orrs	r1, r2
 800c338:	683a      	ldr	r2, [r7, #0]
 800c33a:	68d2      	ldr	r2, [r2, #12]
 800c33c:	4311      	orrs	r1, r2
 800c33e:	683a      	ldr	r2, [r7, #0]
 800c340:	6912      	ldr	r2, [r2, #16]
 800c342:	4311      	orrs	r1, r2
 800c344:	683a      	ldr	r2, [r7, #0]
 800c346:	6952      	ldr	r2, [r2, #20]
 800c348:	4311      	orrs	r1, r2
 800c34a:	683a      	ldr	r2, [r7, #0]
 800c34c:	6992      	ldr	r2, [r2, #24]
 800c34e:	4311      	orrs	r1, r2
 800c350:	683a      	ldr	r2, [r7, #0]
 800c352:	69d2      	ldr	r2, [r2, #28]
 800c354:	4311      	orrs	r1, r2
 800c356:	683a      	ldr	r2, [r7, #0]
 800c358:	6a12      	ldr	r2, [r2, #32]
 800c35a:	4311      	orrs	r1, r2
 800c35c:	683a      	ldr	r2, [r7, #0]
 800c35e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800c360:	430a      	orrs	r2, r1
 800c362:	431a      	orrs	r2, r3
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	601a      	str	r2, [r3, #0]
 800c368:	e026      	b.n	800c3b8 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800c372:	683b      	ldr	r3, [r7, #0]
 800c374:	69d9      	ldr	r1, [r3, #28]
 800c376:	683b      	ldr	r3, [r7, #0]
 800c378:	6a1b      	ldr	r3, [r3, #32]
 800c37a:	4319      	orrs	r1, r3
 800c37c:	683b      	ldr	r3, [r7, #0]
 800c37e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c380:	430b      	orrs	r3, r1
 800c382:	431a      	orrs	r2, r3
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	685a      	ldr	r2, [r3, #4]
 800c38c:	4b0e      	ldr	r3, [pc, #56]	@ (800c3c8 <FMC_SDRAM_Init+0xb4>)
 800c38e:	4013      	ands	r3, r2
 800c390:	683a      	ldr	r2, [r7, #0]
 800c392:	6851      	ldr	r1, [r2, #4]
 800c394:	683a      	ldr	r2, [r7, #0]
 800c396:	6892      	ldr	r2, [r2, #8]
 800c398:	4311      	orrs	r1, r2
 800c39a:	683a      	ldr	r2, [r7, #0]
 800c39c:	68d2      	ldr	r2, [r2, #12]
 800c39e:	4311      	orrs	r1, r2
 800c3a0:	683a      	ldr	r2, [r7, #0]
 800c3a2:	6912      	ldr	r2, [r2, #16]
 800c3a4:	4311      	orrs	r1, r2
 800c3a6:	683a      	ldr	r2, [r7, #0]
 800c3a8:	6952      	ldr	r2, [r2, #20]
 800c3aa:	4311      	orrs	r1, r2
 800c3ac:	683a      	ldr	r2, [r7, #0]
 800c3ae:	6992      	ldr	r2, [r2, #24]
 800c3b0:	430a      	orrs	r2, r1
 800c3b2:	431a      	orrs	r2, r3
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800c3b8:	2300      	movs	r3, #0
}
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	370c      	adds	r7, #12
 800c3be:	46bd      	mov	sp, r7
 800c3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c4:	4770      	bx	lr
 800c3c6:	bf00      	nop
 800c3c8:	ffff8000 	.word	0xffff8000

0800c3cc <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800c3cc:	b480      	push	{r7}
 800c3ce:	b085      	sub	sp, #20
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	60f8      	str	r0, [r7, #12]
 800c3d4:	60b9      	str	r1, [r7, #8]
 800c3d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d128      	bne.n	800c430 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	689b      	ldr	r3, [r3, #8]
 800c3e2:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800c3e6:	68bb      	ldr	r3, [r7, #8]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	1e59      	subs	r1, r3, #1
 800c3ec:	68bb      	ldr	r3, [r7, #8]
 800c3ee:	685b      	ldr	r3, [r3, #4]
 800c3f0:	3b01      	subs	r3, #1
 800c3f2:	011b      	lsls	r3, r3, #4
 800c3f4:	4319      	orrs	r1, r3
 800c3f6:	68bb      	ldr	r3, [r7, #8]
 800c3f8:	689b      	ldr	r3, [r3, #8]
 800c3fa:	3b01      	subs	r3, #1
 800c3fc:	021b      	lsls	r3, r3, #8
 800c3fe:	4319      	orrs	r1, r3
 800c400:	68bb      	ldr	r3, [r7, #8]
 800c402:	68db      	ldr	r3, [r3, #12]
 800c404:	3b01      	subs	r3, #1
 800c406:	031b      	lsls	r3, r3, #12
 800c408:	4319      	orrs	r1, r3
 800c40a:	68bb      	ldr	r3, [r7, #8]
 800c40c:	691b      	ldr	r3, [r3, #16]
 800c40e:	3b01      	subs	r3, #1
 800c410:	041b      	lsls	r3, r3, #16
 800c412:	4319      	orrs	r1, r3
 800c414:	68bb      	ldr	r3, [r7, #8]
 800c416:	695b      	ldr	r3, [r3, #20]
 800c418:	3b01      	subs	r3, #1
 800c41a:	051b      	lsls	r3, r3, #20
 800c41c:	4319      	orrs	r1, r3
 800c41e:	68bb      	ldr	r3, [r7, #8]
 800c420:	699b      	ldr	r3, [r3, #24]
 800c422:	3b01      	subs	r3, #1
 800c424:	061b      	lsls	r3, r3, #24
 800c426:	430b      	orrs	r3, r1
 800c428:	431a      	orrs	r2, r3
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	609a      	str	r2, [r3, #8]
 800c42e:	e02d      	b.n	800c48c <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	689a      	ldr	r2, [r3, #8]
 800c434:	4b19      	ldr	r3, [pc, #100]	@ (800c49c <FMC_SDRAM_Timing_Init+0xd0>)
 800c436:	4013      	ands	r3, r2
 800c438:	68ba      	ldr	r2, [r7, #8]
 800c43a:	68d2      	ldr	r2, [r2, #12]
 800c43c:	3a01      	subs	r2, #1
 800c43e:	0311      	lsls	r1, r2, #12
 800c440:	68ba      	ldr	r2, [r7, #8]
 800c442:	6952      	ldr	r2, [r2, #20]
 800c444:	3a01      	subs	r2, #1
 800c446:	0512      	lsls	r2, r2, #20
 800c448:	430a      	orrs	r2, r1
 800c44a:	431a      	orrs	r2, r3
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	68db      	ldr	r3, [r3, #12]
 800c454:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800c458:	68bb      	ldr	r3, [r7, #8]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	1e59      	subs	r1, r3, #1
 800c45e:	68bb      	ldr	r3, [r7, #8]
 800c460:	685b      	ldr	r3, [r3, #4]
 800c462:	3b01      	subs	r3, #1
 800c464:	011b      	lsls	r3, r3, #4
 800c466:	4319      	orrs	r1, r3
 800c468:	68bb      	ldr	r3, [r7, #8]
 800c46a:	689b      	ldr	r3, [r3, #8]
 800c46c:	3b01      	subs	r3, #1
 800c46e:	021b      	lsls	r3, r3, #8
 800c470:	4319      	orrs	r1, r3
 800c472:	68bb      	ldr	r3, [r7, #8]
 800c474:	691b      	ldr	r3, [r3, #16]
 800c476:	3b01      	subs	r3, #1
 800c478:	041b      	lsls	r3, r3, #16
 800c47a:	4319      	orrs	r1, r3
 800c47c:	68bb      	ldr	r3, [r7, #8]
 800c47e:	699b      	ldr	r3, [r3, #24]
 800c480:	3b01      	subs	r3, #1
 800c482:	061b      	lsls	r3, r3, #24
 800c484:	430b      	orrs	r3, r1
 800c486:	431a      	orrs	r2, r3
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800c48c:	2300      	movs	r3, #0
}
 800c48e:	4618      	mov	r0, r3
 800c490:	3714      	adds	r7, #20
 800c492:	46bd      	mov	sp, r7
 800c494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c498:	4770      	bx	lr
 800c49a:	bf00      	nop
 800c49c:	ff0f0fff 	.word	0xff0f0fff

0800c4a0 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800c4a0:	b084      	sub	sp, #16
 800c4a2:	b480      	push	{r7}
 800c4a4:	b085      	sub	sp, #20
 800c4a6:	af00      	add	r7, sp, #0
 800c4a8:	6078      	str	r0, [r7, #4]
 800c4aa:	f107 001c 	add.w	r0, r7, #28
 800c4ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800c4b6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800c4b8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800c4ba:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800c4bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800c4be:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800c4c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800c4c2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800c4c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800c4c6:	431a      	orrs	r2, r3
             Init.ClockDiv
 800c4c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800c4ca:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800c4cc:	68fa      	ldr	r2, [r7, #12]
 800c4ce:	4313      	orrs	r3, r2
 800c4d0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	685a      	ldr	r2, [r3, #4]
 800c4d6:	4b07      	ldr	r3, [pc, #28]	@ (800c4f4 <SDMMC_Init+0x54>)
 800c4d8:	4013      	ands	r3, r2
 800c4da:	68fa      	ldr	r2, [r7, #12]
 800c4dc:	431a      	orrs	r2, r3
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800c4e2:	2300      	movs	r3, #0
}
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	3714      	adds	r7, #20
 800c4e8:	46bd      	mov	sp, r7
 800c4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ee:	b004      	add	sp, #16
 800c4f0:	4770      	bx	lr
 800c4f2:	bf00      	nop
 800c4f4:	ffff8100 	.word	0xffff8100

0800c4f8 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800c4f8:	b480      	push	{r7}
 800c4fa:	b083      	sub	sp, #12
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800c506:	4618      	mov	r0, r3
 800c508:	370c      	adds	r7, #12
 800c50a:	46bd      	mov	sp, r7
 800c50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c510:	4770      	bx	lr

0800c512 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 800c512:	b480      	push	{r7}
 800c514:	b083      	sub	sp, #12
 800c516:	af00      	add	r7, sp, #0
 800c518:	6078      	str	r0, [r7, #4]
 800c51a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 800c51c:	683b      	ldr	r3, [r7, #0]
 800c51e:	681a      	ldr	r2, [r3, #0]
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800c526:	2300      	movs	r3, #0
}
 800c528:	4618      	mov	r0, r3
 800c52a:	370c      	adds	r7, #12
 800c52c:	46bd      	mov	sp, r7
 800c52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c532:	4770      	bx	lr

0800c534 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800c534:	b480      	push	{r7}
 800c536:	b083      	sub	sp, #12
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	2203      	movs	r2, #3
 800c540:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800c542:	2300      	movs	r3, #0
}
 800c544:	4618      	mov	r0, r3
 800c546:	370c      	adds	r7, #12
 800c548:	46bd      	mov	sp, r7
 800c54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54e:	4770      	bx	lr

0800c550 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800c550:	b480      	push	{r7}
 800c552:	b083      	sub	sp, #12
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	f003 0303 	and.w	r3, r3, #3
}
 800c560:	4618      	mov	r0, r3
 800c562:	370c      	adds	r7, #12
 800c564:	46bd      	mov	sp, r7
 800c566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56a:	4770      	bx	lr

0800c56c <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800c56c:	b480      	push	{r7}
 800c56e:	b085      	sub	sp, #20
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]
 800c574:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800c576:	2300      	movs	r3, #0
 800c578:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800c57a:	683b      	ldr	r3, [r7, #0]
 800c57c:	681a      	ldr	r2, [r3, #0]
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800c582:	683b      	ldr	r3, [r7, #0]
 800c584:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800c586:	683b      	ldr	r3, [r7, #0]
 800c588:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800c58a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800c58c:	683b      	ldr	r3, [r7, #0]
 800c58e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800c590:	431a      	orrs	r2, r3
                       Command->CPSM);
 800c592:	683b      	ldr	r3, [r7, #0]
 800c594:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800c596:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800c598:	68fa      	ldr	r2, [r7, #12]
 800c59a:	4313      	orrs	r3, r2
 800c59c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	68da      	ldr	r2, [r3, #12]
 800c5a2:	4b06      	ldr	r3, [pc, #24]	@ (800c5bc <SDMMC_SendCommand+0x50>)
 800c5a4:	4013      	ands	r3, r2
 800c5a6:	68fa      	ldr	r2, [r7, #12]
 800c5a8:	431a      	orrs	r2, r3
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800c5ae:	2300      	movs	r3, #0
}
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	3714      	adds	r7, #20
 800c5b4:	46bd      	mov	sp, r7
 800c5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ba:	4770      	bx	lr
 800c5bc:	fffff000 	.word	0xfffff000

0800c5c0 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800c5c0:	b480      	push	{r7}
 800c5c2:	b083      	sub	sp, #12
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	691b      	ldr	r3, [r3, #16]
 800c5cc:	b2db      	uxtb	r3, r3
}
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	370c      	adds	r7, #12
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d8:	4770      	bx	lr

0800c5da <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800c5da:	b480      	push	{r7}
 800c5dc:	b085      	sub	sp, #20
 800c5de:	af00      	add	r7, sp, #0
 800c5e0:	6078      	str	r0, [r7, #4]
 800c5e2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	3314      	adds	r3, #20
 800c5e8:	461a      	mov	r2, r3
 800c5ea:	683b      	ldr	r3, [r7, #0]
 800c5ec:	4413      	add	r3, r2
 800c5ee:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	681b      	ldr	r3, [r3, #0]
}  
 800c5f4:	4618      	mov	r0, r3
 800c5f6:	3714      	adds	r7, #20
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5fe:	4770      	bx	lr

0800c600 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800c600:	b480      	push	{r7}
 800c602:	b085      	sub	sp, #20
 800c604:	af00      	add	r7, sp, #0
 800c606:	6078      	str	r0, [r7, #4]
 800c608:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800c60a:	2300      	movs	r3, #0
 800c60c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800c60e:	683b      	ldr	r3, [r7, #0]
 800c610:	681a      	ldr	r2, [r3, #0]
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800c616:	683b      	ldr	r3, [r7, #0]
 800c618:	685a      	ldr	r2, [r3, #4]
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800c61e:	683b      	ldr	r3, [r7, #0]
 800c620:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800c626:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800c628:	683b      	ldr	r3, [r7, #0]
 800c62a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800c62c:	431a      	orrs	r2, r3
                       Data->DPSM);
 800c62e:	683b      	ldr	r3, [r7, #0]
 800c630:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800c632:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800c634:	68fa      	ldr	r2, [r7, #12]
 800c636:	4313      	orrs	r3, r2
 800c638:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c63e:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	431a      	orrs	r2, r3
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800c64a:	2300      	movs	r3, #0

}
 800c64c:	4618      	mov	r0, r3
 800c64e:	3714      	adds	r7, #20
 800c650:	46bd      	mov	sp, r7
 800c652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c656:	4770      	bx	lr

0800c658 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	b088      	sub	sp, #32
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
 800c660:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800c662:	683b      	ldr	r3, [r7, #0]
 800c664:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800c666:	2310      	movs	r3, #16
 800c668:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c66a:	2340      	movs	r3, #64	@ 0x40
 800c66c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c66e:	2300      	movs	r3, #0
 800c670:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c672:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c676:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c678:	f107 0308 	add.w	r3, r7, #8
 800c67c:	4619      	mov	r1, r3
 800c67e:	6878      	ldr	r0, [r7, #4]
 800c680:	f7ff ff74 	bl	800c56c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800c684:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c688:	2110      	movs	r1, #16
 800c68a:	6878      	ldr	r0, [r7, #4]
 800c68c:	f000 fa1a 	bl	800cac4 <SDMMC_GetCmdResp1>
 800c690:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c692:	69fb      	ldr	r3, [r7, #28]
}
 800c694:	4618      	mov	r0, r3
 800c696:	3720      	adds	r7, #32
 800c698:	46bd      	mov	sp, r7
 800c69a:	bd80      	pop	{r7, pc}

0800c69c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800c69c:	b580      	push	{r7, lr}
 800c69e:	b088      	sub	sp, #32
 800c6a0:	af00      	add	r7, sp, #0
 800c6a2:	6078      	str	r0, [r7, #4]
 800c6a4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800c6a6:	683b      	ldr	r3, [r7, #0]
 800c6a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800c6aa:	2311      	movs	r3, #17
 800c6ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c6ae:	2340      	movs	r3, #64	@ 0x40
 800c6b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c6b2:	2300      	movs	r3, #0
 800c6b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c6b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c6ba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c6bc:	f107 0308 	add.w	r3, r7, #8
 800c6c0:	4619      	mov	r1, r3
 800c6c2:	6878      	ldr	r0, [r7, #4]
 800c6c4:	f7ff ff52 	bl	800c56c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800c6c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c6cc:	2111      	movs	r1, #17
 800c6ce:	6878      	ldr	r0, [r7, #4]
 800c6d0:	f000 f9f8 	bl	800cac4 <SDMMC_GetCmdResp1>
 800c6d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c6d6:	69fb      	ldr	r3, [r7, #28]
}
 800c6d8:	4618      	mov	r0, r3
 800c6da:	3720      	adds	r7, #32
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	bd80      	pop	{r7, pc}

0800c6e0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b088      	sub	sp, #32
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	6078      	str	r0, [r7, #4]
 800c6e8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800c6ea:	683b      	ldr	r3, [r7, #0]
 800c6ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800c6ee:	2312      	movs	r3, #18
 800c6f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c6f2:	2340      	movs	r3, #64	@ 0x40
 800c6f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c6fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c6fe:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c700:	f107 0308 	add.w	r3, r7, #8
 800c704:	4619      	mov	r1, r3
 800c706:	6878      	ldr	r0, [r7, #4]
 800c708:	f7ff ff30 	bl	800c56c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800c70c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c710:	2112      	movs	r1, #18
 800c712:	6878      	ldr	r0, [r7, #4]
 800c714:	f000 f9d6 	bl	800cac4 <SDMMC_GetCmdResp1>
 800c718:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c71a:	69fb      	ldr	r3, [r7, #28]
}
 800c71c:	4618      	mov	r0, r3
 800c71e:	3720      	adds	r7, #32
 800c720:	46bd      	mov	sp, r7
 800c722:	bd80      	pop	{r7, pc}

0800c724 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800c724:	b580      	push	{r7, lr}
 800c726:	b088      	sub	sp, #32
 800c728:	af00      	add	r7, sp, #0
 800c72a:	6078      	str	r0, [r7, #4]
 800c72c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800c72e:	683b      	ldr	r3, [r7, #0]
 800c730:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800c732:	2318      	movs	r3, #24
 800c734:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c736:	2340      	movs	r3, #64	@ 0x40
 800c738:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c73a:	2300      	movs	r3, #0
 800c73c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c73e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c742:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c744:	f107 0308 	add.w	r3, r7, #8
 800c748:	4619      	mov	r1, r3
 800c74a:	6878      	ldr	r0, [r7, #4]
 800c74c:	f7ff ff0e 	bl	800c56c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800c750:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c754:	2118      	movs	r1, #24
 800c756:	6878      	ldr	r0, [r7, #4]
 800c758:	f000 f9b4 	bl	800cac4 <SDMMC_GetCmdResp1>
 800c75c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c75e:	69fb      	ldr	r3, [r7, #28]
}
 800c760:	4618      	mov	r0, r3
 800c762:	3720      	adds	r7, #32
 800c764:	46bd      	mov	sp, r7
 800c766:	bd80      	pop	{r7, pc}

0800c768 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800c768:	b580      	push	{r7, lr}
 800c76a:	b088      	sub	sp, #32
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	6078      	str	r0, [r7, #4]
 800c770:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800c772:	683b      	ldr	r3, [r7, #0]
 800c774:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800c776:	2319      	movs	r3, #25
 800c778:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c77a:	2340      	movs	r3, #64	@ 0x40
 800c77c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c77e:	2300      	movs	r3, #0
 800c780:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c782:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c786:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c788:	f107 0308 	add.w	r3, r7, #8
 800c78c:	4619      	mov	r1, r3
 800c78e:	6878      	ldr	r0, [r7, #4]
 800c790:	f7ff feec 	bl	800c56c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800c794:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c798:	2119      	movs	r1, #25
 800c79a:	6878      	ldr	r0, [r7, #4]
 800c79c:	f000 f992 	bl	800cac4 <SDMMC_GetCmdResp1>
 800c7a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c7a2:	69fb      	ldr	r3, [r7, #28]
}
 800c7a4:	4618      	mov	r0, r3
 800c7a6:	3720      	adds	r7, #32
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	bd80      	pop	{r7, pc}

0800c7ac <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800c7ac:	b580      	push	{r7, lr}
 800c7ae:	b088      	sub	sp, #32
 800c7b0:	af00      	add	r7, sp, #0
 800c7b2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800c7b8:	230c      	movs	r3, #12
 800c7ba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c7bc:	2340      	movs	r3, #64	@ 0x40
 800c7be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c7c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c7c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c7ca:	f107 0308 	add.w	r3, r7, #8
 800c7ce:	4619      	mov	r1, r3
 800c7d0:	6878      	ldr	r0, [r7, #4]
 800c7d2:	f7ff fecb 	bl	800c56c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800c7d6:	4a05      	ldr	r2, [pc, #20]	@ (800c7ec <SDMMC_CmdStopTransfer+0x40>)
 800c7d8:	210c      	movs	r1, #12
 800c7da:	6878      	ldr	r0, [r7, #4]
 800c7dc:	f000 f972 	bl	800cac4 <SDMMC_GetCmdResp1>
 800c7e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c7e2:	69fb      	ldr	r3, [r7, #28]
}
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	3720      	adds	r7, #32
 800c7e8:	46bd      	mov	sp, r7
 800c7ea:	bd80      	pop	{r7, pc}
 800c7ec:	05f5e100 	.word	0x05f5e100

0800c7f0 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800c7f0:	b580      	push	{r7, lr}
 800c7f2:	b08a      	sub	sp, #40	@ 0x28
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	60f8      	str	r0, [r7, #12]
 800c7f8:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800c7fc:	683b      	ldr	r3, [r7, #0]
 800c7fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800c800:	2307      	movs	r3, #7
 800c802:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c804:	2340      	movs	r3, #64	@ 0x40
 800c806:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c808:	2300      	movs	r3, #0
 800c80a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c80c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c810:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c812:	f107 0310 	add.w	r3, r7, #16
 800c816:	4619      	mov	r1, r3
 800c818:	68f8      	ldr	r0, [r7, #12]
 800c81a:	f7ff fea7 	bl	800c56c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800c81e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c822:	2107      	movs	r1, #7
 800c824:	68f8      	ldr	r0, [r7, #12]
 800c826:	f000 f94d 	bl	800cac4 <SDMMC_GetCmdResp1>
 800c82a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800c82c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c82e:	4618      	mov	r0, r3
 800c830:	3728      	adds	r7, #40	@ 0x28
 800c832:	46bd      	mov	sp, r7
 800c834:	bd80      	pop	{r7, pc}

0800c836 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800c836:	b580      	push	{r7, lr}
 800c838:	b088      	sub	sp, #32
 800c83a:	af00      	add	r7, sp, #0
 800c83c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800c83e:	2300      	movs	r3, #0
 800c840:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800c842:	2300      	movs	r3, #0
 800c844:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800c846:	2300      	movs	r3, #0
 800c848:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c84a:	2300      	movs	r3, #0
 800c84c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c84e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c852:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c854:	f107 0308 	add.w	r3, r7, #8
 800c858:	4619      	mov	r1, r3
 800c85a:	6878      	ldr	r0, [r7, #4]
 800c85c:	f7ff fe86 	bl	800c56c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800c860:	6878      	ldr	r0, [r7, #4]
 800c862:	f000 fb67 	bl	800cf34 <SDMMC_GetCmdError>
 800c866:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c868:	69fb      	ldr	r3, [r7, #28]
}
 800c86a:	4618      	mov	r0, r3
 800c86c:	3720      	adds	r7, #32
 800c86e:	46bd      	mov	sp, r7
 800c870:	bd80      	pop	{r7, pc}

0800c872 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800c872:	b580      	push	{r7, lr}
 800c874:	b088      	sub	sp, #32
 800c876:	af00      	add	r7, sp, #0
 800c878:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800c87a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800c87e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800c880:	2308      	movs	r3, #8
 800c882:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c884:	2340      	movs	r3, #64	@ 0x40
 800c886:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c888:	2300      	movs	r3, #0
 800c88a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c88c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c890:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c892:	f107 0308 	add.w	r3, r7, #8
 800c896:	4619      	mov	r1, r3
 800c898:	6878      	ldr	r0, [r7, #4]
 800c89a:	f7ff fe67 	bl	800c56c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800c89e:	6878      	ldr	r0, [r7, #4]
 800c8a0:	f000 fafa 	bl	800ce98 <SDMMC_GetCmdResp7>
 800c8a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c8a6:	69fb      	ldr	r3, [r7, #28]
}
 800c8a8:	4618      	mov	r0, r3
 800c8aa:	3720      	adds	r7, #32
 800c8ac:	46bd      	mov	sp, r7
 800c8ae:	bd80      	pop	{r7, pc}

0800c8b0 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c8b0:	b580      	push	{r7, lr}
 800c8b2:	b088      	sub	sp, #32
 800c8b4:	af00      	add	r7, sp, #0
 800c8b6:	6078      	str	r0, [r7, #4]
 800c8b8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800c8ba:	683b      	ldr	r3, [r7, #0]
 800c8bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800c8be:	2337      	movs	r3, #55	@ 0x37
 800c8c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c8c2:	2340      	movs	r3, #64	@ 0x40
 800c8c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c8c6:	2300      	movs	r3, #0
 800c8c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c8ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c8ce:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c8d0:	f107 0308 	add.w	r3, r7, #8
 800c8d4:	4619      	mov	r1, r3
 800c8d6:	6878      	ldr	r0, [r7, #4]
 800c8d8:	f7ff fe48 	bl	800c56c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800c8dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c8e0:	2137      	movs	r1, #55	@ 0x37
 800c8e2:	6878      	ldr	r0, [r7, #4]
 800c8e4:	f000 f8ee 	bl	800cac4 <SDMMC_GetCmdResp1>
 800c8e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c8ea:	69fb      	ldr	r3, [r7, #28]
}
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	3720      	adds	r7, #32
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	bd80      	pop	{r7, pc}

0800c8f4 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b088      	sub	sp, #32
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	6078      	str	r0, [r7, #4]
 800c8fc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800c8fe:	683a      	ldr	r2, [r7, #0]
 800c900:	4b0d      	ldr	r3, [pc, #52]	@ (800c938 <SDMMC_CmdAppOperCommand+0x44>)
 800c902:	4313      	orrs	r3, r2
 800c904:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800c906:	2329      	movs	r3, #41	@ 0x29
 800c908:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c90a:	2340      	movs	r3, #64	@ 0x40
 800c90c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c90e:	2300      	movs	r3, #0
 800c910:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c912:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c916:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c918:	f107 0308 	add.w	r3, r7, #8
 800c91c:	4619      	mov	r1, r3
 800c91e:	6878      	ldr	r0, [r7, #4]
 800c920:	f7ff fe24 	bl	800c56c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800c924:	6878      	ldr	r0, [r7, #4]
 800c926:	f000 fa03 	bl	800cd30 <SDMMC_GetCmdResp3>
 800c92a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c92c:	69fb      	ldr	r3, [r7, #28]
}
 800c92e:	4618      	mov	r0, r3
 800c930:	3720      	adds	r7, #32
 800c932:	46bd      	mov	sp, r7
 800c934:	bd80      	pop	{r7, pc}
 800c936:	bf00      	nop
 800c938:	80100000 	.word	0x80100000

0800c93c <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800c93c:	b580      	push	{r7, lr}
 800c93e:	b088      	sub	sp, #32
 800c940:	af00      	add	r7, sp, #0
 800c942:	6078      	str	r0, [r7, #4]
 800c944:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800c946:	683b      	ldr	r3, [r7, #0]
 800c948:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800c94a:	2306      	movs	r3, #6
 800c94c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c94e:	2340      	movs	r3, #64	@ 0x40
 800c950:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c952:	2300      	movs	r3, #0
 800c954:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c956:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c95a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c95c:	f107 0308 	add.w	r3, r7, #8
 800c960:	4619      	mov	r1, r3
 800c962:	6878      	ldr	r0, [r7, #4]
 800c964:	f7ff fe02 	bl	800c56c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800c968:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c96c:	2106      	movs	r1, #6
 800c96e:	6878      	ldr	r0, [r7, #4]
 800c970:	f000 f8a8 	bl	800cac4 <SDMMC_GetCmdResp1>
 800c974:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c976:	69fb      	ldr	r3, [r7, #28]
}
 800c978:	4618      	mov	r0, r3
 800c97a:	3720      	adds	r7, #32
 800c97c:	46bd      	mov	sp, r7
 800c97e:	bd80      	pop	{r7, pc}

0800c980 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800c980:	b580      	push	{r7, lr}
 800c982:	b088      	sub	sp, #32
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800c988:	2300      	movs	r3, #0
 800c98a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800c98c:	2333      	movs	r3, #51	@ 0x33
 800c98e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c990:	2340      	movs	r3, #64	@ 0x40
 800c992:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c994:	2300      	movs	r3, #0
 800c996:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c998:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c99c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c99e:	f107 0308 	add.w	r3, r7, #8
 800c9a2:	4619      	mov	r1, r3
 800c9a4:	6878      	ldr	r0, [r7, #4]
 800c9a6:	f7ff fde1 	bl	800c56c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800c9aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c9ae:	2133      	movs	r1, #51	@ 0x33
 800c9b0:	6878      	ldr	r0, [r7, #4]
 800c9b2:	f000 f887 	bl	800cac4 <SDMMC_GetCmdResp1>
 800c9b6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c9b8:	69fb      	ldr	r3, [r7, #28]
}
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	3720      	adds	r7, #32
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	bd80      	pop	{r7, pc}

0800c9c2 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800c9c2:	b580      	push	{r7, lr}
 800c9c4:	b088      	sub	sp, #32
 800c9c6:	af00      	add	r7, sp, #0
 800c9c8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800c9ce:	2302      	movs	r3, #2
 800c9d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800c9d2:	23c0      	movs	r3, #192	@ 0xc0
 800c9d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c9d6:	2300      	movs	r3, #0
 800c9d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c9da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c9de:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c9e0:	f107 0308 	add.w	r3, r7, #8
 800c9e4:	4619      	mov	r1, r3
 800c9e6:	6878      	ldr	r0, [r7, #4]
 800c9e8:	f7ff fdc0 	bl	800c56c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800c9ec:	6878      	ldr	r0, [r7, #4]
 800c9ee:	f000 f957 	bl	800cca0 <SDMMC_GetCmdResp2>
 800c9f2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c9f4:	69fb      	ldr	r3, [r7, #28]
}
 800c9f6:	4618      	mov	r0, r3
 800c9f8:	3720      	adds	r7, #32
 800c9fa:	46bd      	mov	sp, r7
 800c9fc:	bd80      	pop	{r7, pc}

0800c9fe <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c9fe:	b580      	push	{r7, lr}
 800ca00:	b088      	sub	sp, #32
 800ca02:	af00      	add	r7, sp, #0
 800ca04:	6078      	str	r0, [r7, #4]
 800ca06:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800ca08:	683b      	ldr	r3, [r7, #0]
 800ca0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800ca0c:	2309      	movs	r3, #9
 800ca0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800ca10:	23c0      	movs	r3, #192	@ 0xc0
 800ca12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ca14:	2300      	movs	r3, #0
 800ca16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ca18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ca1c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ca1e:	f107 0308 	add.w	r3, r7, #8
 800ca22:	4619      	mov	r1, r3
 800ca24:	6878      	ldr	r0, [r7, #4]
 800ca26:	f7ff fda1 	bl	800c56c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800ca2a:	6878      	ldr	r0, [r7, #4]
 800ca2c:	f000 f938 	bl	800cca0 <SDMMC_GetCmdResp2>
 800ca30:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ca32:	69fb      	ldr	r3, [r7, #28]
}
 800ca34:	4618      	mov	r0, r3
 800ca36:	3720      	adds	r7, #32
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	bd80      	pop	{r7, pc}

0800ca3c <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	b088      	sub	sp, #32
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	6078      	str	r0, [r7, #4]
 800ca44:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800ca46:	2300      	movs	r3, #0
 800ca48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800ca4a:	2303      	movs	r3, #3
 800ca4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ca4e:	2340      	movs	r3, #64	@ 0x40
 800ca50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ca52:	2300      	movs	r3, #0
 800ca54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ca56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ca5a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ca5c:	f107 0308 	add.w	r3, r7, #8
 800ca60:	4619      	mov	r1, r3
 800ca62:	6878      	ldr	r0, [r7, #4]
 800ca64:	f7ff fd82 	bl	800c56c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800ca68:	683a      	ldr	r2, [r7, #0]
 800ca6a:	2103      	movs	r1, #3
 800ca6c:	6878      	ldr	r0, [r7, #4]
 800ca6e:	f000 f99d 	bl	800cdac <SDMMC_GetCmdResp6>
 800ca72:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ca74:	69fb      	ldr	r3, [r7, #28]
}
 800ca76:	4618      	mov	r0, r3
 800ca78:	3720      	adds	r7, #32
 800ca7a:	46bd      	mov	sp, r7
 800ca7c:	bd80      	pop	{r7, pc}

0800ca7e <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ca7e:	b580      	push	{r7, lr}
 800ca80:	b088      	sub	sp, #32
 800ca82:	af00      	add	r7, sp, #0
 800ca84:	6078      	str	r0, [r7, #4]
 800ca86:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800ca88:	683b      	ldr	r3, [r7, #0]
 800ca8a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800ca8c:	230d      	movs	r3, #13
 800ca8e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ca90:	2340      	movs	r3, #64	@ 0x40
 800ca92:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ca94:	2300      	movs	r3, #0
 800ca96:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ca98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ca9c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ca9e:	f107 0308 	add.w	r3, r7, #8
 800caa2:	4619      	mov	r1, r3
 800caa4:	6878      	ldr	r0, [r7, #4]
 800caa6:	f7ff fd61 	bl	800c56c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800caaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800caae:	210d      	movs	r1, #13
 800cab0:	6878      	ldr	r0, [r7, #4]
 800cab2:	f000 f807 	bl	800cac4 <SDMMC_GetCmdResp1>
 800cab6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800cab8:	69fb      	ldr	r3, [r7, #28]
}
 800caba:	4618      	mov	r0, r3
 800cabc:	3720      	adds	r7, #32
 800cabe:	46bd      	mov	sp, r7
 800cac0:	bd80      	pop	{r7, pc}
	...

0800cac4 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800cac4:	b580      	push	{r7, lr}
 800cac6:	b088      	sub	sp, #32
 800cac8:	af00      	add	r7, sp, #0
 800caca:	60f8      	str	r0, [r7, #12]
 800cacc:	460b      	mov	r3, r1
 800cace:	607a      	str	r2, [r7, #4]
 800cad0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800cad2:	4b70      	ldr	r3, [pc, #448]	@ (800cc94 <SDMMC_GetCmdResp1+0x1d0>)
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	4a70      	ldr	r2, [pc, #448]	@ (800cc98 <SDMMC_GetCmdResp1+0x1d4>)
 800cad8:	fba2 2303 	umull	r2, r3, r2, r3
 800cadc:	0a5a      	lsrs	r2, r3, #9
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	fb02 f303 	mul.w	r3, r2, r3
 800cae4:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800cae6:	69fb      	ldr	r3, [r7, #28]
 800cae8:	1e5a      	subs	r2, r3, #1
 800caea:	61fa      	str	r2, [r7, #28]
 800caec:	2b00      	cmp	r3, #0
 800caee:	d102      	bne.n	800caf6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800caf0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800caf4:	e0c9      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cafa:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cafc:	69bb      	ldr	r3, [r7, #24]
 800cafe:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d0ef      	beq.n	800cae6 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800cb06:	69bb      	ldr	r3, [r7, #24]
 800cb08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d1ea      	bne.n	800cae6 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb14:	f003 0304 	and.w	r3, r3, #4
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d004      	beq.n	800cb26 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	2204      	movs	r2, #4
 800cb20:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cb22:	2304      	movs	r3, #4
 800cb24:	e0b1      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb2a:	f003 0301 	and.w	r3, r3, #1
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d004      	beq.n	800cb3c <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	2201      	movs	r2, #1
 800cb36:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cb38:	2301      	movs	r3, #1
 800cb3a:	e0a6      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	22c5      	movs	r2, #197	@ 0xc5
 800cb40:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800cb42:	68f8      	ldr	r0, [r7, #12]
 800cb44:	f7ff fd3c 	bl	800c5c0 <SDMMC_GetCommandResponse>
 800cb48:	4603      	mov	r3, r0
 800cb4a:	461a      	mov	r2, r3
 800cb4c:	7afb      	ldrb	r3, [r7, #11]
 800cb4e:	4293      	cmp	r3, r2
 800cb50:	d001      	beq.n	800cb56 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cb52:	2301      	movs	r3, #1
 800cb54:	e099      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800cb56:	2100      	movs	r1, #0
 800cb58:	68f8      	ldr	r0, [r7, #12]
 800cb5a:	f7ff fd3e 	bl	800c5da <SDMMC_GetResponse>
 800cb5e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800cb60:	697a      	ldr	r2, [r7, #20]
 800cb62:	4b4e      	ldr	r3, [pc, #312]	@ (800cc9c <SDMMC_GetCmdResp1+0x1d8>)
 800cb64:	4013      	ands	r3, r2
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d101      	bne.n	800cb6e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	e08d      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800cb6e:	697b      	ldr	r3, [r7, #20]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	da02      	bge.n	800cb7a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800cb74:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800cb78:	e087      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800cb7a:	697b      	ldr	r3, [r7, #20]
 800cb7c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d001      	beq.n	800cb88 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800cb84:	2340      	movs	r3, #64	@ 0x40
 800cb86:	e080      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800cb88:	697b      	ldr	r3, [r7, #20]
 800cb8a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d001      	beq.n	800cb96 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800cb92:	2380      	movs	r3, #128	@ 0x80
 800cb94:	e079      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800cb96:	697b      	ldr	r3, [r7, #20]
 800cb98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d002      	beq.n	800cba6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800cba0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800cba4:	e071      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800cba6:	697b      	ldr	r3, [r7, #20]
 800cba8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d002      	beq.n	800cbb6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800cbb0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cbb4:	e069      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800cbb6:	697b      	ldr	r3, [r7, #20]
 800cbb8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d002      	beq.n	800cbc6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800cbc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cbc4:	e061      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800cbc6:	697b      	ldr	r3, [r7, #20]
 800cbc8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d002      	beq.n	800cbd6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800cbd0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800cbd4:	e059      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800cbd6:	697b      	ldr	r3, [r7, #20]
 800cbd8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d002      	beq.n	800cbe6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800cbe0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800cbe4:	e051      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800cbe6:	697b      	ldr	r3, [r7, #20]
 800cbe8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d002      	beq.n	800cbf6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800cbf0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800cbf4:	e049      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800cbf6:	697b      	ldr	r3, [r7, #20]
 800cbf8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d002      	beq.n	800cc06 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800cc00:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800cc04:	e041      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800cc06:	697b      	ldr	r3, [r7, #20]
 800cc08:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d002      	beq.n	800cc16 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800cc10:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cc14:	e039      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800cc16:	697b      	ldr	r3, [r7, #20]
 800cc18:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d002      	beq.n	800cc26 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800cc20:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800cc24:	e031      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800cc26:	697b      	ldr	r3, [r7, #20]
 800cc28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d002      	beq.n	800cc36 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800cc30:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800cc34:	e029      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800cc36:	697b      	ldr	r3, [r7, #20]
 800cc38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d002      	beq.n	800cc46 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800cc40:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800cc44:	e021      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800cc46:	697b      	ldr	r3, [r7, #20]
 800cc48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d002      	beq.n	800cc56 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800cc50:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800cc54:	e019      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800cc56:	697b      	ldr	r3, [r7, #20]
 800cc58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d002      	beq.n	800cc66 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800cc60:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800cc64:	e011      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800cc66:	697b      	ldr	r3, [r7, #20]
 800cc68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d002      	beq.n	800cc76 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800cc70:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800cc74:	e009      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800cc76:	697b      	ldr	r3, [r7, #20]
 800cc78:	f003 0308 	and.w	r3, r3, #8
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d002      	beq.n	800cc86 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800cc80:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800cc84:	e001      	b.n	800cc8a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800cc86:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800cc8a:	4618      	mov	r0, r3
 800cc8c:	3720      	adds	r7, #32
 800cc8e:	46bd      	mov	sp, r7
 800cc90:	bd80      	pop	{r7, pc}
 800cc92:	bf00      	nop
 800cc94:	20000000 	.word	0x20000000
 800cc98:	10624dd3 	.word	0x10624dd3
 800cc9c:	fdffe008 	.word	0xfdffe008

0800cca0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800cca0:	b480      	push	{r7}
 800cca2:	b085      	sub	sp, #20
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800cca8:	4b1f      	ldr	r3, [pc, #124]	@ (800cd28 <SDMMC_GetCmdResp2+0x88>)
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	4a1f      	ldr	r2, [pc, #124]	@ (800cd2c <SDMMC_GetCmdResp2+0x8c>)
 800ccae:	fba2 2303 	umull	r2, r3, r2, r3
 800ccb2:	0a5b      	lsrs	r3, r3, #9
 800ccb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ccb8:	fb02 f303 	mul.w	r3, r2, r3
 800ccbc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	1e5a      	subs	r2, r3, #1
 800ccc2:	60fa      	str	r2, [r7, #12]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d102      	bne.n	800ccce <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ccc8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cccc:	e026      	b.n	800cd1c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ccd2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ccd4:	68bb      	ldr	r3, [r7, #8]
 800ccd6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d0ef      	beq.n	800ccbe <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800ccde:	68bb      	ldr	r3, [r7, #8]
 800cce0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d1ea      	bne.n	800ccbe <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ccec:	f003 0304 	and.w	r3, r3, #4
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d004      	beq.n	800ccfe <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	2204      	movs	r2, #4
 800ccf8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ccfa:	2304      	movs	r3, #4
 800ccfc:	e00e      	b.n	800cd1c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd02:	f003 0301 	and.w	r3, r3, #1
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d004      	beq.n	800cd14 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	2201      	movs	r2, #1
 800cd0e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cd10:	2301      	movs	r3, #1
 800cd12:	e003      	b.n	800cd1c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	22c5      	movs	r2, #197	@ 0xc5
 800cd18:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800cd1a:	2300      	movs	r3, #0
}
 800cd1c:	4618      	mov	r0, r3
 800cd1e:	3714      	adds	r7, #20
 800cd20:	46bd      	mov	sp, r7
 800cd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd26:	4770      	bx	lr
 800cd28:	20000000 	.word	0x20000000
 800cd2c:	10624dd3 	.word	0x10624dd3

0800cd30 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800cd30:	b480      	push	{r7}
 800cd32:	b085      	sub	sp, #20
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800cd38:	4b1a      	ldr	r3, [pc, #104]	@ (800cda4 <SDMMC_GetCmdResp3+0x74>)
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	4a1a      	ldr	r2, [pc, #104]	@ (800cda8 <SDMMC_GetCmdResp3+0x78>)
 800cd3e:	fba2 2303 	umull	r2, r3, r2, r3
 800cd42:	0a5b      	lsrs	r3, r3, #9
 800cd44:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cd48:	fb02 f303 	mul.w	r3, r2, r3
 800cd4c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	1e5a      	subs	r2, r3, #1
 800cd52:	60fa      	str	r2, [r7, #12]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d102      	bne.n	800cd5e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800cd58:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cd5c:	e01b      	b.n	800cd96 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd62:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cd64:	68bb      	ldr	r3, [r7, #8]
 800cd66:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d0ef      	beq.n	800cd4e <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800cd6e:	68bb      	ldr	r3, [r7, #8]
 800cd70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d1ea      	bne.n	800cd4e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd7c:	f003 0304 	and.w	r3, r3, #4
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d004      	beq.n	800cd8e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	2204      	movs	r2, #4
 800cd88:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cd8a:	2304      	movs	r3, #4
 800cd8c:	e003      	b.n	800cd96 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	22c5      	movs	r2, #197	@ 0xc5
 800cd92:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800cd94:	2300      	movs	r3, #0
}
 800cd96:	4618      	mov	r0, r3
 800cd98:	3714      	adds	r7, #20
 800cd9a:	46bd      	mov	sp, r7
 800cd9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda0:	4770      	bx	lr
 800cda2:	bf00      	nop
 800cda4:	20000000 	.word	0x20000000
 800cda8:	10624dd3 	.word	0x10624dd3

0800cdac <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800cdac:	b580      	push	{r7, lr}
 800cdae:	b088      	sub	sp, #32
 800cdb0:	af00      	add	r7, sp, #0
 800cdb2:	60f8      	str	r0, [r7, #12]
 800cdb4:	460b      	mov	r3, r1
 800cdb6:	607a      	str	r2, [r7, #4]
 800cdb8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800cdba:	4b35      	ldr	r3, [pc, #212]	@ (800ce90 <SDMMC_GetCmdResp6+0xe4>)
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	4a35      	ldr	r2, [pc, #212]	@ (800ce94 <SDMMC_GetCmdResp6+0xe8>)
 800cdc0:	fba2 2303 	umull	r2, r3, r2, r3
 800cdc4:	0a5b      	lsrs	r3, r3, #9
 800cdc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cdca:	fb02 f303 	mul.w	r3, r2, r3
 800cdce:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800cdd0:	69fb      	ldr	r3, [r7, #28]
 800cdd2:	1e5a      	subs	r2, r3, #1
 800cdd4:	61fa      	str	r2, [r7, #28]
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d102      	bne.n	800cde0 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800cdda:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cdde:	e052      	b.n	800ce86 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cde4:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cde6:	69bb      	ldr	r3, [r7, #24]
 800cde8:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d0ef      	beq.n	800cdd0 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800cdf0:	69bb      	ldr	r3, [r7, #24]
 800cdf2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d1ea      	bne.n	800cdd0 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cdfe:	f003 0304 	and.w	r3, r3, #4
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d004      	beq.n	800ce10 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	2204      	movs	r2, #4
 800ce0a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ce0c:	2304      	movs	r3, #4
 800ce0e:	e03a      	b.n	800ce86 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ce14:	f003 0301 	and.w	r3, r3, #1
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d004      	beq.n	800ce26 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	2201      	movs	r2, #1
 800ce20:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ce22:	2301      	movs	r3, #1
 800ce24:	e02f      	b.n	800ce86 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800ce26:	68f8      	ldr	r0, [r7, #12]
 800ce28:	f7ff fbca 	bl	800c5c0 <SDMMC_GetCommandResponse>
 800ce2c:	4603      	mov	r3, r0
 800ce2e:	461a      	mov	r2, r3
 800ce30:	7afb      	ldrb	r3, [r7, #11]
 800ce32:	4293      	cmp	r3, r2
 800ce34:	d001      	beq.n	800ce3a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ce36:	2301      	movs	r3, #1
 800ce38:	e025      	b.n	800ce86 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	22c5      	movs	r2, #197	@ 0xc5
 800ce3e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800ce40:	2100      	movs	r1, #0
 800ce42:	68f8      	ldr	r0, [r7, #12]
 800ce44:	f7ff fbc9 	bl	800c5da <SDMMC_GetResponse>
 800ce48:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800ce4a:	697b      	ldr	r3, [r7, #20]
 800ce4c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d106      	bne.n	800ce62 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800ce54:	697b      	ldr	r3, [r7, #20]
 800ce56:	0c1b      	lsrs	r3, r3, #16
 800ce58:	b29a      	uxth	r2, r3
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800ce5e:	2300      	movs	r3, #0
 800ce60:	e011      	b.n	800ce86 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800ce62:	697b      	ldr	r3, [r7, #20]
 800ce64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d002      	beq.n	800ce72 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ce6c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800ce70:	e009      	b.n	800ce86 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800ce72:	697b      	ldr	r3, [r7, #20]
 800ce74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d002      	beq.n	800ce82 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ce7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ce80:	e001      	b.n	800ce86 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ce82:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800ce86:	4618      	mov	r0, r3
 800ce88:	3720      	adds	r7, #32
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	bd80      	pop	{r7, pc}
 800ce8e:	bf00      	nop
 800ce90:	20000000 	.word	0x20000000
 800ce94:	10624dd3 	.word	0x10624dd3

0800ce98 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800ce98:	b480      	push	{r7}
 800ce9a:	b085      	sub	sp, #20
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800cea0:	4b22      	ldr	r3, [pc, #136]	@ (800cf2c <SDMMC_GetCmdResp7+0x94>)
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	4a22      	ldr	r2, [pc, #136]	@ (800cf30 <SDMMC_GetCmdResp7+0x98>)
 800cea6:	fba2 2303 	umull	r2, r3, r2, r3
 800ceaa:	0a5b      	lsrs	r3, r3, #9
 800ceac:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ceb0:	fb02 f303 	mul.w	r3, r2, r3
 800ceb4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	1e5a      	subs	r2, r3, #1
 800ceba:	60fa      	str	r2, [r7, #12]
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d102      	bne.n	800cec6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800cec0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cec4:	e02c      	b.n	800cf20 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ceca:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cecc:	68bb      	ldr	r3, [r7, #8]
 800cece:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d0ef      	beq.n	800ceb6 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800ced6:	68bb      	ldr	r3, [r7, #8]
 800ced8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d1ea      	bne.n	800ceb6 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cee4:	f003 0304 	and.w	r3, r3, #4
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d004      	beq.n	800cef6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	2204      	movs	r2, #4
 800cef0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800cef2:	2304      	movs	r3, #4
 800cef4:	e014      	b.n	800cf20 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cefa:	f003 0301 	and.w	r3, r3, #1
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d004      	beq.n	800cf0c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	2201      	movs	r2, #1
 800cf06:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800cf08:	2301      	movs	r3, #1
 800cf0a:	e009      	b.n	800cf20 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d002      	beq.n	800cf1e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	2240      	movs	r2, #64	@ 0x40
 800cf1c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800cf1e:	2300      	movs	r3, #0
  
}
 800cf20:	4618      	mov	r0, r3
 800cf22:	3714      	adds	r7, #20
 800cf24:	46bd      	mov	sp, r7
 800cf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2a:	4770      	bx	lr
 800cf2c:	20000000 	.word	0x20000000
 800cf30:	10624dd3 	.word	0x10624dd3

0800cf34 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800cf34:	b480      	push	{r7}
 800cf36:	b085      	sub	sp, #20
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800cf3c:	4b11      	ldr	r3, [pc, #68]	@ (800cf84 <SDMMC_GetCmdError+0x50>)
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	4a11      	ldr	r2, [pc, #68]	@ (800cf88 <SDMMC_GetCmdError+0x54>)
 800cf42:	fba2 2303 	umull	r2, r3, r2, r3
 800cf46:	0a5b      	lsrs	r3, r3, #9
 800cf48:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cf4c:	fb02 f303 	mul.w	r3, r2, r3
 800cf50:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	1e5a      	subs	r2, r3, #1
 800cf56:	60fa      	str	r2, [r7, #12]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d102      	bne.n	800cf62 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800cf5c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800cf60:	e009      	b.n	800cf76 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d0f1      	beq.n	800cf52 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	22c5      	movs	r2, #197	@ 0xc5
 800cf72:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800cf74:	2300      	movs	r3, #0
}
 800cf76:	4618      	mov	r0, r3
 800cf78:	3714      	adds	r7, #20
 800cf7a:	46bd      	mov	sp, r7
 800cf7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf80:	4770      	bx	lr
 800cf82:	bf00      	nop
 800cf84:	20000000 	.word	0x20000000
 800cf88:	10624dd3 	.word	0x10624dd3

0800cf8c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800cf8c:	b580      	push	{r7, lr}
 800cf8e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800cf90:	4904      	ldr	r1, [pc, #16]	@ (800cfa4 <MX_FATFS_Init+0x18>)
 800cf92:	4805      	ldr	r0, [pc, #20]	@ (800cfa8 <MX_FATFS_Init+0x1c>)
 800cf94:	f000 ff7a 	bl	800de8c <FATFS_LinkDriver>
 800cf98:	4603      	mov	r3, r0
 800cf9a:	461a      	mov	r2, r3
 800cf9c:	4b03      	ldr	r3, [pc, #12]	@ (800cfac <MX_FATFS_Init+0x20>)
 800cf9e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800cfa0:	bf00      	nop
 800cfa2:	bd80      	pop	{r7, pc}
 800cfa4:	200022b4 	.word	0x200022b4
 800cfa8:	08011284 	.word	0x08011284
 800cfac:	200022b0 	.word	0x200022b0

0800cfb0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800cfb0:	b580      	push	{r7, lr}
 800cfb2:	b082      	sub	sp, #8
 800cfb4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800cfba:	f000 f896 	bl	800d0ea <BSP_SD_IsDetected>
 800cfbe:	4603      	mov	r3, r0
 800cfc0:	2b01      	cmp	r3, #1
 800cfc2:	d001      	beq.n	800cfc8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800cfc4:	2302      	movs	r3, #2
 800cfc6:	e012      	b.n	800cfee <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800cfc8:	480b      	ldr	r0, [pc, #44]	@ (800cff8 <BSP_SD_Init+0x48>)
 800cfca:	f7fc fc3a 	bl	8009842 <HAL_SD_Init>
 800cfce:	4603      	mov	r3, r0
 800cfd0:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800cfd2:	79fb      	ldrb	r3, [r7, #7]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d109      	bne.n	800cfec <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800cfd8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800cfdc:	4806      	ldr	r0, [pc, #24]	@ (800cff8 <BSP_SD_Init+0x48>)
 800cfde:	f7fd f9f9 	bl	800a3d4 <HAL_SD_ConfigWideBusOperation>
 800cfe2:	4603      	mov	r3, r0
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d001      	beq.n	800cfec <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800cfe8:	2301      	movs	r3, #1
 800cfea:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800cfec:	79fb      	ldrb	r3, [r7, #7]
}
 800cfee:	4618      	mov	r0, r3
 800cff0:	3708      	adds	r7, #8
 800cff2:	46bd      	mov	sp, r7
 800cff4:	bd80      	pop	{r7, pc}
 800cff6:	bf00      	nop
 800cff8:	20000814 	.word	0x20000814

0800cffc <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800cffc:	b580      	push	{r7, lr}
 800cffe:	b086      	sub	sp, #24
 800d000:	af00      	add	r7, sp, #0
 800d002:	60f8      	str	r0, [r7, #12]
 800d004:	60b9      	str	r1, [r7, #8]
 800d006:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800d008:	2300      	movs	r3, #0
 800d00a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	68ba      	ldr	r2, [r7, #8]
 800d010:	68f9      	ldr	r1, [r7, #12]
 800d012:	4806      	ldr	r0, [pc, #24]	@ (800d02c <BSP_SD_ReadBlocks_DMA+0x30>)
 800d014:	f7fc fcc6 	bl	80099a4 <HAL_SD_ReadBlocks_DMA>
 800d018:	4603      	mov	r3, r0
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d001      	beq.n	800d022 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800d01e:	2301      	movs	r3, #1
 800d020:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d022:	7dfb      	ldrb	r3, [r7, #23]
}
 800d024:	4618      	mov	r0, r3
 800d026:	3718      	adds	r7, #24
 800d028:	46bd      	mov	sp, r7
 800d02a:	bd80      	pop	{r7, pc}
 800d02c:	20000814 	.word	0x20000814

0800d030 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800d030:	b580      	push	{r7, lr}
 800d032:	b086      	sub	sp, #24
 800d034:	af00      	add	r7, sp, #0
 800d036:	60f8      	str	r0, [r7, #12]
 800d038:	60b9      	str	r1, [r7, #8]
 800d03a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800d03c:	2300      	movs	r3, #0
 800d03e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	68ba      	ldr	r2, [r7, #8]
 800d044:	68f9      	ldr	r1, [r7, #12]
 800d046:	4806      	ldr	r0, [pc, #24]	@ (800d060 <BSP_SD_WriteBlocks_DMA+0x30>)
 800d048:	f7fc fd8e 	bl	8009b68 <HAL_SD_WriteBlocks_DMA>
 800d04c:	4603      	mov	r3, r0
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d001      	beq.n	800d056 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800d052:	2301      	movs	r3, #1
 800d054:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d056:	7dfb      	ldrb	r3, [r7, #23]
}
 800d058:	4618      	mov	r0, r3
 800d05a:	3718      	adds	r7, #24
 800d05c:	46bd      	mov	sp, r7
 800d05e:	bd80      	pop	{r7, pc}
 800d060:	20000814 	.word	0x20000814

0800d064 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800d064:	b580      	push	{r7, lr}
 800d066:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800d068:	4805      	ldr	r0, [pc, #20]	@ (800d080 <BSP_SD_GetCardState+0x1c>)
 800d06a:	f7fd fa4d 	bl	800a508 <HAL_SD_GetCardState>
 800d06e:	4603      	mov	r3, r0
 800d070:	2b04      	cmp	r3, #4
 800d072:	bf14      	ite	ne
 800d074:	2301      	movne	r3, #1
 800d076:	2300      	moveq	r3, #0
 800d078:	b2db      	uxtb	r3, r3
}
 800d07a:	4618      	mov	r0, r3
 800d07c:	bd80      	pop	{r7, pc}
 800d07e:	bf00      	nop
 800d080:	20000814 	.word	0x20000814

0800d084 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800d084:	b580      	push	{r7, lr}
 800d086:	b082      	sub	sp, #8
 800d088:	af00      	add	r7, sp, #0
 800d08a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800d08c:	6879      	ldr	r1, [r7, #4]
 800d08e:	4803      	ldr	r0, [pc, #12]	@ (800d09c <BSP_SD_GetCardInfo+0x18>)
 800d090:	f7fd f974 	bl	800a37c <HAL_SD_GetCardInfo>
}
 800d094:	bf00      	nop
 800d096:	3708      	adds	r7, #8
 800d098:	46bd      	mov	sp, r7
 800d09a:	bd80      	pop	{r7, pc}
 800d09c:	20000814 	.word	0x20000814

0800d0a0 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b082      	sub	sp, #8
 800d0a4:	af00      	add	r7, sp, #0
 800d0a6:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800d0a8:	f000 f818 	bl	800d0dc <BSP_SD_AbortCallback>
}
 800d0ac:	bf00      	nop
 800d0ae:	3708      	adds	r7, #8
 800d0b0:	46bd      	mov	sp, r7
 800d0b2:	bd80      	pop	{r7, pc}

0800d0b4 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d0b4:	b580      	push	{r7, lr}
 800d0b6:	b082      	sub	sp, #8
 800d0b8:	af00      	add	r7, sp, #0
 800d0ba:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800d0bc:	f000 f9a8 	bl	800d410 <BSP_SD_WriteCpltCallback>
}
 800d0c0:	bf00      	nop
 800d0c2:	3708      	adds	r7, #8
 800d0c4:	46bd      	mov	sp, r7
 800d0c6:	bd80      	pop	{r7, pc}

0800d0c8 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	b082      	sub	sp, #8
 800d0cc:	af00      	add	r7, sp, #0
 800d0ce:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800d0d0:	f000 f9ac 	bl	800d42c <BSP_SD_ReadCpltCallback>
}
 800d0d4:	bf00      	nop
 800d0d6:	3708      	adds	r7, #8
 800d0d8:	46bd      	mov	sp, r7
 800d0da:	bd80      	pop	{r7, pc}

0800d0dc <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800d0dc:	b480      	push	{r7}
 800d0de:	af00      	add	r7, sp, #0

}
 800d0e0:	bf00      	nop
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e8:	4770      	bx	lr

0800d0ea <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800d0ea:	b480      	push	{r7}
 800d0ec:	b083      	sub	sp, #12
 800d0ee:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800d0f0:	2301      	movs	r3, #1
 800d0f2:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800d0f4:	79fb      	ldrb	r3, [r7, #7]
 800d0f6:	b2db      	uxtb	r3, r3
}
 800d0f8:	4618      	mov	r0, r3
 800d0fa:	370c      	adds	r7, #12
 800d0fc:	46bd      	mov	sp, r7
 800d0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d102:	4770      	bx	lr

0800d104 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800d104:	b580      	push	{r7, lr}
 800d106:	b084      	sub	sp, #16
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800d10c:	f000 ff56 	bl	800dfbc <osKernelSysTick>
 800d110:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 800d112:	e006      	b.n	800d122 <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d114:	f7ff ffa6 	bl	800d064 <BSP_SD_GetCardState>
 800d118:	4603      	mov	r3, r0
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d101      	bne.n	800d122 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800d11e:	2300      	movs	r3, #0
 800d120:	e009      	b.n	800d136 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 800d122:	f000 ff4b 	bl	800dfbc <osKernelSysTick>
 800d126:	4602      	mov	r2, r0
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	1ad3      	subs	r3, r2, r3
 800d12c:	687a      	ldr	r2, [r7, #4]
 800d12e:	429a      	cmp	r2, r3
 800d130:	d8f0      	bhi.n	800d114 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800d132:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d136:	4618      	mov	r0, r3
 800d138:	3710      	adds	r7, #16
 800d13a:	46bd      	mov	sp, r7
 800d13c:	bd80      	pop	{r7, pc}
	...

0800d140 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b082      	sub	sp, #8
 800d144:	af00      	add	r7, sp, #0
 800d146:	4603      	mov	r3, r0
 800d148:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800d14a:	4b0b      	ldr	r3, [pc, #44]	@ (800d178 <SD_CheckStatus+0x38>)
 800d14c:	2201      	movs	r2, #1
 800d14e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d150:	f7ff ff88 	bl	800d064 <BSP_SD_GetCardState>
 800d154:	4603      	mov	r3, r0
 800d156:	2b00      	cmp	r3, #0
 800d158:	d107      	bne.n	800d16a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800d15a:	4b07      	ldr	r3, [pc, #28]	@ (800d178 <SD_CheckStatus+0x38>)
 800d15c:	781b      	ldrb	r3, [r3, #0]
 800d15e:	b2db      	uxtb	r3, r3
 800d160:	f023 0301 	bic.w	r3, r3, #1
 800d164:	b2da      	uxtb	r2, r3
 800d166:	4b04      	ldr	r3, [pc, #16]	@ (800d178 <SD_CheckStatus+0x38>)
 800d168:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800d16a:	4b03      	ldr	r3, [pc, #12]	@ (800d178 <SD_CheckStatus+0x38>)
 800d16c:	781b      	ldrb	r3, [r3, #0]
 800d16e:	b2db      	uxtb	r3, r3
}
 800d170:	4618      	mov	r0, r3
 800d172:	3708      	adds	r7, #8
 800d174:	46bd      	mov	sp, r7
 800d176:	bd80      	pop	{r7, pc}
 800d178:	2000003d 	.word	0x2000003d

0800d17c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800d17c:	b590      	push	{r4, r7, lr}
 800d17e:	b087      	sub	sp, #28
 800d180:	af00      	add	r7, sp, #0
 800d182:	4603      	mov	r3, r0
 800d184:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800d186:	4b20      	ldr	r3, [pc, #128]	@ (800d208 <SD_initialize+0x8c>)
 800d188:	2201      	movs	r2, #1
 800d18a:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 800d18c:	f000 ff0a 	bl	800dfa4 <osKernelRunning>
 800d190:	4603      	mov	r3, r0
 800d192:	2b00      	cmp	r3, #0
 800d194:	d030      	beq.n	800d1f8 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800d196:	f7ff ff0b 	bl	800cfb0 <BSP_SD_Init>
 800d19a:	4603      	mov	r3, r0
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d107      	bne.n	800d1b0 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800d1a0:	79fb      	ldrb	r3, [r7, #7]
 800d1a2:	4618      	mov	r0, r3
 800d1a4:	f7ff ffcc 	bl	800d140 <SD_CheckStatus>
 800d1a8:	4603      	mov	r3, r0
 800d1aa:	461a      	mov	r2, r3
 800d1ac:	4b16      	ldr	r3, [pc, #88]	@ (800d208 <SD_initialize+0x8c>)
 800d1ae:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800d1b0:	4b15      	ldr	r3, [pc, #84]	@ (800d208 <SD_initialize+0x8c>)
 800d1b2:	781b      	ldrb	r3, [r3, #0]
 800d1b4:	b2db      	uxtb	r3, r3
 800d1b6:	2b01      	cmp	r3, #1
 800d1b8:	d01e      	beq.n	800d1f8 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 800d1ba:	4b14      	ldr	r3, [pc, #80]	@ (800d20c <SD_initialize+0x90>)
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d10e      	bne.n	800d1e0 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800d1c2:	4b13      	ldr	r3, [pc, #76]	@ (800d210 <SD_initialize+0x94>)
 800d1c4:	f107 0408 	add.w	r4, r7, #8
 800d1c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d1ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800d1ce:	f107 0308 	add.w	r3, r7, #8
 800d1d2:	2100      	movs	r1, #0
 800d1d4:	4618      	mov	r0, r3
 800d1d6:	f001 f824 	bl	800e222 <osMessageCreate>
 800d1da:	4603      	mov	r3, r0
 800d1dc:	4a0b      	ldr	r2, [pc, #44]	@ (800d20c <SD_initialize+0x90>)
 800d1de:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 800d1e0:	4b0a      	ldr	r3, [pc, #40]	@ (800d20c <SD_initialize+0x90>)
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d107      	bne.n	800d1f8 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800d1e8:	4b07      	ldr	r3, [pc, #28]	@ (800d208 <SD_initialize+0x8c>)
 800d1ea:	781b      	ldrb	r3, [r3, #0]
 800d1ec:	b2db      	uxtb	r3, r3
 800d1ee:	f043 0301 	orr.w	r3, r3, #1
 800d1f2:	b2da      	uxtb	r2, r3
 800d1f4:	4b04      	ldr	r3, [pc, #16]	@ (800d208 <SD_initialize+0x8c>)
 800d1f6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800d1f8:	4b03      	ldr	r3, [pc, #12]	@ (800d208 <SD_initialize+0x8c>)
 800d1fa:	781b      	ldrb	r3, [r3, #0]
 800d1fc:	b2db      	uxtb	r3, r3
}
 800d1fe:	4618      	mov	r0, r3
 800d200:	371c      	adds	r7, #28
 800d202:	46bd      	mov	sp, r7
 800d204:	bd90      	pop	{r4, r7, pc}
 800d206:	bf00      	nop
 800d208:	2000003d 	.word	0x2000003d
 800d20c:	200024ec 	.word	0x200024ec
 800d210:	0801124c 	.word	0x0801124c

0800d214 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800d214:	b580      	push	{r7, lr}
 800d216:	b082      	sub	sp, #8
 800d218:	af00      	add	r7, sp, #0
 800d21a:	4603      	mov	r3, r0
 800d21c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800d21e:	79fb      	ldrb	r3, [r7, #7]
 800d220:	4618      	mov	r0, r3
 800d222:	f7ff ff8d 	bl	800d140 <SD_CheckStatus>
 800d226:	4603      	mov	r3, r0
}
 800d228:	4618      	mov	r0, r3
 800d22a:	3708      	adds	r7, #8
 800d22c:	46bd      	mov	sp, r7
 800d22e:	bd80      	pop	{r7, pc}

0800d230 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800d230:	b580      	push	{r7, lr}
 800d232:	b08a      	sub	sp, #40	@ 0x28
 800d234:	af00      	add	r7, sp, #0
 800d236:	60b9      	str	r1, [r7, #8]
 800d238:	607a      	str	r2, [r7, #4]
 800d23a:	603b      	str	r3, [r7, #0]
 800d23c:	4603      	mov	r3, r0
 800d23e:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800d240:	2301      	movs	r3, #1
 800d242:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800d246:	f247 5030 	movw	r0, #30000	@ 0x7530
 800d24a:	f7ff ff5b 	bl	800d104 <SD_CheckStatusWithTimeout>
 800d24e:	4603      	mov	r3, r0
 800d250:	2b00      	cmp	r3, #0
 800d252:	da02      	bge.n	800d25a <SD_read+0x2a>
  {
    return res;
 800d254:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d258:	e032      	b.n	800d2c0 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800d25a:	683a      	ldr	r2, [r7, #0]
 800d25c:	6879      	ldr	r1, [r7, #4]
 800d25e:	68b8      	ldr	r0, [r7, #8]
 800d260:	f7ff fecc 	bl	800cffc <BSP_SD_ReadBlocks_DMA>
 800d264:	4603      	mov	r3, r0
 800d266:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 800d26a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d124      	bne.n	800d2bc <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800d272:	4b15      	ldr	r3, [pc, #84]	@ (800d2c8 <SD_read+0x98>)
 800d274:	6819      	ldr	r1, [r3, #0]
 800d276:	f107 0314 	add.w	r3, r7, #20
 800d27a:	f247 5230 	movw	r2, #30000	@ 0x7530
 800d27e:	4618      	mov	r0, r3
 800d280:	f001 f838 	bl	800e2f4 <osMessageGet>

    if (event.status == osEventMessage)
 800d284:	697b      	ldr	r3, [r7, #20]
 800d286:	2b10      	cmp	r3, #16
 800d288:	d118      	bne.n	800d2bc <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 800d28a:	69bb      	ldr	r3, [r7, #24]
 800d28c:	2b01      	cmp	r3, #1
 800d28e:	d115      	bne.n	800d2bc <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800d290:	f000 fe94 	bl	800dfbc <osKernelSysTick>
 800d294:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800d296:	e008      	b.n	800d2aa <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d298:	f7ff fee4 	bl	800d064 <BSP_SD_GetCardState>
 800d29c:	4603      	mov	r3, r0
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d103      	bne.n	800d2aa <SD_read+0x7a>
              {
                res = RES_OK;
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800d2a8:	e008      	b.n	800d2bc <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800d2aa:	f000 fe87 	bl	800dfbc <osKernelSysTick>
 800d2ae:	4602      	mov	r2, r0
 800d2b0:	6a3b      	ldr	r3, [r7, #32]
 800d2b2:	1ad3      	subs	r3, r2, r3
 800d2b4:	f247 522f 	movw	r2, #29999	@ 0x752f
 800d2b8:	4293      	cmp	r3, r2
 800d2ba:	d9ed      	bls.n	800d298 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800d2bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d2c0:	4618      	mov	r0, r3
 800d2c2:	3728      	adds	r7, #40	@ 0x28
 800d2c4:	46bd      	mov	sp, r7
 800d2c6:	bd80      	pop	{r7, pc}
 800d2c8:	200024ec 	.word	0x200024ec

0800d2cc <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800d2cc:	b580      	push	{r7, lr}
 800d2ce:	b08a      	sub	sp, #40	@ 0x28
 800d2d0:	af00      	add	r7, sp, #0
 800d2d2:	60b9      	str	r1, [r7, #8]
 800d2d4:	607a      	str	r2, [r7, #4]
 800d2d6:	603b      	str	r3, [r7, #0]
 800d2d8:	4603      	mov	r3, r0
 800d2da:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d2dc:	2301      	movs	r3, #1
 800d2de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800d2e2:	f247 5030 	movw	r0, #30000	@ 0x7530
 800d2e6:	f7ff ff0d 	bl	800d104 <SD_CheckStatusWithTimeout>
 800d2ea:	4603      	mov	r3, r0
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	da02      	bge.n	800d2f6 <SD_write+0x2a>
  {
    return res;
 800d2f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d2f4:	e02e      	b.n	800d354 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800d2f6:	683a      	ldr	r2, [r7, #0]
 800d2f8:	6879      	ldr	r1, [r7, #4]
 800d2fa:	68b8      	ldr	r0, [r7, #8]
 800d2fc:	f7ff fe98 	bl	800d030 <BSP_SD_WriteBlocks_DMA>
 800d300:	4603      	mov	r3, r0
 800d302:	2b00      	cmp	r3, #0
 800d304:	d124      	bne.n	800d350 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800d306:	4b15      	ldr	r3, [pc, #84]	@ (800d35c <SD_write+0x90>)
 800d308:	6819      	ldr	r1, [r3, #0]
 800d30a:	f107 0314 	add.w	r3, r7, #20
 800d30e:	f247 5230 	movw	r2, #30000	@ 0x7530
 800d312:	4618      	mov	r0, r3
 800d314:	f000 ffee 	bl	800e2f4 <osMessageGet>

    if (event.status == osEventMessage)
 800d318:	697b      	ldr	r3, [r7, #20]
 800d31a:	2b10      	cmp	r3, #16
 800d31c:	d118      	bne.n	800d350 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800d31e:	69bb      	ldr	r3, [r7, #24]
 800d320:	2b02      	cmp	r3, #2
 800d322:	d115      	bne.n	800d350 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 800d324:	f000 fe4a 	bl	800dfbc <osKernelSysTick>
 800d328:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800d32a:	e008      	b.n	800d33e <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d32c:	f7ff fe9a 	bl	800d064 <BSP_SD_GetCardState>
 800d330:	4603      	mov	r3, r0
 800d332:	2b00      	cmp	r3, #0
 800d334:	d103      	bne.n	800d33e <SD_write+0x72>
          {
            res = RES_OK;
 800d336:	2300      	movs	r3, #0
 800d338:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800d33c:	e008      	b.n	800d350 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800d33e:	f000 fe3d 	bl	800dfbc <osKernelSysTick>
 800d342:	4602      	mov	r2, r0
 800d344:	6a3b      	ldr	r3, [r7, #32]
 800d346:	1ad3      	subs	r3, r2, r3
 800d348:	f247 522f 	movw	r2, #29999	@ 0x752f
 800d34c:	4293      	cmp	r3, r2
 800d34e:	d9ed      	bls.n	800d32c <SD_write+0x60>
        res = RES_OK;
    }

#endif

  return res;
 800d350:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d354:	4618      	mov	r0, r3
 800d356:	3728      	adds	r7, #40	@ 0x28
 800d358:	46bd      	mov	sp, r7
 800d35a:	bd80      	pop	{r7, pc}
 800d35c:	200024ec 	.word	0x200024ec

0800d360 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800d360:	b580      	push	{r7, lr}
 800d362:	b08c      	sub	sp, #48	@ 0x30
 800d364:	af00      	add	r7, sp, #0
 800d366:	4603      	mov	r3, r0
 800d368:	603a      	str	r2, [r7, #0]
 800d36a:	71fb      	strb	r3, [r7, #7]
 800d36c:	460b      	mov	r3, r1
 800d36e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800d370:	2301      	movs	r3, #1
 800d372:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d376:	4b25      	ldr	r3, [pc, #148]	@ (800d40c <SD_ioctl+0xac>)
 800d378:	781b      	ldrb	r3, [r3, #0]
 800d37a:	b2db      	uxtb	r3, r3
 800d37c:	f003 0301 	and.w	r3, r3, #1
 800d380:	2b00      	cmp	r3, #0
 800d382:	d001      	beq.n	800d388 <SD_ioctl+0x28>
 800d384:	2303      	movs	r3, #3
 800d386:	e03c      	b.n	800d402 <SD_ioctl+0xa2>

  switch (cmd)
 800d388:	79bb      	ldrb	r3, [r7, #6]
 800d38a:	2b03      	cmp	r3, #3
 800d38c:	d834      	bhi.n	800d3f8 <SD_ioctl+0x98>
 800d38e:	a201      	add	r2, pc, #4	@ (adr r2, 800d394 <SD_ioctl+0x34>)
 800d390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d394:	0800d3a5 	.word	0x0800d3a5
 800d398:	0800d3ad 	.word	0x0800d3ad
 800d39c:	0800d3c5 	.word	0x0800d3c5
 800d3a0:	0800d3df 	.word	0x0800d3df
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800d3a4:	2300      	movs	r3, #0
 800d3a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d3aa:	e028      	b.n	800d3fe <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800d3ac:	f107 030c 	add.w	r3, r7, #12
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	f7ff fe67 	bl	800d084 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800d3b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d3b8:	683b      	ldr	r3, [r7, #0]
 800d3ba:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d3bc:	2300      	movs	r3, #0
 800d3be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d3c2:	e01c      	b.n	800d3fe <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d3c4:	f107 030c 	add.w	r3, r7, #12
 800d3c8:	4618      	mov	r0, r3
 800d3ca:	f7ff fe5b 	bl	800d084 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800d3ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3d0:	b29a      	uxth	r2, r3
 800d3d2:	683b      	ldr	r3, [r7, #0]
 800d3d4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d3dc:	e00f      	b.n	800d3fe <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d3de:	f107 030c 	add.w	r3, r7, #12
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	f7ff fe4e 	bl	800d084 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800d3e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3ea:	0a5a      	lsrs	r2, r3, #9
 800d3ec:	683b      	ldr	r3, [r7, #0]
 800d3ee:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d3f0:	2300      	movs	r3, #0
 800d3f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d3f6:	e002      	b.n	800d3fe <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800d3f8:	2304      	movs	r3, #4
 800d3fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800d3fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800d402:	4618      	mov	r0, r3
 800d404:	3730      	adds	r7, #48	@ 0x30
 800d406:	46bd      	mov	sp, r7
 800d408:	bd80      	pop	{r7, pc}
 800d40a:	bf00      	nop
 800d40c:	2000003d 	.word	0x2000003d

0800d410 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
 800d414:	4b04      	ldr	r3, [pc, #16]	@ (800d428 <BSP_SD_WriteCpltCallback+0x18>)
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	2200      	movs	r2, #0
 800d41a:	2102      	movs	r1, #2
 800d41c:	4618      	mov	r0, r3
 800d41e:	f000 ff29 	bl	800e274 <osMessagePut>
#else
   const uint16_t msg = WRITE_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 800d422:	bf00      	nop
 800d424:	bd80      	pop	{r7, pc}
 800d426:	bf00      	nop
 800d428:	200024ec 	.word	0x200024ec

0800d42c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800d42c:	b580      	push	{r7, lr}
 800d42e:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 800d430:	4b04      	ldr	r3, [pc, #16]	@ (800d444 <BSP_SD_ReadCpltCallback+0x18>)
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	2200      	movs	r2, #0
 800d436:	2101      	movs	r1, #1
 800d438:	4618      	mov	r0, r3
 800d43a:	f000 ff1b 	bl	800e274 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 800d43e:	bf00      	nop
 800d440:	bd80      	pop	{r7, pc}
 800d442:	bf00      	nop
 800d444:	200024ec 	.word	0x200024ec

0800d448 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800d448:	b580      	push	{r7, lr}
 800d44a:	b084      	sub	sp, #16
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	4603      	mov	r3, r0
 800d450:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800d452:	79fb      	ldrb	r3, [r7, #7]
 800d454:	4a08      	ldr	r2, [pc, #32]	@ (800d478 <disk_status+0x30>)
 800d456:	009b      	lsls	r3, r3, #2
 800d458:	4413      	add	r3, r2
 800d45a:	685b      	ldr	r3, [r3, #4]
 800d45c:	685b      	ldr	r3, [r3, #4]
 800d45e:	79fa      	ldrb	r2, [r7, #7]
 800d460:	4905      	ldr	r1, [pc, #20]	@ (800d478 <disk_status+0x30>)
 800d462:	440a      	add	r2, r1
 800d464:	7a12      	ldrb	r2, [r2, #8]
 800d466:	4610      	mov	r0, r2
 800d468:	4798      	blx	r3
 800d46a:	4603      	mov	r3, r0
 800d46c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800d46e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d470:	4618      	mov	r0, r3
 800d472:	3710      	adds	r7, #16
 800d474:	46bd      	mov	sp, r7
 800d476:	bd80      	pop	{r7, pc}
 800d478:	20002518 	.word	0x20002518

0800d47c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800d47c:	b580      	push	{r7, lr}
 800d47e:	b084      	sub	sp, #16
 800d480:	af00      	add	r7, sp, #0
 800d482:	4603      	mov	r3, r0
 800d484:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800d486:	2300      	movs	r3, #0
 800d488:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800d48a:	79fb      	ldrb	r3, [r7, #7]
 800d48c:	4a0d      	ldr	r2, [pc, #52]	@ (800d4c4 <disk_initialize+0x48>)
 800d48e:	5cd3      	ldrb	r3, [r2, r3]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d111      	bne.n	800d4b8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800d494:	79fb      	ldrb	r3, [r7, #7]
 800d496:	4a0b      	ldr	r2, [pc, #44]	@ (800d4c4 <disk_initialize+0x48>)
 800d498:	2101      	movs	r1, #1
 800d49a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800d49c:	79fb      	ldrb	r3, [r7, #7]
 800d49e:	4a09      	ldr	r2, [pc, #36]	@ (800d4c4 <disk_initialize+0x48>)
 800d4a0:	009b      	lsls	r3, r3, #2
 800d4a2:	4413      	add	r3, r2
 800d4a4:	685b      	ldr	r3, [r3, #4]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	79fa      	ldrb	r2, [r7, #7]
 800d4aa:	4906      	ldr	r1, [pc, #24]	@ (800d4c4 <disk_initialize+0x48>)
 800d4ac:	440a      	add	r2, r1
 800d4ae:	7a12      	ldrb	r2, [r2, #8]
 800d4b0:	4610      	mov	r0, r2
 800d4b2:	4798      	blx	r3
 800d4b4:	4603      	mov	r3, r0
 800d4b6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800d4b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4ba:	4618      	mov	r0, r3
 800d4bc:	3710      	adds	r7, #16
 800d4be:	46bd      	mov	sp, r7
 800d4c0:	bd80      	pop	{r7, pc}
 800d4c2:	bf00      	nop
 800d4c4:	20002518 	.word	0x20002518

0800d4c8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800d4c8:	b590      	push	{r4, r7, lr}
 800d4ca:	b087      	sub	sp, #28
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	60b9      	str	r1, [r7, #8]
 800d4d0:	607a      	str	r2, [r7, #4]
 800d4d2:	603b      	str	r3, [r7, #0]
 800d4d4:	4603      	mov	r3, r0
 800d4d6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800d4d8:	7bfb      	ldrb	r3, [r7, #15]
 800d4da:	4a0a      	ldr	r2, [pc, #40]	@ (800d504 <disk_read+0x3c>)
 800d4dc:	009b      	lsls	r3, r3, #2
 800d4de:	4413      	add	r3, r2
 800d4e0:	685b      	ldr	r3, [r3, #4]
 800d4e2:	689c      	ldr	r4, [r3, #8]
 800d4e4:	7bfb      	ldrb	r3, [r7, #15]
 800d4e6:	4a07      	ldr	r2, [pc, #28]	@ (800d504 <disk_read+0x3c>)
 800d4e8:	4413      	add	r3, r2
 800d4ea:	7a18      	ldrb	r0, [r3, #8]
 800d4ec:	683b      	ldr	r3, [r7, #0]
 800d4ee:	687a      	ldr	r2, [r7, #4]
 800d4f0:	68b9      	ldr	r1, [r7, #8]
 800d4f2:	47a0      	blx	r4
 800d4f4:	4603      	mov	r3, r0
 800d4f6:	75fb      	strb	r3, [r7, #23]
  return res;
 800d4f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	371c      	adds	r7, #28
 800d4fe:	46bd      	mov	sp, r7
 800d500:	bd90      	pop	{r4, r7, pc}
 800d502:	bf00      	nop
 800d504:	20002518 	.word	0x20002518

0800d508 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800d508:	b590      	push	{r4, r7, lr}
 800d50a:	b087      	sub	sp, #28
 800d50c:	af00      	add	r7, sp, #0
 800d50e:	60b9      	str	r1, [r7, #8]
 800d510:	607a      	str	r2, [r7, #4]
 800d512:	603b      	str	r3, [r7, #0]
 800d514:	4603      	mov	r3, r0
 800d516:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800d518:	7bfb      	ldrb	r3, [r7, #15]
 800d51a:	4a0a      	ldr	r2, [pc, #40]	@ (800d544 <disk_write+0x3c>)
 800d51c:	009b      	lsls	r3, r3, #2
 800d51e:	4413      	add	r3, r2
 800d520:	685b      	ldr	r3, [r3, #4]
 800d522:	68dc      	ldr	r4, [r3, #12]
 800d524:	7bfb      	ldrb	r3, [r7, #15]
 800d526:	4a07      	ldr	r2, [pc, #28]	@ (800d544 <disk_write+0x3c>)
 800d528:	4413      	add	r3, r2
 800d52a:	7a18      	ldrb	r0, [r3, #8]
 800d52c:	683b      	ldr	r3, [r7, #0]
 800d52e:	687a      	ldr	r2, [r7, #4]
 800d530:	68b9      	ldr	r1, [r7, #8]
 800d532:	47a0      	blx	r4
 800d534:	4603      	mov	r3, r0
 800d536:	75fb      	strb	r3, [r7, #23]
  return res;
 800d538:	7dfb      	ldrb	r3, [r7, #23]
}
 800d53a:	4618      	mov	r0, r3
 800d53c:	371c      	adds	r7, #28
 800d53e:	46bd      	mov	sp, r7
 800d540:	bd90      	pop	{r4, r7, pc}
 800d542:	bf00      	nop
 800d544:	20002518 	.word	0x20002518

0800d548 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800d548:	b480      	push	{r7}
 800d54a:	b085      	sub	sp, #20
 800d54c:	af00      	add	r7, sp, #0
 800d54e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	3301      	adds	r3, #1
 800d554:	781b      	ldrb	r3, [r3, #0]
 800d556:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800d558:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800d55c:	021b      	lsls	r3, r3, #8
 800d55e:	b21a      	sxth	r2, r3
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	781b      	ldrb	r3, [r3, #0]
 800d564:	b21b      	sxth	r3, r3
 800d566:	4313      	orrs	r3, r2
 800d568:	b21b      	sxth	r3, r3
 800d56a:	81fb      	strh	r3, [r7, #14]
	return rv;
 800d56c:	89fb      	ldrh	r3, [r7, #14]
}
 800d56e:	4618      	mov	r0, r3
 800d570:	3714      	adds	r7, #20
 800d572:	46bd      	mov	sp, r7
 800d574:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d578:	4770      	bx	lr

0800d57a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800d57a:	b480      	push	{r7}
 800d57c:	b085      	sub	sp, #20
 800d57e:	af00      	add	r7, sp, #0
 800d580:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	3303      	adds	r3, #3
 800d586:	781b      	ldrb	r3, [r3, #0]
 800d588:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	021b      	lsls	r3, r3, #8
 800d58e:	687a      	ldr	r2, [r7, #4]
 800d590:	3202      	adds	r2, #2
 800d592:	7812      	ldrb	r2, [r2, #0]
 800d594:	4313      	orrs	r3, r2
 800d596:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	021b      	lsls	r3, r3, #8
 800d59c:	687a      	ldr	r2, [r7, #4]
 800d59e:	3201      	adds	r2, #1
 800d5a0:	7812      	ldrb	r2, [r2, #0]
 800d5a2:	4313      	orrs	r3, r2
 800d5a4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	021b      	lsls	r3, r3, #8
 800d5aa:	687a      	ldr	r2, [r7, #4]
 800d5ac:	7812      	ldrb	r2, [r2, #0]
 800d5ae:	4313      	orrs	r3, r2
 800d5b0:	60fb      	str	r3, [r7, #12]
	return rv;
 800d5b2:	68fb      	ldr	r3, [r7, #12]
}
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	3714      	adds	r7, #20
 800d5b8:	46bd      	mov	sp, r7
 800d5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5be:	4770      	bx	lr

0800d5c0 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800d5c0:	b580      	push	{r7, lr}
 800d5c2:	b082      	sub	sp, #8
 800d5c4:	af00      	add	r7, sp, #0
 800d5c6:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d009      	beq.n	800d5e2 <lock_fs+0x22>
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	68db      	ldr	r3, [r3, #12]
 800d5d2:	4618      	mov	r0, r3
 800d5d4:	f000 fc95 	bl	800df02 <ff_req_grant>
 800d5d8:	4603      	mov	r3, r0
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d001      	beq.n	800d5e2 <lock_fs+0x22>
 800d5de:	2301      	movs	r3, #1
 800d5e0:	e000      	b.n	800d5e4 <lock_fs+0x24>
 800d5e2:	2300      	movs	r3, #0
}
 800d5e4:	4618      	mov	r0, r3
 800d5e6:	3708      	adds	r7, #8
 800d5e8:	46bd      	mov	sp, r7
 800d5ea:	bd80      	pop	{r7, pc}

0800d5ec <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800d5ec:	b580      	push	{r7, lr}
 800d5ee:	b082      	sub	sp, #8
 800d5f0:	af00      	add	r7, sp, #0
 800d5f2:	6078      	str	r0, [r7, #4]
 800d5f4:	460b      	mov	r3, r1
 800d5f6:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d00d      	beq.n	800d61a <unlock_fs+0x2e>
 800d5fe:	78fb      	ldrb	r3, [r7, #3]
 800d600:	2b0c      	cmp	r3, #12
 800d602:	d00a      	beq.n	800d61a <unlock_fs+0x2e>
 800d604:	78fb      	ldrb	r3, [r7, #3]
 800d606:	2b0b      	cmp	r3, #11
 800d608:	d007      	beq.n	800d61a <unlock_fs+0x2e>
 800d60a:	78fb      	ldrb	r3, [r7, #3]
 800d60c:	2b0f      	cmp	r3, #15
 800d60e:	d004      	beq.n	800d61a <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	68db      	ldr	r3, [r3, #12]
 800d614:	4618      	mov	r0, r3
 800d616:	f000 fc89 	bl	800df2c <ff_rel_grant>
	}
}
 800d61a:	bf00      	nop
 800d61c:	3708      	adds	r7, #8
 800d61e:	46bd      	mov	sp, r7
 800d620:	bd80      	pop	{r7, pc}
	...

0800d624 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d624:	b480      	push	{r7}
 800d626:	b085      	sub	sp, #20
 800d628:	af00      	add	r7, sp, #0
 800d62a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d62c:	2300      	movs	r3, #0
 800d62e:	60fb      	str	r3, [r7, #12]
 800d630:	e010      	b.n	800d654 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d632:	4a0d      	ldr	r2, [pc, #52]	@ (800d668 <clear_lock+0x44>)
 800d634:	68fb      	ldr	r3, [r7, #12]
 800d636:	011b      	lsls	r3, r3, #4
 800d638:	4413      	add	r3, r2
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	687a      	ldr	r2, [r7, #4]
 800d63e:	429a      	cmp	r2, r3
 800d640:	d105      	bne.n	800d64e <clear_lock+0x2a>
 800d642:	4a09      	ldr	r2, [pc, #36]	@ (800d668 <clear_lock+0x44>)
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	011b      	lsls	r3, r3, #4
 800d648:	4413      	add	r3, r2
 800d64a:	2200      	movs	r2, #0
 800d64c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	3301      	adds	r3, #1
 800d652:	60fb      	str	r3, [r7, #12]
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	2b01      	cmp	r3, #1
 800d658:	d9eb      	bls.n	800d632 <clear_lock+0xe>
	}
}
 800d65a:	bf00      	nop
 800d65c:	bf00      	nop
 800d65e:	3714      	adds	r7, #20
 800d660:	46bd      	mov	sp, r7
 800d662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d666:	4770      	bx	lr
 800d668:	200024f8 	.word	0x200024f8

0800d66c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d66c:	b580      	push	{r7, lr}
 800d66e:	b086      	sub	sp, #24
 800d670:	af00      	add	r7, sp, #0
 800d672:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d674:	2300      	movs	r3, #0
 800d676:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	78db      	ldrb	r3, [r3, #3]
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d034      	beq.n	800d6ea <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d684:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	7858      	ldrb	r0, [r3, #1]
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800d690:	2301      	movs	r3, #1
 800d692:	697a      	ldr	r2, [r7, #20]
 800d694:	f7ff ff38 	bl	800d508 <disk_write>
 800d698:	4603      	mov	r3, r0
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d002      	beq.n	800d6a4 <sync_window+0x38>
			res = FR_DISK_ERR;
 800d69e:	2301      	movs	r3, #1
 800d6a0:	73fb      	strb	r3, [r7, #15]
 800d6a2:	e022      	b.n	800d6ea <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	2200      	movs	r2, #0
 800d6a8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6ae:	697a      	ldr	r2, [r7, #20]
 800d6b0:	1ad2      	subs	r2, r2, r3
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	69db      	ldr	r3, [r3, #28]
 800d6b6:	429a      	cmp	r2, r3
 800d6b8:	d217      	bcs.n	800d6ea <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	789b      	ldrb	r3, [r3, #2]
 800d6be:	613b      	str	r3, [r7, #16]
 800d6c0:	e010      	b.n	800d6e4 <sync_window+0x78>
					wsect += fs->fsize;
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	69db      	ldr	r3, [r3, #28]
 800d6c6:	697a      	ldr	r2, [r7, #20]
 800d6c8:	4413      	add	r3, r2
 800d6ca:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	7858      	ldrb	r0, [r3, #1]
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800d6d6:	2301      	movs	r3, #1
 800d6d8:	697a      	ldr	r2, [r7, #20]
 800d6da:	f7ff ff15 	bl	800d508 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d6de:	693b      	ldr	r3, [r7, #16]
 800d6e0:	3b01      	subs	r3, #1
 800d6e2:	613b      	str	r3, [r7, #16]
 800d6e4:	693b      	ldr	r3, [r7, #16]
 800d6e6:	2b01      	cmp	r3, #1
 800d6e8:	d8eb      	bhi.n	800d6c2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800d6ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6ec:	4618      	mov	r0, r3
 800d6ee:	3718      	adds	r7, #24
 800d6f0:	46bd      	mov	sp, r7
 800d6f2:	bd80      	pop	{r7, pc}

0800d6f4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800d6f4:	b580      	push	{r7, lr}
 800d6f6:	b084      	sub	sp, #16
 800d6f8:	af00      	add	r7, sp, #0
 800d6fa:	6078      	str	r0, [r7, #4]
 800d6fc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800d6fe:	2300      	movs	r3, #0
 800d700:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d706:	683a      	ldr	r2, [r7, #0]
 800d708:	429a      	cmp	r2, r3
 800d70a:	d01b      	beq.n	800d744 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800d70c:	6878      	ldr	r0, [r7, #4]
 800d70e:	f7ff ffad 	bl	800d66c <sync_window>
 800d712:	4603      	mov	r3, r0
 800d714:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800d716:	7bfb      	ldrb	r3, [r7, #15]
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d113      	bne.n	800d744 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	7858      	ldrb	r0, [r3, #1]
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800d726:	2301      	movs	r3, #1
 800d728:	683a      	ldr	r2, [r7, #0]
 800d72a:	f7ff fecd 	bl	800d4c8 <disk_read>
 800d72e:	4603      	mov	r3, r0
 800d730:	2b00      	cmp	r3, #0
 800d732:	d004      	beq.n	800d73e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800d734:	f04f 33ff 	mov.w	r3, #4294967295
 800d738:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800d73a:	2301      	movs	r3, #1
 800d73c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	683a      	ldr	r2, [r7, #0]
 800d742:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800d744:	7bfb      	ldrb	r3, [r7, #15]
}
 800d746:	4618      	mov	r0, r3
 800d748:	3710      	adds	r7, #16
 800d74a:	46bd      	mov	sp, r7
 800d74c:	bd80      	pop	{r7, pc}

0800d74e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d74e:	b480      	push	{r7}
 800d750:	b087      	sub	sp, #28
 800d752:	af00      	add	r7, sp, #0
 800d754:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d756:	f04f 33ff 	mov.w	r3, #4294967295
 800d75a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	2b00      	cmp	r3, #0
 800d762:	d031      	beq.n	800d7c8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	617b      	str	r3, [r7, #20]
 800d76a:	e002      	b.n	800d772 <get_ldnumber+0x24>
 800d76c:	697b      	ldr	r3, [r7, #20]
 800d76e:	3301      	adds	r3, #1
 800d770:	617b      	str	r3, [r7, #20]
 800d772:	697b      	ldr	r3, [r7, #20]
 800d774:	781b      	ldrb	r3, [r3, #0]
 800d776:	2b20      	cmp	r3, #32
 800d778:	d903      	bls.n	800d782 <get_ldnumber+0x34>
 800d77a:	697b      	ldr	r3, [r7, #20]
 800d77c:	781b      	ldrb	r3, [r3, #0]
 800d77e:	2b3a      	cmp	r3, #58	@ 0x3a
 800d780:	d1f4      	bne.n	800d76c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d782:	697b      	ldr	r3, [r7, #20]
 800d784:	781b      	ldrb	r3, [r3, #0]
 800d786:	2b3a      	cmp	r3, #58	@ 0x3a
 800d788:	d11c      	bne.n	800d7c4 <get_ldnumber+0x76>
			tp = *path;
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	1c5a      	adds	r2, r3, #1
 800d794:	60fa      	str	r2, [r7, #12]
 800d796:	781b      	ldrb	r3, [r3, #0]
 800d798:	3b30      	subs	r3, #48	@ 0x30
 800d79a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d79c:	68bb      	ldr	r3, [r7, #8]
 800d79e:	2b09      	cmp	r3, #9
 800d7a0:	d80e      	bhi.n	800d7c0 <get_ldnumber+0x72>
 800d7a2:	68fa      	ldr	r2, [r7, #12]
 800d7a4:	697b      	ldr	r3, [r7, #20]
 800d7a6:	429a      	cmp	r2, r3
 800d7a8:	d10a      	bne.n	800d7c0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d7aa:	68bb      	ldr	r3, [r7, #8]
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d107      	bne.n	800d7c0 <get_ldnumber+0x72>
					vol = (int)i;
 800d7b0:	68bb      	ldr	r3, [r7, #8]
 800d7b2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d7b4:	697b      	ldr	r3, [r7, #20]
 800d7b6:	3301      	adds	r3, #1
 800d7b8:	617b      	str	r3, [r7, #20]
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	697a      	ldr	r2, [r7, #20]
 800d7be:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d7c0:	693b      	ldr	r3, [r7, #16]
 800d7c2:	e002      	b.n	800d7ca <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d7c4:	2300      	movs	r3, #0
 800d7c6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d7c8:	693b      	ldr	r3, [r7, #16]
}
 800d7ca:	4618      	mov	r0, r3
 800d7cc:	371c      	adds	r7, #28
 800d7ce:	46bd      	mov	sp, r7
 800d7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d4:	4770      	bx	lr
	...

0800d7d8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d7d8:	b580      	push	{r7, lr}
 800d7da:	b082      	sub	sp, #8
 800d7dc:	af00      	add	r7, sp, #0
 800d7de:	6078      	str	r0, [r7, #4]
 800d7e0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	2200      	movs	r2, #0
 800d7e6:	70da      	strb	r2, [r3, #3]
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	f04f 32ff 	mov.w	r2, #4294967295
 800d7ee:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d7f0:	6839      	ldr	r1, [r7, #0]
 800d7f2:	6878      	ldr	r0, [r7, #4]
 800d7f4:	f7ff ff7e 	bl	800d6f4 <move_window>
 800d7f8:	4603      	mov	r3, r0
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d001      	beq.n	800d802 <check_fs+0x2a>
 800d7fe:	2304      	movs	r3, #4
 800d800:	e038      	b.n	800d874 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	3334      	adds	r3, #52	@ 0x34
 800d806:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d80a:	4618      	mov	r0, r3
 800d80c:	f7ff fe9c 	bl	800d548 <ld_word>
 800d810:	4603      	mov	r3, r0
 800d812:	461a      	mov	r2, r3
 800d814:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d818:	429a      	cmp	r2, r3
 800d81a:	d001      	beq.n	800d820 <check_fs+0x48>
 800d81c:	2303      	movs	r3, #3
 800d81e:	e029      	b.n	800d874 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d826:	2be9      	cmp	r3, #233	@ 0xe9
 800d828:	d009      	beq.n	800d83e <check_fs+0x66>
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d830:	2beb      	cmp	r3, #235	@ 0xeb
 800d832:	d11e      	bne.n	800d872 <check_fs+0x9a>
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800d83a:	2b90      	cmp	r3, #144	@ 0x90
 800d83c:	d119      	bne.n	800d872 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	3334      	adds	r3, #52	@ 0x34
 800d842:	3336      	adds	r3, #54	@ 0x36
 800d844:	4618      	mov	r0, r3
 800d846:	f7ff fe98 	bl	800d57a <ld_dword>
 800d84a:	4603      	mov	r3, r0
 800d84c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800d850:	4a0a      	ldr	r2, [pc, #40]	@ (800d87c <check_fs+0xa4>)
 800d852:	4293      	cmp	r3, r2
 800d854:	d101      	bne.n	800d85a <check_fs+0x82>
 800d856:	2300      	movs	r3, #0
 800d858:	e00c      	b.n	800d874 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	3334      	adds	r3, #52	@ 0x34
 800d85e:	3352      	adds	r3, #82	@ 0x52
 800d860:	4618      	mov	r0, r3
 800d862:	f7ff fe8a 	bl	800d57a <ld_dword>
 800d866:	4603      	mov	r3, r0
 800d868:	4a05      	ldr	r2, [pc, #20]	@ (800d880 <check_fs+0xa8>)
 800d86a:	4293      	cmp	r3, r2
 800d86c:	d101      	bne.n	800d872 <check_fs+0x9a>
 800d86e:	2300      	movs	r3, #0
 800d870:	e000      	b.n	800d874 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d872:	2302      	movs	r3, #2
}
 800d874:	4618      	mov	r0, r3
 800d876:	3708      	adds	r7, #8
 800d878:	46bd      	mov	sp, r7
 800d87a:	bd80      	pop	{r7, pc}
 800d87c:	00544146 	.word	0x00544146
 800d880:	33544146 	.word	0x33544146

0800d884 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d884:	b580      	push	{r7, lr}
 800d886:	b096      	sub	sp, #88	@ 0x58
 800d888:	af00      	add	r7, sp, #0
 800d88a:	60f8      	str	r0, [r7, #12]
 800d88c:	60b9      	str	r1, [r7, #8]
 800d88e:	4613      	mov	r3, r2
 800d890:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d892:	68bb      	ldr	r3, [r7, #8]
 800d894:	2200      	movs	r2, #0
 800d896:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d898:	68f8      	ldr	r0, [r7, #12]
 800d89a:	f7ff ff58 	bl	800d74e <get_ldnumber>
 800d89e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d8a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	da01      	bge.n	800d8aa <find_volume+0x26>
 800d8a6:	230b      	movs	r3, #11
 800d8a8:	e235      	b.n	800dd16 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d8aa:	4aa5      	ldr	r2, [pc, #660]	@ (800db40 <find_volume+0x2bc>)
 800d8ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d8b2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d8b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d101      	bne.n	800d8be <find_volume+0x3a>
 800d8ba:	230c      	movs	r3, #12
 800d8bc:	e22b      	b.n	800dd16 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800d8be:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d8c0:	f7ff fe7e 	bl	800d5c0 <lock_fs>
 800d8c4:	4603      	mov	r3, r0
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d101      	bne.n	800d8ce <find_volume+0x4a>
 800d8ca:	230f      	movs	r3, #15
 800d8cc:	e223      	b.n	800dd16 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800d8ce:	68bb      	ldr	r3, [r7, #8]
 800d8d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d8d2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d8d4:	79fb      	ldrb	r3, [r7, #7]
 800d8d6:	f023 0301 	bic.w	r3, r3, #1
 800d8da:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d8dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8de:	781b      	ldrb	r3, [r3, #0]
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d01a      	beq.n	800d91a <find_volume+0x96>
		stat = disk_status(fs->drv);
 800d8e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8e6:	785b      	ldrb	r3, [r3, #1]
 800d8e8:	4618      	mov	r0, r3
 800d8ea:	f7ff fdad 	bl	800d448 <disk_status>
 800d8ee:	4603      	mov	r3, r0
 800d8f0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d8f4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d8f8:	f003 0301 	and.w	r3, r3, #1
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d10c      	bne.n	800d91a <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d900:	79fb      	ldrb	r3, [r7, #7]
 800d902:	2b00      	cmp	r3, #0
 800d904:	d007      	beq.n	800d916 <find_volume+0x92>
 800d906:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d90a:	f003 0304 	and.w	r3, r3, #4
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d001      	beq.n	800d916 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800d912:	230a      	movs	r3, #10
 800d914:	e1ff      	b.n	800dd16 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800d916:	2300      	movs	r3, #0
 800d918:	e1fd      	b.n	800dd16 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d91a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d91c:	2200      	movs	r2, #0
 800d91e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d920:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d922:	b2da      	uxtb	r2, r3
 800d924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d926:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d92a:	785b      	ldrb	r3, [r3, #1]
 800d92c:	4618      	mov	r0, r3
 800d92e:	f7ff fda5 	bl	800d47c <disk_initialize>
 800d932:	4603      	mov	r3, r0
 800d934:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d938:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d93c:	f003 0301 	and.w	r3, r3, #1
 800d940:	2b00      	cmp	r3, #0
 800d942:	d001      	beq.n	800d948 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d944:	2303      	movs	r3, #3
 800d946:	e1e6      	b.n	800dd16 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d948:	79fb      	ldrb	r3, [r7, #7]
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d007      	beq.n	800d95e <find_volume+0xda>
 800d94e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d952:	f003 0304 	and.w	r3, r3, #4
 800d956:	2b00      	cmp	r3, #0
 800d958:	d001      	beq.n	800d95e <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800d95a:	230a      	movs	r3, #10
 800d95c:	e1db      	b.n	800dd16 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d95e:	2300      	movs	r3, #0
 800d960:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d962:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d964:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d966:	f7ff ff37 	bl	800d7d8 <check_fs>
 800d96a:	4603      	mov	r3, r0
 800d96c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d970:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d974:	2b02      	cmp	r3, #2
 800d976:	d149      	bne.n	800da0c <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d978:	2300      	movs	r3, #0
 800d97a:	643b      	str	r3, [r7, #64]	@ 0x40
 800d97c:	e01e      	b.n	800d9bc <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d97e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d980:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d984:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d986:	011b      	lsls	r3, r3, #4
 800d988:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800d98c:	4413      	add	r3, r2
 800d98e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d992:	3304      	adds	r3, #4
 800d994:	781b      	ldrb	r3, [r3, #0]
 800d996:	2b00      	cmp	r3, #0
 800d998:	d006      	beq.n	800d9a8 <find_volume+0x124>
 800d99a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d99c:	3308      	adds	r3, #8
 800d99e:	4618      	mov	r0, r3
 800d9a0:	f7ff fdeb 	bl	800d57a <ld_dword>
 800d9a4:	4602      	mov	r2, r0
 800d9a6:	e000      	b.n	800d9aa <find_volume+0x126>
 800d9a8:	2200      	movs	r2, #0
 800d9aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d9ac:	009b      	lsls	r3, r3, #2
 800d9ae:	3358      	adds	r3, #88	@ 0x58
 800d9b0:	443b      	add	r3, r7
 800d9b2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d9b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d9b8:	3301      	adds	r3, #1
 800d9ba:	643b      	str	r3, [r7, #64]	@ 0x40
 800d9bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d9be:	2b03      	cmp	r3, #3
 800d9c0:	d9dd      	bls.n	800d97e <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800d9c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d002      	beq.n	800d9d2 <find_volume+0x14e>
 800d9cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d9ce:	3b01      	subs	r3, #1
 800d9d0:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d9d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d9d4:	009b      	lsls	r3, r3, #2
 800d9d6:	3358      	adds	r3, #88	@ 0x58
 800d9d8:	443b      	add	r3, r7
 800d9da:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d9de:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d9e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d005      	beq.n	800d9f2 <find_volume+0x16e>
 800d9e6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d9e8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d9ea:	f7ff fef5 	bl	800d7d8 <check_fs>
 800d9ee:	4603      	mov	r3, r0
 800d9f0:	e000      	b.n	800d9f4 <find_volume+0x170>
 800d9f2:	2303      	movs	r3, #3
 800d9f4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d9f8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d9fc:	2b01      	cmp	r3, #1
 800d9fe:	d905      	bls.n	800da0c <find_volume+0x188>
 800da00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da02:	3301      	adds	r3, #1
 800da04:	643b      	str	r3, [r7, #64]	@ 0x40
 800da06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da08:	2b03      	cmp	r3, #3
 800da0a:	d9e2      	bls.n	800d9d2 <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800da0c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800da10:	2b04      	cmp	r3, #4
 800da12:	d101      	bne.n	800da18 <find_volume+0x194>
 800da14:	2301      	movs	r3, #1
 800da16:	e17e      	b.n	800dd16 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800da18:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800da1c:	2b01      	cmp	r3, #1
 800da1e:	d901      	bls.n	800da24 <find_volume+0x1a0>
 800da20:	230d      	movs	r3, #13
 800da22:	e178      	b.n	800dd16 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800da24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da26:	3334      	adds	r3, #52	@ 0x34
 800da28:	330b      	adds	r3, #11
 800da2a:	4618      	mov	r0, r3
 800da2c:	f7ff fd8c 	bl	800d548 <ld_word>
 800da30:	4603      	mov	r3, r0
 800da32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800da36:	d001      	beq.n	800da3c <find_volume+0x1b8>
 800da38:	230d      	movs	r3, #13
 800da3a:	e16c      	b.n	800dd16 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800da3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da3e:	3334      	adds	r3, #52	@ 0x34
 800da40:	3316      	adds	r3, #22
 800da42:	4618      	mov	r0, r3
 800da44:	f7ff fd80 	bl	800d548 <ld_word>
 800da48:	4603      	mov	r3, r0
 800da4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800da4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d106      	bne.n	800da60 <find_volume+0x1dc>
 800da52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da54:	3334      	adds	r3, #52	@ 0x34
 800da56:	3324      	adds	r3, #36	@ 0x24
 800da58:	4618      	mov	r0, r3
 800da5a:	f7ff fd8e 	bl	800d57a <ld_dword>
 800da5e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800da60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da62:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800da64:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800da66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da68:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800da6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da6e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800da70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da72:	789b      	ldrb	r3, [r3, #2]
 800da74:	2b01      	cmp	r3, #1
 800da76:	d005      	beq.n	800da84 <find_volume+0x200>
 800da78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da7a:	789b      	ldrb	r3, [r3, #2]
 800da7c:	2b02      	cmp	r3, #2
 800da7e:	d001      	beq.n	800da84 <find_volume+0x200>
 800da80:	230d      	movs	r3, #13
 800da82:	e148      	b.n	800dd16 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800da84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da86:	789b      	ldrb	r3, [r3, #2]
 800da88:	461a      	mov	r2, r3
 800da8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800da8c:	fb02 f303 	mul.w	r3, r2, r3
 800da90:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800da92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800da98:	461a      	mov	r2, r3
 800da9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da9c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800da9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daa0:	895b      	ldrh	r3, [r3, #10]
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	d008      	beq.n	800dab8 <find_volume+0x234>
 800daa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daa8:	895b      	ldrh	r3, [r3, #10]
 800daaa:	461a      	mov	r2, r3
 800daac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daae:	895b      	ldrh	r3, [r3, #10]
 800dab0:	3b01      	subs	r3, #1
 800dab2:	4013      	ands	r3, r2
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d001      	beq.n	800dabc <find_volume+0x238>
 800dab8:	230d      	movs	r3, #13
 800daba:	e12c      	b.n	800dd16 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800dabc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dabe:	3334      	adds	r3, #52	@ 0x34
 800dac0:	3311      	adds	r3, #17
 800dac2:	4618      	mov	r0, r3
 800dac4:	f7ff fd40 	bl	800d548 <ld_word>
 800dac8:	4603      	mov	r3, r0
 800daca:	461a      	mov	r2, r3
 800dacc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dace:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800dad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dad2:	891b      	ldrh	r3, [r3, #8]
 800dad4:	f003 030f 	and.w	r3, r3, #15
 800dad8:	b29b      	uxth	r3, r3
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d001      	beq.n	800dae2 <find_volume+0x25e>
 800dade:	230d      	movs	r3, #13
 800dae0:	e119      	b.n	800dd16 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800dae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dae4:	3334      	adds	r3, #52	@ 0x34
 800dae6:	3313      	adds	r3, #19
 800dae8:	4618      	mov	r0, r3
 800daea:	f7ff fd2d 	bl	800d548 <ld_word>
 800daee:	4603      	mov	r3, r0
 800daf0:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800daf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d106      	bne.n	800db06 <find_volume+0x282>
 800daf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dafa:	3334      	adds	r3, #52	@ 0x34
 800dafc:	3320      	adds	r3, #32
 800dafe:	4618      	mov	r0, r3
 800db00:	f7ff fd3b 	bl	800d57a <ld_dword>
 800db04:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800db06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db08:	3334      	adds	r3, #52	@ 0x34
 800db0a:	330e      	adds	r3, #14
 800db0c:	4618      	mov	r0, r3
 800db0e:	f7ff fd1b 	bl	800d548 <ld_word>
 800db12:	4603      	mov	r3, r0
 800db14:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800db16:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d101      	bne.n	800db20 <find_volume+0x29c>
 800db1c:	230d      	movs	r3, #13
 800db1e:	e0fa      	b.n	800dd16 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800db20:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800db22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db24:	4413      	add	r3, r2
 800db26:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800db28:	8912      	ldrh	r2, [r2, #8]
 800db2a:	0912      	lsrs	r2, r2, #4
 800db2c:	b292      	uxth	r2, r2
 800db2e:	4413      	add	r3, r2
 800db30:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800db32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800db34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db36:	429a      	cmp	r2, r3
 800db38:	d204      	bcs.n	800db44 <find_volume+0x2c0>
 800db3a:	230d      	movs	r3, #13
 800db3c:	e0eb      	b.n	800dd16 <find_volume+0x492>
 800db3e:	bf00      	nop
 800db40:	200024f0 	.word	0x200024f0
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800db44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800db46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db48:	1ad3      	subs	r3, r2, r3
 800db4a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800db4c:	8952      	ldrh	r2, [r2, #10]
 800db4e:	fbb3 f3f2 	udiv	r3, r3, r2
 800db52:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800db54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db56:	2b00      	cmp	r3, #0
 800db58:	d101      	bne.n	800db5e <find_volume+0x2da>
 800db5a:	230d      	movs	r3, #13
 800db5c:	e0db      	b.n	800dd16 <find_volume+0x492>
		fmt = FS_FAT32;
 800db5e:	2303      	movs	r3, #3
 800db60:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800db64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db66:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800db6a:	4293      	cmp	r3, r2
 800db6c:	d802      	bhi.n	800db74 <find_volume+0x2f0>
 800db6e:	2302      	movs	r3, #2
 800db70:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800db74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db76:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800db7a:	4293      	cmp	r3, r2
 800db7c:	d802      	bhi.n	800db84 <find_volume+0x300>
 800db7e:	2301      	movs	r3, #1
 800db80:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800db84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db86:	1c9a      	adds	r2, r3, #2
 800db88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db8a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800db8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db8e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800db90:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800db92:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800db94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800db96:	441a      	add	r2, r3
 800db98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db9a:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800db9c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800db9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dba0:	441a      	add	r2, r3
 800dba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dba4:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800dba6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dbaa:	2b03      	cmp	r3, #3
 800dbac:	d11e      	bne.n	800dbec <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800dbae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbb0:	3334      	adds	r3, #52	@ 0x34
 800dbb2:	332a      	adds	r3, #42	@ 0x2a
 800dbb4:	4618      	mov	r0, r3
 800dbb6:	f7ff fcc7 	bl	800d548 <ld_word>
 800dbba:	4603      	mov	r3, r0
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d001      	beq.n	800dbc4 <find_volume+0x340>
 800dbc0:	230d      	movs	r3, #13
 800dbc2:	e0a8      	b.n	800dd16 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800dbc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbc6:	891b      	ldrh	r3, [r3, #8]
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d001      	beq.n	800dbd0 <find_volume+0x34c>
 800dbcc:	230d      	movs	r3, #13
 800dbce:	e0a2      	b.n	800dd16 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800dbd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbd2:	3334      	adds	r3, #52	@ 0x34
 800dbd4:	332c      	adds	r3, #44	@ 0x2c
 800dbd6:	4618      	mov	r0, r3
 800dbd8:	f7ff fccf 	bl	800d57a <ld_dword>
 800dbdc:	4602      	mov	r2, r0
 800dbde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbe0:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800dbe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbe4:	699b      	ldr	r3, [r3, #24]
 800dbe6:	009b      	lsls	r3, r3, #2
 800dbe8:	647b      	str	r3, [r7, #68]	@ 0x44
 800dbea:	e01f      	b.n	800dc2c <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800dbec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbee:	891b      	ldrh	r3, [r3, #8]
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d101      	bne.n	800dbf8 <find_volume+0x374>
 800dbf4:	230d      	movs	r3, #13
 800dbf6:	e08e      	b.n	800dd16 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800dbf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbfa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dbfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dbfe:	441a      	add	r2, r3
 800dc00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc02:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800dc04:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dc08:	2b02      	cmp	r3, #2
 800dc0a:	d103      	bne.n	800dc14 <find_volume+0x390>
 800dc0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc0e:	699b      	ldr	r3, [r3, #24]
 800dc10:	005b      	lsls	r3, r3, #1
 800dc12:	e00a      	b.n	800dc2a <find_volume+0x3a6>
 800dc14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc16:	699a      	ldr	r2, [r3, #24]
 800dc18:	4613      	mov	r3, r2
 800dc1a:	005b      	lsls	r3, r3, #1
 800dc1c:	4413      	add	r3, r2
 800dc1e:	085a      	lsrs	r2, r3, #1
 800dc20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc22:	699b      	ldr	r3, [r3, #24]
 800dc24:	f003 0301 	and.w	r3, r3, #1
 800dc28:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800dc2a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800dc2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc2e:	69da      	ldr	r2, [r3, #28]
 800dc30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dc32:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800dc36:	0a5b      	lsrs	r3, r3, #9
 800dc38:	429a      	cmp	r2, r3
 800dc3a:	d201      	bcs.n	800dc40 <find_volume+0x3bc>
 800dc3c:	230d      	movs	r3, #13
 800dc3e:	e06a      	b.n	800dd16 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800dc40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc42:	f04f 32ff 	mov.w	r2, #4294967295
 800dc46:	615a      	str	r2, [r3, #20]
 800dc48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc4a:	695a      	ldr	r2, [r3, #20]
 800dc4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc4e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800dc50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc52:	2280      	movs	r2, #128	@ 0x80
 800dc54:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800dc56:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dc5a:	2b03      	cmp	r3, #3
 800dc5c:	d149      	bne.n	800dcf2 <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800dc5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc60:	3334      	adds	r3, #52	@ 0x34
 800dc62:	3330      	adds	r3, #48	@ 0x30
 800dc64:	4618      	mov	r0, r3
 800dc66:	f7ff fc6f 	bl	800d548 <ld_word>
 800dc6a:	4603      	mov	r3, r0
 800dc6c:	2b01      	cmp	r3, #1
 800dc6e:	d140      	bne.n	800dcf2 <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800dc70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dc72:	3301      	adds	r3, #1
 800dc74:	4619      	mov	r1, r3
 800dc76:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800dc78:	f7ff fd3c 	bl	800d6f4 <move_window>
 800dc7c:	4603      	mov	r3, r0
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d137      	bne.n	800dcf2 <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800dc82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc84:	2200      	movs	r2, #0
 800dc86:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800dc88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc8a:	3334      	adds	r3, #52	@ 0x34
 800dc8c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800dc90:	4618      	mov	r0, r3
 800dc92:	f7ff fc59 	bl	800d548 <ld_word>
 800dc96:	4603      	mov	r3, r0
 800dc98:	461a      	mov	r2, r3
 800dc9a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800dc9e:	429a      	cmp	r2, r3
 800dca0:	d127      	bne.n	800dcf2 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800dca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dca4:	3334      	adds	r3, #52	@ 0x34
 800dca6:	4618      	mov	r0, r3
 800dca8:	f7ff fc67 	bl	800d57a <ld_dword>
 800dcac:	4603      	mov	r3, r0
 800dcae:	4a1c      	ldr	r2, [pc, #112]	@ (800dd20 <find_volume+0x49c>)
 800dcb0:	4293      	cmp	r3, r2
 800dcb2:	d11e      	bne.n	800dcf2 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800dcb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcb6:	3334      	adds	r3, #52	@ 0x34
 800dcb8:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800dcbc:	4618      	mov	r0, r3
 800dcbe:	f7ff fc5c 	bl	800d57a <ld_dword>
 800dcc2:	4603      	mov	r3, r0
 800dcc4:	4a17      	ldr	r2, [pc, #92]	@ (800dd24 <find_volume+0x4a0>)
 800dcc6:	4293      	cmp	r3, r2
 800dcc8:	d113      	bne.n	800dcf2 <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800dcca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dccc:	3334      	adds	r3, #52	@ 0x34
 800dcce:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800dcd2:	4618      	mov	r0, r3
 800dcd4:	f7ff fc51 	bl	800d57a <ld_dword>
 800dcd8:	4602      	mov	r2, r0
 800dcda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcdc:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800dcde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dce0:	3334      	adds	r3, #52	@ 0x34
 800dce2:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800dce6:	4618      	mov	r0, r3
 800dce8:	f7ff fc47 	bl	800d57a <ld_dword>
 800dcec:	4602      	mov	r2, r0
 800dcee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcf0:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800dcf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcf4:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800dcf8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800dcfa:	4b0b      	ldr	r3, [pc, #44]	@ (800dd28 <find_volume+0x4a4>)
 800dcfc:	881b      	ldrh	r3, [r3, #0]
 800dcfe:	3301      	adds	r3, #1
 800dd00:	b29a      	uxth	r2, r3
 800dd02:	4b09      	ldr	r3, [pc, #36]	@ (800dd28 <find_volume+0x4a4>)
 800dd04:	801a      	strh	r2, [r3, #0]
 800dd06:	4b08      	ldr	r3, [pc, #32]	@ (800dd28 <find_volume+0x4a4>)
 800dd08:	881a      	ldrh	r2, [r3, #0]
 800dd0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd0c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800dd0e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800dd10:	f7ff fc88 	bl	800d624 <clear_lock>
#endif
	return FR_OK;
 800dd14:	2300      	movs	r3, #0
}
 800dd16:	4618      	mov	r0, r3
 800dd18:	3758      	adds	r7, #88	@ 0x58
 800dd1a:	46bd      	mov	sp, r7
 800dd1c:	bd80      	pop	{r7, pc}
 800dd1e:	bf00      	nop
 800dd20:	41615252 	.word	0x41615252
 800dd24:	61417272 	.word	0x61417272
 800dd28:	200024f4 	.word	0x200024f4

0800dd2c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800dd2c:	b580      	push	{r7, lr}
 800dd2e:	b088      	sub	sp, #32
 800dd30:	af00      	add	r7, sp, #0
 800dd32:	60f8      	str	r0, [r7, #12]
 800dd34:	60b9      	str	r1, [r7, #8]
 800dd36:	4613      	mov	r3, r2
 800dd38:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800dd3a:	68bb      	ldr	r3, [r7, #8]
 800dd3c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800dd3e:	f107 0310 	add.w	r3, r7, #16
 800dd42:	4618      	mov	r0, r3
 800dd44:	f7ff fd03 	bl	800d74e <get_ldnumber>
 800dd48:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800dd4a:	69fb      	ldr	r3, [r7, #28]
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	da01      	bge.n	800dd54 <f_mount+0x28>
 800dd50:	230b      	movs	r3, #11
 800dd52:	e048      	b.n	800dde6 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800dd54:	4a26      	ldr	r2, [pc, #152]	@ (800ddf0 <f_mount+0xc4>)
 800dd56:	69fb      	ldr	r3, [r7, #28]
 800dd58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dd5c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800dd5e:	69bb      	ldr	r3, [r7, #24]
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d00f      	beq.n	800dd84 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800dd64:	69b8      	ldr	r0, [r7, #24]
 800dd66:	f7ff fc5d 	bl	800d624 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800dd6a:	69bb      	ldr	r3, [r7, #24]
 800dd6c:	68db      	ldr	r3, [r3, #12]
 800dd6e:	4618      	mov	r0, r3
 800dd70:	f000 f8bb 	bl	800deea <ff_del_syncobj>
 800dd74:	4603      	mov	r3, r0
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d101      	bne.n	800dd7e <f_mount+0x52>
 800dd7a:	2302      	movs	r3, #2
 800dd7c:	e033      	b.n	800dde6 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800dd7e:	69bb      	ldr	r3, [r7, #24]
 800dd80:	2200      	movs	r2, #0
 800dd82:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d00f      	beq.n	800ddaa <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800dd90:	69fb      	ldr	r3, [r7, #28]
 800dd92:	b2da      	uxtb	r2, r3
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	330c      	adds	r3, #12
 800dd98:	4619      	mov	r1, r3
 800dd9a:	4610      	mov	r0, r2
 800dd9c:	f000 f885 	bl	800deaa <ff_cre_syncobj>
 800dda0:	4603      	mov	r3, r0
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d101      	bne.n	800ddaa <f_mount+0x7e>
 800dda6:	2302      	movs	r3, #2
 800dda8:	e01d      	b.n	800dde6 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800ddaa:	68fa      	ldr	r2, [r7, #12]
 800ddac:	4910      	ldr	r1, [pc, #64]	@ (800ddf0 <f_mount+0xc4>)
 800ddae:	69fb      	ldr	r3, [r7, #28]
 800ddb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d002      	beq.n	800ddc0 <f_mount+0x94>
 800ddba:	79fb      	ldrb	r3, [r7, #7]
 800ddbc:	2b01      	cmp	r3, #1
 800ddbe:	d001      	beq.n	800ddc4 <f_mount+0x98>
 800ddc0:	2300      	movs	r3, #0
 800ddc2:	e010      	b.n	800dde6 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800ddc4:	f107 010c 	add.w	r1, r7, #12
 800ddc8:	f107 0308 	add.w	r3, r7, #8
 800ddcc:	2200      	movs	r2, #0
 800ddce:	4618      	mov	r0, r3
 800ddd0:	f7ff fd58 	bl	800d884 <find_volume>
 800ddd4:	4603      	mov	r3, r0
 800ddd6:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	7dfa      	ldrb	r2, [r7, #23]
 800dddc:	4611      	mov	r1, r2
 800ddde:	4618      	mov	r0, r3
 800dde0:	f7ff fc04 	bl	800d5ec <unlock_fs>
 800dde4:	7dfb      	ldrb	r3, [r7, #23]
}
 800dde6:	4618      	mov	r0, r3
 800dde8:	3720      	adds	r7, #32
 800ddea:	46bd      	mov	sp, r7
 800ddec:	bd80      	pop	{r7, pc}
 800ddee:	bf00      	nop
 800ddf0:	200024f0 	.word	0x200024f0

0800ddf4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800ddf4:	b480      	push	{r7}
 800ddf6:	b087      	sub	sp, #28
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	60f8      	str	r0, [r7, #12]
 800ddfc:	60b9      	str	r1, [r7, #8]
 800ddfe:	4613      	mov	r3, r2
 800de00:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800de02:	2301      	movs	r3, #1
 800de04:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800de06:	2300      	movs	r3, #0
 800de08:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800de0a:	4b1f      	ldr	r3, [pc, #124]	@ (800de88 <FATFS_LinkDriverEx+0x94>)
 800de0c:	7a5b      	ldrb	r3, [r3, #9]
 800de0e:	b2db      	uxtb	r3, r3
 800de10:	2b00      	cmp	r3, #0
 800de12:	d131      	bne.n	800de78 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800de14:	4b1c      	ldr	r3, [pc, #112]	@ (800de88 <FATFS_LinkDriverEx+0x94>)
 800de16:	7a5b      	ldrb	r3, [r3, #9]
 800de18:	b2db      	uxtb	r3, r3
 800de1a:	461a      	mov	r2, r3
 800de1c:	4b1a      	ldr	r3, [pc, #104]	@ (800de88 <FATFS_LinkDriverEx+0x94>)
 800de1e:	2100      	movs	r1, #0
 800de20:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800de22:	4b19      	ldr	r3, [pc, #100]	@ (800de88 <FATFS_LinkDriverEx+0x94>)
 800de24:	7a5b      	ldrb	r3, [r3, #9]
 800de26:	b2db      	uxtb	r3, r3
 800de28:	4a17      	ldr	r2, [pc, #92]	@ (800de88 <FATFS_LinkDriverEx+0x94>)
 800de2a:	009b      	lsls	r3, r3, #2
 800de2c:	4413      	add	r3, r2
 800de2e:	68fa      	ldr	r2, [r7, #12]
 800de30:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800de32:	4b15      	ldr	r3, [pc, #84]	@ (800de88 <FATFS_LinkDriverEx+0x94>)
 800de34:	7a5b      	ldrb	r3, [r3, #9]
 800de36:	b2db      	uxtb	r3, r3
 800de38:	461a      	mov	r2, r3
 800de3a:	4b13      	ldr	r3, [pc, #76]	@ (800de88 <FATFS_LinkDriverEx+0x94>)
 800de3c:	4413      	add	r3, r2
 800de3e:	79fa      	ldrb	r2, [r7, #7]
 800de40:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800de42:	4b11      	ldr	r3, [pc, #68]	@ (800de88 <FATFS_LinkDriverEx+0x94>)
 800de44:	7a5b      	ldrb	r3, [r3, #9]
 800de46:	b2db      	uxtb	r3, r3
 800de48:	1c5a      	adds	r2, r3, #1
 800de4a:	b2d1      	uxtb	r1, r2
 800de4c:	4a0e      	ldr	r2, [pc, #56]	@ (800de88 <FATFS_LinkDriverEx+0x94>)
 800de4e:	7251      	strb	r1, [r2, #9]
 800de50:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800de52:	7dbb      	ldrb	r3, [r7, #22]
 800de54:	3330      	adds	r3, #48	@ 0x30
 800de56:	b2da      	uxtb	r2, r3
 800de58:	68bb      	ldr	r3, [r7, #8]
 800de5a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800de5c:	68bb      	ldr	r3, [r7, #8]
 800de5e:	3301      	adds	r3, #1
 800de60:	223a      	movs	r2, #58	@ 0x3a
 800de62:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800de64:	68bb      	ldr	r3, [r7, #8]
 800de66:	3302      	adds	r3, #2
 800de68:	222f      	movs	r2, #47	@ 0x2f
 800de6a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800de6c:	68bb      	ldr	r3, [r7, #8]
 800de6e:	3303      	adds	r3, #3
 800de70:	2200      	movs	r2, #0
 800de72:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800de74:	2300      	movs	r3, #0
 800de76:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800de78:	7dfb      	ldrb	r3, [r7, #23]
}
 800de7a:	4618      	mov	r0, r3
 800de7c:	371c      	adds	r7, #28
 800de7e:	46bd      	mov	sp, r7
 800de80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de84:	4770      	bx	lr
 800de86:	bf00      	nop
 800de88:	20002518 	.word	0x20002518

0800de8c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800de8c:	b580      	push	{r7, lr}
 800de8e:	b082      	sub	sp, #8
 800de90:	af00      	add	r7, sp, #0
 800de92:	6078      	str	r0, [r7, #4]
 800de94:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800de96:	2200      	movs	r2, #0
 800de98:	6839      	ldr	r1, [r7, #0]
 800de9a:	6878      	ldr	r0, [r7, #4]
 800de9c:	f7ff ffaa 	bl	800ddf4 <FATFS_LinkDriverEx>
 800dea0:	4603      	mov	r3, r0
}
 800dea2:	4618      	mov	r0, r3
 800dea4:	3708      	adds	r7, #8
 800dea6:	46bd      	mov	sp, r7
 800dea8:	bd80      	pop	{r7, pc}

0800deaa <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800deaa:	b580      	push	{r7, lr}
 800deac:	b086      	sub	sp, #24
 800deae:	af00      	add	r7, sp, #0
 800deb0:	4603      	mov	r3, r0
 800deb2:	6039      	str	r1, [r7, #0]
 800deb4:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 800deb6:	2300      	movs	r3, #0
 800deb8:	60fb      	str	r3, [r7, #12]
 800deba:	2300      	movs	r3, #0
 800debc:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 800debe:	f107 030c 	add.w	r3, r7, #12
 800dec2:	2101      	movs	r1, #1
 800dec4:	4618      	mov	r0, r3
 800dec6:	f000 f8d5 	bl	800e074 <osSemaphoreCreate>
 800deca:	4602      	mov	r2, r0
 800decc:	683b      	ldr	r3, [r7, #0]
 800dece:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 800ded0:	683b      	ldr	r3, [r7, #0]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	bf14      	ite	ne
 800ded8:	2301      	movne	r3, #1
 800deda:	2300      	moveq	r3, #0
 800dedc:	b2db      	uxtb	r3, r3
 800dede:	617b      	str	r3, [r7, #20]

    return ret;
 800dee0:	697b      	ldr	r3, [r7, #20]
}
 800dee2:	4618      	mov	r0, r3
 800dee4:	3718      	adds	r7, #24
 800dee6:	46bd      	mov	sp, r7
 800dee8:	bd80      	pop	{r7, pc}

0800deea <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800deea:	b580      	push	{r7, lr}
 800deec:	b082      	sub	sp, #8
 800deee:	af00      	add	r7, sp, #0
 800def0:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800def2:	6878      	ldr	r0, [r7, #4]
 800def4:	f000 f982 	bl	800e1fc <osSemaphoreDelete>
#endif
    return 1;
 800def8:	2301      	movs	r3, #1
}
 800defa:	4618      	mov	r0, r3
 800defc:	3708      	adds	r7, #8
 800defe:	46bd      	mov	sp, r7
 800df00:	bd80      	pop	{r7, pc}

0800df02 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800df02:	b580      	push	{r7, lr}
 800df04:	b084      	sub	sp, #16
 800df06:	af00      	add	r7, sp, #0
 800df08:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800df0a:	2300      	movs	r3, #0
 800df0c:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 800df0e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800df12:	6878      	ldr	r0, [r7, #4]
 800df14:	f000 f8ee 	bl	800e0f4 <osSemaphoreWait>
 800df18:	4603      	mov	r3, r0
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d101      	bne.n	800df22 <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 800df1e:	2301      	movs	r3, #1
 800df20:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800df22:	68fb      	ldr	r3, [r7, #12]
}
 800df24:	4618      	mov	r0, r3
 800df26:	3710      	adds	r7, #16
 800df28:	46bd      	mov	sp, r7
 800df2a:	bd80      	pop	{r7, pc}

0800df2c <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800df2c:	b580      	push	{r7, lr}
 800df2e:	b082      	sub	sp, #8
 800df30:	af00      	add	r7, sp, #0
 800df32:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800df34:	6878      	ldr	r0, [r7, #4]
 800df36:	f000 f92b 	bl	800e190 <osSemaphoreRelease>
#endif
}
 800df3a:	bf00      	nop
 800df3c:	3708      	adds	r7, #8
 800df3e:	46bd      	mov	sp, r7
 800df40:	bd80      	pop	{r7, pc}

0800df42 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800df42:	b480      	push	{r7}
 800df44:	b085      	sub	sp, #20
 800df46:	af00      	add	r7, sp, #0
 800df48:	4603      	mov	r3, r0
 800df4a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800df4c:	2300      	movs	r3, #0
 800df4e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800df50:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800df54:	2b84      	cmp	r3, #132	@ 0x84
 800df56:	d005      	beq.n	800df64 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800df58:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	4413      	add	r3, r2
 800df60:	3303      	adds	r3, #3
 800df62:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800df64:	68fb      	ldr	r3, [r7, #12]
}
 800df66:	4618      	mov	r0, r3
 800df68:	3714      	adds	r7, #20
 800df6a:	46bd      	mov	sp, r7
 800df6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df70:	4770      	bx	lr

0800df72 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800df72:	b480      	push	{r7}
 800df74:	b083      	sub	sp, #12
 800df76:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800df78:	f3ef 8305 	mrs	r3, IPSR
 800df7c:	607b      	str	r3, [r7, #4]
  return(result);
 800df7e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800df80:	2b00      	cmp	r3, #0
 800df82:	bf14      	ite	ne
 800df84:	2301      	movne	r3, #1
 800df86:	2300      	moveq	r3, #0
 800df88:	b2db      	uxtb	r3, r3
}
 800df8a:	4618      	mov	r0, r3
 800df8c:	370c      	adds	r7, #12
 800df8e:	46bd      	mov	sp, r7
 800df90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df94:	4770      	bx	lr

0800df96 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800df96:	b580      	push	{r7, lr}
 800df98:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800df9a:	f001 fcc7 	bl	800f92c <vTaskStartScheduler>
  
  return osOK;
 800df9e:	2300      	movs	r3, #0
}
 800dfa0:	4618      	mov	r0, r3
 800dfa2:	bd80      	pop	{r7, pc}

0800dfa4 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 800dfa4:	b580      	push	{r7, lr}
 800dfa6:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 800dfa8:	f002 f938 	bl	801021c <xTaskGetSchedulerState>
 800dfac:	4603      	mov	r3, r0
 800dfae:	2b01      	cmp	r3, #1
 800dfb0:	d101      	bne.n	800dfb6 <osKernelRunning+0x12>
    return 0;
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	e000      	b.n	800dfb8 <osKernelRunning+0x14>
  else
    return 1;
 800dfb6:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 800dfb8:	4618      	mov	r0, r3
 800dfba:	bd80      	pop	{r7, pc}

0800dfbc <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800dfbc:	b580      	push	{r7, lr}
 800dfbe:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800dfc0:	f7ff ffd7 	bl	800df72 <inHandlerMode>
 800dfc4:	4603      	mov	r3, r0
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d003      	beq.n	800dfd2 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800dfca:	f001 fdd3 	bl	800fb74 <xTaskGetTickCountFromISR>
 800dfce:	4603      	mov	r3, r0
 800dfd0:	e002      	b.n	800dfd8 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800dfd2:	f001 fdbf 	bl	800fb54 <xTaskGetTickCount>
 800dfd6:	4603      	mov	r3, r0
  }
}
 800dfd8:	4618      	mov	r0, r3
 800dfda:	bd80      	pop	{r7, pc}

0800dfdc <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800dfdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dfde:	b089      	sub	sp, #36	@ 0x24
 800dfe0:	af04      	add	r7, sp, #16
 800dfe2:	6078      	str	r0, [r7, #4]
 800dfe4:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	695b      	ldr	r3, [r3, #20]
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d020      	beq.n	800e030 <osThreadCreate+0x54>
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	699b      	ldr	r3, [r3, #24]
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d01c      	beq.n	800e030 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	685c      	ldr	r4, [r3, #4]
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	691e      	ldr	r6, [r3, #16]
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e008:	4618      	mov	r0, r3
 800e00a:	f7ff ff9a 	bl	800df42 <makeFreeRtosPriority>
 800e00e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	695b      	ldr	r3, [r3, #20]
 800e014:	687a      	ldr	r2, [r7, #4]
 800e016:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e018:	9202      	str	r2, [sp, #8]
 800e01a:	9301      	str	r3, [sp, #4]
 800e01c:	9100      	str	r1, [sp, #0]
 800e01e:	683b      	ldr	r3, [r7, #0]
 800e020:	4632      	mov	r2, r6
 800e022:	4629      	mov	r1, r5
 800e024:	4620      	mov	r0, r4
 800e026:	f001 fa9f 	bl	800f568 <xTaskCreateStatic>
 800e02a:	4603      	mov	r3, r0
 800e02c:	60fb      	str	r3, [r7, #12]
 800e02e:	e01c      	b.n	800e06a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	685c      	ldr	r4, [r3, #4]
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e03c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e044:	4618      	mov	r0, r3
 800e046:	f7ff ff7c 	bl	800df42 <makeFreeRtosPriority>
 800e04a:	4602      	mov	r2, r0
 800e04c:	f107 030c 	add.w	r3, r7, #12
 800e050:	9301      	str	r3, [sp, #4]
 800e052:	9200      	str	r2, [sp, #0]
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	4632      	mov	r2, r6
 800e058:	4629      	mov	r1, r5
 800e05a:	4620      	mov	r0, r4
 800e05c:	f001 faea 	bl	800f634 <xTaskCreate>
 800e060:	4603      	mov	r3, r0
 800e062:	2b01      	cmp	r3, #1
 800e064:	d001      	beq.n	800e06a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800e066:	2300      	movs	r3, #0
 800e068:	e000      	b.n	800e06c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800e06a:	68fb      	ldr	r3, [r7, #12]
}
 800e06c:	4618      	mov	r0, r3
 800e06e:	3714      	adds	r7, #20
 800e070:	46bd      	mov	sp, r7
 800e072:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e074 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800e074:	b580      	push	{r7, lr}
 800e076:	b086      	sub	sp, #24
 800e078:	af02      	add	r7, sp, #8
 800e07a:	6078      	str	r0, [r7, #4]
 800e07c:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	685b      	ldr	r3, [r3, #4]
 800e082:	2b00      	cmp	r3, #0
 800e084:	d016      	beq.n	800e0b4 <osSemaphoreCreate+0x40>
    if (count == 1) {
 800e086:	683b      	ldr	r3, [r7, #0]
 800e088:	2b01      	cmp	r3, #1
 800e08a:	d10a      	bne.n	800e0a2 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	685b      	ldr	r3, [r3, #4]
 800e090:	2203      	movs	r2, #3
 800e092:	9200      	str	r2, [sp, #0]
 800e094:	2200      	movs	r2, #0
 800e096:	2100      	movs	r1, #0
 800e098:	2001      	movs	r0, #1
 800e09a:	f000 fabf 	bl	800e61c <xQueueGenericCreateStatic>
 800e09e:	4603      	mov	r3, r0
 800e0a0:	e023      	b.n	800e0ea <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
 800e0a2:	6838      	ldr	r0, [r7, #0]
 800e0a4:	6839      	ldr	r1, [r7, #0]
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	685b      	ldr	r3, [r3, #4]
 800e0aa:	461a      	mov	r2, r3
 800e0ac:	f000 fb9f 	bl	800e7ee <xQueueCreateCountingSemaphoreStatic>
 800e0b0:	4603      	mov	r3, r0
 800e0b2:	e01a      	b.n	800e0ea <osSemaphoreCreate+0x76>
      return NULL;
#endif
    }
  }
  else {
    if (count == 1) {
 800e0b4:	683b      	ldr	r3, [r7, #0]
 800e0b6:	2b01      	cmp	r3, #1
 800e0b8:	d110      	bne.n	800e0dc <osSemaphoreCreate+0x68>
      vSemaphoreCreateBinary(sema);
 800e0ba:	2203      	movs	r2, #3
 800e0bc:	2100      	movs	r1, #0
 800e0be:	2001      	movs	r0, #1
 800e0c0:	f000 fb33 	bl	800e72a <xQueueGenericCreate>
 800e0c4:	60f8      	str	r0, [r7, #12]
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d005      	beq.n	800e0d8 <osSemaphoreCreate+0x64>
 800e0cc:	2300      	movs	r3, #0
 800e0ce:	2200      	movs	r2, #0
 800e0d0:	2100      	movs	r1, #0
 800e0d2:	68f8      	ldr	r0, [r7, #12]
 800e0d4:	f000 fc02 	bl	800e8dc <xQueueGenericSend>
      return sema;
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	e006      	b.n	800e0ea <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
 800e0dc:	683b      	ldr	r3, [r7, #0]
 800e0de:	683a      	ldr	r2, [r7, #0]
 800e0e0:	4611      	mov	r1, r2
 800e0e2:	4618      	mov	r0, r3
 800e0e4:	f000 fbc0 	bl	800e868 <xQueueCreateCountingSemaphore>
 800e0e8:	4603      	mov	r3, r0
#else
    return NULL;
#endif
  }
#endif
}
 800e0ea:	4618      	mov	r0, r3
 800e0ec:	3710      	adds	r7, #16
 800e0ee:	46bd      	mov	sp, r7
 800e0f0:	bd80      	pop	{r7, pc}
	...

0800e0f4 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800e0f4:	b580      	push	{r7, lr}
 800e0f6:	b084      	sub	sp, #16
 800e0f8:	af00      	add	r7, sp, #0
 800e0fa:	6078      	str	r0, [r7, #4]
 800e0fc:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800e0fe:	2300      	movs	r3, #0
 800e100:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	2b00      	cmp	r3, #0
 800e106:	d101      	bne.n	800e10c <osSemaphoreWait+0x18>
    return osErrorParameter;
 800e108:	2380      	movs	r3, #128	@ 0x80
 800e10a:	e03a      	b.n	800e182 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800e10c:	2300      	movs	r3, #0
 800e10e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800e110:	683b      	ldr	r3, [r7, #0]
 800e112:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e116:	d103      	bne.n	800e120 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800e118:	f04f 33ff 	mov.w	r3, #4294967295
 800e11c:	60fb      	str	r3, [r7, #12]
 800e11e:	e009      	b.n	800e134 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800e120:	683b      	ldr	r3, [r7, #0]
 800e122:	2b00      	cmp	r3, #0
 800e124:	d006      	beq.n	800e134 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800e126:	683b      	ldr	r3, [r7, #0]
 800e128:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d101      	bne.n	800e134 <osSemaphoreWait+0x40>
      ticks = 1;
 800e130:	2301      	movs	r3, #1
 800e132:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800e134:	f7ff ff1d 	bl	800df72 <inHandlerMode>
 800e138:	4603      	mov	r3, r0
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d017      	beq.n	800e16e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800e13e:	f107 0308 	add.w	r3, r7, #8
 800e142:	461a      	mov	r2, r3
 800e144:	2100      	movs	r1, #0
 800e146:	6878      	ldr	r0, [r7, #4]
 800e148:	f001 f80e 	bl	800f168 <xQueueReceiveFromISR>
 800e14c:	4603      	mov	r3, r0
 800e14e:	2b01      	cmp	r3, #1
 800e150:	d001      	beq.n	800e156 <osSemaphoreWait+0x62>
      return osErrorOS;
 800e152:	23ff      	movs	r3, #255	@ 0xff
 800e154:	e015      	b.n	800e182 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800e156:	68bb      	ldr	r3, [r7, #8]
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d011      	beq.n	800e180 <osSemaphoreWait+0x8c>
 800e15c:	4b0b      	ldr	r3, [pc, #44]	@ (800e18c <osSemaphoreWait+0x98>)
 800e15e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e162:	601a      	str	r2, [r3, #0]
 800e164:	f3bf 8f4f 	dsb	sy
 800e168:	f3bf 8f6f 	isb	sy
 800e16c:	e008      	b.n	800e180 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800e16e:	68f9      	ldr	r1, [r7, #12]
 800e170:	6878      	ldr	r0, [r7, #4]
 800e172:	f000 fee1 	bl	800ef38 <xQueueSemaphoreTake>
 800e176:	4603      	mov	r3, r0
 800e178:	2b01      	cmp	r3, #1
 800e17a:	d001      	beq.n	800e180 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800e17c:	23ff      	movs	r3, #255	@ 0xff
 800e17e:	e000      	b.n	800e182 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800e180:	2300      	movs	r3, #0
}
 800e182:	4618      	mov	r0, r3
 800e184:	3710      	adds	r7, #16
 800e186:	46bd      	mov	sp, r7
 800e188:	bd80      	pop	{r7, pc}
 800e18a:	bf00      	nop
 800e18c:	e000ed04 	.word	0xe000ed04

0800e190 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800e190:	b580      	push	{r7, lr}
 800e192:	b084      	sub	sp, #16
 800e194:	af00      	add	r7, sp, #0
 800e196:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800e198:	2300      	movs	r3, #0
 800e19a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800e19c:	2300      	movs	r3, #0
 800e19e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800e1a0:	f7ff fee7 	bl	800df72 <inHandlerMode>
 800e1a4:	4603      	mov	r3, r0
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d016      	beq.n	800e1d8 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800e1aa:	f107 0308 	add.w	r3, r7, #8
 800e1ae:	4619      	mov	r1, r3
 800e1b0:	6878      	ldr	r0, [r7, #4]
 800e1b2:	f000 fd40 	bl	800ec36 <xQueueGiveFromISR>
 800e1b6:	4603      	mov	r3, r0
 800e1b8:	2b01      	cmp	r3, #1
 800e1ba:	d001      	beq.n	800e1c0 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800e1bc:	23ff      	movs	r3, #255	@ 0xff
 800e1be:	e017      	b.n	800e1f0 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800e1c0:	68bb      	ldr	r3, [r7, #8]
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d013      	beq.n	800e1ee <osSemaphoreRelease+0x5e>
 800e1c6:	4b0c      	ldr	r3, [pc, #48]	@ (800e1f8 <osSemaphoreRelease+0x68>)
 800e1c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e1cc:	601a      	str	r2, [r3, #0]
 800e1ce:	f3bf 8f4f 	dsb	sy
 800e1d2:	f3bf 8f6f 	isb	sy
 800e1d6:	e00a      	b.n	800e1ee <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800e1d8:	2300      	movs	r3, #0
 800e1da:	2200      	movs	r2, #0
 800e1dc:	2100      	movs	r1, #0
 800e1de:	6878      	ldr	r0, [r7, #4]
 800e1e0:	f000 fb7c 	bl	800e8dc <xQueueGenericSend>
 800e1e4:	4603      	mov	r3, r0
 800e1e6:	2b01      	cmp	r3, #1
 800e1e8:	d001      	beq.n	800e1ee <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800e1ea:	23ff      	movs	r3, #255	@ 0xff
 800e1ec:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800e1ee:	68fb      	ldr	r3, [r7, #12]
}
 800e1f0:	4618      	mov	r0, r3
 800e1f2:	3710      	adds	r7, #16
 800e1f4:	46bd      	mov	sp, r7
 800e1f6:	bd80      	pop	{r7, pc}
 800e1f8:	e000ed04 	.word	0xe000ed04

0800e1fc <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800e1fc:	b580      	push	{r7, lr}
 800e1fe:	b082      	sub	sp, #8
 800e200:	af00      	add	r7, sp, #0
 800e202:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800e204:	f7ff feb5 	bl	800df72 <inHandlerMode>
 800e208:	4603      	mov	r3, r0
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d001      	beq.n	800e212 <osSemaphoreDelete+0x16>
    return osErrorISR;
 800e20e:	2382      	movs	r3, #130	@ 0x82
 800e210:	e003      	b.n	800e21a <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800e212:	6878      	ldr	r0, [r7, #4]
 800e214:	f001 f830 	bl	800f278 <vQueueDelete>

  return osOK; 
 800e218:	2300      	movs	r3, #0
}
 800e21a:	4618      	mov	r0, r3
 800e21c:	3708      	adds	r7, #8
 800e21e:	46bd      	mov	sp, r7
 800e220:	bd80      	pop	{r7, pc}

0800e222 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800e222:	b590      	push	{r4, r7, lr}
 800e224:	b085      	sub	sp, #20
 800e226:	af02      	add	r7, sp, #8
 800e228:	6078      	str	r0, [r7, #4]
 800e22a:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	689b      	ldr	r3, [r3, #8]
 800e230:	2b00      	cmp	r3, #0
 800e232:	d011      	beq.n	800e258 <osMessageCreate+0x36>
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	68db      	ldr	r3, [r3, #12]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d00d      	beq.n	800e258 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	6818      	ldr	r0, [r3, #0]
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	6859      	ldr	r1, [r3, #4]
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	689a      	ldr	r2, [r3, #8]
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	68db      	ldr	r3, [r3, #12]
 800e24c:	2400      	movs	r4, #0
 800e24e:	9400      	str	r4, [sp, #0]
 800e250:	f000 f9e4 	bl	800e61c <xQueueGenericCreateStatic>
 800e254:	4603      	mov	r3, r0
 800e256:	e008      	b.n	800e26a <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	6818      	ldr	r0, [r3, #0]
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	685b      	ldr	r3, [r3, #4]
 800e260:	2200      	movs	r2, #0
 800e262:	4619      	mov	r1, r3
 800e264:	f000 fa61 	bl	800e72a <xQueueGenericCreate>
 800e268:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800e26a:	4618      	mov	r0, r3
 800e26c:	370c      	adds	r7, #12
 800e26e:	46bd      	mov	sp, r7
 800e270:	bd90      	pop	{r4, r7, pc}
	...

0800e274 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800e274:	b580      	push	{r7, lr}
 800e276:	b086      	sub	sp, #24
 800e278:	af00      	add	r7, sp, #0
 800e27a:	60f8      	str	r0, [r7, #12]
 800e27c:	60b9      	str	r1, [r7, #8]
 800e27e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800e280:	2300      	movs	r3, #0
 800e282:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800e288:	697b      	ldr	r3, [r7, #20]
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d101      	bne.n	800e292 <osMessagePut+0x1e>
    ticks = 1;
 800e28e:	2301      	movs	r3, #1
 800e290:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800e292:	f7ff fe6e 	bl	800df72 <inHandlerMode>
 800e296:	4603      	mov	r3, r0
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d018      	beq.n	800e2ce <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800e29c:	f107 0210 	add.w	r2, r7, #16
 800e2a0:	f107 0108 	add.w	r1, r7, #8
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	68f8      	ldr	r0, [r7, #12]
 800e2a8:	f000 fc22 	bl	800eaf0 <xQueueGenericSendFromISR>
 800e2ac:	4603      	mov	r3, r0
 800e2ae:	2b01      	cmp	r3, #1
 800e2b0:	d001      	beq.n	800e2b6 <osMessagePut+0x42>
      return osErrorOS;
 800e2b2:	23ff      	movs	r3, #255	@ 0xff
 800e2b4:	e018      	b.n	800e2e8 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800e2b6:	693b      	ldr	r3, [r7, #16]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d014      	beq.n	800e2e6 <osMessagePut+0x72>
 800e2bc:	4b0c      	ldr	r3, [pc, #48]	@ (800e2f0 <osMessagePut+0x7c>)
 800e2be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e2c2:	601a      	str	r2, [r3, #0]
 800e2c4:	f3bf 8f4f 	dsb	sy
 800e2c8:	f3bf 8f6f 	isb	sy
 800e2cc:	e00b      	b.n	800e2e6 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800e2ce:	f107 0108 	add.w	r1, r7, #8
 800e2d2:	2300      	movs	r3, #0
 800e2d4:	697a      	ldr	r2, [r7, #20]
 800e2d6:	68f8      	ldr	r0, [r7, #12]
 800e2d8:	f000 fb00 	bl	800e8dc <xQueueGenericSend>
 800e2dc:	4603      	mov	r3, r0
 800e2de:	2b01      	cmp	r3, #1
 800e2e0:	d001      	beq.n	800e2e6 <osMessagePut+0x72>
      return osErrorOS;
 800e2e2:	23ff      	movs	r3, #255	@ 0xff
 800e2e4:	e000      	b.n	800e2e8 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800e2e6:	2300      	movs	r3, #0
}
 800e2e8:	4618      	mov	r0, r3
 800e2ea:	3718      	adds	r7, #24
 800e2ec:	46bd      	mov	sp, r7
 800e2ee:	bd80      	pop	{r7, pc}
 800e2f0:	e000ed04 	.word	0xe000ed04

0800e2f4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800e2f4:	b590      	push	{r4, r7, lr}
 800e2f6:	b08b      	sub	sp, #44	@ 0x2c
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	60f8      	str	r0, [r7, #12]
 800e2fc:	60b9      	str	r1, [r7, #8]
 800e2fe:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800e300:	68bb      	ldr	r3, [r7, #8]
 800e302:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800e304:	2300      	movs	r3, #0
 800e306:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800e308:	68bb      	ldr	r3, [r7, #8]
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d10a      	bne.n	800e324 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800e30e:	2380      	movs	r3, #128	@ 0x80
 800e310:	617b      	str	r3, [r7, #20]
    return event;
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	461c      	mov	r4, r3
 800e316:	f107 0314 	add.w	r3, r7, #20
 800e31a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e31e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e322:	e054      	b.n	800e3ce <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800e324:	2300      	movs	r3, #0
 800e326:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800e328:	2300      	movs	r3, #0
 800e32a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e332:	d103      	bne.n	800e33c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800e334:	f04f 33ff 	mov.w	r3, #4294967295
 800e338:	627b      	str	r3, [r7, #36]	@ 0x24
 800e33a:	e009      	b.n	800e350 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d006      	beq.n	800e350 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800e346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d101      	bne.n	800e350 <osMessageGet+0x5c>
      ticks = 1;
 800e34c:	2301      	movs	r3, #1
 800e34e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800e350:	f7ff fe0f 	bl	800df72 <inHandlerMode>
 800e354:	4603      	mov	r3, r0
 800e356:	2b00      	cmp	r3, #0
 800e358:	d01c      	beq.n	800e394 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800e35a:	f107 0220 	add.w	r2, r7, #32
 800e35e:	f107 0314 	add.w	r3, r7, #20
 800e362:	3304      	adds	r3, #4
 800e364:	4619      	mov	r1, r3
 800e366:	68b8      	ldr	r0, [r7, #8]
 800e368:	f000 fefe 	bl	800f168 <xQueueReceiveFromISR>
 800e36c:	4603      	mov	r3, r0
 800e36e:	2b01      	cmp	r3, #1
 800e370:	d102      	bne.n	800e378 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800e372:	2310      	movs	r3, #16
 800e374:	617b      	str	r3, [r7, #20]
 800e376:	e001      	b.n	800e37c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800e378:	2300      	movs	r3, #0
 800e37a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800e37c:	6a3b      	ldr	r3, [r7, #32]
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d01d      	beq.n	800e3be <osMessageGet+0xca>
 800e382:	4b15      	ldr	r3, [pc, #84]	@ (800e3d8 <osMessageGet+0xe4>)
 800e384:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e388:	601a      	str	r2, [r3, #0]
 800e38a:	f3bf 8f4f 	dsb	sy
 800e38e:	f3bf 8f6f 	isb	sy
 800e392:	e014      	b.n	800e3be <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800e394:	f107 0314 	add.w	r3, r7, #20
 800e398:	3304      	adds	r3, #4
 800e39a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e39c:	4619      	mov	r1, r3
 800e39e:	68b8      	ldr	r0, [r7, #8]
 800e3a0:	f000 fce2 	bl	800ed68 <xQueueReceive>
 800e3a4:	4603      	mov	r3, r0
 800e3a6:	2b01      	cmp	r3, #1
 800e3a8:	d102      	bne.n	800e3b0 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800e3aa:	2310      	movs	r3, #16
 800e3ac:	617b      	str	r3, [r7, #20]
 800e3ae:	e006      	b.n	800e3be <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800e3b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d101      	bne.n	800e3ba <osMessageGet+0xc6>
 800e3b6:	2300      	movs	r3, #0
 800e3b8:	e000      	b.n	800e3bc <osMessageGet+0xc8>
 800e3ba:	2340      	movs	r3, #64	@ 0x40
 800e3bc:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	461c      	mov	r4, r3
 800e3c2:	f107 0314 	add.w	r3, r7, #20
 800e3c6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e3ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800e3ce:	68f8      	ldr	r0, [r7, #12]
 800e3d0:	372c      	adds	r7, #44	@ 0x2c
 800e3d2:	46bd      	mov	sp, r7
 800e3d4:	bd90      	pop	{r4, r7, pc}
 800e3d6:	bf00      	nop
 800e3d8:	e000ed04 	.word	0xe000ed04

0800e3dc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800e3dc:	b480      	push	{r7}
 800e3de:	b083      	sub	sp, #12
 800e3e0:	af00      	add	r7, sp, #0
 800e3e2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	f103 0208 	add.w	r2, r3, #8
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	f04f 32ff 	mov.w	r2, #4294967295
 800e3f4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	f103 0208 	add.w	r2, r3, #8
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	f103 0208 	add.w	r2, r3, #8
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	2200      	movs	r2, #0
 800e40e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800e410:	bf00      	nop
 800e412:	370c      	adds	r7, #12
 800e414:	46bd      	mov	sp, r7
 800e416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e41a:	4770      	bx	lr

0800e41c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800e41c:	b480      	push	{r7}
 800e41e:	b083      	sub	sp, #12
 800e420:	af00      	add	r7, sp, #0
 800e422:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	2200      	movs	r2, #0
 800e428:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800e42a:	bf00      	nop
 800e42c:	370c      	adds	r7, #12
 800e42e:	46bd      	mov	sp, r7
 800e430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e434:	4770      	bx	lr

0800e436 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e436:	b480      	push	{r7}
 800e438:	b085      	sub	sp, #20
 800e43a:	af00      	add	r7, sp, #0
 800e43c:	6078      	str	r0, [r7, #4]
 800e43e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	685b      	ldr	r3, [r3, #4]
 800e444:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800e446:	683b      	ldr	r3, [r7, #0]
 800e448:	68fa      	ldr	r2, [r7, #12]
 800e44a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	689a      	ldr	r2, [r3, #8]
 800e450:	683b      	ldr	r3, [r7, #0]
 800e452:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	689b      	ldr	r3, [r3, #8]
 800e458:	683a      	ldr	r2, [r7, #0]
 800e45a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	683a      	ldr	r2, [r7, #0]
 800e460:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800e462:	683b      	ldr	r3, [r7, #0]
 800e464:	687a      	ldr	r2, [r7, #4]
 800e466:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	1c5a      	adds	r2, r3, #1
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	601a      	str	r2, [r3, #0]
}
 800e472:	bf00      	nop
 800e474:	3714      	adds	r7, #20
 800e476:	46bd      	mov	sp, r7
 800e478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e47c:	4770      	bx	lr

0800e47e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e47e:	b480      	push	{r7}
 800e480:	b085      	sub	sp, #20
 800e482:	af00      	add	r7, sp, #0
 800e484:	6078      	str	r0, [r7, #4]
 800e486:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800e488:	683b      	ldr	r3, [r7, #0]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800e48e:	68bb      	ldr	r3, [r7, #8]
 800e490:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e494:	d103      	bne.n	800e49e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	691b      	ldr	r3, [r3, #16]
 800e49a:	60fb      	str	r3, [r7, #12]
 800e49c:	e00c      	b.n	800e4b8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	3308      	adds	r3, #8
 800e4a2:	60fb      	str	r3, [r7, #12]
 800e4a4:	e002      	b.n	800e4ac <vListInsert+0x2e>
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	685b      	ldr	r3, [r3, #4]
 800e4aa:	60fb      	str	r3, [r7, #12]
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	685b      	ldr	r3, [r3, #4]
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	68ba      	ldr	r2, [r7, #8]
 800e4b4:	429a      	cmp	r2, r3
 800e4b6:	d2f6      	bcs.n	800e4a6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	685a      	ldr	r2, [r3, #4]
 800e4bc:	683b      	ldr	r3, [r7, #0]
 800e4be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800e4c0:	683b      	ldr	r3, [r7, #0]
 800e4c2:	685b      	ldr	r3, [r3, #4]
 800e4c4:	683a      	ldr	r2, [r7, #0]
 800e4c6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800e4c8:	683b      	ldr	r3, [r7, #0]
 800e4ca:	68fa      	ldr	r2, [r7, #12]
 800e4cc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	683a      	ldr	r2, [r7, #0]
 800e4d2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800e4d4:	683b      	ldr	r3, [r7, #0]
 800e4d6:	687a      	ldr	r2, [r7, #4]
 800e4d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	1c5a      	adds	r2, r3, #1
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	601a      	str	r2, [r3, #0]
}
 800e4e4:	bf00      	nop
 800e4e6:	3714      	adds	r7, #20
 800e4e8:	46bd      	mov	sp, r7
 800e4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ee:	4770      	bx	lr

0800e4f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800e4f0:	b480      	push	{r7}
 800e4f2:	b085      	sub	sp, #20
 800e4f4:	af00      	add	r7, sp, #0
 800e4f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	691b      	ldr	r3, [r3, #16]
 800e4fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	685b      	ldr	r3, [r3, #4]
 800e502:	687a      	ldr	r2, [r7, #4]
 800e504:	6892      	ldr	r2, [r2, #8]
 800e506:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	689b      	ldr	r3, [r3, #8]
 800e50c:	687a      	ldr	r2, [r7, #4]
 800e50e:	6852      	ldr	r2, [r2, #4]
 800e510:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	685b      	ldr	r3, [r3, #4]
 800e516:	687a      	ldr	r2, [r7, #4]
 800e518:	429a      	cmp	r2, r3
 800e51a:	d103      	bne.n	800e524 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	689a      	ldr	r2, [r3, #8]
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	2200      	movs	r2, #0
 800e528:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	1e5a      	subs	r2, r3, #1
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	681b      	ldr	r3, [r3, #0]
}
 800e538:	4618      	mov	r0, r3
 800e53a:	3714      	adds	r7, #20
 800e53c:	46bd      	mov	sp, r7
 800e53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e542:	4770      	bx	lr

0800e544 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b084      	sub	sp, #16
 800e548:	af00      	add	r7, sp, #0
 800e54a:	6078      	str	r0, [r7, #4]
 800e54c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	2b00      	cmp	r3, #0
 800e556:	d10d      	bne.n	800e574 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800e558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e55c:	b672      	cpsid	i
 800e55e:	f383 8811 	msr	BASEPRI, r3
 800e562:	f3bf 8f6f 	isb	sy
 800e566:	f3bf 8f4f 	dsb	sy
 800e56a:	b662      	cpsie	i
 800e56c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800e56e:	bf00      	nop
 800e570:	bf00      	nop
 800e572:	e7fd      	b.n	800e570 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800e574:	f002 fae2 	bl	8010b3c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	681a      	ldr	r2, [r3, #0]
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e580:	68f9      	ldr	r1, [r7, #12]
 800e582:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800e584:	fb01 f303 	mul.w	r3, r1, r3
 800e588:	441a      	add	r2, r3
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	2200      	movs	r2, #0
 800e592:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	681a      	ldr	r2, [r3, #0]
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	681a      	ldr	r2, [r3, #0]
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e5a4:	3b01      	subs	r3, #1
 800e5a6:	68f9      	ldr	r1, [r7, #12]
 800e5a8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800e5aa:	fb01 f303 	mul.w	r3, r1, r3
 800e5ae:	441a      	add	r2, r3
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	22ff      	movs	r2, #255	@ 0xff
 800e5b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	22ff      	movs	r2, #255	@ 0xff
 800e5c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800e5c4:	683b      	ldr	r3, [r7, #0]
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d114      	bne.n	800e5f4 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	691b      	ldr	r3, [r3, #16]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d01a      	beq.n	800e608 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e5d2:	68fb      	ldr	r3, [r7, #12]
 800e5d4:	3310      	adds	r3, #16
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	f001 fc46 	bl	800fe68 <xTaskRemoveFromEventList>
 800e5dc:	4603      	mov	r3, r0
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d012      	beq.n	800e608 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800e5e2:	4b0d      	ldr	r3, [pc, #52]	@ (800e618 <xQueueGenericReset+0xd4>)
 800e5e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e5e8:	601a      	str	r2, [r3, #0]
 800e5ea:	f3bf 8f4f 	dsb	sy
 800e5ee:	f3bf 8f6f 	isb	sy
 800e5f2:	e009      	b.n	800e608 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	3310      	adds	r3, #16
 800e5f8:	4618      	mov	r0, r3
 800e5fa:	f7ff feef 	bl	800e3dc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	3324      	adds	r3, #36	@ 0x24
 800e602:	4618      	mov	r0, r3
 800e604:	f7ff feea 	bl	800e3dc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800e608:	f002 face 	bl	8010ba8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800e60c:	2301      	movs	r3, #1
}
 800e60e:	4618      	mov	r0, r3
 800e610:	3710      	adds	r7, #16
 800e612:	46bd      	mov	sp, r7
 800e614:	bd80      	pop	{r7, pc}
 800e616:	bf00      	nop
 800e618:	e000ed04 	.word	0xe000ed04

0800e61c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800e61c:	b580      	push	{r7, lr}
 800e61e:	b08e      	sub	sp, #56	@ 0x38
 800e620:	af02      	add	r7, sp, #8
 800e622:	60f8      	str	r0, [r7, #12]
 800e624:	60b9      	str	r1, [r7, #8]
 800e626:	607a      	str	r2, [r7, #4]
 800e628:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d10d      	bne.n	800e64c <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800e630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e634:	b672      	cpsid	i
 800e636:	f383 8811 	msr	BASEPRI, r3
 800e63a:	f3bf 8f6f 	isb	sy
 800e63e:	f3bf 8f4f 	dsb	sy
 800e642:	b662      	cpsie	i
 800e644:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e646:	bf00      	nop
 800e648:	bf00      	nop
 800e64a:	e7fd      	b.n	800e648 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800e64c:	683b      	ldr	r3, [r7, #0]
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d10d      	bne.n	800e66e <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800e652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e656:	b672      	cpsid	i
 800e658:	f383 8811 	msr	BASEPRI, r3
 800e65c:	f3bf 8f6f 	isb	sy
 800e660:	f3bf 8f4f 	dsb	sy
 800e664:	b662      	cpsie	i
 800e666:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e668:	bf00      	nop
 800e66a:	bf00      	nop
 800e66c:	e7fd      	b.n	800e66a <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	2b00      	cmp	r3, #0
 800e672:	d002      	beq.n	800e67a <xQueueGenericCreateStatic+0x5e>
 800e674:	68bb      	ldr	r3, [r7, #8]
 800e676:	2b00      	cmp	r3, #0
 800e678:	d001      	beq.n	800e67e <xQueueGenericCreateStatic+0x62>
 800e67a:	2301      	movs	r3, #1
 800e67c:	e000      	b.n	800e680 <xQueueGenericCreateStatic+0x64>
 800e67e:	2300      	movs	r3, #0
 800e680:	2b00      	cmp	r3, #0
 800e682:	d10d      	bne.n	800e6a0 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 800e684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e688:	b672      	cpsid	i
 800e68a:	f383 8811 	msr	BASEPRI, r3
 800e68e:	f3bf 8f6f 	isb	sy
 800e692:	f3bf 8f4f 	dsb	sy
 800e696:	b662      	cpsie	i
 800e698:	623b      	str	r3, [r7, #32]
}
 800e69a:	bf00      	nop
 800e69c:	bf00      	nop
 800e69e:	e7fd      	b.n	800e69c <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d102      	bne.n	800e6ac <xQueueGenericCreateStatic+0x90>
 800e6a6:	68bb      	ldr	r3, [r7, #8]
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d101      	bne.n	800e6b0 <xQueueGenericCreateStatic+0x94>
 800e6ac:	2301      	movs	r3, #1
 800e6ae:	e000      	b.n	800e6b2 <xQueueGenericCreateStatic+0x96>
 800e6b0:	2300      	movs	r3, #0
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d10d      	bne.n	800e6d2 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800e6b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6ba:	b672      	cpsid	i
 800e6bc:	f383 8811 	msr	BASEPRI, r3
 800e6c0:	f3bf 8f6f 	isb	sy
 800e6c4:	f3bf 8f4f 	dsb	sy
 800e6c8:	b662      	cpsie	i
 800e6ca:	61fb      	str	r3, [r7, #28]
}
 800e6cc:	bf00      	nop
 800e6ce:	bf00      	nop
 800e6d0:	e7fd      	b.n	800e6ce <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800e6d2:	2348      	movs	r3, #72	@ 0x48
 800e6d4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800e6d6:	697b      	ldr	r3, [r7, #20]
 800e6d8:	2b48      	cmp	r3, #72	@ 0x48
 800e6da:	d00d      	beq.n	800e6f8 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800e6dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6e0:	b672      	cpsid	i
 800e6e2:	f383 8811 	msr	BASEPRI, r3
 800e6e6:	f3bf 8f6f 	isb	sy
 800e6ea:	f3bf 8f4f 	dsb	sy
 800e6ee:	b662      	cpsie	i
 800e6f0:	61bb      	str	r3, [r7, #24]
}
 800e6f2:	bf00      	nop
 800e6f4:	bf00      	nop
 800e6f6:	e7fd      	b.n	800e6f4 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800e6f8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e6fa:	683b      	ldr	r3, [r7, #0]
 800e6fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800e6fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e700:	2b00      	cmp	r3, #0
 800e702:	d00d      	beq.n	800e720 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800e704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e706:	2201      	movs	r2, #1
 800e708:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e70c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800e710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e712:	9300      	str	r3, [sp, #0]
 800e714:	4613      	mov	r3, r2
 800e716:	687a      	ldr	r2, [r7, #4]
 800e718:	68b9      	ldr	r1, [r7, #8]
 800e71a:	68f8      	ldr	r0, [r7, #12]
 800e71c:	f000 f848 	bl	800e7b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800e722:	4618      	mov	r0, r3
 800e724:	3730      	adds	r7, #48	@ 0x30
 800e726:	46bd      	mov	sp, r7
 800e728:	bd80      	pop	{r7, pc}

0800e72a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800e72a:	b580      	push	{r7, lr}
 800e72c:	b08a      	sub	sp, #40	@ 0x28
 800e72e:	af02      	add	r7, sp, #8
 800e730:	60f8      	str	r0, [r7, #12]
 800e732:	60b9      	str	r1, [r7, #8]
 800e734:	4613      	mov	r3, r2
 800e736:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d10d      	bne.n	800e75a <xQueueGenericCreate+0x30>
	__asm volatile
 800e73e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e742:	b672      	cpsid	i
 800e744:	f383 8811 	msr	BASEPRI, r3
 800e748:	f3bf 8f6f 	isb	sy
 800e74c:	f3bf 8f4f 	dsb	sy
 800e750:	b662      	cpsie	i
 800e752:	613b      	str	r3, [r7, #16]
}
 800e754:	bf00      	nop
 800e756:	bf00      	nop
 800e758:	e7fd      	b.n	800e756 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800e75a:	68bb      	ldr	r3, [r7, #8]
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d102      	bne.n	800e766 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800e760:	2300      	movs	r3, #0
 800e762:	61fb      	str	r3, [r7, #28]
 800e764:	e004      	b.n	800e770 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	68ba      	ldr	r2, [r7, #8]
 800e76a:	fb02 f303 	mul.w	r3, r2, r3
 800e76e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800e770:	69fb      	ldr	r3, [r7, #28]
 800e772:	3348      	adds	r3, #72	@ 0x48
 800e774:	4618      	mov	r0, r3
 800e776:	f002 fb0f 	bl	8010d98 <pvPortMalloc>
 800e77a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800e77c:	69bb      	ldr	r3, [r7, #24]
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d011      	beq.n	800e7a6 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800e782:	69bb      	ldr	r3, [r7, #24]
 800e784:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e786:	697b      	ldr	r3, [r7, #20]
 800e788:	3348      	adds	r3, #72	@ 0x48
 800e78a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800e78c:	69bb      	ldr	r3, [r7, #24]
 800e78e:	2200      	movs	r2, #0
 800e790:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e794:	79fa      	ldrb	r2, [r7, #7]
 800e796:	69bb      	ldr	r3, [r7, #24]
 800e798:	9300      	str	r3, [sp, #0]
 800e79a:	4613      	mov	r3, r2
 800e79c:	697a      	ldr	r2, [r7, #20]
 800e79e:	68b9      	ldr	r1, [r7, #8]
 800e7a0:	68f8      	ldr	r0, [r7, #12]
 800e7a2:	f000 f805 	bl	800e7b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e7a6:	69bb      	ldr	r3, [r7, #24]
	}
 800e7a8:	4618      	mov	r0, r3
 800e7aa:	3720      	adds	r7, #32
 800e7ac:	46bd      	mov	sp, r7
 800e7ae:	bd80      	pop	{r7, pc}

0800e7b0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800e7b0:	b580      	push	{r7, lr}
 800e7b2:	b084      	sub	sp, #16
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	60f8      	str	r0, [r7, #12]
 800e7b8:	60b9      	str	r1, [r7, #8]
 800e7ba:	607a      	str	r2, [r7, #4]
 800e7bc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800e7be:	68bb      	ldr	r3, [r7, #8]
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d103      	bne.n	800e7cc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800e7c4:	69bb      	ldr	r3, [r7, #24]
 800e7c6:	69ba      	ldr	r2, [r7, #24]
 800e7c8:	601a      	str	r2, [r3, #0]
 800e7ca:	e002      	b.n	800e7d2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800e7cc:	69bb      	ldr	r3, [r7, #24]
 800e7ce:	687a      	ldr	r2, [r7, #4]
 800e7d0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800e7d2:	69bb      	ldr	r3, [r7, #24]
 800e7d4:	68fa      	ldr	r2, [r7, #12]
 800e7d6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800e7d8:	69bb      	ldr	r3, [r7, #24]
 800e7da:	68ba      	ldr	r2, [r7, #8]
 800e7dc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800e7de:	2101      	movs	r1, #1
 800e7e0:	69b8      	ldr	r0, [r7, #24]
 800e7e2:	f7ff feaf 	bl	800e544 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800e7e6:	bf00      	nop
 800e7e8:	3710      	adds	r7, #16
 800e7ea:	46bd      	mov	sp, r7
 800e7ec:	bd80      	pop	{r7, pc}

0800e7ee <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800e7ee:	b580      	push	{r7, lr}
 800e7f0:	b08a      	sub	sp, #40	@ 0x28
 800e7f2:	af02      	add	r7, sp, #8
 800e7f4:	60f8      	str	r0, [r7, #12]
 800e7f6:	60b9      	str	r1, [r7, #8]
 800e7f8:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d10d      	bne.n	800e81c <xQueueCreateCountingSemaphoreStatic+0x2e>
	__asm volatile
 800e800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e804:	b672      	cpsid	i
 800e806:	f383 8811 	msr	BASEPRI, r3
 800e80a:	f3bf 8f6f 	isb	sy
 800e80e:	f3bf 8f4f 	dsb	sy
 800e812:	b662      	cpsie	i
 800e814:	61bb      	str	r3, [r7, #24]
}
 800e816:	bf00      	nop
 800e818:	bf00      	nop
 800e81a:	e7fd      	b.n	800e818 <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 800e81c:	68ba      	ldr	r2, [r7, #8]
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	429a      	cmp	r2, r3
 800e822:	d90d      	bls.n	800e840 <xQueueCreateCountingSemaphoreStatic+0x52>
	__asm volatile
 800e824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e828:	b672      	cpsid	i
 800e82a:	f383 8811 	msr	BASEPRI, r3
 800e82e:	f3bf 8f6f 	isb	sy
 800e832:	f3bf 8f4f 	dsb	sy
 800e836:	b662      	cpsie	i
 800e838:	617b      	str	r3, [r7, #20]
}
 800e83a:	bf00      	nop
 800e83c:	bf00      	nop
 800e83e:	e7fd      	b.n	800e83c <xQueueCreateCountingSemaphoreStatic+0x4e>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800e840:	2302      	movs	r3, #2
 800e842:	9300      	str	r3, [sp, #0]
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	2200      	movs	r2, #0
 800e848:	2100      	movs	r1, #0
 800e84a:	68f8      	ldr	r0, [r7, #12]
 800e84c:	f7ff fee6 	bl	800e61c <xQueueGenericCreateStatic>
 800e850:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800e852:	69fb      	ldr	r3, [r7, #28]
 800e854:	2b00      	cmp	r3, #0
 800e856:	d002      	beq.n	800e85e <xQueueCreateCountingSemaphoreStatic+0x70>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800e858:	69fb      	ldr	r3, [r7, #28]
 800e85a:	68ba      	ldr	r2, [r7, #8]
 800e85c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800e85e:	69fb      	ldr	r3, [r7, #28]
	}
 800e860:	4618      	mov	r0, r3
 800e862:	3720      	adds	r7, #32
 800e864:	46bd      	mov	sp, r7
 800e866:	bd80      	pop	{r7, pc}

0800e868 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800e868:	b580      	push	{r7, lr}
 800e86a:	b086      	sub	sp, #24
 800e86c:	af00      	add	r7, sp, #0
 800e86e:	6078      	str	r0, [r7, #4]
 800e870:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	2b00      	cmp	r3, #0
 800e876:	d10d      	bne.n	800e894 <xQueueCreateCountingSemaphore+0x2c>
	__asm volatile
 800e878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e87c:	b672      	cpsid	i
 800e87e:	f383 8811 	msr	BASEPRI, r3
 800e882:	f3bf 8f6f 	isb	sy
 800e886:	f3bf 8f4f 	dsb	sy
 800e88a:	b662      	cpsie	i
 800e88c:	613b      	str	r3, [r7, #16]
}
 800e88e:	bf00      	nop
 800e890:	bf00      	nop
 800e892:	e7fd      	b.n	800e890 <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 800e894:	683a      	ldr	r2, [r7, #0]
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	429a      	cmp	r2, r3
 800e89a:	d90d      	bls.n	800e8b8 <xQueueCreateCountingSemaphore+0x50>
	__asm volatile
 800e89c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8a0:	b672      	cpsid	i
 800e8a2:	f383 8811 	msr	BASEPRI, r3
 800e8a6:	f3bf 8f6f 	isb	sy
 800e8aa:	f3bf 8f4f 	dsb	sy
 800e8ae:	b662      	cpsie	i
 800e8b0:	60fb      	str	r3, [r7, #12]
}
 800e8b2:	bf00      	nop
 800e8b4:	bf00      	nop
 800e8b6:	e7fd      	b.n	800e8b4 <xQueueCreateCountingSemaphore+0x4c>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800e8b8:	2202      	movs	r2, #2
 800e8ba:	2100      	movs	r1, #0
 800e8bc:	6878      	ldr	r0, [r7, #4]
 800e8be:	f7ff ff34 	bl	800e72a <xQueueGenericCreate>
 800e8c2:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800e8c4:	697b      	ldr	r3, [r7, #20]
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d002      	beq.n	800e8d0 <xQueueCreateCountingSemaphore+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800e8ca:	697b      	ldr	r3, [r7, #20]
 800e8cc:	683a      	ldr	r2, [r7, #0]
 800e8ce:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800e8d0:	697b      	ldr	r3, [r7, #20]
	}
 800e8d2:	4618      	mov	r0, r3
 800e8d4:	3718      	adds	r7, #24
 800e8d6:	46bd      	mov	sp, r7
 800e8d8:	bd80      	pop	{r7, pc}
	...

0800e8dc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e8dc:	b580      	push	{r7, lr}
 800e8de:	b08e      	sub	sp, #56	@ 0x38
 800e8e0:	af00      	add	r7, sp, #0
 800e8e2:	60f8      	str	r0, [r7, #12]
 800e8e4:	60b9      	str	r1, [r7, #8]
 800e8e6:	607a      	str	r2, [r7, #4]
 800e8e8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e8ee:	68fb      	ldr	r3, [r7, #12]
 800e8f0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800e8f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d10d      	bne.n	800e914 <xQueueGenericSend+0x38>
	__asm volatile
 800e8f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8fc:	b672      	cpsid	i
 800e8fe:	f383 8811 	msr	BASEPRI, r3
 800e902:	f3bf 8f6f 	isb	sy
 800e906:	f3bf 8f4f 	dsb	sy
 800e90a:	b662      	cpsie	i
 800e90c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e90e:	bf00      	nop
 800e910:	bf00      	nop
 800e912:	e7fd      	b.n	800e910 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e914:	68bb      	ldr	r3, [r7, #8]
 800e916:	2b00      	cmp	r3, #0
 800e918:	d103      	bne.n	800e922 <xQueueGenericSend+0x46>
 800e91a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e91c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d101      	bne.n	800e926 <xQueueGenericSend+0x4a>
 800e922:	2301      	movs	r3, #1
 800e924:	e000      	b.n	800e928 <xQueueGenericSend+0x4c>
 800e926:	2300      	movs	r3, #0
 800e928:	2b00      	cmp	r3, #0
 800e92a:	d10d      	bne.n	800e948 <xQueueGenericSend+0x6c>
	__asm volatile
 800e92c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e930:	b672      	cpsid	i
 800e932:	f383 8811 	msr	BASEPRI, r3
 800e936:	f3bf 8f6f 	isb	sy
 800e93a:	f3bf 8f4f 	dsb	sy
 800e93e:	b662      	cpsie	i
 800e940:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e942:	bf00      	nop
 800e944:	bf00      	nop
 800e946:	e7fd      	b.n	800e944 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e948:	683b      	ldr	r3, [r7, #0]
 800e94a:	2b02      	cmp	r3, #2
 800e94c:	d103      	bne.n	800e956 <xQueueGenericSend+0x7a>
 800e94e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e950:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e952:	2b01      	cmp	r3, #1
 800e954:	d101      	bne.n	800e95a <xQueueGenericSend+0x7e>
 800e956:	2301      	movs	r3, #1
 800e958:	e000      	b.n	800e95c <xQueueGenericSend+0x80>
 800e95a:	2300      	movs	r3, #0
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	d10d      	bne.n	800e97c <xQueueGenericSend+0xa0>
	__asm volatile
 800e960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e964:	b672      	cpsid	i
 800e966:	f383 8811 	msr	BASEPRI, r3
 800e96a:	f3bf 8f6f 	isb	sy
 800e96e:	f3bf 8f4f 	dsb	sy
 800e972:	b662      	cpsie	i
 800e974:	623b      	str	r3, [r7, #32]
}
 800e976:	bf00      	nop
 800e978:	bf00      	nop
 800e97a:	e7fd      	b.n	800e978 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e97c:	f001 fc4e 	bl	801021c <xTaskGetSchedulerState>
 800e980:	4603      	mov	r3, r0
 800e982:	2b00      	cmp	r3, #0
 800e984:	d102      	bne.n	800e98c <xQueueGenericSend+0xb0>
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d101      	bne.n	800e990 <xQueueGenericSend+0xb4>
 800e98c:	2301      	movs	r3, #1
 800e98e:	e000      	b.n	800e992 <xQueueGenericSend+0xb6>
 800e990:	2300      	movs	r3, #0
 800e992:	2b00      	cmp	r3, #0
 800e994:	d10d      	bne.n	800e9b2 <xQueueGenericSend+0xd6>
	__asm volatile
 800e996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e99a:	b672      	cpsid	i
 800e99c:	f383 8811 	msr	BASEPRI, r3
 800e9a0:	f3bf 8f6f 	isb	sy
 800e9a4:	f3bf 8f4f 	dsb	sy
 800e9a8:	b662      	cpsie	i
 800e9aa:	61fb      	str	r3, [r7, #28]
}
 800e9ac:	bf00      	nop
 800e9ae:	bf00      	nop
 800e9b0:	e7fd      	b.n	800e9ae <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e9b2:	f002 f8c3 	bl	8010b3c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e9b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e9ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e9be:	429a      	cmp	r2, r3
 800e9c0:	d302      	bcc.n	800e9c8 <xQueueGenericSend+0xec>
 800e9c2:	683b      	ldr	r3, [r7, #0]
 800e9c4:	2b02      	cmp	r3, #2
 800e9c6:	d129      	bne.n	800ea1c <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e9c8:	683a      	ldr	r2, [r7, #0]
 800e9ca:	68b9      	ldr	r1, [r7, #8]
 800e9cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e9ce:	f000 fc91 	bl	800f2f4 <prvCopyDataToQueue>
 800e9d2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e9d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d010      	beq.n	800e9fe <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e9dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9de:	3324      	adds	r3, #36	@ 0x24
 800e9e0:	4618      	mov	r0, r3
 800e9e2:	f001 fa41 	bl	800fe68 <xTaskRemoveFromEventList>
 800e9e6:	4603      	mov	r3, r0
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d013      	beq.n	800ea14 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e9ec:	4b3f      	ldr	r3, [pc, #252]	@ (800eaec <xQueueGenericSend+0x210>)
 800e9ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e9f2:	601a      	str	r2, [r3, #0]
 800e9f4:	f3bf 8f4f 	dsb	sy
 800e9f8:	f3bf 8f6f 	isb	sy
 800e9fc:	e00a      	b.n	800ea14 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e9fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d007      	beq.n	800ea14 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ea04:	4b39      	ldr	r3, [pc, #228]	@ (800eaec <xQueueGenericSend+0x210>)
 800ea06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ea0a:	601a      	str	r2, [r3, #0]
 800ea0c:	f3bf 8f4f 	dsb	sy
 800ea10:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ea14:	f002 f8c8 	bl	8010ba8 <vPortExitCritical>
				return pdPASS;
 800ea18:	2301      	movs	r3, #1
 800ea1a:	e063      	b.n	800eae4 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	d103      	bne.n	800ea2a <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ea22:	f002 f8c1 	bl	8010ba8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ea26:	2300      	movs	r3, #0
 800ea28:	e05c      	b.n	800eae4 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ea2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d106      	bne.n	800ea3e <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ea30:	f107 0314 	add.w	r3, r7, #20
 800ea34:	4618      	mov	r0, r3
 800ea36:	f001 fa7d 	bl	800ff34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ea3a:	2301      	movs	r3, #1
 800ea3c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ea3e:	f002 f8b3 	bl	8010ba8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ea42:	f000 ffd9 	bl	800f9f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ea46:	f002 f879 	bl	8010b3c <vPortEnterCritical>
 800ea4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ea50:	b25b      	sxtb	r3, r3
 800ea52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea56:	d103      	bne.n	800ea60 <xQueueGenericSend+0x184>
 800ea58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea5a:	2200      	movs	r2, #0
 800ea5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ea60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea62:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ea66:	b25b      	sxtb	r3, r3
 800ea68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea6c:	d103      	bne.n	800ea76 <xQueueGenericSend+0x19a>
 800ea6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea70:	2200      	movs	r2, #0
 800ea72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ea76:	f002 f897 	bl	8010ba8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ea7a:	1d3a      	adds	r2, r7, #4
 800ea7c:	f107 0314 	add.w	r3, r7, #20
 800ea80:	4611      	mov	r1, r2
 800ea82:	4618      	mov	r0, r3
 800ea84:	f001 fa6c 	bl	800ff60 <xTaskCheckForTimeOut>
 800ea88:	4603      	mov	r3, r0
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d124      	bne.n	800ead8 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ea8e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ea90:	f000 fd28 	bl	800f4e4 <prvIsQueueFull>
 800ea94:	4603      	mov	r3, r0
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	d018      	beq.n	800eacc <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ea9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea9c:	3310      	adds	r3, #16
 800ea9e:	687a      	ldr	r2, [r7, #4]
 800eaa0:	4611      	mov	r1, r2
 800eaa2:	4618      	mov	r0, r3
 800eaa4:	f001 f9b8 	bl	800fe18 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800eaa8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800eaaa:	f000 fcb3 	bl	800f414 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800eaae:	f000 ffb1 	bl	800fa14 <xTaskResumeAll>
 800eab2:	4603      	mov	r3, r0
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	f47f af7c 	bne.w	800e9b2 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800eaba:	4b0c      	ldr	r3, [pc, #48]	@ (800eaec <xQueueGenericSend+0x210>)
 800eabc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eac0:	601a      	str	r2, [r3, #0]
 800eac2:	f3bf 8f4f 	dsb	sy
 800eac6:	f3bf 8f6f 	isb	sy
 800eaca:	e772      	b.n	800e9b2 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800eacc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800eace:	f000 fca1 	bl	800f414 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ead2:	f000 ff9f 	bl	800fa14 <xTaskResumeAll>
 800ead6:	e76c      	b.n	800e9b2 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ead8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800eada:	f000 fc9b 	bl	800f414 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800eade:	f000 ff99 	bl	800fa14 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800eae2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800eae4:	4618      	mov	r0, r3
 800eae6:	3738      	adds	r7, #56	@ 0x38
 800eae8:	46bd      	mov	sp, r7
 800eaea:	bd80      	pop	{r7, pc}
 800eaec:	e000ed04 	.word	0xe000ed04

0800eaf0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800eaf0:	b580      	push	{r7, lr}
 800eaf2:	b08e      	sub	sp, #56	@ 0x38
 800eaf4:	af00      	add	r7, sp, #0
 800eaf6:	60f8      	str	r0, [r7, #12]
 800eaf8:	60b9      	str	r1, [r7, #8]
 800eafa:	607a      	str	r2, [r7, #4]
 800eafc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800eb02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d10d      	bne.n	800eb24 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 800eb08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb0c:	b672      	cpsid	i
 800eb0e:	f383 8811 	msr	BASEPRI, r3
 800eb12:	f3bf 8f6f 	isb	sy
 800eb16:	f3bf 8f4f 	dsb	sy
 800eb1a:	b662      	cpsie	i
 800eb1c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800eb1e:	bf00      	nop
 800eb20:	bf00      	nop
 800eb22:	e7fd      	b.n	800eb20 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800eb24:	68bb      	ldr	r3, [r7, #8]
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d103      	bne.n	800eb32 <xQueueGenericSendFromISR+0x42>
 800eb2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d101      	bne.n	800eb36 <xQueueGenericSendFromISR+0x46>
 800eb32:	2301      	movs	r3, #1
 800eb34:	e000      	b.n	800eb38 <xQueueGenericSendFromISR+0x48>
 800eb36:	2300      	movs	r3, #0
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	d10d      	bne.n	800eb58 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 800eb3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb40:	b672      	cpsid	i
 800eb42:	f383 8811 	msr	BASEPRI, r3
 800eb46:	f3bf 8f6f 	isb	sy
 800eb4a:	f3bf 8f4f 	dsb	sy
 800eb4e:	b662      	cpsie	i
 800eb50:	623b      	str	r3, [r7, #32]
}
 800eb52:	bf00      	nop
 800eb54:	bf00      	nop
 800eb56:	e7fd      	b.n	800eb54 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800eb58:	683b      	ldr	r3, [r7, #0]
 800eb5a:	2b02      	cmp	r3, #2
 800eb5c:	d103      	bne.n	800eb66 <xQueueGenericSendFromISR+0x76>
 800eb5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eb62:	2b01      	cmp	r3, #1
 800eb64:	d101      	bne.n	800eb6a <xQueueGenericSendFromISR+0x7a>
 800eb66:	2301      	movs	r3, #1
 800eb68:	e000      	b.n	800eb6c <xQueueGenericSendFromISR+0x7c>
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d10d      	bne.n	800eb8c <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800eb70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb74:	b672      	cpsid	i
 800eb76:	f383 8811 	msr	BASEPRI, r3
 800eb7a:	f3bf 8f6f 	isb	sy
 800eb7e:	f3bf 8f4f 	dsb	sy
 800eb82:	b662      	cpsie	i
 800eb84:	61fb      	str	r3, [r7, #28]
}
 800eb86:	bf00      	nop
 800eb88:	bf00      	nop
 800eb8a:	e7fd      	b.n	800eb88 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800eb8c:	f002 f8be 	bl	8010d0c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800eb90:	f3ef 8211 	mrs	r2, BASEPRI
 800eb94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb98:	b672      	cpsid	i
 800eb9a:	f383 8811 	msr	BASEPRI, r3
 800eb9e:	f3bf 8f6f 	isb	sy
 800eba2:	f3bf 8f4f 	dsb	sy
 800eba6:	b662      	cpsie	i
 800eba8:	61ba      	str	r2, [r7, #24]
 800ebaa:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ebac:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ebae:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ebb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebb2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ebb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ebb8:	429a      	cmp	r2, r3
 800ebba:	d302      	bcc.n	800ebc2 <xQueueGenericSendFromISR+0xd2>
 800ebbc:	683b      	ldr	r3, [r7, #0]
 800ebbe:	2b02      	cmp	r3, #2
 800ebc0:	d12c      	bne.n	800ec1c <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ebc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebc4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ebc8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ebcc:	683a      	ldr	r2, [r7, #0]
 800ebce:	68b9      	ldr	r1, [r7, #8]
 800ebd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ebd2:	f000 fb8f 	bl	800f2f4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ebd6:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800ebda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebde:	d112      	bne.n	800ec06 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ebe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d016      	beq.n	800ec16 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ebe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebea:	3324      	adds	r3, #36	@ 0x24
 800ebec:	4618      	mov	r0, r3
 800ebee:	f001 f93b 	bl	800fe68 <xTaskRemoveFromEventList>
 800ebf2:	4603      	mov	r3, r0
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d00e      	beq.n	800ec16 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d00b      	beq.n	800ec16 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	2201      	movs	r2, #1
 800ec02:	601a      	str	r2, [r3, #0]
 800ec04:	e007      	b.n	800ec16 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ec06:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ec0a:	3301      	adds	r3, #1
 800ec0c:	b2db      	uxtb	r3, r3
 800ec0e:	b25a      	sxtb	r2, r3
 800ec10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800ec16:	2301      	movs	r3, #1
 800ec18:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800ec1a:	e001      	b.n	800ec20 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ec1c:	2300      	movs	r3, #0
 800ec1e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ec20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec22:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ec24:	693b      	ldr	r3, [r7, #16]
 800ec26:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ec2a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ec2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800ec2e:	4618      	mov	r0, r3
 800ec30:	3738      	adds	r7, #56	@ 0x38
 800ec32:	46bd      	mov	sp, r7
 800ec34:	bd80      	pop	{r7, pc}

0800ec36 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ec36:	b580      	push	{r7, lr}
 800ec38:	b08e      	sub	sp, #56	@ 0x38
 800ec3a:	af00      	add	r7, sp, #0
 800ec3c:	6078      	str	r0, [r7, #4]
 800ec3e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800ec44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d10d      	bne.n	800ec66 <xQueueGiveFromISR+0x30>
	__asm volatile
 800ec4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec4e:	b672      	cpsid	i
 800ec50:	f383 8811 	msr	BASEPRI, r3
 800ec54:	f3bf 8f6f 	isb	sy
 800ec58:	f3bf 8f4f 	dsb	sy
 800ec5c:	b662      	cpsie	i
 800ec5e:	623b      	str	r3, [r7, #32]
}
 800ec60:	bf00      	nop
 800ec62:	bf00      	nop
 800ec64:	e7fd      	b.n	800ec62 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ec66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d00d      	beq.n	800ec8a <xQueueGiveFromISR+0x54>
	__asm volatile
 800ec6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec72:	b672      	cpsid	i
 800ec74:	f383 8811 	msr	BASEPRI, r3
 800ec78:	f3bf 8f6f 	isb	sy
 800ec7c:	f3bf 8f4f 	dsb	sy
 800ec80:	b662      	cpsie	i
 800ec82:	61fb      	str	r3, [r7, #28]
}
 800ec84:	bf00      	nop
 800ec86:	bf00      	nop
 800ec88:	e7fd      	b.n	800ec86 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800ec8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d103      	bne.n	800ec9a <xQueueGiveFromISR+0x64>
 800ec92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec94:	689b      	ldr	r3, [r3, #8]
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d101      	bne.n	800ec9e <xQueueGiveFromISR+0x68>
 800ec9a:	2301      	movs	r3, #1
 800ec9c:	e000      	b.n	800eca0 <xQueueGiveFromISR+0x6a>
 800ec9e:	2300      	movs	r3, #0
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d10d      	bne.n	800ecc0 <xQueueGiveFromISR+0x8a>
	__asm volatile
 800eca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eca8:	b672      	cpsid	i
 800ecaa:	f383 8811 	msr	BASEPRI, r3
 800ecae:	f3bf 8f6f 	isb	sy
 800ecb2:	f3bf 8f4f 	dsb	sy
 800ecb6:	b662      	cpsie	i
 800ecb8:	61bb      	str	r3, [r7, #24]
}
 800ecba:	bf00      	nop
 800ecbc:	bf00      	nop
 800ecbe:	e7fd      	b.n	800ecbc <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ecc0:	f002 f824 	bl	8010d0c <vPortValidateInterruptPriority>
	__asm volatile
 800ecc4:	f3ef 8211 	mrs	r2, BASEPRI
 800ecc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eccc:	b672      	cpsid	i
 800ecce:	f383 8811 	msr	BASEPRI, r3
 800ecd2:	f3bf 8f6f 	isb	sy
 800ecd6:	f3bf 8f4f 	dsb	sy
 800ecda:	b662      	cpsie	i
 800ecdc:	617a      	str	r2, [r7, #20]
 800ecde:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800ece0:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ece2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ece4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ece6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ece8:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800ecea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ecec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ecee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ecf0:	429a      	cmp	r2, r3
 800ecf2:	d22b      	bcs.n	800ed4c <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ecf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ecf6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ecfa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ecfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed00:	1c5a      	adds	r2, r3, #1
 800ed02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed04:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ed06:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ed0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed0e:	d112      	bne.n	800ed36 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ed10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d016      	beq.n	800ed46 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ed18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed1a:	3324      	adds	r3, #36	@ 0x24
 800ed1c:	4618      	mov	r0, r3
 800ed1e:	f001 f8a3 	bl	800fe68 <xTaskRemoveFromEventList>
 800ed22:	4603      	mov	r3, r0
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d00e      	beq.n	800ed46 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ed28:	683b      	ldr	r3, [r7, #0]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d00b      	beq.n	800ed46 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ed2e:	683b      	ldr	r3, [r7, #0]
 800ed30:	2201      	movs	r2, #1
 800ed32:	601a      	str	r2, [r3, #0]
 800ed34:	e007      	b.n	800ed46 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ed36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ed3a:	3301      	adds	r3, #1
 800ed3c:	b2db      	uxtb	r3, r3
 800ed3e:	b25a      	sxtb	r2, r3
 800ed40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800ed46:	2301      	movs	r3, #1
 800ed48:	637b      	str	r3, [r7, #52]	@ 0x34
 800ed4a:	e001      	b.n	800ed50 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ed4c:	2300      	movs	r3, #0
 800ed4e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ed50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed52:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	f383 8811 	msr	BASEPRI, r3
}
 800ed5a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ed5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800ed5e:	4618      	mov	r0, r3
 800ed60:	3738      	adds	r7, #56	@ 0x38
 800ed62:	46bd      	mov	sp, r7
 800ed64:	bd80      	pop	{r7, pc}
	...

0800ed68 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ed68:	b580      	push	{r7, lr}
 800ed6a:	b08c      	sub	sp, #48	@ 0x30
 800ed6c:	af00      	add	r7, sp, #0
 800ed6e:	60f8      	str	r0, [r7, #12]
 800ed70:	60b9      	str	r1, [r7, #8]
 800ed72:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ed74:	2300      	movs	r3, #0
 800ed76:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ed78:	68fb      	ldr	r3, [r7, #12]
 800ed7a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ed7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d10d      	bne.n	800ed9e <xQueueReceive+0x36>
	__asm volatile
 800ed82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed86:	b672      	cpsid	i
 800ed88:	f383 8811 	msr	BASEPRI, r3
 800ed8c:	f3bf 8f6f 	isb	sy
 800ed90:	f3bf 8f4f 	dsb	sy
 800ed94:	b662      	cpsie	i
 800ed96:	623b      	str	r3, [r7, #32]
}
 800ed98:	bf00      	nop
 800ed9a:	bf00      	nop
 800ed9c:	e7fd      	b.n	800ed9a <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ed9e:	68bb      	ldr	r3, [r7, #8]
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d103      	bne.n	800edac <xQueueReceive+0x44>
 800eda4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eda6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d101      	bne.n	800edb0 <xQueueReceive+0x48>
 800edac:	2301      	movs	r3, #1
 800edae:	e000      	b.n	800edb2 <xQueueReceive+0x4a>
 800edb0:	2300      	movs	r3, #0
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d10d      	bne.n	800edd2 <xQueueReceive+0x6a>
	__asm volatile
 800edb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edba:	b672      	cpsid	i
 800edbc:	f383 8811 	msr	BASEPRI, r3
 800edc0:	f3bf 8f6f 	isb	sy
 800edc4:	f3bf 8f4f 	dsb	sy
 800edc8:	b662      	cpsie	i
 800edca:	61fb      	str	r3, [r7, #28]
}
 800edcc:	bf00      	nop
 800edce:	bf00      	nop
 800edd0:	e7fd      	b.n	800edce <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800edd2:	f001 fa23 	bl	801021c <xTaskGetSchedulerState>
 800edd6:	4603      	mov	r3, r0
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d102      	bne.n	800ede2 <xQueueReceive+0x7a>
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d101      	bne.n	800ede6 <xQueueReceive+0x7e>
 800ede2:	2301      	movs	r3, #1
 800ede4:	e000      	b.n	800ede8 <xQueueReceive+0x80>
 800ede6:	2300      	movs	r3, #0
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d10d      	bne.n	800ee08 <xQueueReceive+0xa0>
	__asm volatile
 800edec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edf0:	b672      	cpsid	i
 800edf2:	f383 8811 	msr	BASEPRI, r3
 800edf6:	f3bf 8f6f 	isb	sy
 800edfa:	f3bf 8f4f 	dsb	sy
 800edfe:	b662      	cpsie	i
 800ee00:	61bb      	str	r3, [r7, #24]
}
 800ee02:	bf00      	nop
 800ee04:	bf00      	nop
 800ee06:	e7fd      	b.n	800ee04 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ee08:	f001 fe98 	bl	8010b3c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ee0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee10:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ee12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d01f      	beq.n	800ee58 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ee18:	68b9      	ldr	r1, [r7, #8]
 800ee1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ee1c:	f000 fad4 	bl	800f3c8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ee20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee22:	1e5a      	subs	r2, r3, #1
 800ee24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee26:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ee28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee2a:	691b      	ldr	r3, [r3, #16]
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	d00f      	beq.n	800ee50 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ee30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee32:	3310      	adds	r3, #16
 800ee34:	4618      	mov	r0, r3
 800ee36:	f001 f817 	bl	800fe68 <xTaskRemoveFromEventList>
 800ee3a:	4603      	mov	r3, r0
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d007      	beq.n	800ee50 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ee40:	4b3c      	ldr	r3, [pc, #240]	@ (800ef34 <xQueueReceive+0x1cc>)
 800ee42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ee46:	601a      	str	r2, [r3, #0]
 800ee48:	f3bf 8f4f 	dsb	sy
 800ee4c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ee50:	f001 feaa 	bl	8010ba8 <vPortExitCritical>
				return pdPASS;
 800ee54:	2301      	movs	r3, #1
 800ee56:	e069      	b.n	800ef2c <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d103      	bne.n	800ee66 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ee5e:	f001 fea3 	bl	8010ba8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ee62:	2300      	movs	r3, #0
 800ee64:	e062      	b.n	800ef2c <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ee66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d106      	bne.n	800ee7a <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ee6c:	f107 0310 	add.w	r3, r7, #16
 800ee70:	4618      	mov	r0, r3
 800ee72:	f001 f85f 	bl	800ff34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ee76:	2301      	movs	r3, #1
 800ee78:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ee7a:	f001 fe95 	bl	8010ba8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ee7e:	f000 fdbb 	bl	800f9f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ee82:	f001 fe5b 	bl	8010b3c <vPortEnterCritical>
 800ee86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ee8c:	b25b      	sxtb	r3, r3
 800ee8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee92:	d103      	bne.n	800ee9c <xQueueReceive+0x134>
 800ee94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee96:	2200      	movs	r2, #0
 800ee98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ee9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800eea2:	b25b      	sxtb	r3, r3
 800eea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eea8:	d103      	bne.n	800eeb2 <xQueueReceive+0x14a>
 800eeaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eeac:	2200      	movs	r2, #0
 800eeae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800eeb2:	f001 fe79 	bl	8010ba8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800eeb6:	1d3a      	adds	r2, r7, #4
 800eeb8:	f107 0310 	add.w	r3, r7, #16
 800eebc:	4611      	mov	r1, r2
 800eebe:	4618      	mov	r0, r3
 800eec0:	f001 f84e 	bl	800ff60 <xTaskCheckForTimeOut>
 800eec4:	4603      	mov	r3, r0
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d123      	bne.n	800ef12 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800eeca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eecc:	f000 faf4 	bl	800f4b8 <prvIsQueueEmpty>
 800eed0:	4603      	mov	r3, r0
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d017      	beq.n	800ef06 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800eed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eed8:	3324      	adds	r3, #36	@ 0x24
 800eeda:	687a      	ldr	r2, [r7, #4]
 800eedc:	4611      	mov	r1, r2
 800eede:	4618      	mov	r0, r3
 800eee0:	f000 ff9a 	bl	800fe18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800eee4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eee6:	f000 fa95 	bl	800f414 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800eeea:	f000 fd93 	bl	800fa14 <xTaskResumeAll>
 800eeee:	4603      	mov	r3, r0
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d189      	bne.n	800ee08 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 800eef4:	4b0f      	ldr	r3, [pc, #60]	@ (800ef34 <xQueueReceive+0x1cc>)
 800eef6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eefa:	601a      	str	r2, [r3, #0]
 800eefc:	f3bf 8f4f 	dsb	sy
 800ef00:	f3bf 8f6f 	isb	sy
 800ef04:	e780      	b.n	800ee08 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ef06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ef08:	f000 fa84 	bl	800f414 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ef0c:	f000 fd82 	bl	800fa14 <xTaskResumeAll>
 800ef10:	e77a      	b.n	800ee08 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ef12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ef14:	f000 fa7e 	bl	800f414 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ef18:	f000 fd7c 	bl	800fa14 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ef1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ef1e:	f000 facb 	bl	800f4b8 <prvIsQueueEmpty>
 800ef22:	4603      	mov	r3, r0
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	f43f af6f 	beq.w	800ee08 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ef2a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ef2c:	4618      	mov	r0, r3
 800ef2e:	3730      	adds	r7, #48	@ 0x30
 800ef30:	46bd      	mov	sp, r7
 800ef32:	bd80      	pop	{r7, pc}
 800ef34:	e000ed04 	.word	0xe000ed04

0800ef38 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ef38:	b580      	push	{r7, lr}
 800ef3a:	b08e      	sub	sp, #56	@ 0x38
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	6078      	str	r0, [r7, #4]
 800ef40:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ef42:	2300      	movs	r3, #0
 800ef44:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ef4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	d10d      	bne.n	800ef70 <xQueueSemaphoreTake+0x38>
	__asm volatile
 800ef54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef58:	b672      	cpsid	i
 800ef5a:	f383 8811 	msr	BASEPRI, r3
 800ef5e:	f3bf 8f6f 	isb	sy
 800ef62:	f3bf 8f4f 	dsb	sy
 800ef66:	b662      	cpsie	i
 800ef68:	623b      	str	r3, [r7, #32]
}
 800ef6a:	bf00      	nop
 800ef6c:	bf00      	nop
 800ef6e:	e7fd      	b.n	800ef6c <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ef70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d00d      	beq.n	800ef94 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 800ef78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef7c:	b672      	cpsid	i
 800ef7e:	f383 8811 	msr	BASEPRI, r3
 800ef82:	f3bf 8f6f 	isb	sy
 800ef86:	f3bf 8f4f 	dsb	sy
 800ef8a:	b662      	cpsie	i
 800ef8c:	61fb      	str	r3, [r7, #28]
}
 800ef8e:	bf00      	nop
 800ef90:	bf00      	nop
 800ef92:	e7fd      	b.n	800ef90 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ef94:	f001 f942 	bl	801021c <xTaskGetSchedulerState>
 800ef98:	4603      	mov	r3, r0
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d102      	bne.n	800efa4 <xQueueSemaphoreTake+0x6c>
 800ef9e:	683b      	ldr	r3, [r7, #0]
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d101      	bne.n	800efa8 <xQueueSemaphoreTake+0x70>
 800efa4:	2301      	movs	r3, #1
 800efa6:	e000      	b.n	800efaa <xQueueSemaphoreTake+0x72>
 800efa8:	2300      	movs	r3, #0
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d10d      	bne.n	800efca <xQueueSemaphoreTake+0x92>
	__asm volatile
 800efae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efb2:	b672      	cpsid	i
 800efb4:	f383 8811 	msr	BASEPRI, r3
 800efb8:	f3bf 8f6f 	isb	sy
 800efbc:	f3bf 8f4f 	dsb	sy
 800efc0:	b662      	cpsie	i
 800efc2:	61bb      	str	r3, [r7, #24]
}
 800efc4:	bf00      	nop
 800efc6:	bf00      	nop
 800efc8:	e7fd      	b.n	800efc6 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800efca:	f001 fdb7 	bl	8010b3c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800efce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800efd2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800efd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d024      	beq.n	800f024 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800efda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efdc:	1e5a      	subs	r2, r3, #1
 800efde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efe0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800efe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d104      	bne.n	800eff4 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800efea:	f001 fae1 	bl	80105b0 <pvTaskIncrementMutexHeldCount>
 800efee:	4602      	mov	r2, r0
 800eff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eff2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800eff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eff6:	691b      	ldr	r3, [r3, #16]
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d00f      	beq.n	800f01c <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800effc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800effe:	3310      	adds	r3, #16
 800f000:	4618      	mov	r0, r3
 800f002:	f000 ff31 	bl	800fe68 <xTaskRemoveFromEventList>
 800f006:	4603      	mov	r3, r0
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d007      	beq.n	800f01c <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f00c:	4b55      	ldr	r3, [pc, #340]	@ (800f164 <xQueueSemaphoreTake+0x22c>)
 800f00e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f012:	601a      	str	r2, [r3, #0]
 800f014:	f3bf 8f4f 	dsb	sy
 800f018:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f01c:	f001 fdc4 	bl	8010ba8 <vPortExitCritical>
				return pdPASS;
 800f020:	2301      	movs	r3, #1
 800f022:	e09a      	b.n	800f15a <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f024:	683b      	ldr	r3, [r7, #0]
 800f026:	2b00      	cmp	r3, #0
 800f028:	d114      	bne.n	800f054 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800f02a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d00d      	beq.n	800f04c <xQueueSemaphoreTake+0x114>
	__asm volatile
 800f030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f034:	b672      	cpsid	i
 800f036:	f383 8811 	msr	BASEPRI, r3
 800f03a:	f3bf 8f6f 	isb	sy
 800f03e:	f3bf 8f4f 	dsb	sy
 800f042:	b662      	cpsie	i
 800f044:	617b      	str	r3, [r7, #20]
}
 800f046:	bf00      	nop
 800f048:	bf00      	nop
 800f04a:	e7fd      	b.n	800f048 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800f04c:	f001 fdac 	bl	8010ba8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f050:	2300      	movs	r3, #0
 800f052:	e082      	b.n	800f15a <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f056:	2b00      	cmp	r3, #0
 800f058:	d106      	bne.n	800f068 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f05a:	f107 030c 	add.w	r3, r7, #12
 800f05e:	4618      	mov	r0, r3
 800f060:	f000 ff68 	bl	800ff34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f064:	2301      	movs	r3, #1
 800f066:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f068:	f001 fd9e 	bl	8010ba8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f06c:	f000 fcc4 	bl	800f9f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f070:	f001 fd64 	bl	8010b3c <vPortEnterCritical>
 800f074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f076:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f07a:	b25b      	sxtb	r3, r3
 800f07c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f080:	d103      	bne.n	800f08a <xQueueSemaphoreTake+0x152>
 800f082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f084:	2200      	movs	r2, #0
 800f086:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f08a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f08c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f090:	b25b      	sxtb	r3, r3
 800f092:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f096:	d103      	bne.n	800f0a0 <xQueueSemaphoreTake+0x168>
 800f098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f09a:	2200      	movs	r2, #0
 800f09c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f0a0:	f001 fd82 	bl	8010ba8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f0a4:	463a      	mov	r2, r7
 800f0a6:	f107 030c 	add.w	r3, r7, #12
 800f0aa:	4611      	mov	r1, r2
 800f0ac:	4618      	mov	r0, r3
 800f0ae:	f000 ff57 	bl	800ff60 <xTaskCheckForTimeOut>
 800f0b2:	4603      	mov	r3, r0
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d132      	bne.n	800f11e <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f0b8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f0ba:	f000 f9fd 	bl	800f4b8 <prvIsQueueEmpty>
 800f0be:	4603      	mov	r3, r0
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d026      	beq.n	800f112 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f0c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d109      	bne.n	800f0e0 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 800f0cc:	f001 fd36 	bl	8010b3c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f0d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0d2:	689b      	ldr	r3, [r3, #8]
 800f0d4:	4618      	mov	r0, r3
 800f0d6:	f001 f8bf 	bl	8010258 <xTaskPriorityInherit>
 800f0da:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800f0dc:	f001 fd64 	bl	8010ba8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f0e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0e2:	3324      	adds	r3, #36	@ 0x24
 800f0e4:	683a      	ldr	r2, [r7, #0]
 800f0e6:	4611      	mov	r1, r2
 800f0e8:	4618      	mov	r0, r3
 800f0ea:	f000 fe95 	bl	800fe18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f0ee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f0f0:	f000 f990 	bl	800f414 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f0f4:	f000 fc8e 	bl	800fa14 <xTaskResumeAll>
 800f0f8:	4603      	mov	r3, r0
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	f47f af65 	bne.w	800efca <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800f100:	4b18      	ldr	r3, [pc, #96]	@ (800f164 <xQueueSemaphoreTake+0x22c>)
 800f102:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f106:	601a      	str	r2, [r3, #0]
 800f108:	f3bf 8f4f 	dsb	sy
 800f10c:	f3bf 8f6f 	isb	sy
 800f110:	e75b      	b.n	800efca <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800f112:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f114:	f000 f97e 	bl	800f414 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f118:	f000 fc7c 	bl	800fa14 <xTaskResumeAll>
 800f11c:	e755      	b.n	800efca <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800f11e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f120:	f000 f978 	bl	800f414 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f124:	f000 fc76 	bl	800fa14 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f128:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f12a:	f000 f9c5 	bl	800f4b8 <prvIsQueueEmpty>
 800f12e:	4603      	mov	r3, r0
 800f130:	2b00      	cmp	r3, #0
 800f132:	f43f af4a 	beq.w	800efca <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800f136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d00d      	beq.n	800f158 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 800f13c:	f001 fcfe 	bl	8010b3c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800f140:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f142:	f000 f8bf 	bl	800f2c4 <prvGetDisinheritPriorityAfterTimeout>
 800f146:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800f148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f14a:	689b      	ldr	r3, [r3, #8]
 800f14c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f14e:	4618      	mov	r0, r3
 800f150:	f001 f98e 	bl	8010470 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800f154:	f001 fd28 	bl	8010ba8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f158:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f15a:	4618      	mov	r0, r3
 800f15c:	3738      	adds	r7, #56	@ 0x38
 800f15e:	46bd      	mov	sp, r7
 800f160:	bd80      	pop	{r7, pc}
 800f162:	bf00      	nop
 800f164:	e000ed04 	.word	0xe000ed04

0800f168 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f168:	b580      	push	{r7, lr}
 800f16a:	b08e      	sub	sp, #56	@ 0x38
 800f16c:	af00      	add	r7, sp, #0
 800f16e:	60f8      	str	r0, [r7, #12]
 800f170:	60b9      	str	r1, [r7, #8]
 800f172:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d10d      	bne.n	800f19a <xQueueReceiveFromISR+0x32>
	__asm volatile
 800f17e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f182:	b672      	cpsid	i
 800f184:	f383 8811 	msr	BASEPRI, r3
 800f188:	f3bf 8f6f 	isb	sy
 800f18c:	f3bf 8f4f 	dsb	sy
 800f190:	b662      	cpsie	i
 800f192:	623b      	str	r3, [r7, #32]
}
 800f194:	bf00      	nop
 800f196:	bf00      	nop
 800f198:	e7fd      	b.n	800f196 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f19a:	68bb      	ldr	r3, [r7, #8]
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d103      	bne.n	800f1a8 <xQueueReceiveFromISR+0x40>
 800f1a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d101      	bne.n	800f1ac <xQueueReceiveFromISR+0x44>
 800f1a8:	2301      	movs	r3, #1
 800f1aa:	e000      	b.n	800f1ae <xQueueReceiveFromISR+0x46>
 800f1ac:	2300      	movs	r3, #0
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d10d      	bne.n	800f1ce <xQueueReceiveFromISR+0x66>
	__asm volatile
 800f1b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1b6:	b672      	cpsid	i
 800f1b8:	f383 8811 	msr	BASEPRI, r3
 800f1bc:	f3bf 8f6f 	isb	sy
 800f1c0:	f3bf 8f4f 	dsb	sy
 800f1c4:	b662      	cpsie	i
 800f1c6:	61fb      	str	r3, [r7, #28]
}
 800f1c8:	bf00      	nop
 800f1ca:	bf00      	nop
 800f1cc:	e7fd      	b.n	800f1ca <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f1ce:	f001 fd9d 	bl	8010d0c <vPortValidateInterruptPriority>
	__asm volatile
 800f1d2:	f3ef 8211 	mrs	r2, BASEPRI
 800f1d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1da:	b672      	cpsid	i
 800f1dc:	f383 8811 	msr	BASEPRI, r3
 800f1e0:	f3bf 8f6f 	isb	sy
 800f1e4:	f3bf 8f4f 	dsb	sy
 800f1e8:	b662      	cpsie	i
 800f1ea:	61ba      	str	r2, [r7, #24]
 800f1ec:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800f1ee:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f1f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f1f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1f6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f1f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d02f      	beq.n	800f25e <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800f1fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f200:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f204:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f208:	68b9      	ldr	r1, [r7, #8]
 800f20a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f20c:	f000 f8dc 	bl	800f3c8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f212:	1e5a      	subs	r2, r3, #1
 800f214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f216:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800f218:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800f21c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f220:	d112      	bne.n	800f248 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f224:	691b      	ldr	r3, [r3, #16]
 800f226:	2b00      	cmp	r3, #0
 800f228:	d016      	beq.n	800f258 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f22a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f22c:	3310      	adds	r3, #16
 800f22e:	4618      	mov	r0, r3
 800f230:	f000 fe1a 	bl	800fe68 <xTaskRemoveFromEventList>
 800f234:	4603      	mov	r3, r0
 800f236:	2b00      	cmp	r3, #0
 800f238:	d00e      	beq.n	800f258 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d00b      	beq.n	800f258 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	2201      	movs	r2, #1
 800f244:	601a      	str	r2, [r3, #0]
 800f246:	e007      	b.n	800f258 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800f248:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f24c:	3301      	adds	r3, #1
 800f24e:	b2db      	uxtb	r3, r3
 800f250:	b25a      	sxtb	r2, r3
 800f252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f254:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800f258:	2301      	movs	r3, #1
 800f25a:	637b      	str	r3, [r7, #52]	@ 0x34
 800f25c:	e001      	b.n	800f262 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 800f25e:	2300      	movs	r3, #0
 800f260:	637b      	str	r3, [r7, #52]	@ 0x34
 800f262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f264:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f266:	693b      	ldr	r3, [r7, #16]
 800f268:	f383 8811 	msr	BASEPRI, r3
}
 800f26c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f26e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f270:	4618      	mov	r0, r3
 800f272:	3738      	adds	r7, #56	@ 0x38
 800f274:	46bd      	mov	sp, r7
 800f276:	bd80      	pop	{r7, pc}

0800f278 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800f278:	b580      	push	{r7, lr}
 800f27a:	b084      	sub	sp, #16
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	2b00      	cmp	r3, #0
 800f288:	d10d      	bne.n	800f2a6 <vQueueDelete+0x2e>
	__asm volatile
 800f28a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f28e:	b672      	cpsid	i
 800f290:	f383 8811 	msr	BASEPRI, r3
 800f294:	f3bf 8f6f 	isb	sy
 800f298:	f3bf 8f4f 	dsb	sy
 800f29c:	b662      	cpsie	i
 800f29e:	60bb      	str	r3, [r7, #8]
}
 800f2a0:	bf00      	nop
 800f2a2:	bf00      	nop
 800f2a4:	e7fd      	b.n	800f2a2 <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800f2a6:	68f8      	ldr	r0, [r7, #12]
 800f2a8:	f000 f934 	bl	800f514 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d102      	bne.n	800f2bc <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 800f2b6:	68f8      	ldr	r0, [r7, #12]
 800f2b8:	f001 fe40 	bl	8010f3c <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800f2bc:	bf00      	nop
 800f2be:	3710      	adds	r7, #16
 800f2c0:	46bd      	mov	sp, r7
 800f2c2:	bd80      	pop	{r7, pc}

0800f2c4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800f2c4:	b480      	push	{r7}
 800f2c6:	b085      	sub	sp, #20
 800f2c8:	af00      	add	r7, sp, #0
 800f2ca:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d006      	beq.n	800f2e2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	f1c3 0307 	rsb	r3, r3, #7
 800f2de:	60fb      	str	r3, [r7, #12]
 800f2e0:	e001      	b.n	800f2e6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800f2e2:	2300      	movs	r3, #0
 800f2e4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800f2e6:	68fb      	ldr	r3, [r7, #12]
	}
 800f2e8:	4618      	mov	r0, r3
 800f2ea:	3714      	adds	r7, #20
 800f2ec:	46bd      	mov	sp, r7
 800f2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2f2:	4770      	bx	lr

0800f2f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f2f4:	b580      	push	{r7, lr}
 800f2f6:	b086      	sub	sp, #24
 800f2f8:	af00      	add	r7, sp, #0
 800f2fa:	60f8      	str	r0, [r7, #12]
 800f2fc:	60b9      	str	r1, [r7, #8]
 800f2fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f300:	2300      	movs	r3, #0
 800f302:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f308:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d10d      	bne.n	800f32e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	681b      	ldr	r3, [r3, #0]
 800f316:	2b00      	cmp	r3, #0
 800f318:	d14d      	bne.n	800f3b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	689b      	ldr	r3, [r3, #8]
 800f31e:	4618      	mov	r0, r3
 800f320:	f001 f81a 	bl	8010358 <xTaskPriorityDisinherit>
 800f324:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f326:	68fb      	ldr	r3, [r7, #12]
 800f328:	2200      	movs	r2, #0
 800f32a:	609a      	str	r2, [r3, #8]
 800f32c:	e043      	b.n	800f3b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	2b00      	cmp	r3, #0
 800f332:	d119      	bne.n	800f368 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	6858      	ldr	r0, [r3, #4]
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f33c:	461a      	mov	r2, r3
 800f33e:	68b9      	ldr	r1, [r7, #8]
 800f340:	f001 ff44 	bl	80111cc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	685a      	ldr	r2, [r3, #4]
 800f348:	68fb      	ldr	r3, [r7, #12]
 800f34a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f34c:	441a      	add	r2, r3
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f352:	68fb      	ldr	r3, [r7, #12]
 800f354:	685a      	ldr	r2, [r3, #4]
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	689b      	ldr	r3, [r3, #8]
 800f35a:	429a      	cmp	r2, r3
 800f35c:	d32b      	bcc.n	800f3b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f35e:	68fb      	ldr	r3, [r7, #12]
 800f360:	681a      	ldr	r2, [r3, #0]
 800f362:	68fb      	ldr	r3, [r7, #12]
 800f364:	605a      	str	r2, [r3, #4]
 800f366:	e026      	b.n	800f3b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f368:	68fb      	ldr	r3, [r7, #12]
 800f36a:	68d8      	ldr	r0, [r3, #12]
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f370:	461a      	mov	r2, r3
 800f372:	68b9      	ldr	r1, [r7, #8]
 800f374:	f001 ff2a 	bl	80111cc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f378:	68fb      	ldr	r3, [r7, #12]
 800f37a:	68da      	ldr	r2, [r3, #12]
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f380:	425b      	negs	r3, r3
 800f382:	441a      	add	r2, r3
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	68da      	ldr	r2, [r3, #12]
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	429a      	cmp	r2, r3
 800f392:	d207      	bcs.n	800f3a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	689a      	ldr	r2, [r3, #8]
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f39c:	425b      	negs	r3, r3
 800f39e:	441a      	add	r2, r3
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	2b02      	cmp	r3, #2
 800f3a8:	d105      	bne.n	800f3b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f3aa:	693b      	ldr	r3, [r7, #16]
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d002      	beq.n	800f3b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f3b0:	693b      	ldr	r3, [r7, #16]
 800f3b2:	3b01      	subs	r3, #1
 800f3b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f3b6:	693b      	ldr	r3, [r7, #16]
 800f3b8:	1c5a      	adds	r2, r3, #1
 800f3ba:	68fb      	ldr	r3, [r7, #12]
 800f3bc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800f3be:	697b      	ldr	r3, [r7, #20]
}
 800f3c0:	4618      	mov	r0, r3
 800f3c2:	3718      	adds	r7, #24
 800f3c4:	46bd      	mov	sp, r7
 800f3c6:	bd80      	pop	{r7, pc}

0800f3c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f3c8:	b580      	push	{r7, lr}
 800f3ca:	b082      	sub	sp, #8
 800f3cc:	af00      	add	r7, sp, #0
 800f3ce:	6078      	str	r0, [r7, #4]
 800f3d0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d018      	beq.n	800f40c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	68da      	ldr	r2, [r3, #12]
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f3e2:	441a      	add	r2, r3
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	68da      	ldr	r2, [r3, #12]
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	689b      	ldr	r3, [r3, #8]
 800f3f0:	429a      	cmp	r2, r3
 800f3f2:	d303      	bcc.n	800f3fc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	681a      	ldr	r2, [r3, #0]
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	68d9      	ldr	r1, [r3, #12]
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f404:	461a      	mov	r2, r3
 800f406:	6838      	ldr	r0, [r7, #0]
 800f408:	f001 fee0 	bl	80111cc <memcpy>
	}
}
 800f40c:	bf00      	nop
 800f40e:	3708      	adds	r7, #8
 800f410:	46bd      	mov	sp, r7
 800f412:	bd80      	pop	{r7, pc}

0800f414 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f414:	b580      	push	{r7, lr}
 800f416:	b084      	sub	sp, #16
 800f418:	af00      	add	r7, sp, #0
 800f41a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f41c:	f001 fb8e 	bl	8010b3c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f426:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f428:	e011      	b.n	800f44e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d012      	beq.n	800f458 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	3324      	adds	r3, #36	@ 0x24
 800f436:	4618      	mov	r0, r3
 800f438:	f000 fd16 	bl	800fe68 <xTaskRemoveFromEventList>
 800f43c:	4603      	mov	r3, r0
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d001      	beq.n	800f446 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f442:	f000 fdf5 	bl	8010030 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f446:	7bfb      	ldrb	r3, [r7, #15]
 800f448:	3b01      	subs	r3, #1
 800f44a:	b2db      	uxtb	r3, r3
 800f44c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f44e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f452:	2b00      	cmp	r3, #0
 800f454:	dce9      	bgt.n	800f42a <prvUnlockQueue+0x16>
 800f456:	e000      	b.n	800f45a <prvUnlockQueue+0x46>
					break;
 800f458:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	22ff      	movs	r2, #255	@ 0xff
 800f45e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800f462:	f001 fba1 	bl	8010ba8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f466:	f001 fb69 	bl	8010b3c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f470:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f472:	e011      	b.n	800f498 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	691b      	ldr	r3, [r3, #16]
 800f478:	2b00      	cmp	r3, #0
 800f47a:	d012      	beq.n	800f4a2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	3310      	adds	r3, #16
 800f480:	4618      	mov	r0, r3
 800f482:	f000 fcf1 	bl	800fe68 <xTaskRemoveFromEventList>
 800f486:	4603      	mov	r3, r0
 800f488:	2b00      	cmp	r3, #0
 800f48a:	d001      	beq.n	800f490 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800f48c:	f000 fdd0 	bl	8010030 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f490:	7bbb      	ldrb	r3, [r7, #14]
 800f492:	3b01      	subs	r3, #1
 800f494:	b2db      	uxtb	r3, r3
 800f496:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f498:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	dce9      	bgt.n	800f474 <prvUnlockQueue+0x60>
 800f4a0:	e000      	b.n	800f4a4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800f4a2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	22ff      	movs	r2, #255	@ 0xff
 800f4a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800f4ac:	f001 fb7c 	bl	8010ba8 <vPortExitCritical>
}
 800f4b0:	bf00      	nop
 800f4b2:	3710      	adds	r7, #16
 800f4b4:	46bd      	mov	sp, r7
 800f4b6:	bd80      	pop	{r7, pc}

0800f4b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f4b8:	b580      	push	{r7, lr}
 800f4ba:	b084      	sub	sp, #16
 800f4bc:	af00      	add	r7, sp, #0
 800f4be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f4c0:	f001 fb3c 	bl	8010b3c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d102      	bne.n	800f4d2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f4cc:	2301      	movs	r3, #1
 800f4ce:	60fb      	str	r3, [r7, #12]
 800f4d0:	e001      	b.n	800f4d6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f4d2:	2300      	movs	r3, #0
 800f4d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f4d6:	f001 fb67 	bl	8010ba8 <vPortExitCritical>

	return xReturn;
 800f4da:	68fb      	ldr	r3, [r7, #12]
}
 800f4dc:	4618      	mov	r0, r3
 800f4de:	3710      	adds	r7, #16
 800f4e0:	46bd      	mov	sp, r7
 800f4e2:	bd80      	pop	{r7, pc}

0800f4e4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f4e4:	b580      	push	{r7, lr}
 800f4e6:	b084      	sub	sp, #16
 800f4e8:	af00      	add	r7, sp, #0
 800f4ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f4ec:	f001 fb26 	bl	8010b3c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f4f8:	429a      	cmp	r2, r3
 800f4fa:	d102      	bne.n	800f502 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f4fc:	2301      	movs	r3, #1
 800f4fe:	60fb      	str	r3, [r7, #12]
 800f500:	e001      	b.n	800f506 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f502:	2300      	movs	r3, #0
 800f504:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f506:	f001 fb4f 	bl	8010ba8 <vPortExitCritical>

	return xReturn;
 800f50a:	68fb      	ldr	r3, [r7, #12]
}
 800f50c:	4618      	mov	r0, r3
 800f50e:	3710      	adds	r7, #16
 800f510:	46bd      	mov	sp, r7
 800f512:	bd80      	pop	{r7, pc}

0800f514 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800f514:	b480      	push	{r7}
 800f516:	b085      	sub	sp, #20
 800f518:	af00      	add	r7, sp, #0
 800f51a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f51c:	2300      	movs	r3, #0
 800f51e:	60fb      	str	r3, [r7, #12]
 800f520:	e016      	b.n	800f550 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800f522:	4a10      	ldr	r2, [pc, #64]	@ (800f564 <vQueueUnregisterQueue+0x50>)
 800f524:	68fb      	ldr	r3, [r7, #12]
 800f526:	00db      	lsls	r3, r3, #3
 800f528:	4413      	add	r3, r2
 800f52a:	685b      	ldr	r3, [r3, #4]
 800f52c:	687a      	ldr	r2, [r7, #4]
 800f52e:	429a      	cmp	r2, r3
 800f530:	d10b      	bne.n	800f54a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800f532:	4a0c      	ldr	r2, [pc, #48]	@ (800f564 <vQueueUnregisterQueue+0x50>)
 800f534:	68fb      	ldr	r3, [r7, #12]
 800f536:	2100      	movs	r1, #0
 800f538:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800f53c:	4a09      	ldr	r2, [pc, #36]	@ (800f564 <vQueueUnregisterQueue+0x50>)
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	00db      	lsls	r3, r3, #3
 800f542:	4413      	add	r3, r2
 800f544:	2200      	movs	r2, #0
 800f546:	605a      	str	r2, [r3, #4]
				break;
 800f548:	e006      	b.n	800f558 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	3301      	adds	r3, #1
 800f54e:	60fb      	str	r3, [r7, #12]
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	2b07      	cmp	r3, #7
 800f554:	d9e5      	bls.n	800f522 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800f556:	bf00      	nop
 800f558:	bf00      	nop
 800f55a:	3714      	adds	r7, #20
 800f55c:	46bd      	mov	sp, r7
 800f55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f562:	4770      	bx	lr
 800f564:	20002524 	.word	0x20002524

0800f568 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800f568:	b580      	push	{r7, lr}
 800f56a:	b08e      	sub	sp, #56	@ 0x38
 800f56c:	af04      	add	r7, sp, #16
 800f56e:	60f8      	str	r0, [r7, #12]
 800f570:	60b9      	str	r1, [r7, #8]
 800f572:	607a      	str	r2, [r7, #4]
 800f574:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800f576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d10d      	bne.n	800f598 <xTaskCreateStatic+0x30>
	__asm volatile
 800f57c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f580:	b672      	cpsid	i
 800f582:	f383 8811 	msr	BASEPRI, r3
 800f586:	f3bf 8f6f 	isb	sy
 800f58a:	f3bf 8f4f 	dsb	sy
 800f58e:	b662      	cpsie	i
 800f590:	623b      	str	r3, [r7, #32]
}
 800f592:	bf00      	nop
 800f594:	bf00      	nop
 800f596:	e7fd      	b.n	800f594 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800f598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d10d      	bne.n	800f5ba <xTaskCreateStatic+0x52>
	__asm volatile
 800f59e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5a2:	b672      	cpsid	i
 800f5a4:	f383 8811 	msr	BASEPRI, r3
 800f5a8:	f3bf 8f6f 	isb	sy
 800f5ac:	f3bf 8f4f 	dsb	sy
 800f5b0:	b662      	cpsie	i
 800f5b2:	61fb      	str	r3, [r7, #28]
}
 800f5b4:	bf00      	nop
 800f5b6:	bf00      	nop
 800f5b8:	e7fd      	b.n	800f5b6 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800f5ba:	2358      	movs	r3, #88	@ 0x58
 800f5bc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800f5be:	693b      	ldr	r3, [r7, #16]
 800f5c0:	2b58      	cmp	r3, #88	@ 0x58
 800f5c2:	d00d      	beq.n	800f5e0 <xTaskCreateStatic+0x78>
	__asm volatile
 800f5c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5c8:	b672      	cpsid	i
 800f5ca:	f383 8811 	msr	BASEPRI, r3
 800f5ce:	f3bf 8f6f 	isb	sy
 800f5d2:	f3bf 8f4f 	dsb	sy
 800f5d6:	b662      	cpsie	i
 800f5d8:	61bb      	str	r3, [r7, #24]
}
 800f5da:	bf00      	nop
 800f5dc:	bf00      	nop
 800f5de:	e7fd      	b.n	800f5dc <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800f5e0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f5e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d01e      	beq.n	800f626 <xTaskCreateStatic+0xbe>
 800f5e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d01b      	beq.n	800f626 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f5ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5f0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f5f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f5f6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800f5f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5fa:	2202      	movs	r2, #2
 800f5fc:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f600:	2300      	movs	r3, #0
 800f602:	9303      	str	r3, [sp, #12]
 800f604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f606:	9302      	str	r3, [sp, #8]
 800f608:	f107 0314 	add.w	r3, r7, #20
 800f60c:	9301      	str	r3, [sp, #4]
 800f60e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f610:	9300      	str	r3, [sp, #0]
 800f612:	683b      	ldr	r3, [r7, #0]
 800f614:	687a      	ldr	r2, [r7, #4]
 800f616:	68b9      	ldr	r1, [r7, #8]
 800f618:	68f8      	ldr	r0, [r7, #12]
 800f61a:	f000 f850 	bl	800f6be <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f61e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f620:	f000 f8e2 	bl	800f7e8 <prvAddNewTaskToReadyList>
 800f624:	e001      	b.n	800f62a <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800f626:	2300      	movs	r3, #0
 800f628:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800f62a:	697b      	ldr	r3, [r7, #20]
	}
 800f62c:	4618      	mov	r0, r3
 800f62e:	3728      	adds	r7, #40	@ 0x28
 800f630:	46bd      	mov	sp, r7
 800f632:	bd80      	pop	{r7, pc}

0800f634 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800f634:	b580      	push	{r7, lr}
 800f636:	b08c      	sub	sp, #48	@ 0x30
 800f638:	af04      	add	r7, sp, #16
 800f63a:	60f8      	str	r0, [r7, #12]
 800f63c:	60b9      	str	r1, [r7, #8]
 800f63e:	603b      	str	r3, [r7, #0]
 800f640:	4613      	mov	r3, r2
 800f642:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800f644:	88fb      	ldrh	r3, [r7, #6]
 800f646:	009b      	lsls	r3, r3, #2
 800f648:	4618      	mov	r0, r3
 800f64a:	f001 fba5 	bl	8010d98 <pvPortMalloc>
 800f64e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800f650:	697b      	ldr	r3, [r7, #20]
 800f652:	2b00      	cmp	r3, #0
 800f654:	d00e      	beq.n	800f674 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800f656:	2058      	movs	r0, #88	@ 0x58
 800f658:	f001 fb9e 	bl	8010d98 <pvPortMalloc>
 800f65c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800f65e:	69fb      	ldr	r3, [r7, #28]
 800f660:	2b00      	cmp	r3, #0
 800f662:	d003      	beq.n	800f66c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800f664:	69fb      	ldr	r3, [r7, #28]
 800f666:	697a      	ldr	r2, [r7, #20]
 800f668:	631a      	str	r2, [r3, #48]	@ 0x30
 800f66a:	e005      	b.n	800f678 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800f66c:	6978      	ldr	r0, [r7, #20]
 800f66e:	f001 fc65 	bl	8010f3c <vPortFree>
 800f672:	e001      	b.n	800f678 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800f674:	2300      	movs	r3, #0
 800f676:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800f678:	69fb      	ldr	r3, [r7, #28]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d017      	beq.n	800f6ae <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800f67e:	69fb      	ldr	r3, [r7, #28]
 800f680:	2200      	movs	r2, #0
 800f682:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800f686:	88fa      	ldrh	r2, [r7, #6]
 800f688:	2300      	movs	r3, #0
 800f68a:	9303      	str	r3, [sp, #12]
 800f68c:	69fb      	ldr	r3, [r7, #28]
 800f68e:	9302      	str	r3, [sp, #8]
 800f690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f692:	9301      	str	r3, [sp, #4]
 800f694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f696:	9300      	str	r3, [sp, #0]
 800f698:	683b      	ldr	r3, [r7, #0]
 800f69a:	68b9      	ldr	r1, [r7, #8]
 800f69c:	68f8      	ldr	r0, [r7, #12]
 800f69e:	f000 f80e 	bl	800f6be <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f6a2:	69f8      	ldr	r0, [r7, #28]
 800f6a4:	f000 f8a0 	bl	800f7e8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800f6a8:	2301      	movs	r3, #1
 800f6aa:	61bb      	str	r3, [r7, #24]
 800f6ac:	e002      	b.n	800f6b4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800f6ae:	f04f 33ff 	mov.w	r3, #4294967295
 800f6b2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800f6b4:	69bb      	ldr	r3, [r7, #24]
	}
 800f6b6:	4618      	mov	r0, r3
 800f6b8:	3720      	adds	r7, #32
 800f6ba:	46bd      	mov	sp, r7
 800f6bc:	bd80      	pop	{r7, pc}

0800f6be <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800f6be:	b580      	push	{r7, lr}
 800f6c0:	b088      	sub	sp, #32
 800f6c2:	af00      	add	r7, sp, #0
 800f6c4:	60f8      	str	r0, [r7, #12]
 800f6c6:	60b9      	str	r1, [r7, #8]
 800f6c8:	607a      	str	r2, [r7, #4]
 800f6ca:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800f6cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6ce:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	009b      	lsls	r3, r3, #2
 800f6d4:	461a      	mov	r2, r3
 800f6d6:	21a5      	movs	r1, #165	@ 0xa5
 800f6d8:	f001 fd4c 	bl	8011174 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800f6dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f6e0:	6879      	ldr	r1, [r7, #4]
 800f6e2:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800f6e6:	440b      	add	r3, r1
 800f6e8:	009b      	lsls	r3, r3, #2
 800f6ea:	4413      	add	r3, r2
 800f6ec:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800f6ee:	69bb      	ldr	r3, [r7, #24]
 800f6f0:	f023 0307 	bic.w	r3, r3, #7
 800f6f4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f6f6:	69bb      	ldr	r3, [r7, #24]
 800f6f8:	f003 0307 	and.w	r3, r3, #7
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d00d      	beq.n	800f71c <prvInitialiseNewTask+0x5e>
	__asm volatile
 800f700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f704:	b672      	cpsid	i
 800f706:	f383 8811 	msr	BASEPRI, r3
 800f70a:	f3bf 8f6f 	isb	sy
 800f70e:	f3bf 8f4f 	dsb	sy
 800f712:	b662      	cpsie	i
 800f714:	617b      	str	r3, [r7, #20]
}
 800f716:	bf00      	nop
 800f718:	bf00      	nop
 800f71a:	e7fd      	b.n	800f718 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800f71c:	68bb      	ldr	r3, [r7, #8]
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d01f      	beq.n	800f762 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f722:	2300      	movs	r3, #0
 800f724:	61fb      	str	r3, [r7, #28]
 800f726:	e012      	b.n	800f74e <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f728:	68ba      	ldr	r2, [r7, #8]
 800f72a:	69fb      	ldr	r3, [r7, #28]
 800f72c:	4413      	add	r3, r2
 800f72e:	7819      	ldrb	r1, [r3, #0]
 800f730:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f732:	69fb      	ldr	r3, [r7, #28]
 800f734:	4413      	add	r3, r2
 800f736:	3334      	adds	r3, #52	@ 0x34
 800f738:	460a      	mov	r2, r1
 800f73a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800f73c:	68ba      	ldr	r2, [r7, #8]
 800f73e:	69fb      	ldr	r3, [r7, #28]
 800f740:	4413      	add	r3, r2
 800f742:	781b      	ldrb	r3, [r3, #0]
 800f744:	2b00      	cmp	r3, #0
 800f746:	d006      	beq.n	800f756 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f748:	69fb      	ldr	r3, [r7, #28]
 800f74a:	3301      	adds	r3, #1
 800f74c:	61fb      	str	r3, [r7, #28]
 800f74e:	69fb      	ldr	r3, [r7, #28]
 800f750:	2b0f      	cmp	r3, #15
 800f752:	d9e9      	bls.n	800f728 <prvInitialiseNewTask+0x6a>
 800f754:	e000      	b.n	800f758 <prvInitialiseNewTask+0x9a>
			{
				break;
 800f756:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800f758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f75a:	2200      	movs	r2, #0
 800f75c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800f760:	e003      	b.n	800f76a <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800f762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f764:	2200      	movs	r2, #0
 800f766:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800f76a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f76c:	2b06      	cmp	r3, #6
 800f76e:	d901      	bls.n	800f774 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800f770:	2306      	movs	r3, #6
 800f772:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800f774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f776:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f778:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800f77a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f77c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f77e:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800f780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f782:	2200      	movs	r2, #0
 800f784:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800f786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f788:	3304      	adds	r3, #4
 800f78a:	4618      	mov	r0, r3
 800f78c:	f7fe fe46 	bl	800e41c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800f790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f792:	3318      	adds	r3, #24
 800f794:	4618      	mov	r0, r3
 800f796:	f7fe fe41 	bl	800e41c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800f79a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f79c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f79e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f7a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7a2:	f1c3 0207 	rsb	r2, r3, #7
 800f7a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7a8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800f7aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f7ae:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 800f7b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7b2:	2200      	movs	r2, #0
 800f7b4:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800f7b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7b8:	2200      	movs	r2, #0
 800f7ba:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f7bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7be:	2200      	movs	r2, #0
 800f7c0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800f7c4:	683a      	ldr	r2, [r7, #0]
 800f7c6:	68f9      	ldr	r1, [r7, #12]
 800f7c8:	69b8      	ldr	r0, [r7, #24]
 800f7ca:	f001 f8ab 	bl	8010924 <pxPortInitialiseStack>
 800f7ce:	4602      	mov	r2, r0
 800f7d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7d2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800f7d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d002      	beq.n	800f7e0 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800f7da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f7de:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f7e0:	bf00      	nop
 800f7e2:	3720      	adds	r7, #32
 800f7e4:	46bd      	mov	sp, r7
 800f7e6:	bd80      	pop	{r7, pc}

0800f7e8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800f7e8:	b580      	push	{r7, lr}
 800f7ea:	b082      	sub	sp, #8
 800f7ec:	af00      	add	r7, sp, #0
 800f7ee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800f7f0:	f001 f9a4 	bl	8010b3c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800f7f4:	4b2a      	ldr	r3, [pc, #168]	@ (800f8a0 <prvAddNewTaskToReadyList+0xb8>)
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	3301      	adds	r3, #1
 800f7fa:	4a29      	ldr	r2, [pc, #164]	@ (800f8a0 <prvAddNewTaskToReadyList+0xb8>)
 800f7fc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800f7fe:	4b29      	ldr	r3, [pc, #164]	@ (800f8a4 <prvAddNewTaskToReadyList+0xbc>)
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	2b00      	cmp	r3, #0
 800f804:	d109      	bne.n	800f81a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800f806:	4a27      	ldr	r2, [pc, #156]	@ (800f8a4 <prvAddNewTaskToReadyList+0xbc>)
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800f80c:	4b24      	ldr	r3, [pc, #144]	@ (800f8a0 <prvAddNewTaskToReadyList+0xb8>)
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	2b01      	cmp	r3, #1
 800f812:	d110      	bne.n	800f836 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800f814:	f000 fc32 	bl	801007c <prvInitialiseTaskLists>
 800f818:	e00d      	b.n	800f836 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800f81a:	4b23      	ldr	r3, [pc, #140]	@ (800f8a8 <prvAddNewTaskToReadyList+0xc0>)
 800f81c:	681b      	ldr	r3, [r3, #0]
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d109      	bne.n	800f836 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800f822:	4b20      	ldr	r3, [pc, #128]	@ (800f8a4 <prvAddNewTaskToReadyList+0xbc>)
 800f824:	681b      	ldr	r3, [r3, #0]
 800f826:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f82c:	429a      	cmp	r2, r3
 800f82e:	d802      	bhi.n	800f836 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800f830:	4a1c      	ldr	r2, [pc, #112]	@ (800f8a4 <prvAddNewTaskToReadyList+0xbc>)
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800f836:	4b1d      	ldr	r3, [pc, #116]	@ (800f8ac <prvAddNewTaskToReadyList+0xc4>)
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	3301      	adds	r3, #1
 800f83c:	4a1b      	ldr	r2, [pc, #108]	@ (800f8ac <prvAddNewTaskToReadyList+0xc4>)
 800f83e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f844:	2201      	movs	r2, #1
 800f846:	409a      	lsls	r2, r3
 800f848:	4b19      	ldr	r3, [pc, #100]	@ (800f8b0 <prvAddNewTaskToReadyList+0xc8>)
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	4313      	orrs	r3, r2
 800f84e:	4a18      	ldr	r2, [pc, #96]	@ (800f8b0 <prvAddNewTaskToReadyList+0xc8>)
 800f850:	6013      	str	r3, [r2, #0]
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f856:	4613      	mov	r3, r2
 800f858:	009b      	lsls	r3, r3, #2
 800f85a:	4413      	add	r3, r2
 800f85c:	009b      	lsls	r3, r3, #2
 800f85e:	4a15      	ldr	r2, [pc, #84]	@ (800f8b4 <prvAddNewTaskToReadyList+0xcc>)
 800f860:	441a      	add	r2, r3
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	3304      	adds	r3, #4
 800f866:	4619      	mov	r1, r3
 800f868:	4610      	mov	r0, r2
 800f86a:	f7fe fde4 	bl	800e436 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800f86e:	f001 f99b 	bl	8010ba8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800f872:	4b0d      	ldr	r3, [pc, #52]	@ (800f8a8 <prvAddNewTaskToReadyList+0xc0>)
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	2b00      	cmp	r3, #0
 800f878:	d00e      	beq.n	800f898 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800f87a:	4b0a      	ldr	r3, [pc, #40]	@ (800f8a4 <prvAddNewTaskToReadyList+0xbc>)
 800f87c:	681b      	ldr	r3, [r3, #0]
 800f87e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f884:	429a      	cmp	r2, r3
 800f886:	d207      	bcs.n	800f898 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800f888:	4b0b      	ldr	r3, [pc, #44]	@ (800f8b8 <prvAddNewTaskToReadyList+0xd0>)
 800f88a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f88e:	601a      	str	r2, [r3, #0]
 800f890:	f3bf 8f4f 	dsb	sy
 800f894:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f898:	bf00      	nop
 800f89a:	3708      	adds	r7, #8
 800f89c:	46bd      	mov	sp, r7
 800f89e:	bd80      	pop	{r7, pc}
 800f8a0:	20002664 	.word	0x20002664
 800f8a4:	20002564 	.word	0x20002564
 800f8a8:	20002670 	.word	0x20002670
 800f8ac:	20002680 	.word	0x20002680
 800f8b0:	2000266c 	.word	0x2000266c
 800f8b4:	20002568 	.word	0x20002568
 800f8b8:	e000ed04 	.word	0xe000ed04

0800f8bc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800f8bc:	b580      	push	{r7, lr}
 800f8be:	b084      	sub	sp, #16
 800f8c0:	af00      	add	r7, sp, #0
 800f8c2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800f8c4:	2300      	movs	r3, #0
 800f8c6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d01a      	beq.n	800f904 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800f8ce:	4b15      	ldr	r3, [pc, #84]	@ (800f924 <vTaskDelay+0x68>)
 800f8d0:	681b      	ldr	r3, [r3, #0]
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d00d      	beq.n	800f8f2 <vTaskDelay+0x36>
	__asm volatile
 800f8d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8da:	b672      	cpsid	i
 800f8dc:	f383 8811 	msr	BASEPRI, r3
 800f8e0:	f3bf 8f6f 	isb	sy
 800f8e4:	f3bf 8f4f 	dsb	sy
 800f8e8:	b662      	cpsie	i
 800f8ea:	60bb      	str	r3, [r7, #8]
}
 800f8ec:	bf00      	nop
 800f8ee:	bf00      	nop
 800f8f0:	e7fd      	b.n	800f8ee <vTaskDelay+0x32>
			vTaskSuspendAll();
 800f8f2:	f000 f881 	bl	800f9f8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800f8f6:	2100      	movs	r1, #0
 800f8f8:	6878      	ldr	r0, [r7, #4]
 800f8fa:	f000 ffad 	bl	8010858 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800f8fe:	f000 f889 	bl	800fa14 <xTaskResumeAll>
 800f902:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	2b00      	cmp	r3, #0
 800f908:	d107      	bne.n	800f91a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800f90a:	4b07      	ldr	r3, [pc, #28]	@ (800f928 <vTaskDelay+0x6c>)
 800f90c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f910:	601a      	str	r2, [r3, #0]
 800f912:	f3bf 8f4f 	dsb	sy
 800f916:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f91a:	bf00      	nop
 800f91c:	3710      	adds	r7, #16
 800f91e:	46bd      	mov	sp, r7
 800f920:	bd80      	pop	{r7, pc}
 800f922:	bf00      	nop
 800f924:	2000268c 	.word	0x2000268c
 800f928:	e000ed04 	.word	0xe000ed04

0800f92c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800f92c:	b580      	push	{r7, lr}
 800f92e:	b08a      	sub	sp, #40	@ 0x28
 800f930:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800f932:	2300      	movs	r3, #0
 800f934:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800f936:	2300      	movs	r3, #0
 800f938:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800f93a:	463a      	mov	r2, r7
 800f93c:	1d39      	adds	r1, r7, #4
 800f93e:	f107 0308 	add.w	r3, r7, #8
 800f942:	4618      	mov	r0, r3
 800f944:	f7f0 fe14 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800f948:	6839      	ldr	r1, [r7, #0]
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	68ba      	ldr	r2, [r7, #8]
 800f94e:	9202      	str	r2, [sp, #8]
 800f950:	9301      	str	r3, [sp, #4]
 800f952:	2300      	movs	r3, #0
 800f954:	9300      	str	r3, [sp, #0]
 800f956:	2300      	movs	r3, #0
 800f958:	460a      	mov	r2, r1
 800f95a:	4921      	ldr	r1, [pc, #132]	@ (800f9e0 <vTaskStartScheduler+0xb4>)
 800f95c:	4821      	ldr	r0, [pc, #132]	@ (800f9e4 <vTaskStartScheduler+0xb8>)
 800f95e:	f7ff fe03 	bl	800f568 <xTaskCreateStatic>
 800f962:	4603      	mov	r3, r0
 800f964:	4a20      	ldr	r2, [pc, #128]	@ (800f9e8 <vTaskStartScheduler+0xbc>)
 800f966:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800f968:	4b1f      	ldr	r3, [pc, #124]	@ (800f9e8 <vTaskStartScheduler+0xbc>)
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	d002      	beq.n	800f976 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800f970:	2301      	movs	r3, #1
 800f972:	617b      	str	r3, [r7, #20]
 800f974:	e001      	b.n	800f97a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800f976:	2300      	movs	r3, #0
 800f978:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800f97a:	697b      	ldr	r3, [r7, #20]
 800f97c:	2b01      	cmp	r3, #1
 800f97e:	d118      	bne.n	800f9b2 <vTaskStartScheduler+0x86>
	__asm volatile
 800f980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f984:	b672      	cpsid	i
 800f986:	f383 8811 	msr	BASEPRI, r3
 800f98a:	f3bf 8f6f 	isb	sy
 800f98e:	f3bf 8f4f 	dsb	sy
 800f992:	b662      	cpsie	i
 800f994:	613b      	str	r3, [r7, #16]
}
 800f996:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800f998:	4b14      	ldr	r3, [pc, #80]	@ (800f9ec <vTaskStartScheduler+0xc0>)
 800f99a:	f04f 32ff 	mov.w	r2, #4294967295
 800f99e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800f9a0:	4b13      	ldr	r3, [pc, #76]	@ (800f9f0 <vTaskStartScheduler+0xc4>)
 800f9a2:	2201      	movs	r2, #1
 800f9a4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800f9a6:	4b13      	ldr	r3, [pc, #76]	@ (800f9f4 <vTaskStartScheduler+0xc8>)
 800f9a8:	2200      	movs	r2, #0
 800f9aa:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800f9ac:	f001 f848 	bl	8010a40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800f9b0:	e011      	b.n	800f9d6 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800f9b2:	697b      	ldr	r3, [r7, #20]
 800f9b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9b8:	d10d      	bne.n	800f9d6 <vTaskStartScheduler+0xaa>
	__asm volatile
 800f9ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9be:	b672      	cpsid	i
 800f9c0:	f383 8811 	msr	BASEPRI, r3
 800f9c4:	f3bf 8f6f 	isb	sy
 800f9c8:	f3bf 8f4f 	dsb	sy
 800f9cc:	b662      	cpsie	i
 800f9ce:	60fb      	str	r3, [r7, #12]
}
 800f9d0:	bf00      	nop
 800f9d2:	bf00      	nop
 800f9d4:	e7fd      	b.n	800f9d2 <vTaskStartScheduler+0xa6>
}
 800f9d6:	bf00      	nop
 800f9d8:	3718      	adds	r7, #24
 800f9da:	46bd      	mov	sp, r7
 800f9dc:	bd80      	pop	{r7, pc}
 800f9de:	bf00      	nop
 800f9e0:	0801125c 	.word	0x0801125c
 800f9e4:	08010049 	.word	0x08010049
 800f9e8:	20002688 	.word	0x20002688
 800f9ec:	20002684 	.word	0x20002684
 800f9f0:	20002670 	.word	0x20002670
 800f9f4:	20002668 	.word	0x20002668

0800f9f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800f9f8:	b480      	push	{r7}
 800f9fa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800f9fc:	4b04      	ldr	r3, [pc, #16]	@ (800fa10 <vTaskSuspendAll+0x18>)
 800f9fe:	681b      	ldr	r3, [r3, #0]
 800fa00:	3301      	adds	r3, #1
 800fa02:	4a03      	ldr	r2, [pc, #12]	@ (800fa10 <vTaskSuspendAll+0x18>)
 800fa04:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800fa06:	bf00      	nop
 800fa08:	46bd      	mov	sp, r7
 800fa0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa0e:	4770      	bx	lr
 800fa10:	2000268c 	.word	0x2000268c

0800fa14 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800fa14:	b580      	push	{r7, lr}
 800fa16:	b084      	sub	sp, #16
 800fa18:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800fa1a:	2300      	movs	r3, #0
 800fa1c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800fa1e:	2300      	movs	r3, #0
 800fa20:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800fa22:	4b43      	ldr	r3, [pc, #268]	@ (800fb30 <xTaskResumeAll+0x11c>)
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d10d      	bne.n	800fa46 <xTaskResumeAll+0x32>
	__asm volatile
 800fa2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa2e:	b672      	cpsid	i
 800fa30:	f383 8811 	msr	BASEPRI, r3
 800fa34:	f3bf 8f6f 	isb	sy
 800fa38:	f3bf 8f4f 	dsb	sy
 800fa3c:	b662      	cpsie	i
 800fa3e:	603b      	str	r3, [r7, #0]
}
 800fa40:	bf00      	nop
 800fa42:	bf00      	nop
 800fa44:	e7fd      	b.n	800fa42 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800fa46:	f001 f879 	bl	8010b3c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800fa4a:	4b39      	ldr	r3, [pc, #228]	@ (800fb30 <xTaskResumeAll+0x11c>)
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	3b01      	subs	r3, #1
 800fa50:	4a37      	ldr	r2, [pc, #220]	@ (800fb30 <xTaskResumeAll+0x11c>)
 800fa52:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fa54:	4b36      	ldr	r3, [pc, #216]	@ (800fb30 <xTaskResumeAll+0x11c>)
 800fa56:	681b      	ldr	r3, [r3, #0]
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	d161      	bne.n	800fb20 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800fa5c:	4b35      	ldr	r3, [pc, #212]	@ (800fb34 <xTaskResumeAll+0x120>)
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d05d      	beq.n	800fb20 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fa64:	e02e      	b.n	800fac4 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fa66:	4b34      	ldr	r3, [pc, #208]	@ (800fb38 <xTaskResumeAll+0x124>)
 800fa68:	68db      	ldr	r3, [r3, #12]
 800fa6a:	68db      	ldr	r3, [r3, #12]
 800fa6c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	3318      	adds	r3, #24
 800fa72:	4618      	mov	r0, r3
 800fa74:	f7fe fd3c 	bl	800e4f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	3304      	adds	r3, #4
 800fa7c:	4618      	mov	r0, r3
 800fa7e:	f7fe fd37 	bl	800e4f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa86:	2201      	movs	r2, #1
 800fa88:	409a      	lsls	r2, r3
 800fa8a:	4b2c      	ldr	r3, [pc, #176]	@ (800fb3c <xTaskResumeAll+0x128>)
 800fa8c:	681b      	ldr	r3, [r3, #0]
 800fa8e:	4313      	orrs	r3, r2
 800fa90:	4a2a      	ldr	r2, [pc, #168]	@ (800fb3c <xTaskResumeAll+0x128>)
 800fa92:	6013      	str	r3, [r2, #0]
 800fa94:	68fb      	ldr	r3, [r7, #12]
 800fa96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fa98:	4613      	mov	r3, r2
 800fa9a:	009b      	lsls	r3, r3, #2
 800fa9c:	4413      	add	r3, r2
 800fa9e:	009b      	lsls	r3, r3, #2
 800faa0:	4a27      	ldr	r2, [pc, #156]	@ (800fb40 <xTaskResumeAll+0x12c>)
 800faa2:	441a      	add	r2, r3
 800faa4:	68fb      	ldr	r3, [r7, #12]
 800faa6:	3304      	adds	r3, #4
 800faa8:	4619      	mov	r1, r3
 800faaa:	4610      	mov	r0, r2
 800faac:	f7fe fcc3 	bl	800e436 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fab0:	68fb      	ldr	r3, [r7, #12]
 800fab2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fab4:	4b23      	ldr	r3, [pc, #140]	@ (800fb44 <xTaskResumeAll+0x130>)
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800faba:	429a      	cmp	r2, r3
 800fabc:	d302      	bcc.n	800fac4 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800fabe:	4b22      	ldr	r3, [pc, #136]	@ (800fb48 <xTaskResumeAll+0x134>)
 800fac0:	2201      	movs	r2, #1
 800fac2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fac4:	4b1c      	ldr	r3, [pc, #112]	@ (800fb38 <xTaskResumeAll+0x124>)
 800fac6:	681b      	ldr	r3, [r3, #0]
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d1cc      	bne.n	800fa66 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800facc:	68fb      	ldr	r3, [r7, #12]
 800face:	2b00      	cmp	r3, #0
 800fad0:	d001      	beq.n	800fad6 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800fad2:	f000 fb73 	bl	80101bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800fad6:	4b1d      	ldr	r3, [pc, #116]	@ (800fb4c <xTaskResumeAll+0x138>)
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	2b00      	cmp	r3, #0
 800fae0:	d010      	beq.n	800fb04 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800fae2:	f000 f859 	bl	800fb98 <xTaskIncrementTick>
 800fae6:	4603      	mov	r3, r0
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d002      	beq.n	800faf2 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800faec:	4b16      	ldr	r3, [pc, #88]	@ (800fb48 <xTaskResumeAll+0x134>)
 800faee:	2201      	movs	r2, #1
 800faf0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	3b01      	subs	r3, #1
 800faf6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	d1f1      	bne.n	800fae2 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800fafe:	4b13      	ldr	r3, [pc, #76]	@ (800fb4c <xTaskResumeAll+0x138>)
 800fb00:	2200      	movs	r2, #0
 800fb02:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800fb04:	4b10      	ldr	r3, [pc, #64]	@ (800fb48 <xTaskResumeAll+0x134>)
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d009      	beq.n	800fb20 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800fb0c:	2301      	movs	r3, #1
 800fb0e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800fb10:	4b0f      	ldr	r3, [pc, #60]	@ (800fb50 <xTaskResumeAll+0x13c>)
 800fb12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fb16:	601a      	str	r2, [r3, #0]
 800fb18:	f3bf 8f4f 	dsb	sy
 800fb1c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fb20:	f001 f842 	bl	8010ba8 <vPortExitCritical>

	return xAlreadyYielded;
 800fb24:	68bb      	ldr	r3, [r7, #8]
}
 800fb26:	4618      	mov	r0, r3
 800fb28:	3710      	adds	r7, #16
 800fb2a:	46bd      	mov	sp, r7
 800fb2c:	bd80      	pop	{r7, pc}
 800fb2e:	bf00      	nop
 800fb30:	2000268c 	.word	0x2000268c
 800fb34:	20002664 	.word	0x20002664
 800fb38:	20002624 	.word	0x20002624
 800fb3c:	2000266c 	.word	0x2000266c
 800fb40:	20002568 	.word	0x20002568
 800fb44:	20002564 	.word	0x20002564
 800fb48:	20002678 	.word	0x20002678
 800fb4c:	20002674 	.word	0x20002674
 800fb50:	e000ed04 	.word	0xe000ed04

0800fb54 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800fb54:	b480      	push	{r7}
 800fb56:	b083      	sub	sp, #12
 800fb58:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800fb5a:	4b05      	ldr	r3, [pc, #20]	@ (800fb70 <xTaskGetTickCount+0x1c>)
 800fb5c:	681b      	ldr	r3, [r3, #0]
 800fb5e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800fb60:	687b      	ldr	r3, [r7, #4]
}
 800fb62:	4618      	mov	r0, r3
 800fb64:	370c      	adds	r7, #12
 800fb66:	46bd      	mov	sp, r7
 800fb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb6c:	4770      	bx	lr
 800fb6e:	bf00      	nop
 800fb70:	20002668 	.word	0x20002668

0800fb74 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800fb74:	b580      	push	{r7, lr}
 800fb76:	b082      	sub	sp, #8
 800fb78:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fb7a:	f001 f8c7 	bl	8010d0c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800fb7e:	2300      	movs	r3, #0
 800fb80:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800fb82:	4b04      	ldr	r3, [pc, #16]	@ (800fb94 <xTaskGetTickCountFromISR+0x20>)
 800fb84:	681b      	ldr	r3, [r3, #0]
 800fb86:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fb88:	683b      	ldr	r3, [r7, #0]
}
 800fb8a:	4618      	mov	r0, r3
 800fb8c:	3708      	adds	r7, #8
 800fb8e:	46bd      	mov	sp, r7
 800fb90:	bd80      	pop	{r7, pc}
 800fb92:	bf00      	nop
 800fb94:	20002668 	.word	0x20002668

0800fb98 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800fb98:	b580      	push	{r7, lr}
 800fb9a:	b086      	sub	sp, #24
 800fb9c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800fb9e:	2300      	movs	r3, #0
 800fba0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fba2:	4b50      	ldr	r3, [pc, #320]	@ (800fce4 <xTaskIncrementTick+0x14c>)
 800fba4:	681b      	ldr	r3, [r3, #0]
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	f040 808b 	bne.w	800fcc2 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800fbac:	4b4e      	ldr	r3, [pc, #312]	@ (800fce8 <xTaskIncrementTick+0x150>)
 800fbae:	681b      	ldr	r3, [r3, #0]
 800fbb0:	3301      	adds	r3, #1
 800fbb2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800fbb4:	4a4c      	ldr	r2, [pc, #304]	@ (800fce8 <xTaskIncrementTick+0x150>)
 800fbb6:	693b      	ldr	r3, [r7, #16]
 800fbb8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800fbba:	693b      	ldr	r3, [r7, #16]
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	d123      	bne.n	800fc08 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800fbc0:	4b4a      	ldr	r3, [pc, #296]	@ (800fcec <xTaskIncrementTick+0x154>)
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	681b      	ldr	r3, [r3, #0]
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d00d      	beq.n	800fbe6 <xTaskIncrementTick+0x4e>
	__asm volatile
 800fbca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbce:	b672      	cpsid	i
 800fbd0:	f383 8811 	msr	BASEPRI, r3
 800fbd4:	f3bf 8f6f 	isb	sy
 800fbd8:	f3bf 8f4f 	dsb	sy
 800fbdc:	b662      	cpsie	i
 800fbde:	603b      	str	r3, [r7, #0]
}
 800fbe0:	bf00      	nop
 800fbe2:	bf00      	nop
 800fbe4:	e7fd      	b.n	800fbe2 <xTaskIncrementTick+0x4a>
 800fbe6:	4b41      	ldr	r3, [pc, #260]	@ (800fcec <xTaskIncrementTick+0x154>)
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	60fb      	str	r3, [r7, #12]
 800fbec:	4b40      	ldr	r3, [pc, #256]	@ (800fcf0 <xTaskIncrementTick+0x158>)
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	4a3e      	ldr	r2, [pc, #248]	@ (800fcec <xTaskIncrementTick+0x154>)
 800fbf2:	6013      	str	r3, [r2, #0]
 800fbf4:	4a3e      	ldr	r2, [pc, #248]	@ (800fcf0 <xTaskIncrementTick+0x158>)
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	6013      	str	r3, [r2, #0]
 800fbfa:	4b3e      	ldr	r3, [pc, #248]	@ (800fcf4 <xTaskIncrementTick+0x15c>)
 800fbfc:	681b      	ldr	r3, [r3, #0]
 800fbfe:	3301      	adds	r3, #1
 800fc00:	4a3c      	ldr	r2, [pc, #240]	@ (800fcf4 <xTaskIncrementTick+0x15c>)
 800fc02:	6013      	str	r3, [r2, #0]
 800fc04:	f000 fada 	bl	80101bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800fc08:	4b3b      	ldr	r3, [pc, #236]	@ (800fcf8 <xTaskIncrementTick+0x160>)
 800fc0a:	681b      	ldr	r3, [r3, #0]
 800fc0c:	693a      	ldr	r2, [r7, #16]
 800fc0e:	429a      	cmp	r2, r3
 800fc10:	d348      	bcc.n	800fca4 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fc12:	4b36      	ldr	r3, [pc, #216]	@ (800fcec <xTaskIncrementTick+0x154>)
 800fc14:	681b      	ldr	r3, [r3, #0]
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d104      	bne.n	800fc26 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fc1c:	4b36      	ldr	r3, [pc, #216]	@ (800fcf8 <xTaskIncrementTick+0x160>)
 800fc1e:	f04f 32ff 	mov.w	r2, #4294967295
 800fc22:	601a      	str	r2, [r3, #0]
					break;
 800fc24:	e03e      	b.n	800fca4 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fc26:	4b31      	ldr	r3, [pc, #196]	@ (800fcec <xTaskIncrementTick+0x154>)
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	68db      	ldr	r3, [r3, #12]
 800fc2c:	68db      	ldr	r3, [r3, #12]
 800fc2e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800fc30:	68bb      	ldr	r3, [r7, #8]
 800fc32:	685b      	ldr	r3, [r3, #4]
 800fc34:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800fc36:	693a      	ldr	r2, [r7, #16]
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	429a      	cmp	r2, r3
 800fc3c:	d203      	bcs.n	800fc46 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800fc3e:	4a2e      	ldr	r2, [pc, #184]	@ (800fcf8 <xTaskIncrementTick+0x160>)
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800fc44:	e02e      	b.n	800fca4 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fc46:	68bb      	ldr	r3, [r7, #8]
 800fc48:	3304      	adds	r3, #4
 800fc4a:	4618      	mov	r0, r3
 800fc4c:	f7fe fc50 	bl	800e4f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800fc50:	68bb      	ldr	r3, [r7, #8]
 800fc52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	d004      	beq.n	800fc62 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fc58:	68bb      	ldr	r3, [r7, #8]
 800fc5a:	3318      	adds	r3, #24
 800fc5c:	4618      	mov	r0, r3
 800fc5e:	f7fe fc47 	bl	800e4f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800fc62:	68bb      	ldr	r3, [r7, #8]
 800fc64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc66:	2201      	movs	r2, #1
 800fc68:	409a      	lsls	r2, r3
 800fc6a:	4b24      	ldr	r3, [pc, #144]	@ (800fcfc <xTaskIncrementTick+0x164>)
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	4313      	orrs	r3, r2
 800fc70:	4a22      	ldr	r2, [pc, #136]	@ (800fcfc <xTaskIncrementTick+0x164>)
 800fc72:	6013      	str	r3, [r2, #0]
 800fc74:	68bb      	ldr	r3, [r7, #8]
 800fc76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc78:	4613      	mov	r3, r2
 800fc7a:	009b      	lsls	r3, r3, #2
 800fc7c:	4413      	add	r3, r2
 800fc7e:	009b      	lsls	r3, r3, #2
 800fc80:	4a1f      	ldr	r2, [pc, #124]	@ (800fd00 <xTaskIncrementTick+0x168>)
 800fc82:	441a      	add	r2, r3
 800fc84:	68bb      	ldr	r3, [r7, #8]
 800fc86:	3304      	adds	r3, #4
 800fc88:	4619      	mov	r1, r3
 800fc8a:	4610      	mov	r0, r2
 800fc8c:	f7fe fbd3 	bl	800e436 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fc90:	68bb      	ldr	r3, [r7, #8]
 800fc92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc94:	4b1b      	ldr	r3, [pc, #108]	@ (800fd04 <xTaskIncrementTick+0x16c>)
 800fc96:	681b      	ldr	r3, [r3, #0]
 800fc98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc9a:	429a      	cmp	r2, r3
 800fc9c:	d3b9      	bcc.n	800fc12 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800fc9e:	2301      	movs	r3, #1
 800fca0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fca2:	e7b6      	b.n	800fc12 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800fca4:	4b17      	ldr	r3, [pc, #92]	@ (800fd04 <xTaskIncrementTick+0x16c>)
 800fca6:	681b      	ldr	r3, [r3, #0]
 800fca8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fcaa:	4915      	ldr	r1, [pc, #84]	@ (800fd00 <xTaskIncrementTick+0x168>)
 800fcac:	4613      	mov	r3, r2
 800fcae:	009b      	lsls	r3, r3, #2
 800fcb0:	4413      	add	r3, r2
 800fcb2:	009b      	lsls	r3, r3, #2
 800fcb4:	440b      	add	r3, r1
 800fcb6:	681b      	ldr	r3, [r3, #0]
 800fcb8:	2b01      	cmp	r3, #1
 800fcba:	d907      	bls.n	800fccc <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800fcbc:	2301      	movs	r3, #1
 800fcbe:	617b      	str	r3, [r7, #20]
 800fcc0:	e004      	b.n	800fccc <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800fcc2:	4b11      	ldr	r3, [pc, #68]	@ (800fd08 <xTaskIncrementTick+0x170>)
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	3301      	adds	r3, #1
 800fcc8:	4a0f      	ldr	r2, [pc, #60]	@ (800fd08 <xTaskIncrementTick+0x170>)
 800fcca:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800fccc:	4b0f      	ldr	r3, [pc, #60]	@ (800fd0c <xTaskIncrementTick+0x174>)
 800fcce:	681b      	ldr	r3, [r3, #0]
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	d001      	beq.n	800fcd8 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800fcd4:	2301      	movs	r3, #1
 800fcd6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800fcd8:	697b      	ldr	r3, [r7, #20]
}
 800fcda:	4618      	mov	r0, r3
 800fcdc:	3718      	adds	r7, #24
 800fcde:	46bd      	mov	sp, r7
 800fce0:	bd80      	pop	{r7, pc}
 800fce2:	bf00      	nop
 800fce4:	2000268c 	.word	0x2000268c
 800fce8:	20002668 	.word	0x20002668
 800fcec:	2000261c 	.word	0x2000261c
 800fcf0:	20002620 	.word	0x20002620
 800fcf4:	2000267c 	.word	0x2000267c
 800fcf8:	20002684 	.word	0x20002684
 800fcfc:	2000266c 	.word	0x2000266c
 800fd00:	20002568 	.word	0x20002568
 800fd04:	20002564 	.word	0x20002564
 800fd08:	20002674 	.word	0x20002674
 800fd0c:	20002678 	.word	0x20002678

0800fd10 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800fd10:	b580      	push	{r7, lr}
 800fd12:	b088      	sub	sp, #32
 800fd14:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800fd16:	4b3b      	ldr	r3, [pc, #236]	@ (800fe04 <vTaskSwitchContext+0xf4>)
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d003      	beq.n	800fd26 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800fd1e:	4b3a      	ldr	r3, [pc, #232]	@ (800fe08 <vTaskSwitchContext+0xf8>)
 800fd20:	2201      	movs	r2, #1
 800fd22:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800fd24:	e069      	b.n	800fdfa <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 800fd26:	4b38      	ldr	r3, [pc, #224]	@ (800fe08 <vTaskSwitchContext+0xf8>)
 800fd28:	2200      	movs	r2, #0
 800fd2a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800fd2c:	4b37      	ldr	r3, [pc, #220]	@ (800fe0c <vTaskSwitchContext+0xfc>)
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fd32:	61fb      	str	r3, [r7, #28]
 800fd34:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 800fd38:	61bb      	str	r3, [r7, #24]
 800fd3a:	69fb      	ldr	r3, [r7, #28]
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	69ba      	ldr	r2, [r7, #24]
 800fd40:	429a      	cmp	r2, r3
 800fd42:	d111      	bne.n	800fd68 <vTaskSwitchContext+0x58>
 800fd44:	69fb      	ldr	r3, [r7, #28]
 800fd46:	3304      	adds	r3, #4
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	69ba      	ldr	r2, [r7, #24]
 800fd4c:	429a      	cmp	r2, r3
 800fd4e:	d10b      	bne.n	800fd68 <vTaskSwitchContext+0x58>
 800fd50:	69fb      	ldr	r3, [r7, #28]
 800fd52:	3308      	adds	r3, #8
 800fd54:	681b      	ldr	r3, [r3, #0]
 800fd56:	69ba      	ldr	r2, [r7, #24]
 800fd58:	429a      	cmp	r2, r3
 800fd5a:	d105      	bne.n	800fd68 <vTaskSwitchContext+0x58>
 800fd5c:	69fb      	ldr	r3, [r7, #28]
 800fd5e:	330c      	adds	r3, #12
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	69ba      	ldr	r2, [r7, #24]
 800fd64:	429a      	cmp	r2, r3
 800fd66:	d008      	beq.n	800fd7a <vTaskSwitchContext+0x6a>
 800fd68:	4b28      	ldr	r3, [pc, #160]	@ (800fe0c <vTaskSwitchContext+0xfc>)
 800fd6a:	681a      	ldr	r2, [r3, #0]
 800fd6c:	4b27      	ldr	r3, [pc, #156]	@ (800fe0c <vTaskSwitchContext+0xfc>)
 800fd6e:	681b      	ldr	r3, [r3, #0]
 800fd70:	3334      	adds	r3, #52	@ 0x34
 800fd72:	4619      	mov	r1, r3
 800fd74:	4610      	mov	r0, r2
 800fd76:	f7f0 fbe8 	bl	800054a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fd7a:	4b25      	ldr	r3, [pc, #148]	@ (800fe10 <vTaskSwitchContext+0x100>)
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800fd80:	68fb      	ldr	r3, [r7, #12]
 800fd82:	fab3 f383 	clz	r3, r3
 800fd86:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800fd88:	7afb      	ldrb	r3, [r7, #11]
 800fd8a:	f1c3 031f 	rsb	r3, r3, #31
 800fd8e:	617b      	str	r3, [r7, #20]
 800fd90:	4920      	ldr	r1, [pc, #128]	@ (800fe14 <vTaskSwitchContext+0x104>)
 800fd92:	697a      	ldr	r2, [r7, #20]
 800fd94:	4613      	mov	r3, r2
 800fd96:	009b      	lsls	r3, r3, #2
 800fd98:	4413      	add	r3, r2
 800fd9a:	009b      	lsls	r3, r3, #2
 800fd9c:	440b      	add	r3, r1
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	d10d      	bne.n	800fdc0 <vTaskSwitchContext+0xb0>
	__asm volatile
 800fda4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fda8:	b672      	cpsid	i
 800fdaa:	f383 8811 	msr	BASEPRI, r3
 800fdae:	f3bf 8f6f 	isb	sy
 800fdb2:	f3bf 8f4f 	dsb	sy
 800fdb6:	b662      	cpsie	i
 800fdb8:	607b      	str	r3, [r7, #4]
}
 800fdba:	bf00      	nop
 800fdbc:	bf00      	nop
 800fdbe:	e7fd      	b.n	800fdbc <vTaskSwitchContext+0xac>
 800fdc0:	697a      	ldr	r2, [r7, #20]
 800fdc2:	4613      	mov	r3, r2
 800fdc4:	009b      	lsls	r3, r3, #2
 800fdc6:	4413      	add	r3, r2
 800fdc8:	009b      	lsls	r3, r3, #2
 800fdca:	4a12      	ldr	r2, [pc, #72]	@ (800fe14 <vTaskSwitchContext+0x104>)
 800fdcc:	4413      	add	r3, r2
 800fdce:	613b      	str	r3, [r7, #16]
 800fdd0:	693b      	ldr	r3, [r7, #16]
 800fdd2:	685b      	ldr	r3, [r3, #4]
 800fdd4:	685a      	ldr	r2, [r3, #4]
 800fdd6:	693b      	ldr	r3, [r7, #16]
 800fdd8:	605a      	str	r2, [r3, #4]
 800fdda:	693b      	ldr	r3, [r7, #16]
 800fddc:	685a      	ldr	r2, [r3, #4]
 800fdde:	693b      	ldr	r3, [r7, #16]
 800fde0:	3308      	adds	r3, #8
 800fde2:	429a      	cmp	r2, r3
 800fde4:	d104      	bne.n	800fdf0 <vTaskSwitchContext+0xe0>
 800fde6:	693b      	ldr	r3, [r7, #16]
 800fde8:	685b      	ldr	r3, [r3, #4]
 800fdea:	685a      	ldr	r2, [r3, #4]
 800fdec:	693b      	ldr	r3, [r7, #16]
 800fdee:	605a      	str	r2, [r3, #4]
 800fdf0:	693b      	ldr	r3, [r7, #16]
 800fdf2:	685b      	ldr	r3, [r3, #4]
 800fdf4:	68db      	ldr	r3, [r3, #12]
 800fdf6:	4a05      	ldr	r2, [pc, #20]	@ (800fe0c <vTaskSwitchContext+0xfc>)
 800fdf8:	6013      	str	r3, [r2, #0]
}
 800fdfa:	bf00      	nop
 800fdfc:	3720      	adds	r7, #32
 800fdfe:	46bd      	mov	sp, r7
 800fe00:	bd80      	pop	{r7, pc}
 800fe02:	bf00      	nop
 800fe04:	2000268c 	.word	0x2000268c
 800fe08:	20002678 	.word	0x20002678
 800fe0c:	20002564 	.word	0x20002564
 800fe10:	2000266c 	.word	0x2000266c
 800fe14:	20002568 	.word	0x20002568

0800fe18 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800fe18:	b580      	push	{r7, lr}
 800fe1a:	b084      	sub	sp, #16
 800fe1c:	af00      	add	r7, sp, #0
 800fe1e:	6078      	str	r0, [r7, #4]
 800fe20:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d10d      	bne.n	800fe44 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800fe28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe2c:	b672      	cpsid	i
 800fe2e:	f383 8811 	msr	BASEPRI, r3
 800fe32:	f3bf 8f6f 	isb	sy
 800fe36:	f3bf 8f4f 	dsb	sy
 800fe3a:	b662      	cpsie	i
 800fe3c:	60fb      	str	r3, [r7, #12]
}
 800fe3e:	bf00      	nop
 800fe40:	bf00      	nop
 800fe42:	e7fd      	b.n	800fe40 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800fe44:	4b07      	ldr	r3, [pc, #28]	@ (800fe64 <vTaskPlaceOnEventList+0x4c>)
 800fe46:	681b      	ldr	r3, [r3, #0]
 800fe48:	3318      	adds	r3, #24
 800fe4a:	4619      	mov	r1, r3
 800fe4c:	6878      	ldr	r0, [r7, #4]
 800fe4e:	f7fe fb16 	bl	800e47e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800fe52:	2101      	movs	r1, #1
 800fe54:	6838      	ldr	r0, [r7, #0]
 800fe56:	f000 fcff 	bl	8010858 <prvAddCurrentTaskToDelayedList>
}
 800fe5a:	bf00      	nop
 800fe5c:	3710      	adds	r7, #16
 800fe5e:	46bd      	mov	sp, r7
 800fe60:	bd80      	pop	{r7, pc}
 800fe62:	bf00      	nop
 800fe64:	20002564 	.word	0x20002564

0800fe68 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800fe68:	b580      	push	{r7, lr}
 800fe6a:	b086      	sub	sp, #24
 800fe6c:	af00      	add	r7, sp, #0
 800fe6e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	68db      	ldr	r3, [r3, #12]
 800fe74:	68db      	ldr	r3, [r3, #12]
 800fe76:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800fe78:	693b      	ldr	r3, [r7, #16]
 800fe7a:	2b00      	cmp	r3, #0
 800fe7c:	d10d      	bne.n	800fe9a <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800fe7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe82:	b672      	cpsid	i
 800fe84:	f383 8811 	msr	BASEPRI, r3
 800fe88:	f3bf 8f6f 	isb	sy
 800fe8c:	f3bf 8f4f 	dsb	sy
 800fe90:	b662      	cpsie	i
 800fe92:	60fb      	str	r3, [r7, #12]
}
 800fe94:	bf00      	nop
 800fe96:	bf00      	nop
 800fe98:	e7fd      	b.n	800fe96 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800fe9a:	693b      	ldr	r3, [r7, #16]
 800fe9c:	3318      	adds	r3, #24
 800fe9e:	4618      	mov	r0, r3
 800fea0:	f7fe fb26 	bl	800e4f0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fea4:	4b1d      	ldr	r3, [pc, #116]	@ (800ff1c <xTaskRemoveFromEventList+0xb4>)
 800fea6:	681b      	ldr	r3, [r3, #0]
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d11c      	bne.n	800fee6 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800feac:	693b      	ldr	r3, [r7, #16]
 800feae:	3304      	adds	r3, #4
 800feb0:	4618      	mov	r0, r3
 800feb2:	f7fe fb1d 	bl	800e4f0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800feb6:	693b      	ldr	r3, [r7, #16]
 800feb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800feba:	2201      	movs	r2, #1
 800febc:	409a      	lsls	r2, r3
 800febe:	4b18      	ldr	r3, [pc, #96]	@ (800ff20 <xTaskRemoveFromEventList+0xb8>)
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	4313      	orrs	r3, r2
 800fec4:	4a16      	ldr	r2, [pc, #88]	@ (800ff20 <xTaskRemoveFromEventList+0xb8>)
 800fec6:	6013      	str	r3, [r2, #0]
 800fec8:	693b      	ldr	r3, [r7, #16]
 800feca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fecc:	4613      	mov	r3, r2
 800fece:	009b      	lsls	r3, r3, #2
 800fed0:	4413      	add	r3, r2
 800fed2:	009b      	lsls	r3, r3, #2
 800fed4:	4a13      	ldr	r2, [pc, #76]	@ (800ff24 <xTaskRemoveFromEventList+0xbc>)
 800fed6:	441a      	add	r2, r3
 800fed8:	693b      	ldr	r3, [r7, #16]
 800feda:	3304      	adds	r3, #4
 800fedc:	4619      	mov	r1, r3
 800fede:	4610      	mov	r0, r2
 800fee0:	f7fe faa9 	bl	800e436 <vListInsertEnd>
 800fee4:	e005      	b.n	800fef2 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800fee6:	693b      	ldr	r3, [r7, #16]
 800fee8:	3318      	adds	r3, #24
 800feea:	4619      	mov	r1, r3
 800feec:	480e      	ldr	r0, [pc, #56]	@ (800ff28 <xTaskRemoveFromEventList+0xc0>)
 800feee:	f7fe faa2 	bl	800e436 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800fef2:	693b      	ldr	r3, [r7, #16]
 800fef4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fef6:	4b0d      	ldr	r3, [pc, #52]	@ (800ff2c <xTaskRemoveFromEventList+0xc4>)
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fefc:	429a      	cmp	r2, r3
 800fefe:	d905      	bls.n	800ff0c <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ff00:	2301      	movs	r3, #1
 800ff02:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ff04:	4b0a      	ldr	r3, [pc, #40]	@ (800ff30 <xTaskRemoveFromEventList+0xc8>)
 800ff06:	2201      	movs	r2, #1
 800ff08:	601a      	str	r2, [r3, #0]
 800ff0a:	e001      	b.n	800ff10 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800ff0c:	2300      	movs	r3, #0
 800ff0e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ff10:	697b      	ldr	r3, [r7, #20]
}
 800ff12:	4618      	mov	r0, r3
 800ff14:	3718      	adds	r7, #24
 800ff16:	46bd      	mov	sp, r7
 800ff18:	bd80      	pop	{r7, pc}
 800ff1a:	bf00      	nop
 800ff1c:	2000268c 	.word	0x2000268c
 800ff20:	2000266c 	.word	0x2000266c
 800ff24:	20002568 	.word	0x20002568
 800ff28:	20002624 	.word	0x20002624
 800ff2c:	20002564 	.word	0x20002564
 800ff30:	20002678 	.word	0x20002678

0800ff34 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ff34:	b480      	push	{r7}
 800ff36:	b083      	sub	sp, #12
 800ff38:	af00      	add	r7, sp, #0
 800ff3a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ff3c:	4b06      	ldr	r3, [pc, #24]	@ (800ff58 <vTaskInternalSetTimeOutState+0x24>)
 800ff3e:	681a      	ldr	r2, [r3, #0]
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ff44:	4b05      	ldr	r3, [pc, #20]	@ (800ff5c <vTaskInternalSetTimeOutState+0x28>)
 800ff46:	681a      	ldr	r2, [r3, #0]
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	605a      	str	r2, [r3, #4]
}
 800ff4c:	bf00      	nop
 800ff4e:	370c      	adds	r7, #12
 800ff50:	46bd      	mov	sp, r7
 800ff52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff56:	4770      	bx	lr
 800ff58:	2000267c 	.word	0x2000267c
 800ff5c:	20002668 	.word	0x20002668

0800ff60 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ff60:	b580      	push	{r7, lr}
 800ff62:	b088      	sub	sp, #32
 800ff64:	af00      	add	r7, sp, #0
 800ff66:	6078      	str	r0, [r7, #4]
 800ff68:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d10d      	bne.n	800ff8c <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800ff70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff74:	b672      	cpsid	i
 800ff76:	f383 8811 	msr	BASEPRI, r3
 800ff7a:	f3bf 8f6f 	isb	sy
 800ff7e:	f3bf 8f4f 	dsb	sy
 800ff82:	b662      	cpsie	i
 800ff84:	613b      	str	r3, [r7, #16]
}
 800ff86:	bf00      	nop
 800ff88:	bf00      	nop
 800ff8a:	e7fd      	b.n	800ff88 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800ff8c:	683b      	ldr	r3, [r7, #0]
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d10d      	bne.n	800ffae <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800ff92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff96:	b672      	cpsid	i
 800ff98:	f383 8811 	msr	BASEPRI, r3
 800ff9c:	f3bf 8f6f 	isb	sy
 800ffa0:	f3bf 8f4f 	dsb	sy
 800ffa4:	b662      	cpsie	i
 800ffa6:	60fb      	str	r3, [r7, #12]
}
 800ffa8:	bf00      	nop
 800ffaa:	bf00      	nop
 800ffac:	e7fd      	b.n	800ffaa <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800ffae:	f000 fdc5 	bl	8010b3c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ffb2:	4b1d      	ldr	r3, [pc, #116]	@ (8010028 <xTaskCheckForTimeOut+0xc8>)
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	685b      	ldr	r3, [r3, #4]
 800ffbc:	69ba      	ldr	r2, [r7, #24]
 800ffbe:	1ad3      	subs	r3, r2, r3
 800ffc0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ffc2:	683b      	ldr	r3, [r7, #0]
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ffca:	d102      	bne.n	800ffd2 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ffcc:	2300      	movs	r3, #0
 800ffce:	61fb      	str	r3, [r7, #28]
 800ffd0:	e023      	b.n	801001a <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	681a      	ldr	r2, [r3, #0]
 800ffd6:	4b15      	ldr	r3, [pc, #84]	@ (801002c <xTaskCheckForTimeOut+0xcc>)
 800ffd8:	681b      	ldr	r3, [r3, #0]
 800ffda:	429a      	cmp	r2, r3
 800ffdc:	d007      	beq.n	800ffee <xTaskCheckForTimeOut+0x8e>
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	685b      	ldr	r3, [r3, #4]
 800ffe2:	69ba      	ldr	r2, [r7, #24]
 800ffe4:	429a      	cmp	r2, r3
 800ffe6:	d302      	bcc.n	800ffee <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ffe8:	2301      	movs	r3, #1
 800ffea:	61fb      	str	r3, [r7, #28]
 800ffec:	e015      	b.n	801001a <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ffee:	683b      	ldr	r3, [r7, #0]
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	697a      	ldr	r2, [r7, #20]
 800fff4:	429a      	cmp	r2, r3
 800fff6:	d20b      	bcs.n	8010010 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800fff8:	683b      	ldr	r3, [r7, #0]
 800fffa:	681a      	ldr	r2, [r3, #0]
 800fffc:	697b      	ldr	r3, [r7, #20]
 800fffe:	1ad2      	subs	r2, r2, r3
 8010000:	683b      	ldr	r3, [r7, #0]
 8010002:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010004:	6878      	ldr	r0, [r7, #4]
 8010006:	f7ff ff95 	bl	800ff34 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801000a:	2300      	movs	r3, #0
 801000c:	61fb      	str	r3, [r7, #28]
 801000e:	e004      	b.n	801001a <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8010010:	683b      	ldr	r3, [r7, #0]
 8010012:	2200      	movs	r2, #0
 8010014:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010016:	2301      	movs	r3, #1
 8010018:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801001a:	f000 fdc5 	bl	8010ba8 <vPortExitCritical>

	return xReturn;
 801001e:	69fb      	ldr	r3, [r7, #28]
}
 8010020:	4618      	mov	r0, r3
 8010022:	3720      	adds	r7, #32
 8010024:	46bd      	mov	sp, r7
 8010026:	bd80      	pop	{r7, pc}
 8010028:	20002668 	.word	0x20002668
 801002c:	2000267c 	.word	0x2000267c

08010030 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010030:	b480      	push	{r7}
 8010032:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010034:	4b03      	ldr	r3, [pc, #12]	@ (8010044 <vTaskMissedYield+0x14>)
 8010036:	2201      	movs	r2, #1
 8010038:	601a      	str	r2, [r3, #0]
}
 801003a:	bf00      	nop
 801003c:	46bd      	mov	sp, r7
 801003e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010042:	4770      	bx	lr
 8010044:	20002678 	.word	0x20002678

08010048 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010048:	b580      	push	{r7, lr}
 801004a:	b082      	sub	sp, #8
 801004c:	af00      	add	r7, sp, #0
 801004e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010050:	f000 f854 	bl	80100fc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010054:	4b07      	ldr	r3, [pc, #28]	@ (8010074 <prvIdleTask+0x2c>)
 8010056:	681b      	ldr	r3, [r3, #0]
 8010058:	2b01      	cmp	r3, #1
 801005a:	d907      	bls.n	801006c <prvIdleTask+0x24>
			{
				taskYIELD();
 801005c:	4b06      	ldr	r3, [pc, #24]	@ (8010078 <prvIdleTask+0x30>)
 801005e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010062:	601a      	str	r2, [r3, #0]
 8010064:	f3bf 8f4f 	dsb	sy
 8010068:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 801006c:	f7f0 fa66 	bl	800053c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8010070:	e7ee      	b.n	8010050 <prvIdleTask+0x8>
 8010072:	bf00      	nop
 8010074:	20002568 	.word	0x20002568
 8010078:	e000ed04 	.word	0xe000ed04

0801007c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801007c:	b580      	push	{r7, lr}
 801007e:	b082      	sub	sp, #8
 8010080:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010082:	2300      	movs	r3, #0
 8010084:	607b      	str	r3, [r7, #4]
 8010086:	e00c      	b.n	80100a2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010088:	687a      	ldr	r2, [r7, #4]
 801008a:	4613      	mov	r3, r2
 801008c:	009b      	lsls	r3, r3, #2
 801008e:	4413      	add	r3, r2
 8010090:	009b      	lsls	r3, r3, #2
 8010092:	4a12      	ldr	r2, [pc, #72]	@ (80100dc <prvInitialiseTaskLists+0x60>)
 8010094:	4413      	add	r3, r2
 8010096:	4618      	mov	r0, r3
 8010098:	f7fe f9a0 	bl	800e3dc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	3301      	adds	r3, #1
 80100a0:	607b      	str	r3, [r7, #4]
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	2b06      	cmp	r3, #6
 80100a6:	d9ef      	bls.n	8010088 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80100a8:	480d      	ldr	r0, [pc, #52]	@ (80100e0 <prvInitialiseTaskLists+0x64>)
 80100aa:	f7fe f997 	bl	800e3dc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80100ae:	480d      	ldr	r0, [pc, #52]	@ (80100e4 <prvInitialiseTaskLists+0x68>)
 80100b0:	f7fe f994 	bl	800e3dc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80100b4:	480c      	ldr	r0, [pc, #48]	@ (80100e8 <prvInitialiseTaskLists+0x6c>)
 80100b6:	f7fe f991 	bl	800e3dc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80100ba:	480c      	ldr	r0, [pc, #48]	@ (80100ec <prvInitialiseTaskLists+0x70>)
 80100bc:	f7fe f98e 	bl	800e3dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80100c0:	480b      	ldr	r0, [pc, #44]	@ (80100f0 <prvInitialiseTaskLists+0x74>)
 80100c2:	f7fe f98b 	bl	800e3dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80100c6:	4b0b      	ldr	r3, [pc, #44]	@ (80100f4 <prvInitialiseTaskLists+0x78>)
 80100c8:	4a05      	ldr	r2, [pc, #20]	@ (80100e0 <prvInitialiseTaskLists+0x64>)
 80100ca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80100cc:	4b0a      	ldr	r3, [pc, #40]	@ (80100f8 <prvInitialiseTaskLists+0x7c>)
 80100ce:	4a05      	ldr	r2, [pc, #20]	@ (80100e4 <prvInitialiseTaskLists+0x68>)
 80100d0:	601a      	str	r2, [r3, #0]
}
 80100d2:	bf00      	nop
 80100d4:	3708      	adds	r7, #8
 80100d6:	46bd      	mov	sp, r7
 80100d8:	bd80      	pop	{r7, pc}
 80100da:	bf00      	nop
 80100dc:	20002568 	.word	0x20002568
 80100e0:	200025f4 	.word	0x200025f4
 80100e4:	20002608 	.word	0x20002608
 80100e8:	20002624 	.word	0x20002624
 80100ec:	20002638 	.word	0x20002638
 80100f0:	20002650 	.word	0x20002650
 80100f4:	2000261c 	.word	0x2000261c
 80100f8:	20002620 	.word	0x20002620

080100fc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80100fc:	b580      	push	{r7, lr}
 80100fe:	b082      	sub	sp, #8
 8010100:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010102:	e019      	b.n	8010138 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010104:	f000 fd1a 	bl	8010b3c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010108:	4b10      	ldr	r3, [pc, #64]	@ (801014c <prvCheckTasksWaitingTermination+0x50>)
 801010a:	68db      	ldr	r3, [r3, #12]
 801010c:	68db      	ldr	r3, [r3, #12]
 801010e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	3304      	adds	r3, #4
 8010114:	4618      	mov	r0, r3
 8010116:	f7fe f9eb 	bl	800e4f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801011a:	4b0d      	ldr	r3, [pc, #52]	@ (8010150 <prvCheckTasksWaitingTermination+0x54>)
 801011c:	681b      	ldr	r3, [r3, #0]
 801011e:	3b01      	subs	r3, #1
 8010120:	4a0b      	ldr	r2, [pc, #44]	@ (8010150 <prvCheckTasksWaitingTermination+0x54>)
 8010122:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010124:	4b0b      	ldr	r3, [pc, #44]	@ (8010154 <prvCheckTasksWaitingTermination+0x58>)
 8010126:	681b      	ldr	r3, [r3, #0]
 8010128:	3b01      	subs	r3, #1
 801012a:	4a0a      	ldr	r2, [pc, #40]	@ (8010154 <prvCheckTasksWaitingTermination+0x58>)
 801012c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801012e:	f000 fd3b 	bl	8010ba8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010132:	6878      	ldr	r0, [r7, #4]
 8010134:	f000 f810 	bl	8010158 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010138:	4b06      	ldr	r3, [pc, #24]	@ (8010154 <prvCheckTasksWaitingTermination+0x58>)
 801013a:	681b      	ldr	r3, [r3, #0]
 801013c:	2b00      	cmp	r3, #0
 801013e:	d1e1      	bne.n	8010104 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010140:	bf00      	nop
 8010142:	bf00      	nop
 8010144:	3708      	adds	r7, #8
 8010146:	46bd      	mov	sp, r7
 8010148:	bd80      	pop	{r7, pc}
 801014a:	bf00      	nop
 801014c:	20002638 	.word	0x20002638
 8010150:	20002664 	.word	0x20002664
 8010154:	2000264c 	.word	0x2000264c

08010158 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010158:	b580      	push	{r7, lr}
 801015a:	b084      	sub	sp, #16
 801015c:	af00      	add	r7, sp, #0
 801015e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8010166:	2b00      	cmp	r3, #0
 8010168:	d108      	bne.n	801017c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801016e:	4618      	mov	r0, r3
 8010170:	f000 fee4 	bl	8010f3c <vPortFree>
				vPortFree( pxTCB );
 8010174:	6878      	ldr	r0, [r7, #4]
 8010176:	f000 fee1 	bl	8010f3c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801017a:	e01b      	b.n	80101b4 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8010182:	2b01      	cmp	r3, #1
 8010184:	d103      	bne.n	801018e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8010186:	6878      	ldr	r0, [r7, #4]
 8010188:	f000 fed8 	bl	8010f3c <vPortFree>
	}
 801018c:	e012      	b.n	80101b4 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8010194:	2b02      	cmp	r3, #2
 8010196:	d00d      	beq.n	80101b4 <prvDeleteTCB+0x5c>
	__asm volatile
 8010198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801019c:	b672      	cpsid	i
 801019e:	f383 8811 	msr	BASEPRI, r3
 80101a2:	f3bf 8f6f 	isb	sy
 80101a6:	f3bf 8f4f 	dsb	sy
 80101aa:	b662      	cpsie	i
 80101ac:	60fb      	str	r3, [r7, #12]
}
 80101ae:	bf00      	nop
 80101b0:	bf00      	nop
 80101b2:	e7fd      	b.n	80101b0 <prvDeleteTCB+0x58>
	}
 80101b4:	bf00      	nop
 80101b6:	3710      	adds	r7, #16
 80101b8:	46bd      	mov	sp, r7
 80101ba:	bd80      	pop	{r7, pc}

080101bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80101bc:	b480      	push	{r7}
 80101be:	b083      	sub	sp, #12
 80101c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80101c2:	4b0c      	ldr	r3, [pc, #48]	@ (80101f4 <prvResetNextTaskUnblockTime+0x38>)
 80101c4:	681b      	ldr	r3, [r3, #0]
 80101c6:	681b      	ldr	r3, [r3, #0]
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	d104      	bne.n	80101d6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80101cc:	4b0a      	ldr	r3, [pc, #40]	@ (80101f8 <prvResetNextTaskUnblockTime+0x3c>)
 80101ce:	f04f 32ff 	mov.w	r2, #4294967295
 80101d2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80101d4:	e008      	b.n	80101e8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80101d6:	4b07      	ldr	r3, [pc, #28]	@ (80101f4 <prvResetNextTaskUnblockTime+0x38>)
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	68db      	ldr	r3, [r3, #12]
 80101dc:	68db      	ldr	r3, [r3, #12]
 80101de:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	685b      	ldr	r3, [r3, #4]
 80101e4:	4a04      	ldr	r2, [pc, #16]	@ (80101f8 <prvResetNextTaskUnblockTime+0x3c>)
 80101e6:	6013      	str	r3, [r2, #0]
}
 80101e8:	bf00      	nop
 80101ea:	370c      	adds	r7, #12
 80101ec:	46bd      	mov	sp, r7
 80101ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101f2:	4770      	bx	lr
 80101f4:	2000261c 	.word	0x2000261c
 80101f8:	20002684 	.word	0x20002684

080101fc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80101fc:	b480      	push	{r7}
 80101fe:	b083      	sub	sp, #12
 8010200:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8010202:	4b05      	ldr	r3, [pc, #20]	@ (8010218 <xTaskGetCurrentTaskHandle+0x1c>)
 8010204:	681b      	ldr	r3, [r3, #0]
 8010206:	607b      	str	r3, [r7, #4]

		return xReturn;
 8010208:	687b      	ldr	r3, [r7, #4]
	}
 801020a:	4618      	mov	r0, r3
 801020c:	370c      	adds	r7, #12
 801020e:	46bd      	mov	sp, r7
 8010210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010214:	4770      	bx	lr
 8010216:	bf00      	nop
 8010218:	20002564 	.word	0x20002564

0801021c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 801021c:	b480      	push	{r7}
 801021e:	b083      	sub	sp, #12
 8010220:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8010222:	4b0b      	ldr	r3, [pc, #44]	@ (8010250 <xTaskGetSchedulerState+0x34>)
 8010224:	681b      	ldr	r3, [r3, #0]
 8010226:	2b00      	cmp	r3, #0
 8010228:	d102      	bne.n	8010230 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801022a:	2301      	movs	r3, #1
 801022c:	607b      	str	r3, [r7, #4]
 801022e:	e008      	b.n	8010242 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010230:	4b08      	ldr	r3, [pc, #32]	@ (8010254 <xTaskGetSchedulerState+0x38>)
 8010232:	681b      	ldr	r3, [r3, #0]
 8010234:	2b00      	cmp	r3, #0
 8010236:	d102      	bne.n	801023e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010238:	2302      	movs	r3, #2
 801023a:	607b      	str	r3, [r7, #4]
 801023c:	e001      	b.n	8010242 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801023e:	2300      	movs	r3, #0
 8010240:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010242:	687b      	ldr	r3, [r7, #4]
	}
 8010244:	4618      	mov	r0, r3
 8010246:	370c      	adds	r7, #12
 8010248:	46bd      	mov	sp, r7
 801024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801024e:	4770      	bx	lr
 8010250:	20002670 	.word	0x20002670
 8010254:	2000268c 	.word	0x2000268c

08010258 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8010258:	b580      	push	{r7, lr}
 801025a:	b084      	sub	sp, #16
 801025c:	af00      	add	r7, sp, #0
 801025e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8010264:	2300      	movs	r3, #0
 8010266:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	2b00      	cmp	r3, #0
 801026c:	d069      	beq.n	8010342 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801026e:	68bb      	ldr	r3, [r7, #8]
 8010270:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010272:	4b36      	ldr	r3, [pc, #216]	@ (801034c <xTaskPriorityInherit+0xf4>)
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010278:	429a      	cmp	r2, r3
 801027a:	d259      	bcs.n	8010330 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801027c:	68bb      	ldr	r3, [r7, #8]
 801027e:	699b      	ldr	r3, [r3, #24]
 8010280:	2b00      	cmp	r3, #0
 8010282:	db06      	blt.n	8010292 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010284:	4b31      	ldr	r3, [pc, #196]	@ (801034c <xTaskPriorityInherit+0xf4>)
 8010286:	681b      	ldr	r3, [r3, #0]
 8010288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801028a:	f1c3 0207 	rsb	r2, r3, #7
 801028e:	68bb      	ldr	r3, [r7, #8]
 8010290:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8010292:	68bb      	ldr	r3, [r7, #8]
 8010294:	6959      	ldr	r1, [r3, #20]
 8010296:	68bb      	ldr	r3, [r7, #8]
 8010298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801029a:	4613      	mov	r3, r2
 801029c:	009b      	lsls	r3, r3, #2
 801029e:	4413      	add	r3, r2
 80102a0:	009b      	lsls	r3, r3, #2
 80102a2:	4a2b      	ldr	r2, [pc, #172]	@ (8010350 <xTaskPriorityInherit+0xf8>)
 80102a4:	4413      	add	r3, r2
 80102a6:	4299      	cmp	r1, r3
 80102a8:	d13a      	bne.n	8010320 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80102aa:	68bb      	ldr	r3, [r7, #8]
 80102ac:	3304      	adds	r3, #4
 80102ae:	4618      	mov	r0, r3
 80102b0:	f7fe f91e 	bl	800e4f0 <uxListRemove>
 80102b4:	4603      	mov	r3, r0
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d115      	bne.n	80102e6 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 80102ba:	68bb      	ldr	r3, [r7, #8]
 80102bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102be:	4924      	ldr	r1, [pc, #144]	@ (8010350 <xTaskPriorityInherit+0xf8>)
 80102c0:	4613      	mov	r3, r2
 80102c2:	009b      	lsls	r3, r3, #2
 80102c4:	4413      	add	r3, r2
 80102c6:	009b      	lsls	r3, r3, #2
 80102c8:	440b      	add	r3, r1
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d10a      	bne.n	80102e6 <xTaskPriorityInherit+0x8e>
 80102d0:	68bb      	ldr	r3, [r7, #8]
 80102d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102d4:	2201      	movs	r2, #1
 80102d6:	fa02 f303 	lsl.w	r3, r2, r3
 80102da:	43da      	mvns	r2, r3
 80102dc:	4b1d      	ldr	r3, [pc, #116]	@ (8010354 <xTaskPriorityInherit+0xfc>)
 80102de:	681b      	ldr	r3, [r3, #0]
 80102e0:	4013      	ands	r3, r2
 80102e2:	4a1c      	ldr	r2, [pc, #112]	@ (8010354 <xTaskPriorityInherit+0xfc>)
 80102e4:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80102e6:	4b19      	ldr	r3, [pc, #100]	@ (801034c <xTaskPriorityInherit+0xf4>)
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102ec:	68bb      	ldr	r3, [r7, #8]
 80102ee:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80102f0:	68bb      	ldr	r3, [r7, #8]
 80102f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102f4:	2201      	movs	r2, #1
 80102f6:	409a      	lsls	r2, r3
 80102f8:	4b16      	ldr	r3, [pc, #88]	@ (8010354 <xTaskPriorityInherit+0xfc>)
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	4313      	orrs	r3, r2
 80102fe:	4a15      	ldr	r2, [pc, #84]	@ (8010354 <xTaskPriorityInherit+0xfc>)
 8010300:	6013      	str	r3, [r2, #0]
 8010302:	68bb      	ldr	r3, [r7, #8]
 8010304:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010306:	4613      	mov	r3, r2
 8010308:	009b      	lsls	r3, r3, #2
 801030a:	4413      	add	r3, r2
 801030c:	009b      	lsls	r3, r3, #2
 801030e:	4a10      	ldr	r2, [pc, #64]	@ (8010350 <xTaskPriorityInherit+0xf8>)
 8010310:	441a      	add	r2, r3
 8010312:	68bb      	ldr	r3, [r7, #8]
 8010314:	3304      	adds	r3, #4
 8010316:	4619      	mov	r1, r3
 8010318:	4610      	mov	r0, r2
 801031a:	f7fe f88c 	bl	800e436 <vListInsertEnd>
 801031e:	e004      	b.n	801032a <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010320:	4b0a      	ldr	r3, [pc, #40]	@ (801034c <xTaskPriorityInherit+0xf4>)
 8010322:	681b      	ldr	r3, [r3, #0]
 8010324:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010326:	68bb      	ldr	r3, [r7, #8]
 8010328:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801032a:	2301      	movs	r3, #1
 801032c:	60fb      	str	r3, [r7, #12]
 801032e:	e008      	b.n	8010342 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8010330:	68bb      	ldr	r3, [r7, #8]
 8010332:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010334:	4b05      	ldr	r3, [pc, #20]	@ (801034c <xTaskPriorityInherit+0xf4>)
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801033a:	429a      	cmp	r2, r3
 801033c:	d201      	bcs.n	8010342 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801033e:	2301      	movs	r3, #1
 8010340:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010342:	68fb      	ldr	r3, [r7, #12]
	}
 8010344:	4618      	mov	r0, r3
 8010346:	3710      	adds	r7, #16
 8010348:	46bd      	mov	sp, r7
 801034a:	bd80      	pop	{r7, pc}
 801034c:	20002564 	.word	0x20002564
 8010350:	20002568 	.word	0x20002568
 8010354:	2000266c 	.word	0x2000266c

08010358 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010358:	b580      	push	{r7, lr}
 801035a:	b086      	sub	sp, #24
 801035c:	af00      	add	r7, sp, #0
 801035e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010364:	2300      	movs	r3, #0
 8010366:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	2b00      	cmp	r3, #0
 801036c:	d074      	beq.n	8010458 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801036e:	4b3d      	ldr	r3, [pc, #244]	@ (8010464 <xTaskPriorityDisinherit+0x10c>)
 8010370:	681b      	ldr	r3, [r3, #0]
 8010372:	693a      	ldr	r2, [r7, #16]
 8010374:	429a      	cmp	r2, r3
 8010376:	d00d      	beq.n	8010394 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8010378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801037c:	b672      	cpsid	i
 801037e:	f383 8811 	msr	BASEPRI, r3
 8010382:	f3bf 8f6f 	isb	sy
 8010386:	f3bf 8f4f 	dsb	sy
 801038a:	b662      	cpsie	i
 801038c:	60fb      	str	r3, [r7, #12]
}
 801038e:	bf00      	nop
 8010390:	bf00      	nop
 8010392:	e7fd      	b.n	8010390 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8010394:	693b      	ldr	r3, [r7, #16]
 8010396:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010398:	2b00      	cmp	r3, #0
 801039a:	d10d      	bne.n	80103b8 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 801039c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103a0:	b672      	cpsid	i
 80103a2:	f383 8811 	msr	BASEPRI, r3
 80103a6:	f3bf 8f6f 	isb	sy
 80103aa:	f3bf 8f4f 	dsb	sy
 80103ae:	b662      	cpsie	i
 80103b0:	60bb      	str	r3, [r7, #8]
}
 80103b2:	bf00      	nop
 80103b4:	bf00      	nop
 80103b6:	e7fd      	b.n	80103b4 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 80103b8:	693b      	ldr	r3, [r7, #16]
 80103ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80103bc:	1e5a      	subs	r2, r3, #1
 80103be:	693b      	ldr	r3, [r7, #16]
 80103c0:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80103c2:	693b      	ldr	r3, [r7, #16]
 80103c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103c6:	693b      	ldr	r3, [r7, #16]
 80103c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80103ca:	429a      	cmp	r2, r3
 80103cc:	d044      	beq.n	8010458 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80103ce:	693b      	ldr	r3, [r7, #16]
 80103d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d140      	bne.n	8010458 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80103d6:	693b      	ldr	r3, [r7, #16]
 80103d8:	3304      	adds	r3, #4
 80103da:	4618      	mov	r0, r3
 80103dc:	f7fe f888 	bl	800e4f0 <uxListRemove>
 80103e0:	4603      	mov	r3, r0
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d115      	bne.n	8010412 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80103e6:	693b      	ldr	r3, [r7, #16]
 80103e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103ea:	491f      	ldr	r1, [pc, #124]	@ (8010468 <xTaskPriorityDisinherit+0x110>)
 80103ec:	4613      	mov	r3, r2
 80103ee:	009b      	lsls	r3, r3, #2
 80103f0:	4413      	add	r3, r2
 80103f2:	009b      	lsls	r3, r3, #2
 80103f4:	440b      	add	r3, r1
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d10a      	bne.n	8010412 <xTaskPriorityDisinherit+0xba>
 80103fc:	693b      	ldr	r3, [r7, #16]
 80103fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010400:	2201      	movs	r2, #1
 8010402:	fa02 f303 	lsl.w	r3, r2, r3
 8010406:	43da      	mvns	r2, r3
 8010408:	4b18      	ldr	r3, [pc, #96]	@ (801046c <xTaskPriorityDisinherit+0x114>)
 801040a:	681b      	ldr	r3, [r3, #0]
 801040c:	4013      	ands	r3, r2
 801040e:	4a17      	ldr	r2, [pc, #92]	@ (801046c <xTaskPriorityDisinherit+0x114>)
 8010410:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010412:	693b      	ldr	r3, [r7, #16]
 8010414:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010416:	693b      	ldr	r3, [r7, #16]
 8010418:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801041a:	693b      	ldr	r3, [r7, #16]
 801041c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801041e:	f1c3 0207 	rsb	r2, r3, #7
 8010422:	693b      	ldr	r3, [r7, #16]
 8010424:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010426:	693b      	ldr	r3, [r7, #16]
 8010428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801042a:	2201      	movs	r2, #1
 801042c:	409a      	lsls	r2, r3
 801042e:	4b0f      	ldr	r3, [pc, #60]	@ (801046c <xTaskPriorityDisinherit+0x114>)
 8010430:	681b      	ldr	r3, [r3, #0]
 8010432:	4313      	orrs	r3, r2
 8010434:	4a0d      	ldr	r2, [pc, #52]	@ (801046c <xTaskPriorityDisinherit+0x114>)
 8010436:	6013      	str	r3, [r2, #0]
 8010438:	693b      	ldr	r3, [r7, #16]
 801043a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801043c:	4613      	mov	r3, r2
 801043e:	009b      	lsls	r3, r3, #2
 8010440:	4413      	add	r3, r2
 8010442:	009b      	lsls	r3, r3, #2
 8010444:	4a08      	ldr	r2, [pc, #32]	@ (8010468 <xTaskPriorityDisinherit+0x110>)
 8010446:	441a      	add	r2, r3
 8010448:	693b      	ldr	r3, [r7, #16]
 801044a:	3304      	adds	r3, #4
 801044c:	4619      	mov	r1, r3
 801044e:	4610      	mov	r0, r2
 8010450:	f7fd fff1 	bl	800e436 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010454:	2301      	movs	r3, #1
 8010456:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010458:	697b      	ldr	r3, [r7, #20]
	}
 801045a:	4618      	mov	r0, r3
 801045c:	3718      	adds	r7, #24
 801045e:	46bd      	mov	sp, r7
 8010460:	bd80      	pop	{r7, pc}
 8010462:	bf00      	nop
 8010464:	20002564 	.word	0x20002564
 8010468:	20002568 	.word	0x20002568
 801046c:	2000266c 	.word	0x2000266c

08010470 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8010470:	b580      	push	{r7, lr}
 8010472:	b088      	sub	sp, #32
 8010474:	af00      	add	r7, sp, #0
 8010476:	6078      	str	r0, [r7, #4]
 8010478:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801047e:	2301      	movs	r3, #1
 8010480:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	2b00      	cmp	r3, #0
 8010486:	f000 8089 	beq.w	801059c <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801048a:	69bb      	ldr	r3, [r7, #24]
 801048c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801048e:	2b00      	cmp	r3, #0
 8010490:	d10d      	bne.n	80104ae <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 8010492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010496:	b672      	cpsid	i
 8010498:	f383 8811 	msr	BASEPRI, r3
 801049c:	f3bf 8f6f 	isb	sy
 80104a0:	f3bf 8f4f 	dsb	sy
 80104a4:	b662      	cpsie	i
 80104a6:	60fb      	str	r3, [r7, #12]
}
 80104a8:	bf00      	nop
 80104aa:	bf00      	nop
 80104ac:	e7fd      	b.n	80104aa <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80104ae:	69bb      	ldr	r3, [r7, #24]
 80104b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80104b2:	683a      	ldr	r2, [r7, #0]
 80104b4:	429a      	cmp	r2, r3
 80104b6:	d902      	bls.n	80104be <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80104b8:	683b      	ldr	r3, [r7, #0]
 80104ba:	61fb      	str	r3, [r7, #28]
 80104bc:	e002      	b.n	80104c4 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80104be:	69bb      	ldr	r3, [r7, #24]
 80104c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80104c2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80104c4:	69bb      	ldr	r3, [r7, #24]
 80104c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80104c8:	69fa      	ldr	r2, [r7, #28]
 80104ca:	429a      	cmp	r2, r3
 80104cc:	d066      	beq.n	801059c <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80104ce:	69bb      	ldr	r3, [r7, #24]
 80104d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80104d2:	697a      	ldr	r2, [r7, #20]
 80104d4:	429a      	cmp	r2, r3
 80104d6:	d161      	bne.n	801059c <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80104d8:	4b32      	ldr	r3, [pc, #200]	@ (80105a4 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	69ba      	ldr	r2, [r7, #24]
 80104de:	429a      	cmp	r2, r3
 80104e0:	d10d      	bne.n	80104fe <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 80104e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104e6:	b672      	cpsid	i
 80104e8:	f383 8811 	msr	BASEPRI, r3
 80104ec:	f3bf 8f6f 	isb	sy
 80104f0:	f3bf 8f4f 	dsb	sy
 80104f4:	b662      	cpsie	i
 80104f6:	60bb      	str	r3, [r7, #8]
}
 80104f8:	bf00      	nop
 80104fa:	bf00      	nop
 80104fc:	e7fd      	b.n	80104fa <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80104fe:	69bb      	ldr	r3, [r7, #24]
 8010500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010502:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8010504:	69bb      	ldr	r3, [r7, #24]
 8010506:	69fa      	ldr	r2, [r7, #28]
 8010508:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801050a:	69bb      	ldr	r3, [r7, #24]
 801050c:	699b      	ldr	r3, [r3, #24]
 801050e:	2b00      	cmp	r3, #0
 8010510:	db04      	blt.n	801051c <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010512:	69fb      	ldr	r3, [r7, #28]
 8010514:	f1c3 0207 	rsb	r2, r3, #7
 8010518:	69bb      	ldr	r3, [r7, #24]
 801051a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801051c:	69bb      	ldr	r3, [r7, #24]
 801051e:	6959      	ldr	r1, [r3, #20]
 8010520:	693a      	ldr	r2, [r7, #16]
 8010522:	4613      	mov	r3, r2
 8010524:	009b      	lsls	r3, r3, #2
 8010526:	4413      	add	r3, r2
 8010528:	009b      	lsls	r3, r3, #2
 801052a:	4a1f      	ldr	r2, [pc, #124]	@ (80105a8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 801052c:	4413      	add	r3, r2
 801052e:	4299      	cmp	r1, r3
 8010530:	d134      	bne.n	801059c <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010532:	69bb      	ldr	r3, [r7, #24]
 8010534:	3304      	adds	r3, #4
 8010536:	4618      	mov	r0, r3
 8010538:	f7fd ffda 	bl	800e4f0 <uxListRemove>
 801053c:	4603      	mov	r3, r0
 801053e:	2b00      	cmp	r3, #0
 8010540:	d115      	bne.n	801056e <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8010542:	69bb      	ldr	r3, [r7, #24]
 8010544:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010546:	4918      	ldr	r1, [pc, #96]	@ (80105a8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8010548:	4613      	mov	r3, r2
 801054a:	009b      	lsls	r3, r3, #2
 801054c:	4413      	add	r3, r2
 801054e:	009b      	lsls	r3, r3, #2
 8010550:	440b      	add	r3, r1
 8010552:	681b      	ldr	r3, [r3, #0]
 8010554:	2b00      	cmp	r3, #0
 8010556:	d10a      	bne.n	801056e <vTaskPriorityDisinheritAfterTimeout+0xfe>
 8010558:	69bb      	ldr	r3, [r7, #24]
 801055a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801055c:	2201      	movs	r2, #1
 801055e:	fa02 f303 	lsl.w	r3, r2, r3
 8010562:	43da      	mvns	r2, r3
 8010564:	4b11      	ldr	r3, [pc, #68]	@ (80105ac <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8010566:	681b      	ldr	r3, [r3, #0]
 8010568:	4013      	ands	r3, r2
 801056a:	4a10      	ldr	r2, [pc, #64]	@ (80105ac <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 801056c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801056e:	69bb      	ldr	r3, [r7, #24]
 8010570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010572:	2201      	movs	r2, #1
 8010574:	409a      	lsls	r2, r3
 8010576:	4b0d      	ldr	r3, [pc, #52]	@ (80105ac <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	4313      	orrs	r3, r2
 801057c:	4a0b      	ldr	r2, [pc, #44]	@ (80105ac <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 801057e:	6013      	str	r3, [r2, #0]
 8010580:	69bb      	ldr	r3, [r7, #24]
 8010582:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010584:	4613      	mov	r3, r2
 8010586:	009b      	lsls	r3, r3, #2
 8010588:	4413      	add	r3, r2
 801058a:	009b      	lsls	r3, r3, #2
 801058c:	4a06      	ldr	r2, [pc, #24]	@ (80105a8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 801058e:	441a      	add	r2, r3
 8010590:	69bb      	ldr	r3, [r7, #24]
 8010592:	3304      	adds	r3, #4
 8010594:	4619      	mov	r1, r3
 8010596:	4610      	mov	r0, r2
 8010598:	f7fd ff4d 	bl	800e436 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801059c:	bf00      	nop
 801059e:	3720      	adds	r7, #32
 80105a0:	46bd      	mov	sp, r7
 80105a2:	bd80      	pop	{r7, pc}
 80105a4:	20002564 	.word	0x20002564
 80105a8:	20002568 	.word	0x20002568
 80105ac:	2000266c 	.word	0x2000266c

080105b0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80105b0:	b480      	push	{r7}
 80105b2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80105b4:	4b07      	ldr	r3, [pc, #28]	@ (80105d4 <pvTaskIncrementMutexHeldCount+0x24>)
 80105b6:	681b      	ldr	r3, [r3, #0]
 80105b8:	2b00      	cmp	r3, #0
 80105ba:	d004      	beq.n	80105c6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80105bc:	4b05      	ldr	r3, [pc, #20]	@ (80105d4 <pvTaskIncrementMutexHeldCount+0x24>)
 80105be:	681b      	ldr	r3, [r3, #0]
 80105c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80105c2:	3201      	adds	r2, #1
 80105c4:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80105c6:	4b03      	ldr	r3, [pc, #12]	@ (80105d4 <pvTaskIncrementMutexHeldCount+0x24>)
 80105c8:	681b      	ldr	r3, [r3, #0]
	}
 80105ca:	4618      	mov	r0, r3
 80105cc:	46bd      	mov	sp, r7
 80105ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105d2:	4770      	bx	lr
 80105d4:	20002564 	.word	0x20002564

080105d8 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80105d8:	b580      	push	{r7, lr}
 80105da:	b086      	sub	sp, #24
 80105dc:	af00      	add	r7, sp, #0
 80105de:	60f8      	str	r0, [r7, #12]
 80105e0:	60b9      	str	r1, [r7, #8]
 80105e2:	607a      	str	r2, [r7, #4]
 80105e4:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80105e6:	f000 faa9 	bl	8010b3c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80105ea:	4b26      	ldr	r3, [pc, #152]	@ (8010684 <xTaskNotifyWait+0xac>)
 80105ec:	681b      	ldr	r3, [r3, #0]
 80105ee:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80105f2:	b2db      	uxtb	r3, r3
 80105f4:	2b02      	cmp	r3, #2
 80105f6:	d01a      	beq.n	801062e <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80105f8:	4b22      	ldr	r3, [pc, #136]	@ (8010684 <xTaskNotifyWait+0xac>)
 80105fa:	681b      	ldr	r3, [r3, #0]
 80105fc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80105fe:	68fa      	ldr	r2, [r7, #12]
 8010600:	43d2      	mvns	r2, r2
 8010602:	400a      	ands	r2, r1
 8010604:	651a      	str	r2, [r3, #80]	@ 0x50

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8010606:	4b1f      	ldr	r3, [pc, #124]	@ (8010684 <xTaskNotifyWait+0xac>)
 8010608:	681b      	ldr	r3, [r3, #0]
 801060a:	2201      	movs	r2, #1
 801060c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

				if( xTicksToWait > ( TickType_t ) 0 )
 8010610:	683b      	ldr	r3, [r7, #0]
 8010612:	2b00      	cmp	r3, #0
 8010614:	d00b      	beq.n	801062e <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010616:	2101      	movs	r1, #1
 8010618:	6838      	ldr	r0, [r7, #0]
 801061a:	f000 f91d 	bl	8010858 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801061e:	4b1a      	ldr	r3, [pc, #104]	@ (8010688 <xTaskNotifyWait+0xb0>)
 8010620:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010624:	601a      	str	r2, [r3, #0]
 8010626:	f3bf 8f4f 	dsb	sy
 801062a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801062e:	f000 fabb 	bl	8010ba8 <vPortExitCritical>

		taskENTER_CRITICAL();
 8010632:	f000 fa83 	bl	8010b3c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	2b00      	cmp	r3, #0
 801063a:	d004      	beq.n	8010646 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 801063c:	4b11      	ldr	r3, [pc, #68]	@ (8010684 <xTaskNotifyWait+0xac>)
 801063e:	681b      	ldr	r3, [r3, #0]
 8010640:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8010646:	4b0f      	ldr	r3, [pc, #60]	@ (8010684 <xTaskNotifyWait+0xac>)
 8010648:	681b      	ldr	r3, [r3, #0]
 801064a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 801064e:	b2db      	uxtb	r3, r3
 8010650:	2b02      	cmp	r3, #2
 8010652:	d002      	beq.n	801065a <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8010654:	2300      	movs	r3, #0
 8010656:	617b      	str	r3, [r7, #20]
 8010658:	e008      	b.n	801066c <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 801065a:	4b0a      	ldr	r3, [pc, #40]	@ (8010684 <xTaskNotifyWait+0xac>)
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8010660:	68ba      	ldr	r2, [r7, #8]
 8010662:	43d2      	mvns	r2, r2
 8010664:	400a      	ands	r2, r1
 8010666:	651a      	str	r2, [r3, #80]	@ 0x50
				xReturn = pdTRUE;
 8010668:	2301      	movs	r3, #1
 801066a:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801066c:	4b05      	ldr	r3, [pc, #20]	@ (8010684 <xTaskNotifyWait+0xac>)
 801066e:	681b      	ldr	r3, [r3, #0]
 8010670:	2200      	movs	r2, #0
 8010672:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
		}
		taskEXIT_CRITICAL();
 8010676:	f000 fa97 	bl	8010ba8 <vPortExitCritical>

		return xReturn;
 801067a:	697b      	ldr	r3, [r7, #20]
	}
 801067c:	4618      	mov	r0, r3
 801067e:	3718      	adds	r7, #24
 8010680:	46bd      	mov	sp, r7
 8010682:	bd80      	pop	{r7, pc}
 8010684:	20002564 	.word	0x20002564
 8010688:	e000ed04 	.word	0xe000ed04

0801068c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 801068c:	b580      	push	{r7, lr}
 801068e:	b08e      	sub	sp, #56	@ 0x38
 8010690:	af00      	add	r7, sp, #0
 8010692:	60f8      	str	r0, [r7, #12]
 8010694:	60b9      	str	r1, [r7, #8]
 8010696:	603b      	str	r3, [r7, #0]
 8010698:	4613      	mov	r3, r2
 801069a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 801069c:	2301      	movs	r3, #1
 801069e:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80106a0:	68fb      	ldr	r3, [r7, #12]
 80106a2:	2b00      	cmp	r3, #0
 80106a4:	d10d      	bne.n	80106c2 <xTaskGenericNotifyFromISR+0x36>
	__asm volatile
 80106a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106aa:	b672      	cpsid	i
 80106ac:	f383 8811 	msr	BASEPRI, r3
 80106b0:	f3bf 8f6f 	isb	sy
 80106b4:	f3bf 8f4f 	dsb	sy
 80106b8:	b662      	cpsie	i
 80106ba:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80106bc:	bf00      	nop
 80106be:	bf00      	nop
 80106c0:	e7fd      	b.n	80106be <xTaskGenericNotifyFromISR+0x32>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80106c2:	f000 fb23 	bl	8010d0c <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80106c6:	68fb      	ldr	r3, [r7, #12]
 80106c8:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80106ca:	f3ef 8211 	mrs	r2, BASEPRI
 80106ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106d2:	b672      	cpsid	i
 80106d4:	f383 8811 	msr	BASEPRI, r3
 80106d8:	f3bf 8f6f 	isb	sy
 80106dc:	f3bf 8f4f 	dsb	sy
 80106e0:	b662      	cpsie	i
 80106e2:	623a      	str	r2, [r7, #32]
 80106e4:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80106e6:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80106e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80106ea:	683b      	ldr	r3, [r7, #0]
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d003      	beq.n	80106f8 <xTaskGenericNotifyFromISR+0x6c>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80106f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80106f4:	683b      	ldr	r3, [r7, #0]
 80106f6:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80106f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106fa:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80106fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010704:	2202      	movs	r2, #2
 8010706:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

			switch( eAction )
 801070a:	79fb      	ldrb	r3, [r7, #7]
 801070c:	2b04      	cmp	r3, #4
 801070e:	d829      	bhi.n	8010764 <xTaskGenericNotifyFromISR+0xd8>
 8010710:	a201      	add	r2, pc, #4	@ (adr r2, 8010718 <xTaskGenericNotifyFromISR+0x8c>)
 8010712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010716:	bf00      	nop
 8010718:	0801078b 	.word	0x0801078b
 801071c:	0801072d 	.word	0x0801072d
 8010720:	0801073b 	.word	0x0801073b
 8010724:	08010747 	.word	0x08010747
 8010728:	0801074f 	.word	0x0801074f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 801072c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801072e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010730:	68bb      	ldr	r3, [r7, #8]
 8010732:	431a      	orrs	r2, r3
 8010734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010736:	651a      	str	r2, [r3, #80]	@ 0x50
					break;
 8010738:	e02a      	b.n	8010790 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801073a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801073c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801073e:	1c5a      	adds	r2, r3, #1
 8010740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010742:	651a      	str	r2, [r3, #80]	@ 0x50
					break;
 8010744:	e024      	b.n	8010790 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8010746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010748:	68ba      	ldr	r2, [r7, #8]
 801074a:	651a      	str	r2, [r3, #80]	@ 0x50
					break;
 801074c:	e020      	b.n	8010790 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 801074e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010752:	2b02      	cmp	r3, #2
 8010754:	d003      	beq.n	801075e <xTaskGenericNotifyFromISR+0xd2>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8010756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010758:	68ba      	ldr	r2, [r7, #8]
 801075a:	651a      	str	r2, [r3, #80]	@ 0x50
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 801075c:	e018      	b.n	8010790 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 801075e:	2300      	movs	r3, #0
 8010760:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8010762:	e015      	b.n	8010790 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8010764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010766:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010768:	f1b3 3fff 	cmp.w	r3, #4294967295
 801076c:	d00f      	beq.n	801078e <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 801076e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010772:	b672      	cpsid	i
 8010774:	f383 8811 	msr	BASEPRI, r3
 8010778:	f3bf 8f6f 	isb	sy
 801077c:	f3bf 8f4f 	dsb	sy
 8010780:	b662      	cpsie	i
 8010782:	61bb      	str	r3, [r7, #24]
}
 8010784:	bf00      	nop
 8010786:	bf00      	nop
 8010788:	e7fd      	b.n	8010786 <xTaskGenericNotifyFromISR+0xfa>
					break;
 801078a:	bf00      	nop
 801078c:	e000      	b.n	8010790 <xTaskGenericNotifyFromISR+0x104>
					break;
 801078e:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8010790:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010794:	2b01      	cmp	r3, #1
 8010796:	d148      	bne.n	801082a <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8010798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801079a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801079c:	2b00      	cmp	r3, #0
 801079e:	d00d      	beq.n	80107bc <xTaskGenericNotifyFromISR+0x130>
	__asm volatile
 80107a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107a4:	b672      	cpsid	i
 80107a6:	f383 8811 	msr	BASEPRI, r3
 80107aa:	f3bf 8f6f 	isb	sy
 80107ae:	f3bf 8f4f 	dsb	sy
 80107b2:	b662      	cpsie	i
 80107b4:	617b      	str	r3, [r7, #20]
}
 80107b6:	bf00      	nop
 80107b8:	bf00      	nop
 80107ba:	e7fd      	b.n	80107b8 <xTaskGenericNotifyFromISR+0x12c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80107bc:	4b20      	ldr	r3, [pc, #128]	@ (8010840 <xTaskGenericNotifyFromISR+0x1b4>)
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d11c      	bne.n	80107fe <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80107c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107c6:	3304      	adds	r3, #4
 80107c8:	4618      	mov	r0, r3
 80107ca:	f7fd fe91 	bl	800e4f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80107ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107d2:	2201      	movs	r2, #1
 80107d4:	409a      	lsls	r2, r3
 80107d6:	4b1b      	ldr	r3, [pc, #108]	@ (8010844 <xTaskGenericNotifyFromISR+0x1b8>)
 80107d8:	681b      	ldr	r3, [r3, #0]
 80107da:	4313      	orrs	r3, r2
 80107dc:	4a19      	ldr	r2, [pc, #100]	@ (8010844 <xTaskGenericNotifyFromISR+0x1b8>)
 80107de:	6013      	str	r3, [r2, #0]
 80107e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107e4:	4613      	mov	r3, r2
 80107e6:	009b      	lsls	r3, r3, #2
 80107e8:	4413      	add	r3, r2
 80107ea:	009b      	lsls	r3, r3, #2
 80107ec:	4a16      	ldr	r2, [pc, #88]	@ (8010848 <xTaskGenericNotifyFromISR+0x1bc>)
 80107ee:	441a      	add	r2, r3
 80107f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107f2:	3304      	adds	r3, #4
 80107f4:	4619      	mov	r1, r3
 80107f6:	4610      	mov	r0, r2
 80107f8:	f7fd fe1d 	bl	800e436 <vListInsertEnd>
 80107fc:	e005      	b.n	801080a <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80107fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010800:	3318      	adds	r3, #24
 8010802:	4619      	mov	r1, r3
 8010804:	4811      	ldr	r0, [pc, #68]	@ (801084c <xTaskGenericNotifyFromISR+0x1c0>)
 8010806:	f7fd fe16 	bl	800e436 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 801080a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801080c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801080e:	4b10      	ldr	r3, [pc, #64]	@ (8010850 <xTaskGenericNotifyFromISR+0x1c4>)
 8010810:	681b      	ldr	r3, [r3, #0]
 8010812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010814:	429a      	cmp	r2, r3
 8010816:	d908      	bls.n	801082a <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8010818:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801081a:	2b00      	cmp	r3, #0
 801081c:	d002      	beq.n	8010824 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 801081e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010820:	2201      	movs	r2, #1
 8010822:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8010824:	4b0b      	ldr	r3, [pc, #44]	@ (8010854 <xTaskGenericNotifyFromISR+0x1c8>)
 8010826:	2201      	movs	r2, #1
 8010828:	601a      	str	r2, [r3, #0]
 801082a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801082c:	613b      	str	r3, [r7, #16]
	__asm volatile
 801082e:	693b      	ldr	r3, [r7, #16]
 8010830:	f383 8811 	msr	BASEPRI, r3
}
 8010834:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8010836:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8010838:	4618      	mov	r0, r3
 801083a:	3738      	adds	r7, #56	@ 0x38
 801083c:	46bd      	mov	sp, r7
 801083e:	bd80      	pop	{r7, pc}
 8010840:	2000268c 	.word	0x2000268c
 8010844:	2000266c 	.word	0x2000266c
 8010848:	20002568 	.word	0x20002568
 801084c:	20002624 	.word	0x20002624
 8010850:	20002564 	.word	0x20002564
 8010854:	20002678 	.word	0x20002678

08010858 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010858:	b580      	push	{r7, lr}
 801085a:	b084      	sub	sp, #16
 801085c:	af00      	add	r7, sp, #0
 801085e:	6078      	str	r0, [r7, #4]
 8010860:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010862:	4b29      	ldr	r3, [pc, #164]	@ (8010908 <prvAddCurrentTaskToDelayedList+0xb0>)
 8010864:	681b      	ldr	r3, [r3, #0]
 8010866:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010868:	4b28      	ldr	r3, [pc, #160]	@ (801090c <prvAddCurrentTaskToDelayedList+0xb4>)
 801086a:	681b      	ldr	r3, [r3, #0]
 801086c:	3304      	adds	r3, #4
 801086e:	4618      	mov	r0, r3
 8010870:	f7fd fe3e 	bl	800e4f0 <uxListRemove>
 8010874:	4603      	mov	r3, r0
 8010876:	2b00      	cmp	r3, #0
 8010878:	d10b      	bne.n	8010892 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 801087a:	4b24      	ldr	r3, [pc, #144]	@ (801090c <prvAddCurrentTaskToDelayedList+0xb4>)
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010880:	2201      	movs	r2, #1
 8010882:	fa02 f303 	lsl.w	r3, r2, r3
 8010886:	43da      	mvns	r2, r3
 8010888:	4b21      	ldr	r3, [pc, #132]	@ (8010910 <prvAddCurrentTaskToDelayedList+0xb8>)
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	4013      	ands	r3, r2
 801088e:	4a20      	ldr	r2, [pc, #128]	@ (8010910 <prvAddCurrentTaskToDelayedList+0xb8>)
 8010890:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010898:	d10a      	bne.n	80108b0 <prvAddCurrentTaskToDelayedList+0x58>
 801089a:	683b      	ldr	r3, [r7, #0]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d007      	beq.n	80108b0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80108a0:	4b1a      	ldr	r3, [pc, #104]	@ (801090c <prvAddCurrentTaskToDelayedList+0xb4>)
 80108a2:	681b      	ldr	r3, [r3, #0]
 80108a4:	3304      	adds	r3, #4
 80108a6:	4619      	mov	r1, r3
 80108a8:	481a      	ldr	r0, [pc, #104]	@ (8010914 <prvAddCurrentTaskToDelayedList+0xbc>)
 80108aa:	f7fd fdc4 	bl	800e436 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80108ae:	e026      	b.n	80108fe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80108b0:	68fa      	ldr	r2, [r7, #12]
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	4413      	add	r3, r2
 80108b6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80108b8:	4b14      	ldr	r3, [pc, #80]	@ (801090c <prvAddCurrentTaskToDelayedList+0xb4>)
 80108ba:	681b      	ldr	r3, [r3, #0]
 80108bc:	68ba      	ldr	r2, [r7, #8]
 80108be:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80108c0:	68ba      	ldr	r2, [r7, #8]
 80108c2:	68fb      	ldr	r3, [r7, #12]
 80108c4:	429a      	cmp	r2, r3
 80108c6:	d209      	bcs.n	80108dc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80108c8:	4b13      	ldr	r3, [pc, #76]	@ (8010918 <prvAddCurrentTaskToDelayedList+0xc0>)
 80108ca:	681a      	ldr	r2, [r3, #0]
 80108cc:	4b0f      	ldr	r3, [pc, #60]	@ (801090c <prvAddCurrentTaskToDelayedList+0xb4>)
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	3304      	adds	r3, #4
 80108d2:	4619      	mov	r1, r3
 80108d4:	4610      	mov	r0, r2
 80108d6:	f7fd fdd2 	bl	800e47e <vListInsert>
}
 80108da:	e010      	b.n	80108fe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80108dc:	4b0f      	ldr	r3, [pc, #60]	@ (801091c <prvAddCurrentTaskToDelayedList+0xc4>)
 80108de:	681a      	ldr	r2, [r3, #0]
 80108e0:	4b0a      	ldr	r3, [pc, #40]	@ (801090c <prvAddCurrentTaskToDelayedList+0xb4>)
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	3304      	adds	r3, #4
 80108e6:	4619      	mov	r1, r3
 80108e8:	4610      	mov	r0, r2
 80108ea:	f7fd fdc8 	bl	800e47e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80108ee:	4b0c      	ldr	r3, [pc, #48]	@ (8010920 <prvAddCurrentTaskToDelayedList+0xc8>)
 80108f0:	681b      	ldr	r3, [r3, #0]
 80108f2:	68ba      	ldr	r2, [r7, #8]
 80108f4:	429a      	cmp	r2, r3
 80108f6:	d202      	bcs.n	80108fe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80108f8:	4a09      	ldr	r2, [pc, #36]	@ (8010920 <prvAddCurrentTaskToDelayedList+0xc8>)
 80108fa:	68bb      	ldr	r3, [r7, #8]
 80108fc:	6013      	str	r3, [r2, #0]
}
 80108fe:	bf00      	nop
 8010900:	3710      	adds	r7, #16
 8010902:	46bd      	mov	sp, r7
 8010904:	bd80      	pop	{r7, pc}
 8010906:	bf00      	nop
 8010908:	20002668 	.word	0x20002668
 801090c:	20002564 	.word	0x20002564
 8010910:	2000266c 	.word	0x2000266c
 8010914:	20002650 	.word	0x20002650
 8010918:	20002620 	.word	0x20002620
 801091c:	2000261c 	.word	0x2000261c
 8010920:	20002684 	.word	0x20002684

08010924 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010924:	b480      	push	{r7}
 8010926:	b085      	sub	sp, #20
 8010928:	af00      	add	r7, sp, #0
 801092a:	60f8      	str	r0, [r7, #12]
 801092c:	60b9      	str	r1, [r7, #8]
 801092e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010930:	68fb      	ldr	r3, [r7, #12]
 8010932:	3b04      	subs	r3, #4
 8010934:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010936:	68fb      	ldr	r3, [r7, #12]
 8010938:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 801093c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801093e:	68fb      	ldr	r3, [r7, #12]
 8010940:	3b04      	subs	r3, #4
 8010942:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010944:	68bb      	ldr	r3, [r7, #8]
 8010946:	f023 0201 	bic.w	r2, r3, #1
 801094a:	68fb      	ldr	r3, [r7, #12]
 801094c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801094e:	68fb      	ldr	r3, [r7, #12]
 8010950:	3b04      	subs	r3, #4
 8010952:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010954:	4a0c      	ldr	r2, [pc, #48]	@ (8010988 <pxPortInitialiseStack+0x64>)
 8010956:	68fb      	ldr	r3, [r7, #12]
 8010958:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801095a:	68fb      	ldr	r3, [r7, #12]
 801095c:	3b14      	subs	r3, #20
 801095e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010960:	687a      	ldr	r2, [r7, #4]
 8010962:	68fb      	ldr	r3, [r7, #12]
 8010964:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	3b04      	subs	r3, #4
 801096a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801096c:	68fb      	ldr	r3, [r7, #12]
 801096e:	f06f 0202 	mvn.w	r2, #2
 8010972:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8010974:	68fb      	ldr	r3, [r7, #12]
 8010976:	3b20      	subs	r3, #32
 8010978:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801097a:	68fb      	ldr	r3, [r7, #12]
}
 801097c:	4618      	mov	r0, r3
 801097e:	3714      	adds	r7, #20
 8010980:	46bd      	mov	sp, r7
 8010982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010986:	4770      	bx	lr
 8010988:	0801098d 	.word	0x0801098d

0801098c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801098c:	b480      	push	{r7}
 801098e:	b085      	sub	sp, #20
 8010990:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8010992:	2300      	movs	r3, #0
 8010994:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8010996:	4b15      	ldr	r3, [pc, #84]	@ (80109ec <prvTaskExitError+0x60>)
 8010998:	681b      	ldr	r3, [r3, #0]
 801099a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801099e:	d00d      	beq.n	80109bc <prvTaskExitError+0x30>
	__asm volatile
 80109a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109a4:	b672      	cpsid	i
 80109a6:	f383 8811 	msr	BASEPRI, r3
 80109aa:	f3bf 8f6f 	isb	sy
 80109ae:	f3bf 8f4f 	dsb	sy
 80109b2:	b662      	cpsie	i
 80109b4:	60fb      	str	r3, [r7, #12]
}
 80109b6:	bf00      	nop
 80109b8:	bf00      	nop
 80109ba:	e7fd      	b.n	80109b8 <prvTaskExitError+0x2c>
	__asm volatile
 80109bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109c0:	b672      	cpsid	i
 80109c2:	f383 8811 	msr	BASEPRI, r3
 80109c6:	f3bf 8f6f 	isb	sy
 80109ca:	f3bf 8f4f 	dsb	sy
 80109ce:	b662      	cpsie	i
 80109d0:	60bb      	str	r3, [r7, #8]
}
 80109d2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80109d4:	bf00      	nop
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	2b00      	cmp	r3, #0
 80109da:	d0fc      	beq.n	80109d6 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80109dc:	bf00      	nop
 80109de:	bf00      	nop
 80109e0:	3714      	adds	r7, #20
 80109e2:	46bd      	mov	sp, r7
 80109e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109e8:	4770      	bx	lr
 80109ea:	bf00      	nop
 80109ec:	20000040 	.word	0x20000040

080109f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80109f0:	4b07      	ldr	r3, [pc, #28]	@ (8010a10 <pxCurrentTCBConst2>)
 80109f2:	6819      	ldr	r1, [r3, #0]
 80109f4:	6808      	ldr	r0, [r1, #0]
 80109f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109fa:	f380 8809 	msr	PSP, r0
 80109fe:	f3bf 8f6f 	isb	sy
 8010a02:	f04f 0000 	mov.w	r0, #0
 8010a06:	f380 8811 	msr	BASEPRI, r0
 8010a0a:	4770      	bx	lr
 8010a0c:	f3af 8000 	nop.w

08010a10 <pxCurrentTCBConst2>:
 8010a10:	20002564 	.word	0x20002564
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010a14:	bf00      	nop
 8010a16:	bf00      	nop

08010a18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010a18:	4808      	ldr	r0, [pc, #32]	@ (8010a3c <prvPortStartFirstTask+0x24>)
 8010a1a:	6800      	ldr	r0, [r0, #0]
 8010a1c:	6800      	ldr	r0, [r0, #0]
 8010a1e:	f380 8808 	msr	MSP, r0
 8010a22:	f04f 0000 	mov.w	r0, #0
 8010a26:	f380 8814 	msr	CONTROL, r0
 8010a2a:	b662      	cpsie	i
 8010a2c:	b661      	cpsie	f
 8010a2e:	f3bf 8f4f 	dsb	sy
 8010a32:	f3bf 8f6f 	isb	sy
 8010a36:	df00      	svc	0
 8010a38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8010a3a:	bf00      	nop
 8010a3c:	e000ed08 	.word	0xe000ed08

08010a40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010a40:	b580      	push	{r7, lr}
 8010a42:	b084      	sub	sp, #16
 8010a44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8010a46:	4b37      	ldr	r3, [pc, #220]	@ (8010b24 <xPortStartScheduler+0xe4>)
 8010a48:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8010a4a:	68fb      	ldr	r3, [r7, #12]
 8010a4c:	781b      	ldrb	r3, [r3, #0]
 8010a4e:	b2db      	uxtb	r3, r3
 8010a50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010a52:	68fb      	ldr	r3, [r7, #12]
 8010a54:	22ff      	movs	r2, #255	@ 0xff
 8010a56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8010a58:	68fb      	ldr	r3, [r7, #12]
 8010a5a:	781b      	ldrb	r3, [r3, #0]
 8010a5c:	b2db      	uxtb	r3, r3
 8010a5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010a60:	78fb      	ldrb	r3, [r7, #3]
 8010a62:	b2db      	uxtb	r3, r3
 8010a64:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8010a68:	b2da      	uxtb	r2, r3
 8010a6a:	4b2f      	ldr	r3, [pc, #188]	@ (8010b28 <xPortStartScheduler+0xe8>)
 8010a6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010a6e:	4b2f      	ldr	r3, [pc, #188]	@ (8010b2c <xPortStartScheduler+0xec>)
 8010a70:	2207      	movs	r2, #7
 8010a72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010a74:	e009      	b.n	8010a8a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8010a76:	4b2d      	ldr	r3, [pc, #180]	@ (8010b2c <xPortStartScheduler+0xec>)
 8010a78:	681b      	ldr	r3, [r3, #0]
 8010a7a:	3b01      	subs	r3, #1
 8010a7c:	4a2b      	ldr	r2, [pc, #172]	@ (8010b2c <xPortStartScheduler+0xec>)
 8010a7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010a80:	78fb      	ldrb	r3, [r7, #3]
 8010a82:	b2db      	uxtb	r3, r3
 8010a84:	005b      	lsls	r3, r3, #1
 8010a86:	b2db      	uxtb	r3, r3
 8010a88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010a8a:	78fb      	ldrb	r3, [r7, #3]
 8010a8c:	b2db      	uxtb	r3, r3
 8010a8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010a92:	2b80      	cmp	r3, #128	@ 0x80
 8010a94:	d0ef      	beq.n	8010a76 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8010a96:	4b25      	ldr	r3, [pc, #148]	@ (8010b2c <xPortStartScheduler+0xec>)
 8010a98:	681b      	ldr	r3, [r3, #0]
 8010a9a:	f1c3 0307 	rsb	r3, r3, #7
 8010a9e:	2b04      	cmp	r3, #4
 8010aa0:	d00d      	beq.n	8010abe <xPortStartScheduler+0x7e>
	__asm volatile
 8010aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010aa6:	b672      	cpsid	i
 8010aa8:	f383 8811 	msr	BASEPRI, r3
 8010aac:	f3bf 8f6f 	isb	sy
 8010ab0:	f3bf 8f4f 	dsb	sy
 8010ab4:	b662      	cpsie	i
 8010ab6:	60bb      	str	r3, [r7, #8]
}
 8010ab8:	bf00      	nop
 8010aba:	bf00      	nop
 8010abc:	e7fd      	b.n	8010aba <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8010abe:	4b1b      	ldr	r3, [pc, #108]	@ (8010b2c <xPortStartScheduler+0xec>)
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	021b      	lsls	r3, r3, #8
 8010ac4:	4a19      	ldr	r2, [pc, #100]	@ (8010b2c <xPortStartScheduler+0xec>)
 8010ac6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010ac8:	4b18      	ldr	r3, [pc, #96]	@ (8010b2c <xPortStartScheduler+0xec>)
 8010aca:	681b      	ldr	r3, [r3, #0]
 8010acc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8010ad0:	4a16      	ldr	r2, [pc, #88]	@ (8010b2c <xPortStartScheduler+0xec>)
 8010ad2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	b2da      	uxtb	r2, r3
 8010ad8:	68fb      	ldr	r3, [r7, #12]
 8010ada:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010adc:	4b14      	ldr	r3, [pc, #80]	@ (8010b30 <xPortStartScheduler+0xf0>)
 8010ade:	681b      	ldr	r3, [r3, #0]
 8010ae0:	4a13      	ldr	r2, [pc, #76]	@ (8010b30 <xPortStartScheduler+0xf0>)
 8010ae2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8010ae6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010ae8:	4b11      	ldr	r3, [pc, #68]	@ (8010b30 <xPortStartScheduler+0xf0>)
 8010aea:	681b      	ldr	r3, [r3, #0]
 8010aec:	4a10      	ldr	r2, [pc, #64]	@ (8010b30 <xPortStartScheduler+0xf0>)
 8010aee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8010af2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010af4:	f000 f8dc 	bl	8010cb0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010af8:	4b0e      	ldr	r3, [pc, #56]	@ (8010b34 <xPortStartScheduler+0xf4>)
 8010afa:	2200      	movs	r2, #0
 8010afc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8010afe:	f000 f8fb 	bl	8010cf8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010b02:	4b0d      	ldr	r3, [pc, #52]	@ (8010b38 <xPortStartScheduler+0xf8>)
 8010b04:	681b      	ldr	r3, [r3, #0]
 8010b06:	4a0c      	ldr	r2, [pc, #48]	@ (8010b38 <xPortStartScheduler+0xf8>)
 8010b08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8010b0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010b0e:	f7ff ff83 	bl	8010a18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010b12:	f7ff f8fd 	bl	800fd10 <vTaskSwitchContext>
	prvTaskExitError();
 8010b16:	f7ff ff39 	bl	801098c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010b1a:	2300      	movs	r3, #0
}
 8010b1c:	4618      	mov	r0, r3
 8010b1e:	3710      	adds	r7, #16
 8010b20:	46bd      	mov	sp, r7
 8010b22:	bd80      	pop	{r7, pc}
 8010b24:	e000e400 	.word	0xe000e400
 8010b28:	20002690 	.word	0x20002690
 8010b2c:	20002694 	.word	0x20002694
 8010b30:	e000ed20 	.word	0xe000ed20
 8010b34:	20000040 	.word	0x20000040
 8010b38:	e000ef34 	.word	0xe000ef34

08010b3c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010b3c:	b480      	push	{r7}
 8010b3e:	b083      	sub	sp, #12
 8010b40:	af00      	add	r7, sp, #0
	__asm volatile
 8010b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b46:	b672      	cpsid	i
 8010b48:	f383 8811 	msr	BASEPRI, r3
 8010b4c:	f3bf 8f6f 	isb	sy
 8010b50:	f3bf 8f4f 	dsb	sy
 8010b54:	b662      	cpsie	i
 8010b56:	607b      	str	r3, [r7, #4]
}
 8010b58:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010b5a:	4b11      	ldr	r3, [pc, #68]	@ (8010ba0 <vPortEnterCritical+0x64>)
 8010b5c:	681b      	ldr	r3, [r3, #0]
 8010b5e:	3301      	adds	r3, #1
 8010b60:	4a0f      	ldr	r2, [pc, #60]	@ (8010ba0 <vPortEnterCritical+0x64>)
 8010b62:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010b64:	4b0e      	ldr	r3, [pc, #56]	@ (8010ba0 <vPortEnterCritical+0x64>)
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	2b01      	cmp	r3, #1
 8010b6a:	d112      	bne.n	8010b92 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8010ba4 <vPortEnterCritical+0x68>)
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	b2db      	uxtb	r3, r3
 8010b72:	2b00      	cmp	r3, #0
 8010b74:	d00d      	beq.n	8010b92 <vPortEnterCritical+0x56>
	__asm volatile
 8010b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b7a:	b672      	cpsid	i
 8010b7c:	f383 8811 	msr	BASEPRI, r3
 8010b80:	f3bf 8f6f 	isb	sy
 8010b84:	f3bf 8f4f 	dsb	sy
 8010b88:	b662      	cpsie	i
 8010b8a:	603b      	str	r3, [r7, #0]
}
 8010b8c:	bf00      	nop
 8010b8e:	bf00      	nop
 8010b90:	e7fd      	b.n	8010b8e <vPortEnterCritical+0x52>
	}
}
 8010b92:	bf00      	nop
 8010b94:	370c      	adds	r7, #12
 8010b96:	46bd      	mov	sp, r7
 8010b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b9c:	4770      	bx	lr
 8010b9e:	bf00      	nop
 8010ba0:	20000040 	.word	0x20000040
 8010ba4:	e000ed04 	.word	0xe000ed04

08010ba8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8010ba8:	b480      	push	{r7}
 8010baa:	b083      	sub	sp, #12
 8010bac:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8010bae:	4b13      	ldr	r3, [pc, #76]	@ (8010bfc <vPortExitCritical+0x54>)
 8010bb0:	681b      	ldr	r3, [r3, #0]
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	d10d      	bne.n	8010bd2 <vPortExitCritical+0x2a>
	__asm volatile
 8010bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010bba:	b672      	cpsid	i
 8010bbc:	f383 8811 	msr	BASEPRI, r3
 8010bc0:	f3bf 8f6f 	isb	sy
 8010bc4:	f3bf 8f4f 	dsb	sy
 8010bc8:	b662      	cpsie	i
 8010bca:	607b      	str	r3, [r7, #4]
}
 8010bcc:	bf00      	nop
 8010bce:	bf00      	nop
 8010bd0:	e7fd      	b.n	8010bce <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8010bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8010bfc <vPortExitCritical+0x54>)
 8010bd4:	681b      	ldr	r3, [r3, #0]
 8010bd6:	3b01      	subs	r3, #1
 8010bd8:	4a08      	ldr	r2, [pc, #32]	@ (8010bfc <vPortExitCritical+0x54>)
 8010bda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8010bdc:	4b07      	ldr	r3, [pc, #28]	@ (8010bfc <vPortExitCritical+0x54>)
 8010bde:	681b      	ldr	r3, [r3, #0]
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d105      	bne.n	8010bf0 <vPortExitCritical+0x48>
 8010be4:	2300      	movs	r3, #0
 8010be6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010be8:	683b      	ldr	r3, [r7, #0]
 8010bea:	f383 8811 	msr	BASEPRI, r3
}
 8010bee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8010bf0:	bf00      	nop
 8010bf2:	370c      	adds	r7, #12
 8010bf4:	46bd      	mov	sp, r7
 8010bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bfa:	4770      	bx	lr
 8010bfc:	20000040 	.word	0x20000040

08010c00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010c00:	f3ef 8009 	mrs	r0, PSP
 8010c04:	f3bf 8f6f 	isb	sy
 8010c08:	4b15      	ldr	r3, [pc, #84]	@ (8010c60 <pxCurrentTCBConst>)
 8010c0a:	681a      	ldr	r2, [r3, #0]
 8010c0c:	f01e 0f10 	tst.w	lr, #16
 8010c10:	bf08      	it	eq
 8010c12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010c16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c1a:	6010      	str	r0, [r2, #0]
 8010c1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010c20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8010c24:	b672      	cpsid	i
 8010c26:	f380 8811 	msr	BASEPRI, r0
 8010c2a:	f3bf 8f4f 	dsb	sy
 8010c2e:	f3bf 8f6f 	isb	sy
 8010c32:	b662      	cpsie	i
 8010c34:	f7ff f86c 	bl	800fd10 <vTaskSwitchContext>
 8010c38:	f04f 0000 	mov.w	r0, #0
 8010c3c:	f380 8811 	msr	BASEPRI, r0
 8010c40:	bc09      	pop	{r0, r3}
 8010c42:	6819      	ldr	r1, [r3, #0]
 8010c44:	6808      	ldr	r0, [r1, #0]
 8010c46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c4a:	f01e 0f10 	tst.w	lr, #16
 8010c4e:	bf08      	it	eq
 8010c50:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010c54:	f380 8809 	msr	PSP, r0
 8010c58:	f3bf 8f6f 	isb	sy
 8010c5c:	4770      	bx	lr
 8010c5e:	bf00      	nop

08010c60 <pxCurrentTCBConst>:
 8010c60:	20002564 	.word	0x20002564
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010c64:	bf00      	nop
 8010c66:	bf00      	nop

08010c68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010c68:	b580      	push	{r7, lr}
 8010c6a:	b082      	sub	sp, #8
 8010c6c:	af00      	add	r7, sp, #0
	__asm volatile
 8010c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c72:	b672      	cpsid	i
 8010c74:	f383 8811 	msr	BASEPRI, r3
 8010c78:	f3bf 8f6f 	isb	sy
 8010c7c:	f3bf 8f4f 	dsb	sy
 8010c80:	b662      	cpsie	i
 8010c82:	607b      	str	r3, [r7, #4]
}
 8010c84:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010c86:	f7fe ff87 	bl	800fb98 <xTaskIncrementTick>
 8010c8a:	4603      	mov	r3, r0
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	d003      	beq.n	8010c98 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010c90:	4b06      	ldr	r3, [pc, #24]	@ (8010cac <SysTick_Handler+0x44>)
 8010c92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010c96:	601a      	str	r2, [r3, #0]
 8010c98:	2300      	movs	r3, #0
 8010c9a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010c9c:	683b      	ldr	r3, [r7, #0]
 8010c9e:	f383 8811 	msr	BASEPRI, r3
}
 8010ca2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010ca4:	bf00      	nop
 8010ca6:	3708      	adds	r7, #8
 8010ca8:	46bd      	mov	sp, r7
 8010caa:	bd80      	pop	{r7, pc}
 8010cac:	e000ed04 	.word	0xe000ed04

08010cb0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8010cb0:	b480      	push	{r7}
 8010cb2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8010ce4 <vPortSetupTimerInterrupt+0x34>)
 8010cb6:	2200      	movs	r2, #0
 8010cb8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010cba:	4b0b      	ldr	r3, [pc, #44]	@ (8010ce8 <vPortSetupTimerInterrupt+0x38>)
 8010cbc:	2200      	movs	r2, #0
 8010cbe:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8010cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8010cec <vPortSetupTimerInterrupt+0x3c>)
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	4a0a      	ldr	r2, [pc, #40]	@ (8010cf0 <vPortSetupTimerInterrupt+0x40>)
 8010cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8010cca:	099b      	lsrs	r3, r3, #6
 8010ccc:	4a09      	ldr	r2, [pc, #36]	@ (8010cf4 <vPortSetupTimerInterrupt+0x44>)
 8010cce:	3b01      	subs	r3, #1
 8010cd0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8010cd2:	4b04      	ldr	r3, [pc, #16]	@ (8010ce4 <vPortSetupTimerInterrupt+0x34>)
 8010cd4:	2207      	movs	r2, #7
 8010cd6:	601a      	str	r2, [r3, #0]
}
 8010cd8:	bf00      	nop
 8010cda:	46bd      	mov	sp, r7
 8010cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce0:	4770      	bx	lr
 8010ce2:	bf00      	nop
 8010ce4:	e000e010 	.word	0xe000e010
 8010ce8:	e000e018 	.word	0xe000e018
 8010cec:	20000000 	.word	0x20000000
 8010cf0:	10624dd3 	.word	0x10624dd3
 8010cf4:	e000e014 	.word	0xe000e014

08010cf8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8010cf8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8010d08 <vPortEnableVFP+0x10>
 8010cfc:	6801      	ldr	r1, [r0, #0]
 8010cfe:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8010d02:	6001      	str	r1, [r0, #0]
 8010d04:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010d06:	bf00      	nop
 8010d08:	e000ed88 	.word	0xe000ed88

08010d0c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010d0c:	b480      	push	{r7}
 8010d0e:	b085      	sub	sp, #20
 8010d10:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8010d12:	f3ef 8305 	mrs	r3, IPSR
 8010d16:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010d18:	68fb      	ldr	r3, [r7, #12]
 8010d1a:	2b0f      	cmp	r3, #15
 8010d1c:	d917      	bls.n	8010d4e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8010d1e:	4a1a      	ldr	r2, [pc, #104]	@ (8010d88 <vPortValidateInterruptPriority+0x7c>)
 8010d20:	68fb      	ldr	r3, [r7, #12]
 8010d22:	4413      	add	r3, r2
 8010d24:	781b      	ldrb	r3, [r3, #0]
 8010d26:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010d28:	4b18      	ldr	r3, [pc, #96]	@ (8010d8c <vPortValidateInterruptPriority+0x80>)
 8010d2a:	781b      	ldrb	r3, [r3, #0]
 8010d2c:	7afa      	ldrb	r2, [r7, #11]
 8010d2e:	429a      	cmp	r2, r3
 8010d30:	d20d      	bcs.n	8010d4e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8010d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d36:	b672      	cpsid	i
 8010d38:	f383 8811 	msr	BASEPRI, r3
 8010d3c:	f3bf 8f6f 	isb	sy
 8010d40:	f3bf 8f4f 	dsb	sy
 8010d44:	b662      	cpsie	i
 8010d46:	607b      	str	r3, [r7, #4]
}
 8010d48:	bf00      	nop
 8010d4a:	bf00      	nop
 8010d4c:	e7fd      	b.n	8010d4a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010d4e:	4b10      	ldr	r3, [pc, #64]	@ (8010d90 <vPortValidateInterruptPriority+0x84>)
 8010d50:	681b      	ldr	r3, [r3, #0]
 8010d52:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8010d56:	4b0f      	ldr	r3, [pc, #60]	@ (8010d94 <vPortValidateInterruptPriority+0x88>)
 8010d58:	681b      	ldr	r3, [r3, #0]
 8010d5a:	429a      	cmp	r2, r3
 8010d5c:	d90d      	bls.n	8010d7a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8010d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d62:	b672      	cpsid	i
 8010d64:	f383 8811 	msr	BASEPRI, r3
 8010d68:	f3bf 8f6f 	isb	sy
 8010d6c:	f3bf 8f4f 	dsb	sy
 8010d70:	b662      	cpsie	i
 8010d72:	603b      	str	r3, [r7, #0]
}
 8010d74:	bf00      	nop
 8010d76:	bf00      	nop
 8010d78:	e7fd      	b.n	8010d76 <vPortValidateInterruptPriority+0x6a>
	}
 8010d7a:	bf00      	nop
 8010d7c:	3714      	adds	r7, #20
 8010d7e:	46bd      	mov	sp, r7
 8010d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d84:	4770      	bx	lr
 8010d86:	bf00      	nop
 8010d88:	e000e3f0 	.word	0xe000e3f0
 8010d8c:	20002690 	.word	0x20002690
 8010d90:	e000ed0c 	.word	0xe000ed0c
 8010d94:	20002694 	.word	0x20002694

08010d98 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8010d98:	b580      	push	{r7, lr}
 8010d9a:	b08a      	sub	sp, #40	@ 0x28
 8010d9c:	af00      	add	r7, sp, #0
 8010d9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8010da0:	2300      	movs	r3, #0
 8010da2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8010da4:	f7fe fe28 	bl	800f9f8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8010da8:	4b5f      	ldr	r3, [pc, #380]	@ (8010f28 <pvPortMalloc+0x190>)
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d101      	bne.n	8010db4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8010db0:	f000 f924 	bl	8010ffc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8010db4:	4b5d      	ldr	r3, [pc, #372]	@ (8010f2c <pvPortMalloc+0x194>)
 8010db6:	681a      	ldr	r2, [r3, #0]
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	4013      	ands	r3, r2
 8010dbc:	2b00      	cmp	r3, #0
 8010dbe:	f040 8094 	bne.w	8010eea <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	d020      	beq.n	8010e0a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8010dc8:	2208      	movs	r2, #8
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	4413      	add	r3, r2
 8010dce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	f003 0307 	and.w	r3, r3, #7
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d017      	beq.n	8010e0a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	f023 0307 	bic.w	r3, r3, #7
 8010de0:	3308      	adds	r3, #8
 8010de2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	f003 0307 	and.w	r3, r3, #7
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	d00d      	beq.n	8010e0a <pvPortMalloc+0x72>
	__asm volatile
 8010dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010df2:	b672      	cpsid	i
 8010df4:	f383 8811 	msr	BASEPRI, r3
 8010df8:	f3bf 8f6f 	isb	sy
 8010dfc:	f3bf 8f4f 	dsb	sy
 8010e00:	b662      	cpsie	i
 8010e02:	617b      	str	r3, [r7, #20]
}
 8010e04:	bf00      	nop
 8010e06:	bf00      	nop
 8010e08:	e7fd      	b.n	8010e06 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	d06c      	beq.n	8010eea <pvPortMalloc+0x152>
 8010e10:	4b47      	ldr	r3, [pc, #284]	@ (8010f30 <pvPortMalloc+0x198>)
 8010e12:	681b      	ldr	r3, [r3, #0]
 8010e14:	687a      	ldr	r2, [r7, #4]
 8010e16:	429a      	cmp	r2, r3
 8010e18:	d867      	bhi.n	8010eea <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010e1a:	4b46      	ldr	r3, [pc, #280]	@ (8010f34 <pvPortMalloc+0x19c>)
 8010e1c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8010e1e:	4b45      	ldr	r3, [pc, #276]	@ (8010f34 <pvPortMalloc+0x19c>)
 8010e20:	681b      	ldr	r3, [r3, #0]
 8010e22:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010e24:	e004      	b.n	8010e30 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8010e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e28:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e2c:	681b      	ldr	r3, [r3, #0]
 8010e2e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e32:	685b      	ldr	r3, [r3, #4]
 8010e34:	687a      	ldr	r2, [r7, #4]
 8010e36:	429a      	cmp	r2, r3
 8010e38:	d903      	bls.n	8010e42 <pvPortMalloc+0xaa>
 8010e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e3c:	681b      	ldr	r3, [r3, #0]
 8010e3e:	2b00      	cmp	r3, #0
 8010e40:	d1f1      	bne.n	8010e26 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010e42:	4b39      	ldr	r3, [pc, #228]	@ (8010f28 <pvPortMalloc+0x190>)
 8010e44:	681b      	ldr	r3, [r3, #0]
 8010e46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010e48:	429a      	cmp	r2, r3
 8010e4a:	d04e      	beq.n	8010eea <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010e4c:	6a3b      	ldr	r3, [r7, #32]
 8010e4e:	681b      	ldr	r3, [r3, #0]
 8010e50:	2208      	movs	r2, #8
 8010e52:	4413      	add	r3, r2
 8010e54:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e58:	681a      	ldr	r2, [r3, #0]
 8010e5a:	6a3b      	ldr	r3, [r7, #32]
 8010e5c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e60:	685a      	ldr	r2, [r3, #4]
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	1ad2      	subs	r2, r2, r3
 8010e66:	2308      	movs	r3, #8
 8010e68:	005b      	lsls	r3, r3, #1
 8010e6a:	429a      	cmp	r2, r3
 8010e6c:	d922      	bls.n	8010eb4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8010e6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	4413      	add	r3, r2
 8010e74:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010e76:	69bb      	ldr	r3, [r7, #24]
 8010e78:	f003 0307 	and.w	r3, r3, #7
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d00d      	beq.n	8010e9c <pvPortMalloc+0x104>
	__asm volatile
 8010e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e84:	b672      	cpsid	i
 8010e86:	f383 8811 	msr	BASEPRI, r3
 8010e8a:	f3bf 8f6f 	isb	sy
 8010e8e:	f3bf 8f4f 	dsb	sy
 8010e92:	b662      	cpsie	i
 8010e94:	613b      	str	r3, [r7, #16]
}
 8010e96:	bf00      	nop
 8010e98:	bf00      	nop
 8010e9a:	e7fd      	b.n	8010e98 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e9e:	685a      	ldr	r2, [r3, #4]
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	1ad2      	subs	r2, r2, r3
 8010ea4:	69bb      	ldr	r3, [r7, #24]
 8010ea6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8010ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010eaa:	687a      	ldr	r2, [r7, #4]
 8010eac:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8010eae:	69b8      	ldr	r0, [r7, #24]
 8010eb0:	f000 f906 	bl	80110c0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8010eb4:	4b1e      	ldr	r3, [pc, #120]	@ (8010f30 <pvPortMalloc+0x198>)
 8010eb6:	681a      	ldr	r2, [r3, #0]
 8010eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010eba:	685b      	ldr	r3, [r3, #4]
 8010ebc:	1ad3      	subs	r3, r2, r3
 8010ebe:	4a1c      	ldr	r2, [pc, #112]	@ (8010f30 <pvPortMalloc+0x198>)
 8010ec0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8010ec2:	4b1b      	ldr	r3, [pc, #108]	@ (8010f30 <pvPortMalloc+0x198>)
 8010ec4:	681a      	ldr	r2, [r3, #0]
 8010ec6:	4b1c      	ldr	r3, [pc, #112]	@ (8010f38 <pvPortMalloc+0x1a0>)
 8010ec8:	681b      	ldr	r3, [r3, #0]
 8010eca:	429a      	cmp	r2, r3
 8010ecc:	d203      	bcs.n	8010ed6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8010ece:	4b18      	ldr	r3, [pc, #96]	@ (8010f30 <pvPortMalloc+0x198>)
 8010ed0:	681b      	ldr	r3, [r3, #0]
 8010ed2:	4a19      	ldr	r2, [pc, #100]	@ (8010f38 <pvPortMalloc+0x1a0>)
 8010ed4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8010ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ed8:	685a      	ldr	r2, [r3, #4]
 8010eda:	4b14      	ldr	r3, [pc, #80]	@ (8010f2c <pvPortMalloc+0x194>)
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	431a      	orrs	r2, r3
 8010ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ee2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ee6:	2200      	movs	r2, #0
 8010ee8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010eea:	f7fe fd93 	bl	800fa14 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8010eee:	69fb      	ldr	r3, [r7, #28]
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d101      	bne.n	8010ef8 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8010ef4:	f7ef fb34 	bl	8000560 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8010ef8:	69fb      	ldr	r3, [r7, #28]
 8010efa:	f003 0307 	and.w	r3, r3, #7
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d00d      	beq.n	8010f1e <pvPortMalloc+0x186>
	__asm volatile
 8010f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f06:	b672      	cpsid	i
 8010f08:	f383 8811 	msr	BASEPRI, r3
 8010f0c:	f3bf 8f6f 	isb	sy
 8010f10:	f3bf 8f4f 	dsb	sy
 8010f14:	b662      	cpsie	i
 8010f16:	60fb      	str	r3, [r7, #12]
}
 8010f18:	bf00      	nop
 8010f1a:	bf00      	nop
 8010f1c:	e7fd      	b.n	8010f1a <pvPortMalloc+0x182>
	return pvReturn;
 8010f1e:	69fb      	ldr	r3, [r7, #28]
}
 8010f20:	4618      	mov	r0, r3
 8010f22:	3728      	adds	r7, #40	@ 0x28
 8010f24:	46bd      	mov	sp, r7
 8010f26:	bd80      	pop	{r7, pc}
 8010f28:	2000a6a0 	.word	0x2000a6a0
 8010f2c:	2000a6ac 	.word	0x2000a6ac
 8010f30:	2000a6a4 	.word	0x2000a6a4
 8010f34:	2000a698 	.word	0x2000a698
 8010f38:	2000a6a8 	.word	0x2000a6a8

08010f3c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010f3c:	b580      	push	{r7, lr}
 8010f3e:	b086      	sub	sp, #24
 8010f40:	af00      	add	r7, sp, #0
 8010f42:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d04e      	beq.n	8010fec <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010f4e:	2308      	movs	r3, #8
 8010f50:	425b      	negs	r3, r3
 8010f52:	697a      	ldr	r2, [r7, #20]
 8010f54:	4413      	add	r3, r2
 8010f56:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010f58:	697b      	ldr	r3, [r7, #20]
 8010f5a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010f5c:	693b      	ldr	r3, [r7, #16]
 8010f5e:	685a      	ldr	r2, [r3, #4]
 8010f60:	4b24      	ldr	r3, [pc, #144]	@ (8010ff4 <vPortFree+0xb8>)
 8010f62:	681b      	ldr	r3, [r3, #0]
 8010f64:	4013      	ands	r3, r2
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	d10d      	bne.n	8010f86 <vPortFree+0x4a>
	__asm volatile
 8010f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f6e:	b672      	cpsid	i
 8010f70:	f383 8811 	msr	BASEPRI, r3
 8010f74:	f3bf 8f6f 	isb	sy
 8010f78:	f3bf 8f4f 	dsb	sy
 8010f7c:	b662      	cpsie	i
 8010f7e:	60fb      	str	r3, [r7, #12]
}
 8010f80:	bf00      	nop
 8010f82:	bf00      	nop
 8010f84:	e7fd      	b.n	8010f82 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010f86:	693b      	ldr	r3, [r7, #16]
 8010f88:	681b      	ldr	r3, [r3, #0]
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d00d      	beq.n	8010faa <vPortFree+0x6e>
	__asm volatile
 8010f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f92:	b672      	cpsid	i
 8010f94:	f383 8811 	msr	BASEPRI, r3
 8010f98:	f3bf 8f6f 	isb	sy
 8010f9c:	f3bf 8f4f 	dsb	sy
 8010fa0:	b662      	cpsie	i
 8010fa2:	60bb      	str	r3, [r7, #8]
}
 8010fa4:	bf00      	nop
 8010fa6:	bf00      	nop
 8010fa8:	e7fd      	b.n	8010fa6 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8010faa:	693b      	ldr	r3, [r7, #16]
 8010fac:	685a      	ldr	r2, [r3, #4]
 8010fae:	4b11      	ldr	r3, [pc, #68]	@ (8010ff4 <vPortFree+0xb8>)
 8010fb0:	681b      	ldr	r3, [r3, #0]
 8010fb2:	4013      	ands	r3, r2
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	d019      	beq.n	8010fec <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8010fb8:	693b      	ldr	r3, [r7, #16]
 8010fba:	681b      	ldr	r3, [r3, #0]
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d115      	bne.n	8010fec <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010fc0:	693b      	ldr	r3, [r7, #16]
 8010fc2:	685a      	ldr	r2, [r3, #4]
 8010fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8010ff4 <vPortFree+0xb8>)
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	43db      	mvns	r3, r3
 8010fca:	401a      	ands	r2, r3
 8010fcc:	693b      	ldr	r3, [r7, #16]
 8010fce:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8010fd0:	f7fe fd12 	bl	800f9f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8010fd4:	693b      	ldr	r3, [r7, #16]
 8010fd6:	685a      	ldr	r2, [r3, #4]
 8010fd8:	4b07      	ldr	r3, [pc, #28]	@ (8010ff8 <vPortFree+0xbc>)
 8010fda:	681b      	ldr	r3, [r3, #0]
 8010fdc:	4413      	add	r3, r2
 8010fde:	4a06      	ldr	r2, [pc, #24]	@ (8010ff8 <vPortFree+0xbc>)
 8010fe0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8010fe2:	6938      	ldr	r0, [r7, #16]
 8010fe4:	f000 f86c 	bl	80110c0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8010fe8:	f7fe fd14 	bl	800fa14 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8010fec:	bf00      	nop
 8010fee:	3718      	adds	r7, #24
 8010ff0:	46bd      	mov	sp, r7
 8010ff2:	bd80      	pop	{r7, pc}
 8010ff4:	2000a6ac 	.word	0x2000a6ac
 8010ff8:	2000a6a4 	.word	0x2000a6a4

08010ffc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010ffc:	b480      	push	{r7}
 8010ffe:	b085      	sub	sp, #20
 8011000:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011002:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011006:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011008:	4b27      	ldr	r3, [pc, #156]	@ (80110a8 <prvHeapInit+0xac>)
 801100a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801100c:	68fb      	ldr	r3, [r7, #12]
 801100e:	f003 0307 	and.w	r3, r3, #7
 8011012:	2b00      	cmp	r3, #0
 8011014:	d00c      	beq.n	8011030 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	3307      	adds	r3, #7
 801101a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	f023 0307 	bic.w	r3, r3, #7
 8011022:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011024:	68ba      	ldr	r2, [r7, #8]
 8011026:	68fb      	ldr	r3, [r7, #12]
 8011028:	1ad3      	subs	r3, r2, r3
 801102a:	4a1f      	ldr	r2, [pc, #124]	@ (80110a8 <prvHeapInit+0xac>)
 801102c:	4413      	add	r3, r2
 801102e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011030:	68fb      	ldr	r3, [r7, #12]
 8011032:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011034:	4a1d      	ldr	r2, [pc, #116]	@ (80110ac <prvHeapInit+0xb0>)
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801103a:	4b1c      	ldr	r3, [pc, #112]	@ (80110ac <prvHeapInit+0xb0>)
 801103c:	2200      	movs	r2, #0
 801103e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	68ba      	ldr	r2, [r7, #8]
 8011044:	4413      	add	r3, r2
 8011046:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011048:	2208      	movs	r2, #8
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	1a9b      	subs	r3, r3, r2
 801104e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011050:	68fb      	ldr	r3, [r7, #12]
 8011052:	f023 0307 	bic.w	r3, r3, #7
 8011056:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011058:	68fb      	ldr	r3, [r7, #12]
 801105a:	4a15      	ldr	r2, [pc, #84]	@ (80110b0 <prvHeapInit+0xb4>)
 801105c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801105e:	4b14      	ldr	r3, [pc, #80]	@ (80110b0 <prvHeapInit+0xb4>)
 8011060:	681b      	ldr	r3, [r3, #0]
 8011062:	2200      	movs	r2, #0
 8011064:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011066:	4b12      	ldr	r3, [pc, #72]	@ (80110b0 <prvHeapInit+0xb4>)
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	2200      	movs	r2, #0
 801106c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011072:	683b      	ldr	r3, [r7, #0]
 8011074:	68fa      	ldr	r2, [r7, #12]
 8011076:	1ad2      	subs	r2, r2, r3
 8011078:	683b      	ldr	r3, [r7, #0]
 801107a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801107c:	4b0c      	ldr	r3, [pc, #48]	@ (80110b0 <prvHeapInit+0xb4>)
 801107e:	681a      	ldr	r2, [r3, #0]
 8011080:	683b      	ldr	r3, [r7, #0]
 8011082:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011084:	683b      	ldr	r3, [r7, #0]
 8011086:	685b      	ldr	r3, [r3, #4]
 8011088:	4a0a      	ldr	r2, [pc, #40]	@ (80110b4 <prvHeapInit+0xb8>)
 801108a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801108c:	683b      	ldr	r3, [r7, #0]
 801108e:	685b      	ldr	r3, [r3, #4]
 8011090:	4a09      	ldr	r2, [pc, #36]	@ (80110b8 <prvHeapInit+0xbc>)
 8011092:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011094:	4b09      	ldr	r3, [pc, #36]	@ (80110bc <prvHeapInit+0xc0>)
 8011096:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801109a:	601a      	str	r2, [r3, #0]
}
 801109c:	bf00      	nop
 801109e:	3714      	adds	r7, #20
 80110a0:	46bd      	mov	sp, r7
 80110a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110a6:	4770      	bx	lr
 80110a8:	20002698 	.word	0x20002698
 80110ac:	2000a698 	.word	0x2000a698
 80110b0:	2000a6a0 	.word	0x2000a6a0
 80110b4:	2000a6a8 	.word	0x2000a6a8
 80110b8:	2000a6a4 	.word	0x2000a6a4
 80110bc:	2000a6ac 	.word	0x2000a6ac

080110c0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80110c0:	b480      	push	{r7}
 80110c2:	b085      	sub	sp, #20
 80110c4:	af00      	add	r7, sp, #0
 80110c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80110c8:	4b28      	ldr	r3, [pc, #160]	@ (801116c <prvInsertBlockIntoFreeList+0xac>)
 80110ca:	60fb      	str	r3, [r7, #12]
 80110cc:	e002      	b.n	80110d4 <prvInsertBlockIntoFreeList+0x14>
 80110ce:	68fb      	ldr	r3, [r7, #12]
 80110d0:	681b      	ldr	r3, [r3, #0]
 80110d2:	60fb      	str	r3, [r7, #12]
 80110d4:	68fb      	ldr	r3, [r7, #12]
 80110d6:	681b      	ldr	r3, [r3, #0]
 80110d8:	687a      	ldr	r2, [r7, #4]
 80110da:	429a      	cmp	r2, r3
 80110dc:	d8f7      	bhi.n	80110ce <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80110de:	68fb      	ldr	r3, [r7, #12]
 80110e0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80110e2:	68fb      	ldr	r3, [r7, #12]
 80110e4:	685b      	ldr	r3, [r3, #4]
 80110e6:	68ba      	ldr	r2, [r7, #8]
 80110e8:	4413      	add	r3, r2
 80110ea:	687a      	ldr	r2, [r7, #4]
 80110ec:	429a      	cmp	r2, r3
 80110ee:	d108      	bne.n	8011102 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80110f0:	68fb      	ldr	r3, [r7, #12]
 80110f2:	685a      	ldr	r2, [r3, #4]
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	685b      	ldr	r3, [r3, #4]
 80110f8:	441a      	add	r2, r3
 80110fa:	68fb      	ldr	r3, [r7, #12]
 80110fc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80110fe:	68fb      	ldr	r3, [r7, #12]
 8011100:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	685b      	ldr	r3, [r3, #4]
 801110a:	68ba      	ldr	r2, [r7, #8]
 801110c:	441a      	add	r2, r3
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	681b      	ldr	r3, [r3, #0]
 8011112:	429a      	cmp	r2, r3
 8011114:	d118      	bne.n	8011148 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011116:	68fb      	ldr	r3, [r7, #12]
 8011118:	681a      	ldr	r2, [r3, #0]
 801111a:	4b15      	ldr	r3, [pc, #84]	@ (8011170 <prvInsertBlockIntoFreeList+0xb0>)
 801111c:	681b      	ldr	r3, [r3, #0]
 801111e:	429a      	cmp	r2, r3
 8011120:	d00d      	beq.n	801113e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	685a      	ldr	r2, [r3, #4]
 8011126:	68fb      	ldr	r3, [r7, #12]
 8011128:	681b      	ldr	r3, [r3, #0]
 801112a:	685b      	ldr	r3, [r3, #4]
 801112c:	441a      	add	r2, r3
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011132:	68fb      	ldr	r3, [r7, #12]
 8011134:	681b      	ldr	r3, [r3, #0]
 8011136:	681a      	ldr	r2, [r3, #0]
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	601a      	str	r2, [r3, #0]
 801113c:	e008      	b.n	8011150 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801113e:	4b0c      	ldr	r3, [pc, #48]	@ (8011170 <prvInsertBlockIntoFreeList+0xb0>)
 8011140:	681a      	ldr	r2, [r3, #0]
 8011142:	687b      	ldr	r3, [r7, #4]
 8011144:	601a      	str	r2, [r3, #0]
 8011146:	e003      	b.n	8011150 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	681a      	ldr	r2, [r3, #0]
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011150:	68fa      	ldr	r2, [r7, #12]
 8011152:	687b      	ldr	r3, [r7, #4]
 8011154:	429a      	cmp	r2, r3
 8011156:	d002      	beq.n	801115e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011158:	68fb      	ldr	r3, [r7, #12]
 801115a:	687a      	ldr	r2, [r7, #4]
 801115c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801115e:	bf00      	nop
 8011160:	3714      	adds	r7, #20
 8011162:	46bd      	mov	sp, r7
 8011164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011168:	4770      	bx	lr
 801116a:	bf00      	nop
 801116c:	2000a698 	.word	0x2000a698
 8011170:	2000a6a0 	.word	0x2000a6a0

08011174 <memset>:
 8011174:	4402      	add	r2, r0
 8011176:	4603      	mov	r3, r0
 8011178:	4293      	cmp	r3, r2
 801117a:	d100      	bne.n	801117e <memset+0xa>
 801117c:	4770      	bx	lr
 801117e:	f803 1b01 	strb.w	r1, [r3], #1
 8011182:	e7f9      	b.n	8011178 <memset+0x4>

08011184 <__libc_init_array>:
 8011184:	b570      	push	{r4, r5, r6, lr}
 8011186:	4d0d      	ldr	r5, [pc, #52]	@ (80111bc <__libc_init_array+0x38>)
 8011188:	4c0d      	ldr	r4, [pc, #52]	@ (80111c0 <__libc_init_array+0x3c>)
 801118a:	1b64      	subs	r4, r4, r5
 801118c:	10a4      	asrs	r4, r4, #2
 801118e:	2600      	movs	r6, #0
 8011190:	42a6      	cmp	r6, r4
 8011192:	d109      	bne.n	80111a8 <__libc_init_array+0x24>
 8011194:	4d0b      	ldr	r5, [pc, #44]	@ (80111c4 <__libc_init_array+0x40>)
 8011196:	4c0c      	ldr	r4, [pc, #48]	@ (80111c8 <__libc_init_array+0x44>)
 8011198:	f000 f826 	bl	80111e8 <_init>
 801119c:	1b64      	subs	r4, r4, r5
 801119e:	10a4      	asrs	r4, r4, #2
 80111a0:	2600      	movs	r6, #0
 80111a2:	42a6      	cmp	r6, r4
 80111a4:	d105      	bne.n	80111b2 <__libc_init_array+0x2e>
 80111a6:	bd70      	pop	{r4, r5, r6, pc}
 80111a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80111ac:	4798      	blx	r3
 80111ae:	3601      	adds	r6, #1
 80111b0:	e7ee      	b.n	8011190 <__libc_init_array+0xc>
 80111b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80111b6:	4798      	blx	r3
 80111b8:	3601      	adds	r6, #1
 80111ba:	e7f2      	b.n	80111a2 <__libc_init_array+0x1e>
 80111bc:	080112a0 	.word	0x080112a0
 80111c0:	080112a0 	.word	0x080112a0
 80111c4:	080112a0 	.word	0x080112a0
 80111c8:	080112a4 	.word	0x080112a4

080111cc <memcpy>:
 80111cc:	440a      	add	r2, r1
 80111ce:	4291      	cmp	r1, r2
 80111d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80111d4:	d100      	bne.n	80111d8 <memcpy+0xc>
 80111d6:	4770      	bx	lr
 80111d8:	b510      	push	{r4, lr}
 80111da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80111de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80111e2:	4291      	cmp	r1, r2
 80111e4:	d1f9      	bne.n	80111da <memcpy+0xe>
 80111e6:	bd10      	pop	{r4, pc}

080111e8 <_init>:
 80111e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111ea:	bf00      	nop
 80111ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80111ee:	bc08      	pop	{r3}
 80111f0:	469e      	mov	lr, r3
 80111f2:	4770      	bx	lr

080111f4 <_fini>:
 80111f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111f6:	bf00      	nop
 80111f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80111fa:	bc08      	pop	{r3}
 80111fc:	469e      	mov	lr, r3
 80111fe:	4770      	bx	lr
