// Generated by SKALP compiler
// Module: main

module Mux4to1 (
input wire [7:0] a,
input wire [7:0] b,
input wire [7:0] c,
input wire [7:0] d,
input wire [1:0] sel
);

endmodule

