//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Tue Sep 25 05:59:53 2012 (1348577993)
// Cuda compilation tools, release 5.0, V0.2.1221
//

.version 3.1
.target sm_30
.address_size 32

	.file	1 "C:/Users/cdm/AppData/Local/Temp/tmpxft_00002100_00000000-8_bitcoinminercuda.cpp3.i"
	.file	2 "C:\\My Projects\\bitcoin\\3rdParty\\rpcminer-mod\\bin/bitcoinminercuda.cu"
	.file	3 "C:/Program Files (x86)/NVIDIA GPU Computing Toolkit/CUDA/v5.0/nvvm/ci_include.h"
	.file	4 "c:\\program files (x86)\\nvidia gpu computing toolkit\\cuda\\v5.0\\include\\sm_11_atomic_functions.h"
// __cuda_local_var_162026_39_non_const_canExit has been demoted
// __cuda_local_var_162053_38_non_const_AH has been demoted
// __cuda_local_var_162054_38_non_const_AH2 has been demoted

.visible .entry cuda_process(
	.param .u32 cuda_process_param_0,
	.param .u32 cuda_process_param_1,
	.param .u32 cuda_process_param_2,
	.param .u32 cuda_process_param_3
)
{
	.reg .pred 	%p<8>;
	.reg .s32 	%r<4018>;
	// demoted variable
	.shared .align 4 .u32 __cuda_local_var_162026_39_non_const_canExit;
	// demoted variable
	.shared .align 4 .b8 __cuda_local_var_162053_38_non_const_AH[32];
	// demoted variable
	.shared .align 4 .b8 __cuda_local_var_162054_38_non_const_AH2[32];

	ld.param.u32 	%r21, [cuda_process_param_0];
	ld.param.u32 	%r18, [cuda_process_param_1];
	ld.param.u32 	%r19, [cuda_process_param_2];
	ld.param.u32 	%r20, [cuda_process_param_3];
	cvta.to.global.u32 	%r1, %r21;
	cvta.to.global.u32 	%r2, %r18;
	.loc 2 31 1
	mov.u32 	%r3, %tid.x;
	setp.ne.s32 	%p2, %r3, 0;
	@%p2 bra 	BB0_2;

	.loc 2 32 1
	ld.global.u32 	%r22, [%r2];
	st.shared.u32 	[__cuda_local_var_162026_39_non_const_canExit], %r22;

BB0_2:
	.loc 2 33 1
	bar.sync 	0;
	.loc 2 35 1
	ld.shared.u32 	%r23, [__cuda_local_var_162026_39_non_const_canExit];
	setp.ne.s32 	%p3, %r23, 0;
	@%p3 bra 	BB0_10;

	.loc 2 40 1
	mov.u32 	%r24, %ctaid.x;
	mov.u32 	%r25, %ntid.x;
	mad.lo.s32 	%r26, %r25, %r24, %r3;
	.loc 2 41 1
	shl.b32 	%r27, %r26, %r20;
	ld.global.u32 	%r28, [%r1+44];
	add.s32 	%r4, %r27, %r28;
	.loc 2 49 1
	ld.global.u32 	%r5, [%r1+32];
	.loc 2 50 1
	ld.global.u32 	%r6, [%r1+36];
	.loc 2 51 1
	ld.global.u32 	%r7, [%r1+40];
	.loc 2 59 1
	setp.gt.u32 	%p4, %r3, 7;
	@%p4 bra 	BB0_5;

	.loc 2 61 1
	shl.b32 	%r29, %r3, 2;
	add.s32 	%r30, %r1, %r29;
	mov.u32 	%r31, __cuda_local_var_162053_38_non_const_AH;
	add.s32 	%r32, %r31, %r29;
	ld.global.u32 	%r33, [%r30];
	st.shared.u32 	[%r32], %r33;
	mov.u32 	%r34, __cuda_local_var_162054_38_non_const_AH2;
	add.s32 	%r35, %r34, %r29;
	st.shared.u32 	[%r35], %r33;

BB0_5:
	setp.eq.s32 	%p1, %r3, 0;
	.loc 2 63 1
	bar.sync 	0;
	.loc 2 64 1
	@!%p1 bra 	BB0_7;
	bra.uni 	BB0_6;

BB0_6:
	.loc 2 66 1
	ld.shared.u32 	%r36, [__cuda_local_var_162053_38_non_const_AH+28];
	ld.shared.u32 	%r37, [__cuda_local_var_162053_38_non_const_AH+16];
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r37, 26;
	shr.b32 	%rhs, %r37, 6;
	add.u32 	%r38, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r37, 21;
	shr.b32 	%rhs, %r37, 11;
	add.u32 	%r39, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r37, 7;
	shr.b32 	%rhs, %r37, 25;
	add.u32 	%r40, %lhs, %rhs;
	}
	xor.b32  	%r41, %r39, %r40;
	xor.b32  	%r42, %r41, %r38;
	ld.shared.u32 	%r43, [__cuda_local_var_162053_38_non_const_AH+20];
	ld.shared.u32 	%r44, [__cuda_local_var_162053_38_non_const_AH+24];
	xor.b32  	%r45, %r43, %r44;
	and.b32  	%r46, %r45, %r37;
	xor.b32  	%r47, %r46, %r44;
	add.s32 	%r48, %r5, %r36;
	add.s32 	%r49, %r48, %r42;
	add.s32 	%r50, %r49, %r47;
	add.s32 	%r51, %r50, 1116352408;
	ld.shared.u32 	%r52, [__cuda_local_var_162053_38_non_const_AH];
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r52, 30;
	shr.b32 	%rhs, %r52, 2;
	add.u32 	%r53, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r52, 19;
	shr.b32 	%rhs, %r52, 13;
	add.u32 	%r54, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r52, 10;
	shr.b32 	%rhs, %r52, 22;
	add.u32 	%r55, %lhs, %rhs;
	}
	xor.b32  	%r56, %r54, %r55;
	xor.b32  	%r57, %r56, %r53;
	ld.shared.u32 	%r58, [__cuda_local_var_162053_38_non_const_AH+4];
	and.b32  	%r59, %r58, %r52;
	or.b32  	%r60, %r58, %r52;
	ld.shared.u32 	%r61, [__cuda_local_var_162053_38_non_const_AH+8];
	and.b32  	%r62, %r61, %r60;
	or.b32  	%r63, %r62, %r59;
	ld.shared.u32 	%r64, [__cuda_local_var_162053_38_non_const_AH+12];
	add.s32 	%r65, %r64, %r51;
	st.shared.u32 	[__cuda_local_var_162053_38_non_const_AH+12], %r65;
	add.s32 	%r66, %r63, %r51;
	add.s32 	%r67, %r66, %r57;
	st.shared.u32 	[__cuda_local_var_162053_38_non_const_AH+28], %r67;
	.loc 2 67 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r65, 26;
	shr.b32 	%rhs, %r65, 6;
	add.u32 	%r68, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r65, 21;
	shr.b32 	%rhs, %r65, 11;
	add.u32 	%r69, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r65, 7;
	shr.b32 	%rhs, %r65, 25;
	add.u32 	%r70, %lhs, %rhs;
	}
	xor.b32  	%r71, %r69, %r70;
	xor.b32  	%r72, %r71, %r68;
	xor.b32  	%r73, %r37, %r43;
	and.b32  	%r74, %r73, %r65;
	xor.b32  	%r75, %r74, %r43;
	add.s32 	%r76, %r6, %r44;
	add.s32 	%r77, %r76, %r72;
	add.s32 	%r78, %r77, %r75;
	add.s32 	%r79, %r78, 1899447441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r67, 30;
	shr.b32 	%rhs, %r67, 2;
	add.u32 	%r80, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r67, 19;
	shr.b32 	%rhs, %r67, 13;
	add.u32 	%r81, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r67, 10;
	shr.b32 	%rhs, %r67, 22;
	add.u32 	%r82, %lhs, %rhs;
	}
	xor.b32  	%r83, %r81, %r82;
	xor.b32  	%r84, %r83, %r80;
	and.b32  	%r85, %r52, %r67;
	or.b32  	%r86, %r52, %r67;
	and.b32  	%r87, %r58, %r86;
	or.b32  	%r88, %r87, %r85;
	add.s32 	%r89, %r79, %r61;
	st.shared.u32 	[__cuda_local_var_162053_38_non_const_AH+8], %r89;
	add.s32 	%r90, %r79, %r84;
	add.s32 	%r91, %r90, %r88;
	st.shared.u32 	[__cuda_local_var_162053_38_non_const_AH+24], %r91;
	.loc 2 68 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r89, 26;
	shr.b32 	%rhs, %r89, 6;
	add.u32 	%r92, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r89, 21;
	shr.b32 	%rhs, %r89, 11;
	add.u32 	%r93, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r89, 7;
	shr.b32 	%rhs, %r89, 25;
	add.u32 	%r94, %lhs, %rhs;
	}
	xor.b32  	%r95, %r93, %r94;
	xor.b32  	%r96, %r95, %r92;
	xor.b32  	%r97, %r65, %r37;
	and.b32  	%r98, %r97, %r89;
	xor.b32  	%r99, %r98, %r37;
	add.s32 	%r100, %r7, %r43;
	add.s32 	%r101, %r100, %r96;
	add.s32 	%r102, %r101, %r99;
	add.s32 	%r103, %r102, -1245643825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r91, 30;
	shr.b32 	%rhs, %r91, 2;
	add.u32 	%r104, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r91, 19;
	shr.b32 	%rhs, %r91, 13;
	add.u32 	%r105, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r91, 10;
	shr.b32 	%rhs, %r91, 22;
	add.u32 	%r106, %lhs, %rhs;
	}
	xor.b32  	%r107, %r105, %r106;
	xor.b32  	%r108, %r107, %r104;
	and.b32  	%r109, %r67, %r91;
	or.b32  	%r110, %r67, %r91;
	and.b32  	%r111, %r52, %r110;
	or.b32  	%r112, %r111, %r109;
	add.s32 	%r113, %r103, %r58;
	st.shared.u32 	[__cuda_local_var_162053_38_non_const_AH+4], %r113;
	add.s32 	%r114, %r103, %r108;
	add.s32 	%r115, %r114, %r112;
	st.shared.u32 	[__cuda_local_var_162053_38_non_const_AH+20], %r115;

BB0_7:
	.loc 2 70 1
	bar.sync 	0;
	.loc 2 119 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 25;
	shr.b32 	%rhs, %r6, 7;
	add.u32 	%r117, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 14;
	shr.b32 	%rhs, %r6, 18;
	add.u32 	%r118, %lhs, %rhs;
	}
	shr.u32 	%r119, %r6, 3;
	xor.b32  	%r120, %r118, %r119;
	xor.b32  	%r121, %r120, %r117;
	add.s32 	%r8, %r121, %r5;
	.loc 2 120 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7, 25;
	shr.b32 	%rhs, %r7, 7;
	add.u32 	%r122, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7, 14;
	shr.b32 	%rhs, %r7, 18;
	add.u32 	%r123, %lhs, %rhs;
	}
	shr.u32 	%r124, %r7, 3;
	xor.b32  	%r125, %r123, %r124;
	xor.b32  	%r126, %r125, %r122;
	add.s32 	%r127, %r6, %r126;
	add.s32 	%r9, %r127, 17825792;
	add.s32 	%r10, %r127, -254916730;
	.loc 2 121 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8, 15;
	shr.b32 	%rhs, %r8, 17;
	add.u32 	%r128, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8, 13;
	shr.b32 	%rhs, %r8, 19;
	add.u32 	%r129, %lhs, %rhs;
	}
	shr.u32 	%r130, %r8, 10;
	xor.b32  	%r131, %r129, %r130;
	xor.b32  	%r132, %r131, %r128;
	add.s32 	%r11, %r132, %r7;
	.loc 2 122 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9, 15;
	shr.b32 	%rhs, %r9, 17;
	add.u32 	%r133, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9, 13;
	shr.b32 	%rhs, %r9, 19;
	add.u32 	%r134, %lhs, %rhs;
	}
	shr.u32 	%r135, %r9, 10;
	xor.b32  	%r136, %r134, %r135;
	xor.b32  	%r137, %r136, %r133;
	add.s32 	%r12, %r137, 285220864;
	.loc 2 134 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8, 25;
	shr.b32 	%rhs, %r8, 7;
	add.u32 	%r138, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8, 14;
	shr.b32 	%rhs, %r8, 18;
	add.u32 	%r139, %lhs, %rhs;
	}
	shr.u32 	%r140, %r8, 3;
	xor.b32  	%r141, %r139, %r140;
	xor.b32  	%r142, %r141, %r138;
	add.s32 	%r13, %r142, 640;
	.loc 2 135 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9, 25;
	shr.b32 	%rhs, %r9, 7;
	add.u32 	%r143, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9, 14;
	shr.b32 	%rhs, %r9, 18;
	add.u32 	%r144, %lhs, %rhs;
	}
	shr.u32 	%r145, %r9, 3;
	xor.b32  	%r146, %r144, %r145;
	xor.b32  	%r147, %r146, %r143;
	add.s32 	%r14, %r147, %r8;
	mov.u32 	%r4017, 0;

BB0_8:
	.loc 2 77 1
	setp.ge.u32 	%p5, %r4017, %r19;
	@%p5 bra 	BB0_10;

	.loc 2 75 1
	ld.global.u32 	%r149, [%r2];
	setp.eq.s32 	%p6, %r149, 0;
	@%p6 bra 	BB0_11;

BB0_10:
	.loc 2 279 2
	ret;

BB0_11:
	.loc 2 77 1
	ld.shared.u32 	%r150, [__cuda_local_var_162053_38_non_const_AH];
	.loc 2 78 1
	ld.shared.u32 	%r151, [__cuda_local_var_162053_38_non_const_AH+4];
	.loc 2 106 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r151, 26;
	shr.b32 	%rhs, %r151, 6;
	add.u32 	%r152, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r151, 21;
	shr.b32 	%rhs, %r151, 11;
	add.u32 	%r153, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r151, 7;
	shr.b32 	%rhs, %r151, 25;
	add.u32 	%r154, %lhs, %rhs;
	}
	xor.b32  	%r155, %r153, %r154;
	xor.b32  	%r156, %r155, %r152;
	.loc 2 80 1
	ld.shared.u32 	%r157, [__cuda_local_var_162053_38_non_const_AH+12];
	.loc 2 79 1
	ld.shared.u32 	%r158, [__cuda_local_var_162053_38_non_const_AH+8];
	.loc 2 106 1
	xor.b32  	%r159, %r157, %r158;
	and.b32  	%r160, %r159, %r151;
	xor.b32  	%r161, %r160, %r157;
	.loc 2 89 1
	add.s32 	%r16, %r4017, %r4;
	.loc 2 81 1
	ld.shared.u32 	%r162, [__cuda_local_var_162053_38_non_const_AH+16];
	.loc 2 106 1
	add.s32 	%r163, %r16, %r162;
	add.s32 	%r164, %r163, %r156;
	add.s32 	%r165, %r164, %r161;
	add.s32 	%r166, %r165, -373957723;
	.loc 2 82 1
	ld.shared.u32 	%r167, [__cuda_local_var_162053_38_non_const_AH+20];
	.loc 2 106 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r167, 30;
	shr.b32 	%rhs, %r167, 2;
	add.u32 	%r168, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r167, 19;
	shr.b32 	%rhs, %r167, 13;
	add.u32 	%r169, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r167, 10;
	shr.b32 	%rhs, %r167, 22;
	add.u32 	%r170, %lhs, %rhs;
	}
	xor.b32  	%r171, %r169, %r170;
	xor.b32  	%r172, %r171, %r168;
	.loc 2 83 1
	ld.shared.u32 	%r173, [__cuda_local_var_162053_38_non_const_AH+24];
	.loc 2 106 1
	and.b32  	%r174, %r173, %r167;
	or.b32  	%r175, %r173, %r167;
	.loc 2 84 1
	ld.shared.u32 	%r176, [__cuda_local_var_162053_38_non_const_AH+28];
	.loc 2 106 1
	and.b32  	%r177, %r176, %r175;
	or.b32  	%r178, %r177, %r174;
	add.s32 	%r179, %r166, %r150;
	add.s32 	%r180, %r178, %r166;
	add.s32 	%r181, %r180, %r172;
	.loc 2 107 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r179, 26;
	shr.b32 	%rhs, %r179, 6;
	add.u32 	%r182, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r179, 21;
	shr.b32 	%rhs, %r179, 11;
	add.u32 	%r183, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r179, 7;
	shr.b32 	%rhs, %r179, 25;
	add.u32 	%r184, %lhs, %rhs;
	}
	xor.b32  	%r185, %r183, %r184;
	xor.b32  	%r186, %r185, %r182;
	xor.b32  	%r187, %r158, %r151;
	and.b32  	%r188, %r179, %r187;
	xor.b32  	%r189, %r188, %r158;
	add.s32 	%r190, %r157, %r189;
	add.s32 	%r191, %r190, %r186;
	add.s32 	%r192, %r191, -1185496485;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r181, 30;
	shr.b32 	%rhs, %r181, 2;
	add.u32 	%r193, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r181, 19;
	shr.b32 	%rhs, %r181, 13;
	add.u32 	%r194, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r181, 10;
	shr.b32 	%rhs, %r181, 22;
	add.u32 	%r195, %lhs, %rhs;
	}
	xor.b32  	%r196, %r194, %r195;
	xor.b32  	%r197, %r196, %r193;
	and.b32  	%r198, %r181, %r167;
	or.b32  	%r199, %r181, %r167;
	and.b32  	%r200, %r199, %r173;
	or.b32  	%r201, %r200, %r198;
	add.s32 	%r202, %r192, %r176;
	add.s32 	%r203, %r201, %r192;
	add.s32 	%r204, %r203, %r197;
	.loc 2 108 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r202, 26;
	shr.b32 	%rhs, %r202, 6;
	add.u32 	%r205, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r202, 21;
	shr.b32 	%rhs, %r202, 11;
	add.u32 	%r206, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r202, 7;
	shr.b32 	%rhs, %r202, 25;
	add.u32 	%r207, %lhs, %rhs;
	}
	xor.b32  	%r208, %r206, %r207;
	xor.b32  	%r209, %r208, %r205;
	xor.b32  	%r210, %r179, %r151;
	and.b32  	%r211, %r202, %r210;
	xor.b32  	%r212, %r211, %r151;
	add.s32 	%r213, %r158, %r212;
	add.s32 	%r214, %r213, %r209;
	add.s32 	%r215, %r214, 1508970993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r204, 30;
	shr.b32 	%rhs, %r204, 2;
	add.u32 	%r216, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r204, 19;
	shr.b32 	%rhs, %r204, 13;
	add.u32 	%r217, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r204, 10;
	shr.b32 	%rhs, %r204, 22;
	add.u32 	%r218, %lhs, %rhs;
	}
	xor.b32  	%r219, %r217, %r218;
	xor.b32  	%r220, %r219, %r216;
	and.b32  	%r221, %r204, %r181;
	or.b32  	%r222, %r204, %r181;
	and.b32  	%r223, %r222, %r167;
	or.b32  	%r224, %r223, %r221;
	add.s32 	%r225, %r215, %r173;
	add.s32 	%r226, %r224, %r215;
	add.s32 	%r227, %r226, %r220;
	.loc 2 109 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r225, 26;
	shr.b32 	%rhs, %r225, 6;
	add.u32 	%r228, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r225, 21;
	shr.b32 	%rhs, %r225, 11;
	add.u32 	%r229, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r225, 7;
	shr.b32 	%rhs, %r225, 25;
	add.u32 	%r230, %lhs, %rhs;
	}
	xor.b32  	%r231, %r229, %r230;
	xor.b32  	%r232, %r231, %r228;
	xor.b32  	%r233, %r202, %r179;
	and.b32  	%r234, %r225, %r233;
	xor.b32  	%r235, %r234, %r179;
	add.s32 	%r236, %r151, %r235;
	add.s32 	%r237, %r236, %r232;
	add.s32 	%r238, %r237, -1841331548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r227, 30;
	shr.b32 	%rhs, %r227, 2;
	add.u32 	%r239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r227, 19;
	shr.b32 	%rhs, %r227, 13;
	add.u32 	%r240, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r227, 10;
	shr.b32 	%rhs, %r227, 22;
	add.u32 	%r241, %lhs, %rhs;
	}
	xor.b32  	%r242, %r240, %r241;
	xor.b32  	%r243, %r242, %r239;
	and.b32  	%r244, %r227, %r204;
	or.b32  	%r245, %r227, %r204;
	and.b32  	%r246, %r245, %r181;
	or.b32  	%r247, %r246, %r244;
	add.s32 	%r248, %r238, %r167;
	add.s32 	%r249, %r238, %r247;
	add.s32 	%r250, %r249, %r243;
	.loc 2 110 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r248, 26;
	shr.b32 	%rhs, %r248, 6;
	add.u32 	%r251, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r248, 21;
	shr.b32 	%rhs, %r248, 11;
	add.u32 	%r252, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r248, 7;
	shr.b32 	%rhs, %r248, 25;
	add.u32 	%r253, %lhs, %rhs;
	}
	xor.b32  	%r254, %r252, %r253;
	xor.b32  	%r255, %r254, %r251;
	xor.b32  	%r256, %r225, %r202;
	and.b32  	%r257, %r248, %r256;
	xor.b32  	%r258, %r257, %r202;
	add.s32 	%r259, %r179, %r258;
	add.s32 	%r260, %r259, %r255;
	add.s32 	%r261, %r260, -1424204075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r250, 30;
	shr.b32 	%rhs, %r250, 2;
	add.u32 	%r262, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r250, 19;
	shr.b32 	%rhs, %r250, 13;
	add.u32 	%r263, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r250, 10;
	shr.b32 	%rhs, %r250, 22;
	add.u32 	%r264, %lhs, %rhs;
	}
	xor.b32  	%r265, %r263, %r264;
	xor.b32  	%r266, %r265, %r262;
	and.b32  	%r267, %r250, %r227;
	or.b32  	%r268, %r250, %r227;
	and.b32  	%r269, %r268, %r204;
	or.b32  	%r270, %r269, %r267;
	add.s32 	%r271, %r261, %r181;
	add.s32 	%r272, %r261, %r270;
	add.s32 	%r273, %r272, %r266;
	.loc 2 111 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r271, 26;
	shr.b32 	%rhs, %r271, 6;
	add.u32 	%r274, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r271, 21;
	shr.b32 	%rhs, %r271, 11;
	add.u32 	%r275, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r271, 7;
	shr.b32 	%rhs, %r271, 25;
	add.u32 	%r276, %lhs, %rhs;
	}
	xor.b32  	%r277, %r275, %r276;
	xor.b32  	%r278, %r277, %r274;
	xor.b32  	%r279, %r248, %r225;
	and.b32  	%r280, %r271, %r279;
	xor.b32  	%r281, %r280, %r225;
	add.s32 	%r282, %r202, %r281;
	add.s32 	%r283, %r282, %r278;
	add.s32 	%r284, %r283, -670586216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r273, 30;
	shr.b32 	%rhs, %r273, 2;
	add.u32 	%r285, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r273, 19;
	shr.b32 	%rhs, %r273, 13;
	add.u32 	%r286, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r273, 10;
	shr.b32 	%rhs, %r273, 22;
	add.u32 	%r287, %lhs, %rhs;
	}
	xor.b32  	%r288, %r286, %r287;
	xor.b32  	%r289, %r288, %r285;
	and.b32  	%r290, %r273, %r250;
	or.b32  	%r291, %r273, %r250;
	and.b32  	%r292, %r291, %r227;
	or.b32  	%r293, %r292, %r290;
	add.s32 	%r294, %r284, %r204;
	add.s32 	%r295, %r284, %r293;
	add.s32 	%r296, %r295, %r289;
	.loc 2 112 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 26;
	shr.b32 	%rhs, %r294, 6;
	add.u32 	%r297, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 21;
	shr.b32 	%rhs, %r294, 11;
	add.u32 	%r298, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 7;
	shr.b32 	%rhs, %r294, 25;
	add.u32 	%r299, %lhs, %rhs;
	}
	xor.b32  	%r300, %r298, %r299;
	xor.b32  	%r301, %r300, %r297;
	xor.b32  	%r302, %r271, %r248;
	and.b32  	%r303, %r294, %r302;
	xor.b32  	%r304, %r303, %r248;
	add.s32 	%r305, %r225, %r304;
	add.s32 	%r306, %r305, %r301;
	add.s32 	%r307, %r306, 310598401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r296, 30;
	shr.b32 	%rhs, %r296, 2;
	add.u32 	%r308, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r296, 19;
	shr.b32 	%rhs, %r296, 13;
	add.u32 	%r309, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r296, 10;
	shr.b32 	%rhs, %r296, 22;
	add.u32 	%r310, %lhs, %rhs;
	}
	xor.b32  	%r311, %r309, %r310;
	xor.b32  	%r312, %r311, %r308;
	and.b32  	%r313, %r296, %r273;
	or.b32  	%r314, %r296, %r273;
	and.b32  	%r315, %r314, %r250;
	or.b32  	%r316, %r315, %r313;
	add.s32 	%r317, %r307, %r227;
	add.s32 	%r318, %r307, %r316;
	add.s32 	%r319, %r318, %r312;
	.loc 2 113 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r317, 26;
	shr.b32 	%rhs, %r317, 6;
	add.u32 	%r320, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r317, 21;
	shr.b32 	%rhs, %r317, 11;
	add.u32 	%r321, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r317, 7;
	shr.b32 	%rhs, %r317, 25;
	add.u32 	%r322, %lhs, %rhs;
	}
	xor.b32  	%r323, %r321, %r322;
	xor.b32  	%r324, %r323, %r320;
	xor.b32  	%r325, %r294, %r271;
	and.b32  	%r326, %r317, %r325;
	xor.b32  	%r327, %r326, %r271;
	add.s32 	%r328, %r248, %r327;
	add.s32 	%r329, %r328, %r324;
	add.s32 	%r330, %r329, 607225278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r319, 30;
	shr.b32 	%rhs, %r319, 2;
	add.u32 	%r331, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r319, 19;
	shr.b32 	%rhs, %r319, 13;
	add.u32 	%r332, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r319, 10;
	shr.b32 	%rhs, %r319, 22;
	add.u32 	%r333, %lhs, %rhs;
	}
	xor.b32  	%r334, %r332, %r333;
	xor.b32  	%r335, %r334, %r331;
	and.b32  	%r336, %r319, %r296;
	or.b32  	%r337, %r319, %r296;
	and.b32  	%r338, %r337, %r273;
	or.b32  	%r339, %r338, %r336;
	add.s32 	%r340, %r330, %r250;
	add.s32 	%r341, %r330, %r339;
	add.s32 	%r342, %r341, %r335;
	.loc 2 114 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r340, 26;
	shr.b32 	%rhs, %r340, 6;
	add.u32 	%r343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r340, 21;
	shr.b32 	%rhs, %r340, 11;
	add.u32 	%r344, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r340, 7;
	shr.b32 	%rhs, %r340, 25;
	add.u32 	%r345, %lhs, %rhs;
	}
	xor.b32  	%r346, %r344, %r345;
	xor.b32  	%r347, %r346, %r343;
	xor.b32  	%r348, %r317, %r294;
	and.b32  	%r349, %r340, %r348;
	xor.b32  	%r350, %r349, %r294;
	add.s32 	%r351, %r271, %r350;
	add.s32 	%r352, %r351, %r347;
	add.s32 	%r353, %r352, 1426881987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r342, 30;
	shr.b32 	%rhs, %r342, 2;
	add.u32 	%r354, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r342, 19;
	shr.b32 	%rhs, %r342, 13;
	add.u32 	%r355, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r342, 10;
	shr.b32 	%rhs, %r342, 22;
	add.u32 	%r356, %lhs, %rhs;
	}
	xor.b32  	%r357, %r355, %r356;
	xor.b32  	%r358, %r357, %r354;
	and.b32  	%r359, %r342, %r319;
	or.b32  	%r360, %r342, %r319;
	and.b32  	%r361, %r360, %r296;
	or.b32  	%r362, %r361, %r359;
	add.s32 	%r363, %r353, %r273;
	add.s32 	%r364, %r353, %r362;
	add.s32 	%r365, %r364, %r358;
	.loc 2 115 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r363, 26;
	shr.b32 	%rhs, %r363, 6;
	add.u32 	%r366, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r363, 21;
	shr.b32 	%rhs, %r363, 11;
	add.u32 	%r367, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r363, 7;
	shr.b32 	%rhs, %r363, 25;
	add.u32 	%r368, %lhs, %rhs;
	}
	xor.b32  	%r369, %r367, %r368;
	xor.b32  	%r370, %r369, %r366;
	xor.b32  	%r371, %r340, %r317;
	and.b32  	%r372, %r363, %r371;
	xor.b32  	%r373, %r372, %r317;
	add.s32 	%r374, %r294, %r373;
	add.s32 	%r375, %r374, %r370;
	add.s32 	%r376, %r375, 1925078388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r365, 30;
	shr.b32 	%rhs, %r365, 2;
	add.u32 	%r377, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r365, 19;
	shr.b32 	%rhs, %r365, 13;
	add.u32 	%r378, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r365, 10;
	shr.b32 	%rhs, %r365, 22;
	add.u32 	%r379, %lhs, %rhs;
	}
	xor.b32  	%r380, %r378, %r379;
	xor.b32  	%r381, %r380, %r377;
	and.b32  	%r382, %r365, %r342;
	or.b32  	%r383, %r365, %r342;
	and.b32  	%r384, %r383, %r319;
	or.b32  	%r385, %r384, %r382;
	add.s32 	%r386, %r376, %r296;
	add.s32 	%r387, %r376, %r385;
	add.s32 	%r388, %r387, %r381;
	.loc 2 116 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r386, 26;
	shr.b32 	%rhs, %r386, 6;
	add.u32 	%r389, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r386, 21;
	shr.b32 	%rhs, %r386, 11;
	add.u32 	%r390, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r386, 7;
	shr.b32 	%rhs, %r386, 25;
	add.u32 	%r391, %lhs, %rhs;
	}
	xor.b32  	%r392, %r390, %r391;
	xor.b32  	%r393, %r392, %r389;
	xor.b32  	%r394, %r363, %r340;
	and.b32  	%r395, %r386, %r394;
	xor.b32  	%r396, %r395, %r340;
	add.s32 	%r397, %r317, %r396;
	add.s32 	%r398, %r397, %r393;
	add.s32 	%r399, %r398, -2132889090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r388, 30;
	shr.b32 	%rhs, %r388, 2;
	add.u32 	%r400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r388, 19;
	shr.b32 	%rhs, %r388, 13;
	add.u32 	%r401, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r388, 10;
	shr.b32 	%rhs, %r388, 22;
	add.u32 	%r402, %lhs, %rhs;
	}
	xor.b32  	%r403, %r401, %r402;
	xor.b32  	%r404, %r403, %r400;
	and.b32  	%r405, %r388, %r365;
	or.b32  	%r406, %r388, %r365;
	and.b32  	%r407, %r406, %r342;
	or.b32  	%r408, %r407, %r405;
	add.s32 	%r409, %r399, %r319;
	add.s32 	%r410, %r399, %r408;
	add.s32 	%r411, %r410, %r404;
	.loc 2 117 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r409, 26;
	shr.b32 	%rhs, %r409, 6;
	add.u32 	%r412, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r409, 21;
	shr.b32 	%rhs, %r409, 11;
	add.u32 	%r413, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r409, 7;
	shr.b32 	%rhs, %r409, 25;
	add.u32 	%r414, %lhs, %rhs;
	}
	xor.b32  	%r415, %r413, %r414;
	xor.b32  	%r416, %r415, %r412;
	xor.b32  	%r417, %r386, %r363;
	and.b32  	%r418, %r409, %r417;
	xor.b32  	%r419, %r418, %r363;
	add.s32 	%r420, %r340, %r419;
	add.s32 	%r421, %r420, %r416;
	add.s32 	%r422, %r421, -1680079193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 30;
	shr.b32 	%rhs, %r411, 2;
	add.u32 	%r423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 19;
	shr.b32 	%rhs, %r411, 13;
	add.u32 	%r424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 10;
	shr.b32 	%rhs, %r411, 22;
	add.u32 	%r425, %lhs, %rhs;
	}
	xor.b32  	%r426, %r424, %r425;
	xor.b32  	%r427, %r426, %r423;
	and.b32  	%r428, %r411, %r388;
	or.b32  	%r429, %r411, %r388;
	and.b32  	%r430, %r429, %r365;
	or.b32  	%r431, %r430, %r428;
	add.s32 	%r432, %r422, %r342;
	add.s32 	%r433, %r422, %r431;
	add.s32 	%r434, %r433, %r427;
	.loc 2 118 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r432, 26;
	shr.b32 	%rhs, %r432, 6;
	add.u32 	%r435, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r432, 21;
	shr.b32 	%rhs, %r432, 11;
	add.u32 	%r436, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r432, 7;
	shr.b32 	%rhs, %r432, 25;
	add.u32 	%r437, %lhs, %rhs;
	}
	xor.b32  	%r438, %r436, %r437;
	xor.b32  	%r439, %r438, %r435;
	xor.b32  	%r440, %r409, %r386;
	and.b32  	%r441, %r432, %r440;
	xor.b32  	%r442, %r441, %r386;
	add.s32 	%r443, %r363, %r442;
	add.s32 	%r444, %r443, %r439;
	add.s32 	%r445, %r444, -1046744076;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 30;
	shr.b32 	%rhs, %r434, 2;
	add.u32 	%r446, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 19;
	shr.b32 	%rhs, %r434, 13;
	add.u32 	%r447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 10;
	shr.b32 	%rhs, %r434, 22;
	add.u32 	%r448, %lhs, %rhs;
	}
	xor.b32  	%r449, %r447, %r448;
	xor.b32  	%r450, %r449, %r446;
	and.b32  	%r451, %r434, %r411;
	or.b32  	%r452, %r434, %r411;
	and.b32  	%r453, %r452, %r388;
	or.b32  	%r454, %r453, %r451;
	add.s32 	%r455, %r445, %r365;
	add.s32 	%r456, %r445, %r454;
	add.s32 	%r457, %r456, %r450;
	.loc 2 119 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r455, 26;
	shr.b32 	%rhs, %r455, 6;
	add.u32 	%r458, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r455, 21;
	shr.b32 	%rhs, %r455, 11;
	add.u32 	%r459, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r455, 7;
	shr.b32 	%rhs, %r455, 25;
	add.u32 	%r460, %lhs, %rhs;
	}
	xor.b32  	%r461, %r459, %r460;
	xor.b32  	%r462, %r461, %r458;
	xor.b32  	%r463, %r432, %r409;
	and.b32  	%r464, %r455, %r463;
	xor.b32  	%r465, %r464, %r409;
	add.s32 	%r466, %r8, %r386;
	add.s32 	%r467, %r466, %r465;
	add.s32 	%r468, %r467, %r462;
	add.s32 	%r469, %r468, -459576895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r457, 30;
	shr.b32 	%rhs, %r457, 2;
	add.u32 	%r470, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r457, 19;
	shr.b32 	%rhs, %r457, 13;
	add.u32 	%r471, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r457, 10;
	shr.b32 	%rhs, %r457, 22;
	add.u32 	%r472, %lhs, %rhs;
	}
	xor.b32  	%r473, %r471, %r472;
	xor.b32  	%r474, %r473, %r470;
	and.b32  	%r475, %r457, %r434;
	or.b32  	%r476, %r457, %r434;
	and.b32  	%r477, %r476, %r411;
	or.b32  	%r478, %r477, %r475;
	add.s32 	%r479, %r469, %r388;
	add.s32 	%r480, %r469, %r478;
	add.s32 	%r481, %r480, %r474;
	.loc 2 120 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r479, 26;
	shr.b32 	%rhs, %r479, 6;
	add.u32 	%r482, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r479, 21;
	shr.b32 	%rhs, %r479, 11;
	add.u32 	%r483, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r479, 7;
	shr.b32 	%rhs, %r479, 25;
	add.u32 	%r484, %lhs, %rhs;
	}
	xor.b32  	%r485, %r483, %r484;
	xor.b32  	%r486, %r485, %r482;
	xor.b32  	%r487, %r455, %r432;
	and.b32  	%r488, %r479, %r487;
	xor.b32  	%r489, %r488, %r432;
	add.s32 	%r490, %r10, %r409;
	add.s32 	%r491, %r490, %r489;
	add.s32 	%r492, %r491, %r486;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r481, 30;
	shr.b32 	%rhs, %r481, 2;
	add.u32 	%r493, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r481, 19;
	shr.b32 	%rhs, %r481, 13;
	add.u32 	%r494, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r481, 10;
	shr.b32 	%rhs, %r481, 22;
	add.u32 	%r495, %lhs, %rhs;
	}
	xor.b32  	%r496, %r494, %r495;
	xor.b32  	%r497, %r496, %r493;
	and.b32  	%r498, %r481, %r457;
	or.b32  	%r499, %r481, %r457;
	and.b32  	%r500, %r499, %r434;
	or.b32  	%r501, %r500, %r498;
	add.s32 	%r502, %r492, %r411;
	add.s32 	%r503, %r492, %r501;
	add.s32 	%r504, %r503, %r497;
	.loc 2 121 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r502, 26;
	shr.b32 	%rhs, %r502, 6;
	add.u32 	%r505, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r502, 21;
	shr.b32 	%rhs, %r502, 11;
	add.u32 	%r506, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r502, 7;
	shr.b32 	%rhs, %r502, 25;
	add.u32 	%r507, %lhs, %rhs;
	}
	xor.b32  	%r508, %r506, %r507;
	xor.b32  	%r509, %r508, %r505;
	xor.b32  	%r510, %r479, %r455;
	and.b32  	%r511, %r502, %r510;
	xor.b32  	%r512, %r511, %r455;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16, 25;
	shr.b32 	%rhs, %r16, 7;
	add.u32 	%r513, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16, 14;
	shr.b32 	%rhs, %r16, 18;
	add.u32 	%r514, %lhs, %rhs;
	}
	shr.u32 	%r515, %r16, 3;
	xor.b32  	%r516, %r514, %r515;
	xor.b32  	%r517, %r516, %r513;
	add.s32 	%r518, %r11, %r517;
	add.s32 	%r519, %r518, %r432;
	add.s32 	%r520, %r519, %r512;
	add.s32 	%r521, %r520, %r509;
	add.s32 	%r522, %r521, 264347078;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 30;
	shr.b32 	%rhs, %r504, 2;
	add.u32 	%r523, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 19;
	shr.b32 	%rhs, %r504, 13;
	add.u32 	%r524, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 10;
	shr.b32 	%rhs, %r504, 22;
	add.u32 	%r525, %lhs, %rhs;
	}
	xor.b32  	%r526, %r524, %r525;
	xor.b32  	%r527, %r526, %r523;
	and.b32  	%r528, %r504, %r481;
	or.b32  	%r529, %r504, %r481;
	and.b32  	%r530, %r529, %r457;
	or.b32  	%r531, %r530, %r528;
	add.s32 	%r532, %r522, %r434;
	add.s32 	%r533, %r522, %r531;
	add.s32 	%r534, %r533, %r527;
	.loc 2 122 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r532, 26;
	shr.b32 	%rhs, %r532, 6;
	add.u32 	%r535, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r532, 21;
	shr.b32 	%rhs, %r532, 11;
	add.u32 	%r536, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r532, 7;
	shr.b32 	%rhs, %r532, 25;
	add.u32 	%r537, %lhs, %rhs;
	}
	xor.b32  	%r538, %r536, %r537;
	xor.b32  	%r539, %r538, %r535;
	xor.b32  	%r540, %r502, %r479;
	and.b32  	%r541, %r532, %r540;
	xor.b32  	%r542, %r541, %r479;
	add.s32 	%r543, %r12, %r16;
	add.s32 	%r544, %r543, %r455;
	add.s32 	%r545, %r544, %r542;
	add.s32 	%r546, %r545, %r539;
	add.s32 	%r547, %r546, 604807628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r534, 30;
	shr.b32 	%rhs, %r534, 2;
	add.u32 	%r548, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r534, 19;
	shr.b32 	%rhs, %r534, 13;
	add.u32 	%r549, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r534, 10;
	shr.b32 	%rhs, %r534, 22;
	add.u32 	%r550, %lhs, %rhs;
	}
	xor.b32  	%r551, %r549, %r550;
	xor.b32  	%r552, %r551, %r548;
	and.b32  	%r553, %r534, %r504;
	or.b32  	%r554, %r534, %r504;
	and.b32  	%r555, %r554, %r481;
	or.b32  	%r556, %r555, %r553;
	add.s32 	%r557, %r547, %r457;
	add.s32 	%r558, %r547, %r556;
	add.s32 	%r559, %r558, %r552;
	.loc 2 123 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 26;
	shr.b32 	%rhs, %r557, 6;
	add.u32 	%r560, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 21;
	shr.b32 	%rhs, %r557, 11;
	add.u32 	%r561, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 7;
	shr.b32 	%rhs, %r557, 25;
	add.u32 	%r562, %lhs, %rhs;
	}
	xor.b32  	%r563, %r561, %r562;
	xor.b32  	%r564, %r563, %r560;
	xor.b32  	%r565, %r532, %r502;
	and.b32  	%r566, %r557, %r565;
	xor.b32  	%r567, %r566, %r502;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 15;
	shr.b32 	%rhs, %r518, 17;
	add.u32 	%r568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 13;
	shr.b32 	%rhs, %r518, 19;
	add.u32 	%r569, %lhs, %rhs;
	}
	shr.u32 	%r570, %r518, 10;
	or.b32  	%r571, %r570, -2147483648;
	xor.b32  	%r572, %r571, %r568;
	xor.b32  	%r573, %r572, %r569;
	add.s32 	%r574, %r573, %r479;
	add.s32 	%r575, %r574, %r567;
	add.s32 	%r576, %r575, %r564;
	add.s32 	%r577, %r576, 770255983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r559, 30;
	shr.b32 	%rhs, %r559, 2;
	add.u32 	%r578, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r559, 19;
	shr.b32 	%rhs, %r559, 13;
	add.u32 	%r579, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r559, 10;
	shr.b32 	%rhs, %r559, 22;
	add.u32 	%r580, %lhs, %rhs;
	}
	xor.b32  	%r581, %r579, %r580;
	xor.b32  	%r582, %r581, %r578;
	and.b32  	%r583, %r559, %r534;
	or.b32  	%r584, %r559, %r534;
	and.b32  	%r585, %r584, %r504;
	or.b32  	%r586, %r585, %r583;
	add.s32 	%r587, %r577, %r481;
	add.s32 	%r588, %r577, %r586;
	add.s32 	%r589, %r588, %r582;
	.loc 2 124 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 26;
	shr.b32 	%rhs, %r587, 6;
	add.u32 	%r590, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 21;
	shr.b32 	%rhs, %r587, 11;
	add.u32 	%r591, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 7;
	shr.b32 	%rhs, %r587, 25;
	add.u32 	%r592, %lhs, %rhs;
	}
	xor.b32  	%r593, %r591, %r592;
	xor.b32  	%r594, %r593, %r590;
	xor.b32  	%r595, %r557, %r532;
	and.b32  	%r596, %r587, %r595;
	xor.b32  	%r597, %r596, %r532;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r543, 15;
	shr.b32 	%rhs, %r543, 17;
	add.u32 	%r598, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r543, 13;
	shr.b32 	%rhs, %r543, 19;
	add.u32 	%r599, %lhs, %rhs;
	}
	shr.u32 	%r600, %r543, 10;
	xor.b32  	%r601, %r599, %r600;
	xor.b32  	%r602, %r601, %r598;
	add.s32 	%r603, %r602, %r502;
	add.s32 	%r604, %r603, %r597;
	add.s32 	%r605, %r604, %r594;
	add.s32 	%r606, %r605, 1249150122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r589, 30;
	shr.b32 	%rhs, %r589, 2;
	add.u32 	%r607, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r589, 19;
	shr.b32 	%rhs, %r589, 13;
	add.u32 	%r608, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r589, 10;
	shr.b32 	%rhs, %r589, 22;
	add.u32 	%r609, %lhs, %rhs;
	}
	xor.b32  	%r610, %r608, %r609;
	xor.b32  	%r611, %r610, %r607;
	and.b32  	%r612, %r589, %r559;
	or.b32  	%r613, %r589, %r559;
	and.b32  	%r614, %r613, %r534;
	or.b32  	%r615, %r614, %r612;
	add.s32 	%r616, %r606, %r504;
	add.s32 	%r617, %r606, %r615;
	add.s32 	%r618, %r617, %r611;
	.loc 2 125 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r616, 26;
	shr.b32 	%rhs, %r616, 6;
	add.u32 	%r619, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r616, 21;
	shr.b32 	%rhs, %r616, 11;
	add.u32 	%r620, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r616, 7;
	shr.b32 	%rhs, %r616, 25;
	add.u32 	%r621, %lhs, %rhs;
	}
	xor.b32  	%r622, %r620, %r621;
	xor.b32  	%r623, %r622, %r619;
	xor.b32  	%r624, %r587, %r557;
	and.b32  	%r625, %r616, %r624;
	xor.b32  	%r626, %r625, %r557;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r573, 15;
	shr.b32 	%rhs, %r573, 17;
	add.u32 	%r627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r573, 13;
	shr.b32 	%rhs, %r573, 19;
	add.u32 	%r628, %lhs, %rhs;
	}
	shr.u32 	%r629, %r573, 10;
	xor.b32  	%r630, %r628, %r629;
	xor.b32  	%r631, %r630, %r627;
	add.s32 	%r632, %r631, 640;
	add.s32 	%r633, %r631, %r532;
	add.s32 	%r634, %r633, %r626;
	add.s32 	%r635, %r634, %r623;
	add.s32 	%r636, %r635, 1555082332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 30;
	shr.b32 	%rhs, %r618, 2;
	add.u32 	%r637, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 19;
	shr.b32 	%rhs, %r618, 13;
	add.u32 	%r638, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 10;
	shr.b32 	%rhs, %r618, 22;
	add.u32 	%r639, %lhs, %rhs;
	}
	xor.b32  	%r640, %r638, %r639;
	xor.b32  	%r641, %r640, %r637;
	and.b32  	%r642, %r618, %r589;
	or.b32  	%r643, %r618, %r589;
	and.b32  	%r644, %r643, %r559;
	or.b32  	%r645, %r644, %r642;
	add.s32 	%r646, %r636, %r534;
	add.s32 	%r647, %r636, %r645;
	add.s32 	%r648, %r647, %r641;
	.loc 2 126 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r646, 26;
	shr.b32 	%rhs, %r646, 6;
	add.u32 	%r649, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r646, 21;
	shr.b32 	%rhs, %r646, 11;
	add.u32 	%r650, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r646, 7;
	shr.b32 	%rhs, %r646, 25;
	add.u32 	%r651, %lhs, %rhs;
	}
	xor.b32  	%r652, %r650, %r651;
	xor.b32  	%r653, %r652, %r649;
	xor.b32  	%r654, %r616, %r587;
	and.b32  	%r655, %r646, %r654;
	xor.b32  	%r656, %r655, %r587;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r602, 15;
	shr.b32 	%rhs, %r602, 17;
	add.u32 	%r657, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r602, 13;
	shr.b32 	%rhs, %r602, 19;
	add.u32 	%r658, %lhs, %rhs;
	}
	shr.u32 	%r659, %r602, 10;
	xor.b32  	%r660, %r658, %r659;
	xor.b32  	%r661, %r660, %r657;
	add.s32 	%r662, %r661, %r8;
	add.s32 	%r663, %r662, %r557;
	add.s32 	%r664, %r663, %r656;
	add.s32 	%r665, %r664, %r653;
	add.s32 	%r666, %r665, 1996064986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 30;
	shr.b32 	%rhs, %r648, 2;
	add.u32 	%r667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 19;
	shr.b32 	%rhs, %r648, 13;
	add.u32 	%r668, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 10;
	shr.b32 	%rhs, %r648, 22;
	add.u32 	%r669, %lhs, %rhs;
	}
	xor.b32  	%r670, %r668, %r669;
	xor.b32  	%r671, %r670, %r667;
	and.b32  	%r672, %r648, %r618;
	or.b32  	%r673, %r648, %r618;
	and.b32  	%r674, %r673, %r589;
	or.b32  	%r675, %r674, %r672;
	add.s32 	%r676, %r666, %r559;
	add.s32 	%r677, %r666, %r675;
	add.s32 	%r678, %r677, %r671;
	.loc 2 127 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r676, 26;
	shr.b32 	%rhs, %r676, 6;
	add.u32 	%r679, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r676, 21;
	shr.b32 	%rhs, %r676, 11;
	add.u32 	%r680, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r676, 7;
	shr.b32 	%rhs, %r676, 25;
	add.u32 	%r681, %lhs, %rhs;
	}
	xor.b32  	%r682, %r680, %r681;
	xor.b32  	%r683, %r682, %r679;
	xor.b32  	%r684, %r646, %r616;
	and.b32  	%r685, %r676, %r684;
	xor.b32  	%r686, %r685, %r616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r632, 15;
	shr.b32 	%rhs, %r632, 17;
	add.u32 	%r687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r632, 13;
	shr.b32 	%rhs, %r632, 19;
	add.u32 	%r688, %lhs, %rhs;
	}
	shr.u32 	%r689, %r632, 10;
	xor.b32  	%r690, %r688, %r689;
	xor.b32  	%r691, %r690, %r687;
	add.s32 	%r692, %r691, %r9;
	add.s32 	%r693, %r692, %r587;
	add.s32 	%r694, %r693, %r686;
	add.s32 	%r695, %r694, %r683;
	add.s32 	%r696, %r695, -1740746414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r678, 30;
	shr.b32 	%rhs, %r678, 2;
	add.u32 	%r697, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r678, 19;
	shr.b32 	%rhs, %r678, 13;
	add.u32 	%r698, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r678, 10;
	shr.b32 	%rhs, %r678, 22;
	add.u32 	%r699, %lhs, %rhs;
	}
	xor.b32  	%r700, %r698, %r699;
	xor.b32  	%r701, %r700, %r697;
	and.b32  	%r702, %r678, %r648;
	or.b32  	%r703, %r678, %r648;
	and.b32  	%r704, %r703, %r618;
	or.b32  	%r705, %r704, %r702;
	add.s32 	%r706, %r696, %r589;
	add.s32 	%r707, %r696, %r705;
	add.s32 	%r708, %r707, %r701;
	.loc 2 128 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r706, 26;
	shr.b32 	%rhs, %r706, 6;
	add.u32 	%r709, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r706, 21;
	shr.b32 	%rhs, %r706, 11;
	add.u32 	%r710, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r706, 7;
	shr.b32 	%rhs, %r706, 25;
	add.u32 	%r711, %lhs, %rhs;
	}
	xor.b32  	%r712, %r710, %r711;
	xor.b32  	%r713, %r712, %r709;
	xor.b32  	%r714, %r676, %r646;
	and.b32  	%r715, %r706, %r714;
	xor.b32  	%r716, %r715, %r646;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 15;
	shr.b32 	%rhs, %r662, 17;
	add.u32 	%r717, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 13;
	shr.b32 	%rhs, %r662, 19;
	add.u32 	%r718, %lhs, %rhs;
	}
	shr.u32 	%r719, %r662, 10;
	xor.b32  	%r720, %r718, %r719;
	xor.b32  	%r721, %r720, %r717;
	add.s32 	%r722, %r721, %r518;
	add.s32 	%r723, %r722, %r616;
	add.s32 	%r724, %r723, %r716;
	add.s32 	%r725, %r724, %r713;
	add.s32 	%r726, %r725, -1473132947;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r708, 30;
	shr.b32 	%rhs, %r708, 2;
	add.u32 	%r727, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r708, 19;
	shr.b32 	%rhs, %r708, 13;
	add.u32 	%r728, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r708, 10;
	shr.b32 	%rhs, %r708, 22;
	add.u32 	%r729, %lhs, %rhs;
	}
	xor.b32  	%r730, %r728, %r729;
	xor.b32  	%r731, %r730, %r727;
	and.b32  	%r732, %r708, %r678;
	or.b32  	%r733, %r708, %r678;
	and.b32  	%r734, %r733, %r648;
	or.b32  	%r735, %r734, %r732;
	add.s32 	%r736, %r726, %r618;
	add.s32 	%r737, %r726, %r735;
	add.s32 	%r738, %r737, %r731;
	.loc 2 129 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r736, 26;
	shr.b32 	%rhs, %r736, 6;
	add.u32 	%r739, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r736, 21;
	shr.b32 	%rhs, %r736, 11;
	add.u32 	%r740, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r736, 7;
	shr.b32 	%rhs, %r736, 25;
	add.u32 	%r741, %lhs, %rhs;
	}
	xor.b32  	%r742, %r740, %r741;
	xor.b32  	%r743, %r742, %r739;
	xor.b32  	%r744, %r706, %r676;
	and.b32  	%r745, %r736, %r744;
	xor.b32  	%r746, %r745, %r676;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 15;
	shr.b32 	%rhs, %r692, 17;
	add.u32 	%r747, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 13;
	shr.b32 	%rhs, %r692, 19;
	add.u32 	%r748, %lhs, %rhs;
	}
	shr.u32 	%r749, %r692, 10;
	xor.b32  	%r750, %r748, %r749;
	xor.b32  	%r751, %r750, %r747;
	add.s32 	%r752, %r751, %r543;
	add.s32 	%r753, %r752, %r646;
	add.s32 	%r754, %r753, %r746;
	add.s32 	%r755, %r754, %r743;
	add.s32 	%r756, %r755, -1341970488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r738, 30;
	shr.b32 	%rhs, %r738, 2;
	add.u32 	%r757, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r738, 19;
	shr.b32 	%rhs, %r738, 13;
	add.u32 	%r758, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r738, 10;
	shr.b32 	%rhs, %r738, 22;
	add.u32 	%r759, %lhs, %rhs;
	}
	xor.b32  	%r760, %r758, %r759;
	xor.b32  	%r761, %r760, %r757;
	and.b32  	%r762, %r738, %r708;
	or.b32  	%r763, %r738, %r708;
	and.b32  	%r764, %r763, %r678;
	or.b32  	%r765, %r764, %r762;
	add.s32 	%r766, %r756, %r648;
	add.s32 	%r767, %r756, %r765;
	add.s32 	%r768, %r767, %r761;
	.loc 2 130 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r766, 26;
	shr.b32 	%rhs, %r766, 6;
	add.u32 	%r769, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r766, 21;
	shr.b32 	%rhs, %r766, 11;
	add.u32 	%r770, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r766, 7;
	shr.b32 	%rhs, %r766, 25;
	add.u32 	%r771, %lhs, %rhs;
	}
	xor.b32  	%r772, %r770, %r771;
	xor.b32  	%r773, %r772, %r769;
	xor.b32  	%r774, %r736, %r706;
	and.b32  	%r775, %r766, %r774;
	xor.b32  	%r776, %r775, %r706;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r722, 15;
	shr.b32 	%rhs, %r722, 17;
	add.u32 	%r777, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r722, 13;
	shr.b32 	%rhs, %r722, 19;
	add.u32 	%r778, %lhs, %rhs;
	}
	shr.u32 	%r779, %r722, 10;
	xor.b32  	%r780, %r778, %r779;
	xor.b32  	%r781, %r780, %r777;
	add.s32 	%r782, %r781, %r573;
	add.s32 	%r783, %r782, %r676;
	add.s32 	%r784, %r783, %r776;
	add.s32 	%r785, %r784, %r773;
	add.s32 	%r786, %r785, -1084653625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r768, 30;
	shr.b32 	%rhs, %r768, 2;
	add.u32 	%r787, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r768, 19;
	shr.b32 	%rhs, %r768, 13;
	add.u32 	%r788, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r768, 10;
	shr.b32 	%rhs, %r768, 22;
	add.u32 	%r789, %lhs, %rhs;
	}
	xor.b32  	%r790, %r788, %r789;
	xor.b32  	%r791, %r790, %r787;
	and.b32  	%r792, %r768, %r738;
	or.b32  	%r793, %r768, %r738;
	and.b32  	%r794, %r793, %r708;
	or.b32  	%r795, %r794, %r792;
	add.s32 	%r796, %r786, %r678;
	add.s32 	%r797, %r786, %r795;
	add.s32 	%r798, %r797, %r791;
	.loc 2 131 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r796, 26;
	shr.b32 	%rhs, %r796, 6;
	add.u32 	%r799, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r796, 21;
	shr.b32 	%rhs, %r796, 11;
	add.u32 	%r800, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r796, 7;
	shr.b32 	%rhs, %r796, 25;
	add.u32 	%r801, %lhs, %rhs;
	}
	xor.b32  	%r802, %r800, %r801;
	xor.b32  	%r803, %r802, %r799;
	xor.b32  	%r804, %r766, %r736;
	and.b32  	%r805, %r796, %r804;
	xor.b32  	%r806, %r805, %r736;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 15;
	shr.b32 	%rhs, %r752, 17;
	add.u32 	%r807, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 13;
	shr.b32 	%rhs, %r752, 19;
	add.u32 	%r808, %lhs, %rhs;
	}
	shr.u32 	%r809, %r752, 10;
	xor.b32  	%r810, %r808, %r809;
	xor.b32  	%r811, %r810, %r807;
	add.s32 	%r812, %r811, %r602;
	add.s32 	%r813, %r812, %r706;
	add.s32 	%r814, %r813, %r806;
	add.s32 	%r815, %r814, %r803;
	add.s32 	%r816, %r815, -958395405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r798, 30;
	shr.b32 	%rhs, %r798, 2;
	add.u32 	%r817, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r798, 19;
	shr.b32 	%rhs, %r798, 13;
	add.u32 	%r818, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r798, 10;
	shr.b32 	%rhs, %r798, 22;
	add.u32 	%r819, %lhs, %rhs;
	}
	xor.b32  	%r820, %r818, %r819;
	xor.b32  	%r821, %r820, %r817;
	and.b32  	%r822, %r798, %r768;
	or.b32  	%r823, %r798, %r768;
	and.b32  	%r824, %r823, %r738;
	or.b32  	%r825, %r824, %r822;
	add.s32 	%r826, %r816, %r708;
	add.s32 	%r827, %r816, %r825;
	add.s32 	%r828, %r827, %r821;
	.loc 2 132 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r826, 26;
	shr.b32 	%rhs, %r826, 6;
	add.u32 	%r829, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r826, 21;
	shr.b32 	%rhs, %r826, 11;
	add.u32 	%r830, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r826, 7;
	shr.b32 	%rhs, %r826, 25;
	add.u32 	%r831, %lhs, %rhs;
	}
	xor.b32  	%r832, %r830, %r831;
	xor.b32  	%r833, %r832, %r829;
	xor.b32  	%r834, %r796, %r766;
	and.b32  	%r835, %r826, %r834;
	xor.b32  	%r836, %r835, %r766;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r782, 15;
	shr.b32 	%rhs, %r782, 17;
	add.u32 	%r837, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r782, 13;
	shr.b32 	%rhs, %r782, 19;
	add.u32 	%r838, %lhs, %rhs;
	}
	shr.u32 	%r839, %r782, 10;
	xor.b32  	%r840, %r838, %r839;
	xor.b32  	%r841, %r840, %r837;
	add.s32 	%r842, %r841, %r632;
	add.s32 	%r843, %r842, %r736;
	add.s32 	%r844, %r843, %r836;
	add.s32 	%r845, %r844, %r833;
	add.s32 	%r846, %r845, -710438585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r828, 30;
	shr.b32 	%rhs, %r828, 2;
	add.u32 	%r847, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r828, 19;
	shr.b32 	%rhs, %r828, 13;
	add.u32 	%r848, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r828, 10;
	shr.b32 	%rhs, %r828, 22;
	add.u32 	%r849, %lhs, %rhs;
	}
	xor.b32  	%r850, %r848, %r849;
	xor.b32  	%r851, %r850, %r847;
	and.b32  	%r852, %r828, %r798;
	or.b32  	%r853, %r828, %r798;
	and.b32  	%r854, %r853, %r768;
	or.b32  	%r855, %r854, %r852;
	add.s32 	%r856, %r846, %r738;
	add.s32 	%r857, %r846, %r855;
	add.s32 	%r858, %r857, %r851;
	.loc 2 133 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r856, 26;
	shr.b32 	%rhs, %r856, 6;
	add.u32 	%r859, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r856, 21;
	shr.b32 	%rhs, %r856, 11;
	add.u32 	%r860, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r856, 7;
	shr.b32 	%rhs, %r856, 25;
	add.u32 	%r861, %lhs, %rhs;
	}
	xor.b32  	%r862, %r860, %r861;
	xor.b32  	%r863, %r862, %r859;
	xor.b32  	%r864, %r826, %r796;
	and.b32  	%r865, %r856, %r864;
	xor.b32  	%r866, %r865, %r796;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r812, 15;
	shr.b32 	%rhs, %r812, 17;
	add.u32 	%r867, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r812, 13;
	shr.b32 	%rhs, %r812, 19;
	add.u32 	%r868, %lhs, %rhs;
	}
	shr.u32 	%r869, %r812, 10;
	xor.b32  	%r870, %r868, %r869;
	xor.b32  	%r871, %r870, %r867;
	add.s32 	%r872, %r662, %r871;
	add.s32 	%r873, %r872, 10485845;
	add.s32 	%r874, %r872, %r766;
	add.s32 	%r875, %r874, %r866;
	add.s32 	%r876, %r875, %r863;
	add.s32 	%r877, %r876, 124412838;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r858, 30;
	shr.b32 	%rhs, %r858, 2;
	add.u32 	%r878, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r858, 19;
	shr.b32 	%rhs, %r858, 13;
	add.u32 	%r879, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r858, 10;
	shr.b32 	%rhs, %r858, 22;
	add.u32 	%r880, %lhs, %rhs;
	}
	xor.b32  	%r881, %r879, %r880;
	xor.b32  	%r882, %r881, %r878;
	and.b32  	%r883, %r858, %r828;
	or.b32  	%r884, %r858, %r828;
	and.b32  	%r885, %r884, %r798;
	or.b32  	%r886, %r885, %r883;
	add.s32 	%r887, %r877, %r768;
	add.s32 	%r888, %r877, %r886;
	add.s32 	%r889, %r888, %r882;
	.loc 2 134 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r887, 26;
	shr.b32 	%rhs, %r887, 6;
	add.u32 	%r890, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r887, 21;
	shr.b32 	%rhs, %r887, 11;
	add.u32 	%r891, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r887, 7;
	shr.b32 	%rhs, %r887, 25;
	add.u32 	%r892, %lhs, %rhs;
	}
	xor.b32  	%r893, %r891, %r892;
	xor.b32  	%r894, %r893, %r890;
	xor.b32  	%r895, %r856, %r826;
	and.b32  	%r896, %r887, %r895;
	xor.b32  	%r897, %r896, %r826;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r842, 15;
	shr.b32 	%rhs, %r842, 17;
	add.u32 	%r898, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r842, 13;
	shr.b32 	%rhs, %r842, 19;
	add.u32 	%r899, %lhs, %rhs;
	}
	shr.u32 	%r900, %r842, 10;
	xor.b32  	%r901, %r899, %r900;
	xor.b32  	%r902, %r901, %r898;
	add.s32 	%r903, %r13, %r692;
	add.s32 	%r904, %r903, %r902;
	add.s32 	%r905, %r904, %r796;
	add.s32 	%r906, %r905, %r897;
	add.s32 	%r907, %r906, %r894;
	add.s32 	%r908, %r907, 338241895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r889, 30;
	shr.b32 	%rhs, %r889, 2;
	add.u32 	%r909, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r889, 19;
	shr.b32 	%rhs, %r889, 13;
	add.u32 	%r910, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r889, 10;
	shr.b32 	%rhs, %r889, 22;
	add.u32 	%r911, %lhs, %rhs;
	}
	xor.b32  	%r912, %r910, %r911;
	xor.b32  	%r913, %r912, %r909;
	and.b32  	%r914, %r889, %r858;
	or.b32  	%r915, %r889, %r858;
	and.b32  	%r916, %r915, %r828;
	or.b32  	%r917, %r916, %r914;
	add.s32 	%r918, %r908, %r798;
	add.s32 	%r919, %r908, %r917;
	add.s32 	%r920, %r919, %r913;
	.loc 2 135 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r918, 26;
	shr.b32 	%rhs, %r918, 6;
	add.u32 	%r921, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r918, 21;
	shr.b32 	%rhs, %r918, 11;
	add.u32 	%r922, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r918, 7;
	shr.b32 	%rhs, %r918, 25;
	add.u32 	%r923, %lhs, %rhs;
	}
	xor.b32  	%r924, %r922, %r923;
	xor.b32  	%r925, %r924, %r921;
	xor.b32  	%r926, %r887, %r856;
	and.b32  	%r927, %r918, %r926;
	xor.b32  	%r928, %r927, %r856;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r873, 15;
	shr.b32 	%rhs, %r873, 17;
	add.u32 	%r929, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r873, 13;
	shr.b32 	%rhs, %r873, 19;
	add.u32 	%r930, %lhs, %rhs;
	}
	shr.u32 	%r931, %r873, 10;
	xor.b32  	%r932, %r930, %r931;
	xor.b32  	%r933, %r932, %r929;
	add.s32 	%r934, %r14, %r722;
	add.s32 	%r935, %r934, %r933;
	add.s32 	%r936, %r935, %r826;
	add.s32 	%r937, %r936, %r928;
	add.s32 	%r938, %r937, %r925;
	add.s32 	%r939, %r938, 666307205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r920, 30;
	shr.b32 	%rhs, %r920, 2;
	add.u32 	%r940, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r920, 19;
	shr.b32 	%rhs, %r920, 13;
	add.u32 	%r941, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r920, 10;
	shr.b32 	%rhs, %r920, 22;
	add.u32 	%r942, %lhs, %rhs;
	}
	xor.b32  	%r943, %r941, %r942;
	xor.b32  	%r944, %r943, %r940;
	and.b32  	%r945, %r920, %r889;
	or.b32  	%r946, %r920, %r889;
	and.b32  	%r947, %r946, %r858;
	or.b32  	%r948, %r947, %r945;
	add.s32 	%r949, %r939, %r828;
	add.s32 	%r950, %r939, %r948;
	add.s32 	%r951, %r950, %r944;
	.loc 2 136 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r949, 26;
	shr.b32 	%rhs, %r949, 6;
	add.u32 	%r952, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r949, 21;
	shr.b32 	%rhs, %r949, 11;
	add.u32 	%r953, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r949, 7;
	shr.b32 	%rhs, %r949, 25;
	add.u32 	%r954, %lhs, %rhs;
	}
	xor.b32  	%r955, %r953, %r954;
	xor.b32  	%r956, %r955, %r952;
	xor.b32  	%r957, %r918, %r887;
	and.b32  	%r958, %r949, %r957;
	xor.b32  	%r959, %r958, %r887;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r904, 15;
	shr.b32 	%rhs, %r904, 17;
	add.u32 	%r960, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r904, 13;
	shr.b32 	%rhs, %r904, 19;
	add.u32 	%r961, %lhs, %rhs;
	}
	shr.u32 	%r962, %r904, 10;
	xor.b32  	%r963, %r961, %r962;
	xor.b32  	%r964, %r963, %r960;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 25;
	shr.b32 	%rhs, %r518, 7;
	add.u32 	%r965, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 14;
	shr.b32 	%rhs, %r518, 18;
	add.u32 	%r966, %lhs, %rhs;
	}
	shr.u32 	%r967, %r518, 3;
	xor.b32  	%r968, %r966, %r967;
	xor.b32  	%r969, %r968, %r965;
	add.s32 	%r970, %r969, %r9;
	add.s32 	%r971, %r970, %r752;
	add.s32 	%r972, %r971, %r964;
	add.s32 	%r973, %r972, %r856;
	add.s32 	%r974, %r973, %r959;
	add.s32 	%r975, %r974, %r956;
	add.s32 	%r976, %r975, 773529912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r951, 30;
	shr.b32 	%rhs, %r951, 2;
	add.u32 	%r977, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r951, 19;
	shr.b32 	%rhs, %r951, 13;
	add.u32 	%r978, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r951, 10;
	shr.b32 	%rhs, %r951, 22;
	add.u32 	%r979, %lhs, %rhs;
	}
	xor.b32  	%r980, %r978, %r979;
	xor.b32  	%r981, %r980, %r977;
	and.b32  	%r982, %r951, %r920;
	or.b32  	%r983, %r951, %r920;
	and.b32  	%r984, %r983, %r889;
	or.b32  	%r985, %r984, %r982;
	add.s32 	%r986, %r976, %r858;
	add.s32 	%r987, %r976, %r985;
	add.s32 	%r988, %r987, %r981;
	.loc 2 137 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r986, 26;
	shr.b32 	%rhs, %r986, 6;
	add.u32 	%r989, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r986, 21;
	shr.b32 	%rhs, %r986, 11;
	add.u32 	%r990, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r986, 7;
	shr.b32 	%rhs, %r986, 25;
	add.u32 	%r991, %lhs, %rhs;
	}
	xor.b32  	%r992, %r990, %r991;
	xor.b32  	%r993, %r992, %r989;
	xor.b32  	%r994, %r949, %r918;
	and.b32  	%r995, %r986, %r994;
	xor.b32  	%r996, %r995, %r918;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r935, 15;
	shr.b32 	%rhs, %r935, 17;
	add.u32 	%r997, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r935, 13;
	shr.b32 	%rhs, %r935, 19;
	add.u32 	%r998, %lhs, %rhs;
	}
	shr.u32 	%r999, %r935, 10;
	xor.b32  	%r1000, %r998, %r999;
	xor.b32  	%r1001, %r1000, %r997;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r543, 25;
	shr.b32 	%rhs, %r543, 7;
	add.u32 	%r1002, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r543, 14;
	shr.b32 	%rhs, %r543, 18;
	add.u32 	%r1003, %lhs, %rhs;
	}
	shr.u32 	%r1004, %r543, 3;
	xor.b32  	%r1005, %r1003, %r1004;
	xor.b32  	%r1006, %r1005, %r1002;
	add.s32 	%r1007, %r1006, %r518;
	add.s32 	%r1008, %r1007, %r782;
	add.s32 	%r1009, %r1008, %r1001;
	add.s32 	%r1010, %r1009, %r887;
	add.s32 	%r1011, %r1010, %r996;
	add.s32 	%r1012, %r1011, %r993;
	add.s32 	%r1013, %r1012, 1294757372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r988, 30;
	shr.b32 	%rhs, %r988, 2;
	add.u32 	%r1014, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r988, 19;
	shr.b32 	%rhs, %r988, 13;
	add.u32 	%r1015, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r988, 10;
	shr.b32 	%rhs, %r988, 22;
	add.u32 	%r1016, %lhs, %rhs;
	}
	xor.b32  	%r1017, %r1015, %r1016;
	xor.b32  	%r1018, %r1017, %r1014;
	and.b32  	%r1019, %r988, %r951;
	or.b32  	%r1020, %r988, %r951;
	and.b32  	%r1021, %r1020, %r920;
	or.b32  	%r1022, %r1021, %r1019;
	add.s32 	%r1023, %r1013, %r889;
	add.s32 	%r1024, %r1013, %r1022;
	add.s32 	%r1025, %r1024, %r1018;
	.loc 2 138 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1023, 26;
	shr.b32 	%rhs, %r1023, 6;
	add.u32 	%r1026, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1023, 21;
	shr.b32 	%rhs, %r1023, 11;
	add.u32 	%r1027, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1023, 7;
	shr.b32 	%rhs, %r1023, 25;
	add.u32 	%r1028, %lhs, %rhs;
	}
	xor.b32  	%r1029, %r1027, %r1028;
	xor.b32  	%r1030, %r1029, %r1026;
	xor.b32  	%r1031, %r986, %r949;
	and.b32  	%r1032, %r1023, %r1031;
	xor.b32  	%r1033, %r1032, %r949;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r972, 15;
	shr.b32 	%rhs, %r972, 17;
	add.u32 	%r1034, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r972, 13;
	shr.b32 	%rhs, %r972, 19;
	add.u32 	%r1035, %lhs, %rhs;
	}
	shr.u32 	%r1036, %r972, 10;
	xor.b32  	%r1037, %r1035, %r1036;
	xor.b32  	%r1038, %r1037, %r1034;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r573, 25;
	shr.b32 	%rhs, %r573, 7;
	add.u32 	%r1039, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r573, 14;
	shr.b32 	%rhs, %r573, 18;
	add.u32 	%r1040, %lhs, %rhs;
	}
	shr.u32 	%r1041, %r573, 3;
	xor.b32  	%r1042, %r1040, %r1041;
	xor.b32  	%r1043, %r1042, %r1039;
	add.s32 	%r1044, %r1043, %r543;
	add.s32 	%r1045, %r1044, %r812;
	add.s32 	%r1046, %r1045, %r1038;
	add.s32 	%r1047, %r1046, %r918;
	add.s32 	%r1048, %r1047, %r1033;
	add.s32 	%r1049, %r1048, %r1030;
	add.s32 	%r1050, %r1049, 1396182291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1025, 30;
	shr.b32 	%rhs, %r1025, 2;
	add.u32 	%r1051, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1025, 19;
	shr.b32 	%rhs, %r1025, 13;
	add.u32 	%r1052, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1025, 10;
	shr.b32 	%rhs, %r1025, 22;
	add.u32 	%r1053, %lhs, %rhs;
	}
	xor.b32  	%r1054, %r1052, %r1053;
	xor.b32  	%r1055, %r1054, %r1051;
	and.b32  	%r1056, %r1025, %r988;
	or.b32  	%r1057, %r1025, %r988;
	and.b32  	%r1058, %r1057, %r951;
	or.b32  	%r1059, %r1058, %r1056;
	add.s32 	%r1060, %r1050, %r920;
	add.s32 	%r1061, %r1050, %r1059;
	add.s32 	%r1062, %r1061, %r1055;
	.loc 2 139 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1060, 26;
	shr.b32 	%rhs, %r1060, 6;
	add.u32 	%r1063, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1060, 21;
	shr.b32 	%rhs, %r1060, 11;
	add.u32 	%r1064, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1060, 7;
	shr.b32 	%rhs, %r1060, 25;
	add.u32 	%r1065, %lhs, %rhs;
	}
	xor.b32  	%r1066, %r1064, %r1065;
	xor.b32  	%r1067, %r1066, %r1063;
	xor.b32  	%r1068, %r1023, %r986;
	and.b32  	%r1069, %r1060, %r1068;
	xor.b32  	%r1070, %r1069, %r986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1009, 15;
	shr.b32 	%rhs, %r1009, 17;
	add.u32 	%r1071, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1009, 13;
	shr.b32 	%rhs, %r1009, 19;
	add.u32 	%r1072, %lhs, %rhs;
	}
	shr.u32 	%r1073, %r1009, 10;
	xor.b32  	%r1074, %r1072, %r1073;
	xor.b32  	%r1075, %r1074, %r1071;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r602, 25;
	shr.b32 	%rhs, %r602, 7;
	add.u32 	%r1076, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r602, 14;
	shr.b32 	%rhs, %r602, 18;
	add.u32 	%r1077, %lhs, %rhs;
	}
	shr.u32 	%r1078, %r602, 3;
	xor.b32  	%r1079, %r1077, %r1078;
	xor.b32  	%r1080, %r1079, %r1076;
	add.s32 	%r1081, %r1080, %r573;
	add.s32 	%r1082, %r1081, %r842;
	add.s32 	%r1083, %r1082, %r1075;
	add.s32 	%r1084, %r1083, %r949;
	add.s32 	%r1085, %r1084, %r1070;
	add.s32 	%r1086, %r1085, %r1067;
	add.s32 	%r1087, %r1086, 1695183700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1062, 30;
	shr.b32 	%rhs, %r1062, 2;
	add.u32 	%r1088, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1062, 19;
	shr.b32 	%rhs, %r1062, 13;
	add.u32 	%r1089, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1062, 10;
	shr.b32 	%rhs, %r1062, 22;
	add.u32 	%r1090, %lhs, %rhs;
	}
	xor.b32  	%r1091, %r1089, %r1090;
	xor.b32  	%r1092, %r1091, %r1088;
	and.b32  	%r1093, %r1062, %r1025;
	or.b32  	%r1094, %r1062, %r1025;
	and.b32  	%r1095, %r1094, %r988;
	or.b32  	%r1096, %r1095, %r1093;
	add.s32 	%r1097, %r1087, %r951;
	add.s32 	%r1098, %r1087, %r1096;
	add.s32 	%r1099, %r1098, %r1092;
	.loc 2 140 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1097, 26;
	shr.b32 	%rhs, %r1097, 6;
	add.u32 	%r1100, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1097, 21;
	shr.b32 	%rhs, %r1097, 11;
	add.u32 	%r1101, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1097, 7;
	shr.b32 	%rhs, %r1097, 25;
	add.u32 	%r1102, %lhs, %rhs;
	}
	xor.b32  	%r1103, %r1101, %r1102;
	xor.b32  	%r1104, %r1103, %r1100;
	xor.b32  	%r1105, %r1060, %r1023;
	and.b32  	%r1106, %r1097, %r1105;
	xor.b32  	%r1107, %r1106, %r1023;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1046, 15;
	shr.b32 	%rhs, %r1046, 17;
	add.u32 	%r1108, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1046, 13;
	shr.b32 	%rhs, %r1046, 19;
	add.u32 	%r1109, %lhs, %rhs;
	}
	shr.u32 	%r1110, %r1046, 10;
	xor.b32  	%r1111, %r1109, %r1110;
	xor.b32  	%r1112, %r1111, %r1108;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r632, 25;
	shr.b32 	%rhs, %r632, 7;
	add.u32 	%r1113, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r632, 14;
	shr.b32 	%rhs, %r632, 18;
	add.u32 	%r1114, %lhs, %rhs;
	}
	shr.u32 	%r1115, %r632, 3;
	xor.b32  	%r1116, %r1114, %r1115;
	xor.b32  	%r1117, %r1116, %r1113;
	add.s32 	%r1118, %r1117, %r602;
	add.s32 	%r1119, %r1118, %r873;
	add.s32 	%r1120, %r1119, %r1112;
	add.s32 	%r1121, %r1120, %r986;
	add.s32 	%r1122, %r1121, %r1107;
	add.s32 	%r1123, %r1122, %r1104;
	add.s32 	%r1124, %r1123, 1986661051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1099, 30;
	shr.b32 	%rhs, %r1099, 2;
	add.u32 	%r1125, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1099, 19;
	shr.b32 	%rhs, %r1099, 13;
	add.u32 	%r1126, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1099, 10;
	shr.b32 	%rhs, %r1099, 22;
	add.u32 	%r1127, %lhs, %rhs;
	}
	xor.b32  	%r1128, %r1126, %r1127;
	xor.b32  	%r1129, %r1128, %r1125;
	and.b32  	%r1130, %r1099, %r1062;
	or.b32  	%r1131, %r1099, %r1062;
	and.b32  	%r1132, %r1131, %r1025;
	or.b32  	%r1133, %r1132, %r1130;
	add.s32 	%r1134, %r1124, %r988;
	add.s32 	%r1135, %r1124, %r1133;
	add.s32 	%r1136, %r1135, %r1129;
	.loc 2 141 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1134, 26;
	shr.b32 	%rhs, %r1134, 6;
	add.u32 	%r1137, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1134, 21;
	shr.b32 	%rhs, %r1134, 11;
	add.u32 	%r1138, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1134, 7;
	shr.b32 	%rhs, %r1134, 25;
	add.u32 	%r1139, %lhs, %rhs;
	}
	xor.b32  	%r1140, %r1138, %r1139;
	xor.b32  	%r1141, %r1140, %r1137;
	xor.b32  	%r1142, %r1097, %r1060;
	and.b32  	%r1143, %r1134, %r1142;
	xor.b32  	%r1144, %r1143, %r1060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1083, 15;
	shr.b32 	%rhs, %r1083, 17;
	add.u32 	%r1145, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1083, 13;
	shr.b32 	%rhs, %r1083, 19;
	add.u32 	%r1146, %lhs, %rhs;
	}
	shr.u32 	%r1147, %r1083, 10;
	xor.b32  	%r1148, %r1146, %r1147;
	xor.b32  	%r1149, %r1148, %r1145;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 25;
	shr.b32 	%rhs, %r662, 7;
	add.u32 	%r1150, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 14;
	shr.b32 	%rhs, %r662, 18;
	add.u32 	%r1151, %lhs, %rhs;
	}
	shr.u32 	%r1152, %r662, 3;
	xor.b32  	%r1153, %r1151, %r1152;
	xor.b32  	%r1154, %r1153, %r1150;
	add.s32 	%r1155, %r1154, %r632;
	add.s32 	%r1156, %r1155, %r904;
	add.s32 	%r1157, %r1156, %r1149;
	add.s32 	%r1158, %r1157, %r1023;
	add.s32 	%r1159, %r1158, %r1144;
	add.s32 	%r1160, %r1159, %r1141;
	add.s32 	%r1161, %r1160, -2117940946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1136, 30;
	shr.b32 	%rhs, %r1136, 2;
	add.u32 	%r1162, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1136, 19;
	shr.b32 	%rhs, %r1136, 13;
	add.u32 	%r1163, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1136, 10;
	shr.b32 	%rhs, %r1136, 22;
	add.u32 	%r1164, %lhs, %rhs;
	}
	xor.b32  	%r1165, %r1163, %r1164;
	xor.b32  	%r1166, %r1165, %r1162;
	and.b32  	%r1167, %r1136, %r1099;
	or.b32  	%r1168, %r1136, %r1099;
	and.b32  	%r1169, %r1168, %r1062;
	or.b32  	%r1170, %r1169, %r1167;
	add.s32 	%r1171, %r1161, %r1025;
	add.s32 	%r1172, %r1161, %r1170;
	add.s32 	%r1173, %r1172, %r1166;
	.loc 2 142 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1171, 26;
	shr.b32 	%rhs, %r1171, 6;
	add.u32 	%r1174, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1171, 21;
	shr.b32 	%rhs, %r1171, 11;
	add.u32 	%r1175, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1171, 7;
	shr.b32 	%rhs, %r1171, 25;
	add.u32 	%r1176, %lhs, %rhs;
	}
	xor.b32  	%r1177, %r1175, %r1176;
	xor.b32  	%r1178, %r1177, %r1174;
	xor.b32  	%r1179, %r1134, %r1097;
	and.b32  	%r1180, %r1171, %r1179;
	xor.b32  	%r1181, %r1180, %r1097;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1120, 15;
	shr.b32 	%rhs, %r1120, 17;
	add.u32 	%r1182, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1120, 13;
	shr.b32 	%rhs, %r1120, 19;
	add.u32 	%r1183, %lhs, %rhs;
	}
	shr.u32 	%r1184, %r1120, 10;
	xor.b32  	%r1185, %r1183, %r1184;
	xor.b32  	%r1186, %r1185, %r1182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 25;
	shr.b32 	%rhs, %r692, 7;
	add.u32 	%r1187, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 14;
	shr.b32 	%rhs, %r692, 18;
	add.u32 	%r1188, %lhs, %rhs;
	}
	shr.u32 	%r1189, %r692, 3;
	xor.b32  	%r1190, %r1188, %r1189;
	xor.b32  	%r1191, %r1190, %r1187;
	add.s32 	%r1192, %r1191, %r662;
	add.s32 	%r1193, %r1192, %r935;
	add.s32 	%r1194, %r1193, %r1186;
	add.s32 	%r1195, %r1194, %r1060;
	add.s32 	%r1196, %r1195, %r1181;
	add.s32 	%r1197, %r1196, %r1178;
	add.s32 	%r1198, %r1197, -1838011259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1173, 30;
	shr.b32 	%rhs, %r1173, 2;
	add.u32 	%r1199, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1173, 19;
	shr.b32 	%rhs, %r1173, 13;
	add.u32 	%r1200, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1173, 10;
	shr.b32 	%rhs, %r1173, 22;
	add.u32 	%r1201, %lhs, %rhs;
	}
	xor.b32  	%r1202, %r1200, %r1201;
	xor.b32  	%r1203, %r1202, %r1199;
	and.b32  	%r1204, %r1173, %r1136;
	or.b32  	%r1205, %r1173, %r1136;
	and.b32  	%r1206, %r1205, %r1099;
	or.b32  	%r1207, %r1206, %r1204;
	add.s32 	%r1208, %r1198, %r1062;
	add.s32 	%r1209, %r1198, %r1207;
	add.s32 	%r1210, %r1209, %r1203;
	.loc 2 143 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1208, 26;
	shr.b32 	%rhs, %r1208, 6;
	add.u32 	%r1211, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1208, 21;
	shr.b32 	%rhs, %r1208, 11;
	add.u32 	%r1212, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1208, 7;
	shr.b32 	%rhs, %r1208, 25;
	add.u32 	%r1213, %lhs, %rhs;
	}
	xor.b32  	%r1214, %r1212, %r1213;
	xor.b32  	%r1215, %r1214, %r1211;
	xor.b32  	%r1216, %r1171, %r1134;
	and.b32  	%r1217, %r1208, %r1216;
	xor.b32  	%r1218, %r1217, %r1134;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1157, 15;
	shr.b32 	%rhs, %r1157, 17;
	add.u32 	%r1219, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1157, 13;
	shr.b32 	%rhs, %r1157, 19;
	add.u32 	%r1220, %lhs, %rhs;
	}
	shr.u32 	%r1221, %r1157, 10;
	xor.b32  	%r1222, %r1220, %r1221;
	xor.b32  	%r1223, %r1222, %r1219;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r722, 25;
	shr.b32 	%rhs, %r722, 7;
	add.u32 	%r1224, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r722, 14;
	shr.b32 	%rhs, %r722, 18;
	add.u32 	%r1225, %lhs, %rhs;
	}
	shr.u32 	%r1226, %r722, 3;
	xor.b32  	%r1227, %r1225, %r1226;
	xor.b32  	%r1228, %r1227, %r1224;
	add.s32 	%r1229, %r1228, %r692;
	add.s32 	%r1230, %r1229, %r972;
	add.s32 	%r1231, %r1230, %r1223;
	add.s32 	%r1232, %r1231, %r1097;
	add.s32 	%r1233, %r1232, %r1218;
	add.s32 	%r1234, %r1233, %r1215;
	add.s32 	%r1235, %r1234, -1564481375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1210, 30;
	shr.b32 	%rhs, %r1210, 2;
	add.u32 	%r1236, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1210, 19;
	shr.b32 	%rhs, %r1210, 13;
	add.u32 	%r1237, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1210, 10;
	shr.b32 	%rhs, %r1210, 22;
	add.u32 	%r1238, %lhs, %rhs;
	}
	xor.b32  	%r1239, %r1237, %r1238;
	xor.b32  	%r1240, %r1239, %r1236;
	and.b32  	%r1241, %r1210, %r1173;
	or.b32  	%r1242, %r1210, %r1173;
	and.b32  	%r1243, %r1242, %r1136;
	or.b32  	%r1244, %r1243, %r1241;
	add.s32 	%r1245, %r1235, %r1099;
	add.s32 	%r1246, %r1235, %r1244;
	add.s32 	%r1247, %r1246, %r1240;
	.loc 2 144 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1245, 26;
	shr.b32 	%rhs, %r1245, 6;
	add.u32 	%r1248, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1245, 21;
	shr.b32 	%rhs, %r1245, 11;
	add.u32 	%r1249, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1245, 7;
	shr.b32 	%rhs, %r1245, 25;
	add.u32 	%r1250, %lhs, %rhs;
	}
	xor.b32  	%r1251, %r1249, %r1250;
	xor.b32  	%r1252, %r1251, %r1248;
	xor.b32  	%r1253, %r1208, %r1171;
	and.b32  	%r1254, %r1245, %r1253;
	xor.b32  	%r1255, %r1254, %r1171;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1194, 15;
	shr.b32 	%rhs, %r1194, 17;
	add.u32 	%r1256, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1194, 13;
	shr.b32 	%rhs, %r1194, 19;
	add.u32 	%r1257, %lhs, %rhs;
	}
	shr.u32 	%r1258, %r1194, 10;
	xor.b32  	%r1259, %r1257, %r1258;
	xor.b32  	%r1260, %r1259, %r1256;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 25;
	shr.b32 	%rhs, %r752, 7;
	add.u32 	%r1261, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 14;
	shr.b32 	%rhs, %r752, 18;
	add.u32 	%r1262, %lhs, %rhs;
	}
	shr.u32 	%r1263, %r752, 3;
	xor.b32  	%r1264, %r1262, %r1263;
	xor.b32  	%r1265, %r1264, %r1261;
	add.s32 	%r1266, %r1265, %r722;
	add.s32 	%r1267, %r1266, %r1009;
	add.s32 	%r1268, %r1267, %r1260;
	add.s32 	%r1269, %r1268, %r1134;
	add.s32 	%r1270, %r1269, %r1255;
	add.s32 	%r1271, %r1270, %r1252;
	add.s32 	%r1272, %r1271, -1474664885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1247, 30;
	shr.b32 	%rhs, %r1247, 2;
	add.u32 	%r1273, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1247, 19;
	shr.b32 	%rhs, %r1247, 13;
	add.u32 	%r1274, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1247, 10;
	shr.b32 	%rhs, %r1247, 22;
	add.u32 	%r1275, %lhs, %rhs;
	}
	xor.b32  	%r1276, %r1274, %r1275;
	xor.b32  	%r1277, %r1276, %r1273;
	and.b32  	%r1278, %r1247, %r1210;
	or.b32  	%r1279, %r1247, %r1210;
	and.b32  	%r1280, %r1279, %r1173;
	or.b32  	%r1281, %r1280, %r1278;
	add.s32 	%r1282, %r1272, %r1136;
	add.s32 	%r1283, %r1272, %r1281;
	add.s32 	%r1284, %r1283, %r1277;
	.loc 2 145 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1282, 26;
	shr.b32 	%rhs, %r1282, 6;
	add.u32 	%r1285, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1282, 21;
	shr.b32 	%rhs, %r1282, 11;
	add.u32 	%r1286, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1282, 7;
	shr.b32 	%rhs, %r1282, 25;
	add.u32 	%r1287, %lhs, %rhs;
	}
	xor.b32  	%r1288, %r1286, %r1287;
	xor.b32  	%r1289, %r1288, %r1285;
	xor.b32  	%r1290, %r1245, %r1208;
	and.b32  	%r1291, %r1282, %r1290;
	xor.b32  	%r1292, %r1291, %r1208;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1231, 15;
	shr.b32 	%rhs, %r1231, 17;
	add.u32 	%r1293, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1231, 13;
	shr.b32 	%rhs, %r1231, 19;
	add.u32 	%r1294, %lhs, %rhs;
	}
	shr.u32 	%r1295, %r1231, 10;
	xor.b32  	%r1296, %r1294, %r1295;
	xor.b32  	%r1297, %r1296, %r1293;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r782, 25;
	shr.b32 	%rhs, %r782, 7;
	add.u32 	%r1298, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r782, 14;
	shr.b32 	%rhs, %r782, 18;
	add.u32 	%r1299, %lhs, %rhs;
	}
	shr.u32 	%r1300, %r782, 3;
	xor.b32  	%r1301, %r1299, %r1300;
	xor.b32  	%r1302, %r1301, %r1298;
	add.s32 	%r1303, %r1302, %r752;
	add.s32 	%r1304, %r1303, %r1046;
	add.s32 	%r1305, %r1304, %r1297;
	add.s32 	%r1306, %r1305, %r1171;
	add.s32 	%r1307, %r1306, %r1292;
	add.s32 	%r1308, %r1307, %r1289;
	add.s32 	%r1309, %r1308, -1035236496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1284, 30;
	shr.b32 	%rhs, %r1284, 2;
	add.u32 	%r1310, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1284, 19;
	shr.b32 	%rhs, %r1284, 13;
	add.u32 	%r1311, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1284, 10;
	shr.b32 	%rhs, %r1284, 22;
	add.u32 	%r1312, %lhs, %rhs;
	}
	xor.b32  	%r1313, %r1311, %r1312;
	xor.b32  	%r1314, %r1313, %r1310;
	and.b32  	%r1315, %r1284, %r1247;
	or.b32  	%r1316, %r1284, %r1247;
	and.b32  	%r1317, %r1316, %r1210;
	or.b32  	%r1318, %r1317, %r1315;
	add.s32 	%r1319, %r1309, %r1173;
	add.s32 	%r1320, %r1309, %r1318;
	add.s32 	%r1321, %r1320, %r1314;
	.loc 2 146 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1319, 26;
	shr.b32 	%rhs, %r1319, 6;
	add.u32 	%r1322, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1319, 21;
	shr.b32 	%rhs, %r1319, 11;
	add.u32 	%r1323, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1319, 7;
	shr.b32 	%rhs, %r1319, 25;
	add.u32 	%r1324, %lhs, %rhs;
	}
	xor.b32  	%r1325, %r1323, %r1324;
	xor.b32  	%r1326, %r1325, %r1322;
	xor.b32  	%r1327, %r1282, %r1245;
	and.b32  	%r1328, %r1319, %r1327;
	xor.b32  	%r1329, %r1328, %r1245;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1268, 15;
	shr.b32 	%rhs, %r1268, 17;
	add.u32 	%r1330, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1268, 13;
	shr.b32 	%rhs, %r1268, 19;
	add.u32 	%r1331, %lhs, %rhs;
	}
	shr.u32 	%r1332, %r1268, 10;
	xor.b32  	%r1333, %r1331, %r1332;
	xor.b32  	%r1334, %r1333, %r1330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r812, 25;
	shr.b32 	%rhs, %r812, 7;
	add.u32 	%r1335, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r812, 14;
	shr.b32 	%rhs, %r812, 18;
	add.u32 	%r1336, %lhs, %rhs;
	}
	shr.u32 	%r1337, %r812, 3;
	xor.b32  	%r1338, %r1336, %r1337;
	xor.b32  	%r1339, %r1338, %r1335;
	add.s32 	%r1340, %r1339, %r782;
	add.s32 	%r1341, %r1340, %r1083;
	add.s32 	%r1342, %r1341, %r1334;
	add.s32 	%r1343, %r1342, %r1208;
	add.s32 	%r1344, %r1343, %r1329;
	add.s32 	%r1345, %r1344, %r1326;
	add.s32 	%r1346, %r1345, -949202525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1321, 30;
	shr.b32 	%rhs, %r1321, 2;
	add.u32 	%r1347, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1321, 19;
	shr.b32 	%rhs, %r1321, 13;
	add.u32 	%r1348, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1321, 10;
	shr.b32 	%rhs, %r1321, 22;
	add.u32 	%r1349, %lhs, %rhs;
	}
	xor.b32  	%r1350, %r1348, %r1349;
	xor.b32  	%r1351, %r1350, %r1347;
	and.b32  	%r1352, %r1321, %r1284;
	or.b32  	%r1353, %r1321, %r1284;
	and.b32  	%r1354, %r1353, %r1247;
	or.b32  	%r1355, %r1354, %r1352;
	add.s32 	%r1356, %r1346, %r1210;
	add.s32 	%r1357, %r1346, %r1355;
	add.s32 	%r1358, %r1357, %r1351;
	.loc 2 147 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1356, 26;
	shr.b32 	%rhs, %r1356, 6;
	add.u32 	%r1359, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1356, 21;
	shr.b32 	%rhs, %r1356, 11;
	add.u32 	%r1360, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1356, 7;
	shr.b32 	%rhs, %r1356, 25;
	add.u32 	%r1361, %lhs, %rhs;
	}
	xor.b32  	%r1362, %r1360, %r1361;
	xor.b32  	%r1363, %r1362, %r1359;
	xor.b32  	%r1364, %r1319, %r1282;
	and.b32  	%r1365, %r1356, %r1364;
	xor.b32  	%r1366, %r1365, %r1282;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1305, 15;
	shr.b32 	%rhs, %r1305, 17;
	add.u32 	%r1367, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1305, 13;
	shr.b32 	%rhs, %r1305, 19;
	add.u32 	%r1368, %lhs, %rhs;
	}
	shr.u32 	%r1369, %r1305, 10;
	xor.b32  	%r1370, %r1368, %r1369;
	xor.b32  	%r1371, %r1370, %r1367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r842, 25;
	shr.b32 	%rhs, %r842, 7;
	add.u32 	%r1372, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r842, 14;
	shr.b32 	%rhs, %r842, 18;
	add.u32 	%r1373, %lhs, %rhs;
	}
	shr.u32 	%r1374, %r842, 3;
	xor.b32  	%r1375, %r1373, %r1374;
	xor.b32  	%r1376, %r1375, %r1372;
	add.s32 	%r1377, %r1376, %r812;
	add.s32 	%r1378, %r1377, %r1120;
	add.s32 	%r1379, %r1378, %r1371;
	add.s32 	%r1380, %r1379, %r1245;
	add.s32 	%r1381, %r1380, %r1366;
	add.s32 	%r1382, %r1381, %r1363;
	add.s32 	%r1383, %r1382, -778901479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1358, 30;
	shr.b32 	%rhs, %r1358, 2;
	add.u32 	%r1384, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1358, 19;
	shr.b32 	%rhs, %r1358, 13;
	add.u32 	%r1385, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1358, 10;
	shr.b32 	%rhs, %r1358, 22;
	add.u32 	%r1386, %lhs, %rhs;
	}
	xor.b32  	%r1387, %r1385, %r1386;
	xor.b32  	%r1388, %r1387, %r1384;
	and.b32  	%r1389, %r1358, %r1321;
	or.b32  	%r1390, %r1358, %r1321;
	and.b32  	%r1391, %r1390, %r1284;
	or.b32  	%r1392, %r1391, %r1389;
	add.s32 	%r1393, %r1383, %r1247;
	add.s32 	%r1394, %r1383, %r1392;
	add.s32 	%r1395, %r1394, %r1388;
	.loc 2 148 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1393, 26;
	shr.b32 	%rhs, %r1393, 6;
	add.u32 	%r1396, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1393, 21;
	shr.b32 	%rhs, %r1393, 11;
	add.u32 	%r1397, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1393, 7;
	shr.b32 	%rhs, %r1393, 25;
	add.u32 	%r1398, %lhs, %rhs;
	}
	xor.b32  	%r1399, %r1397, %r1398;
	xor.b32  	%r1400, %r1399, %r1396;
	xor.b32  	%r1401, %r1356, %r1319;
	and.b32  	%r1402, %r1393, %r1401;
	xor.b32  	%r1403, %r1402, %r1319;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1342, 15;
	shr.b32 	%rhs, %r1342, 17;
	add.u32 	%r1404, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1342, 13;
	shr.b32 	%rhs, %r1342, 19;
	add.u32 	%r1405, %lhs, %rhs;
	}
	shr.u32 	%r1406, %r1342, 10;
	xor.b32  	%r1407, %r1405, %r1406;
	xor.b32  	%r1408, %r1407, %r1404;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r873, 25;
	shr.b32 	%rhs, %r873, 7;
	add.u32 	%r1409, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r873, 14;
	shr.b32 	%rhs, %r873, 18;
	add.u32 	%r1410, %lhs, %rhs;
	}
	shr.u32 	%r1411, %r873, 3;
	xor.b32  	%r1412, %r1410, %r1411;
	xor.b32  	%r1413, %r1412, %r1409;
	add.s32 	%r1414, %r1413, %r842;
	add.s32 	%r1415, %r1414, %r1157;
	add.s32 	%r1416, %r1415, %r1408;
	add.s32 	%r1417, %r1416, %r1282;
	add.s32 	%r1418, %r1417, %r1403;
	add.s32 	%r1419, %r1418, %r1400;
	add.s32 	%r1420, %r1419, -694614492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1395, 30;
	shr.b32 	%rhs, %r1395, 2;
	add.u32 	%r1421, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1395, 19;
	shr.b32 	%rhs, %r1395, 13;
	add.u32 	%r1422, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1395, 10;
	shr.b32 	%rhs, %r1395, 22;
	add.u32 	%r1423, %lhs, %rhs;
	}
	xor.b32  	%r1424, %r1422, %r1423;
	xor.b32  	%r1425, %r1424, %r1421;
	and.b32  	%r1426, %r1395, %r1358;
	or.b32  	%r1427, %r1395, %r1358;
	and.b32  	%r1428, %r1427, %r1321;
	or.b32  	%r1429, %r1428, %r1426;
	add.s32 	%r1430, %r1420, %r1284;
	add.s32 	%r1431, %r1420, %r1429;
	add.s32 	%r1432, %r1431, %r1425;
	.loc 2 149 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1430, 26;
	shr.b32 	%rhs, %r1430, 6;
	add.u32 	%r1433, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1430, 21;
	shr.b32 	%rhs, %r1430, 11;
	add.u32 	%r1434, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1430, 7;
	shr.b32 	%rhs, %r1430, 25;
	add.u32 	%r1435, %lhs, %rhs;
	}
	xor.b32  	%r1436, %r1434, %r1435;
	xor.b32  	%r1437, %r1436, %r1433;
	xor.b32  	%r1438, %r1393, %r1356;
	and.b32  	%r1439, %r1430, %r1438;
	xor.b32  	%r1440, %r1439, %r1356;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1379, 15;
	shr.b32 	%rhs, %r1379, 17;
	add.u32 	%r1441, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1379, 13;
	shr.b32 	%rhs, %r1379, 19;
	add.u32 	%r1442, %lhs, %rhs;
	}
	shr.u32 	%r1443, %r1379, 10;
	xor.b32  	%r1444, %r1442, %r1443;
	xor.b32  	%r1445, %r1444, %r1441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r904, 25;
	shr.b32 	%rhs, %r904, 7;
	add.u32 	%r1446, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r904, 14;
	shr.b32 	%rhs, %r904, 18;
	add.u32 	%r1447, %lhs, %rhs;
	}
	shr.u32 	%r1448, %r904, 3;
	xor.b32  	%r1449, %r1447, %r1448;
	xor.b32  	%r1450, %r1449, %r1446;
	add.s32 	%r1451, %r1450, %r873;
	add.s32 	%r1452, %r1451, %r1194;
	add.s32 	%r1453, %r1452, %r1445;
	add.s32 	%r1454, %r1453, %r1319;
	add.s32 	%r1455, %r1454, %r1440;
	add.s32 	%r1456, %r1455, %r1437;
	add.s32 	%r1457, %r1456, -200395387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1432, 30;
	shr.b32 	%rhs, %r1432, 2;
	add.u32 	%r1458, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1432, 19;
	shr.b32 	%rhs, %r1432, 13;
	add.u32 	%r1459, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1432, 10;
	shr.b32 	%rhs, %r1432, 22;
	add.u32 	%r1460, %lhs, %rhs;
	}
	xor.b32  	%r1461, %r1459, %r1460;
	xor.b32  	%r1462, %r1461, %r1458;
	and.b32  	%r1463, %r1432, %r1395;
	or.b32  	%r1464, %r1432, %r1395;
	and.b32  	%r1465, %r1464, %r1358;
	or.b32  	%r1466, %r1465, %r1463;
	add.s32 	%r1467, %r1457, %r1321;
	add.s32 	%r1468, %r1457, %r1466;
	add.s32 	%r1469, %r1468, %r1462;
	.loc 2 150 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1467, 26;
	shr.b32 	%rhs, %r1467, 6;
	add.u32 	%r1470, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1467, 21;
	shr.b32 	%rhs, %r1467, 11;
	add.u32 	%r1471, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1467, 7;
	shr.b32 	%rhs, %r1467, 25;
	add.u32 	%r1472, %lhs, %rhs;
	}
	xor.b32  	%r1473, %r1471, %r1472;
	xor.b32  	%r1474, %r1473, %r1470;
	xor.b32  	%r1475, %r1430, %r1393;
	and.b32  	%r1476, %r1467, %r1475;
	xor.b32  	%r1477, %r1476, %r1393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1416, 15;
	shr.b32 	%rhs, %r1416, 17;
	add.u32 	%r1478, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1416, 13;
	shr.b32 	%rhs, %r1416, 19;
	add.u32 	%r1479, %lhs, %rhs;
	}
	shr.u32 	%r1480, %r1416, 10;
	xor.b32  	%r1481, %r1479, %r1480;
	xor.b32  	%r1482, %r1481, %r1478;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r935, 25;
	shr.b32 	%rhs, %r935, 7;
	add.u32 	%r1483, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r935, 14;
	shr.b32 	%rhs, %r935, 18;
	add.u32 	%r1484, %lhs, %rhs;
	}
	shr.u32 	%r1485, %r935, 3;
	xor.b32  	%r1486, %r1484, %r1485;
	xor.b32  	%r1487, %r1486, %r1483;
	add.s32 	%r1488, %r1487, %r904;
	add.s32 	%r1489, %r1488, %r1231;
	add.s32 	%r1490, %r1489, %r1482;
	add.s32 	%r1491, %r1490, %r1356;
	add.s32 	%r1492, %r1491, %r1477;
	add.s32 	%r1493, %r1492, %r1474;
	add.s32 	%r1494, %r1493, 275423344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1469, 30;
	shr.b32 	%rhs, %r1469, 2;
	add.u32 	%r1495, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1469, 19;
	shr.b32 	%rhs, %r1469, 13;
	add.u32 	%r1496, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1469, 10;
	shr.b32 	%rhs, %r1469, 22;
	add.u32 	%r1497, %lhs, %rhs;
	}
	xor.b32  	%r1498, %r1496, %r1497;
	xor.b32  	%r1499, %r1498, %r1495;
	and.b32  	%r1500, %r1469, %r1432;
	or.b32  	%r1501, %r1469, %r1432;
	and.b32  	%r1502, %r1501, %r1395;
	or.b32  	%r1503, %r1502, %r1500;
	add.s32 	%r1504, %r1494, %r1358;
	add.s32 	%r1505, %r1494, %r1503;
	add.s32 	%r1506, %r1505, %r1499;
	.loc 2 151 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1504, 26;
	shr.b32 	%rhs, %r1504, 6;
	add.u32 	%r1507, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1504, 21;
	shr.b32 	%rhs, %r1504, 11;
	add.u32 	%r1508, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1504, 7;
	shr.b32 	%rhs, %r1504, 25;
	add.u32 	%r1509, %lhs, %rhs;
	}
	xor.b32  	%r1510, %r1508, %r1509;
	xor.b32  	%r1511, %r1510, %r1507;
	xor.b32  	%r1512, %r1467, %r1430;
	and.b32  	%r1513, %r1504, %r1512;
	xor.b32  	%r1514, %r1513, %r1430;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1453, 15;
	shr.b32 	%rhs, %r1453, 17;
	add.u32 	%r1515, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1453, 13;
	shr.b32 	%rhs, %r1453, 19;
	add.u32 	%r1516, %lhs, %rhs;
	}
	shr.u32 	%r1517, %r1453, 10;
	xor.b32  	%r1518, %r1516, %r1517;
	xor.b32  	%r1519, %r1518, %r1515;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r972, 25;
	shr.b32 	%rhs, %r972, 7;
	add.u32 	%r1520, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r972, 14;
	shr.b32 	%rhs, %r972, 18;
	add.u32 	%r1521, %lhs, %rhs;
	}
	shr.u32 	%r1522, %r972, 3;
	xor.b32  	%r1523, %r1521, %r1522;
	xor.b32  	%r1524, %r1523, %r1520;
	add.s32 	%r1525, %r1524, %r935;
	add.s32 	%r1526, %r1525, %r1268;
	add.s32 	%r1527, %r1526, %r1519;
	add.s32 	%r1528, %r1527, %r1393;
	add.s32 	%r1529, %r1528, %r1514;
	add.s32 	%r1530, %r1529, %r1511;
	add.s32 	%r1531, %r1530, 430227734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1506, 30;
	shr.b32 	%rhs, %r1506, 2;
	add.u32 	%r1532, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1506, 19;
	shr.b32 	%rhs, %r1506, 13;
	add.u32 	%r1533, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1506, 10;
	shr.b32 	%rhs, %r1506, 22;
	add.u32 	%r1534, %lhs, %rhs;
	}
	xor.b32  	%r1535, %r1533, %r1534;
	xor.b32  	%r1536, %r1535, %r1532;
	and.b32  	%r1537, %r1506, %r1469;
	or.b32  	%r1538, %r1506, %r1469;
	and.b32  	%r1539, %r1538, %r1432;
	or.b32  	%r1540, %r1539, %r1537;
	add.s32 	%r1541, %r1531, %r1395;
	add.s32 	%r1542, %r1531, %r1540;
	add.s32 	%r1543, %r1542, %r1536;
	.loc 2 152 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1541, 26;
	shr.b32 	%rhs, %r1541, 6;
	add.u32 	%r1544, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1541, 21;
	shr.b32 	%rhs, %r1541, 11;
	add.u32 	%r1545, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1541, 7;
	shr.b32 	%rhs, %r1541, 25;
	add.u32 	%r1546, %lhs, %rhs;
	}
	xor.b32  	%r1547, %r1545, %r1546;
	xor.b32  	%r1548, %r1547, %r1544;
	xor.b32  	%r1549, %r1504, %r1467;
	and.b32  	%r1550, %r1541, %r1549;
	xor.b32  	%r1551, %r1550, %r1467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1490, 15;
	shr.b32 	%rhs, %r1490, 17;
	add.u32 	%r1552, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1490, 13;
	shr.b32 	%rhs, %r1490, 19;
	add.u32 	%r1553, %lhs, %rhs;
	}
	shr.u32 	%r1554, %r1490, 10;
	xor.b32  	%r1555, %r1553, %r1554;
	xor.b32  	%r1556, %r1555, %r1552;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1009, 25;
	shr.b32 	%rhs, %r1009, 7;
	add.u32 	%r1557, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1009, 14;
	shr.b32 	%rhs, %r1009, 18;
	add.u32 	%r1558, %lhs, %rhs;
	}
	shr.u32 	%r1559, %r1009, 3;
	xor.b32  	%r1560, %r1558, %r1559;
	xor.b32  	%r1561, %r1560, %r1557;
	add.s32 	%r1562, %r1561, %r972;
	add.s32 	%r1563, %r1562, %r1305;
	add.s32 	%r1564, %r1563, %r1556;
	add.s32 	%r1565, %r1564, %r1430;
	add.s32 	%r1566, %r1565, %r1551;
	add.s32 	%r1567, %r1566, %r1548;
	add.s32 	%r1568, %r1567, 506948616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1543, 30;
	shr.b32 	%rhs, %r1543, 2;
	add.u32 	%r1569, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1543, 19;
	shr.b32 	%rhs, %r1543, 13;
	add.u32 	%r1570, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1543, 10;
	shr.b32 	%rhs, %r1543, 22;
	add.u32 	%r1571, %lhs, %rhs;
	}
	xor.b32  	%r1572, %r1570, %r1571;
	xor.b32  	%r1573, %r1572, %r1569;
	and.b32  	%r1574, %r1543, %r1506;
	or.b32  	%r1575, %r1543, %r1506;
	and.b32  	%r1576, %r1575, %r1469;
	or.b32  	%r1577, %r1576, %r1574;
	add.s32 	%r1578, %r1568, %r1432;
	add.s32 	%r1579, %r1568, %r1577;
	add.s32 	%r1580, %r1579, %r1573;
	.loc 2 153 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1578, 26;
	shr.b32 	%rhs, %r1578, 6;
	add.u32 	%r1581, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1578, 21;
	shr.b32 	%rhs, %r1578, 11;
	add.u32 	%r1582, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1578, 7;
	shr.b32 	%rhs, %r1578, 25;
	add.u32 	%r1583, %lhs, %rhs;
	}
	xor.b32  	%r1584, %r1582, %r1583;
	xor.b32  	%r1585, %r1584, %r1581;
	xor.b32  	%r1586, %r1541, %r1504;
	and.b32  	%r1587, %r1578, %r1586;
	xor.b32  	%r1588, %r1587, %r1504;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1527, 15;
	shr.b32 	%rhs, %r1527, 17;
	add.u32 	%r1589, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1527, 13;
	shr.b32 	%rhs, %r1527, 19;
	add.u32 	%r1590, %lhs, %rhs;
	}
	shr.u32 	%r1591, %r1527, 10;
	xor.b32  	%r1592, %r1590, %r1591;
	xor.b32  	%r1593, %r1592, %r1589;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1046, 25;
	shr.b32 	%rhs, %r1046, 7;
	add.u32 	%r1594, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1046, 14;
	shr.b32 	%rhs, %r1046, 18;
	add.u32 	%r1595, %lhs, %rhs;
	}
	shr.u32 	%r1596, %r1046, 3;
	xor.b32  	%r1597, %r1595, %r1596;
	xor.b32  	%r1598, %r1597, %r1594;
	add.s32 	%r1599, %r1598, %r1009;
	add.s32 	%r1600, %r1599, %r1342;
	add.s32 	%r1601, %r1600, %r1593;
	add.s32 	%r1602, %r1601, %r1467;
	add.s32 	%r1603, %r1602, %r1588;
	add.s32 	%r1604, %r1603, %r1585;
	add.s32 	%r1605, %r1604, 659060556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1580, 30;
	shr.b32 	%rhs, %r1580, 2;
	add.u32 	%r1606, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1580, 19;
	shr.b32 	%rhs, %r1580, 13;
	add.u32 	%r1607, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1580, 10;
	shr.b32 	%rhs, %r1580, 22;
	add.u32 	%r1608, %lhs, %rhs;
	}
	xor.b32  	%r1609, %r1607, %r1608;
	xor.b32  	%r1610, %r1609, %r1606;
	and.b32  	%r1611, %r1580, %r1543;
	or.b32  	%r1612, %r1580, %r1543;
	and.b32  	%r1613, %r1612, %r1506;
	or.b32  	%r1614, %r1613, %r1611;
	add.s32 	%r1615, %r1605, %r1469;
	add.s32 	%r1616, %r1605, %r1614;
	add.s32 	%r1617, %r1616, %r1610;
	.loc 2 154 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1615, 26;
	shr.b32 	%rhs, %r1615, 6;
	add.u32 	%r1618, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1615, 21;
	shr.b32 	%rhs, %r1615, 11;
	add.u32 	%r1619, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1615, 7;
	shr.b32 	%rhs, %r1615, 25;
	add.u32 	%r1620, %lhs, %rhs;
	}
	xor.b32  	%r1621, %r1619, %r1620;
	xor.b32  	%r1622, %r1621, %r1618;
	xor.b32  	%r1623, %r1578, %r1541;
	and.b32  	%r1624, %r1615, %r1623;
	xor.b32  	%r1625, %r1624, %r1541;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1564, 15;
	shr.b32 	%rhs, %r1564, 17;
	add.u32 	%r1626, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1564, 13;
	shr.b32 	%rhs, %r1564, 19;
	add.u32 	%r1627, %lhs, %rhs;
	}
	shr.u32 	%r1628, %r1564, 10;
	xor.b32  	%r1629, %r1627, %r1628;
	xor.b32  	%r1630, %r1629, %r1626;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1083, 25;
	shr.b32 	%rhs, %r1083, 7;
	add.u32 	%r1631, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1083, 14;
	shr.b32 	%rhs, %r1083, 18;
	add.u32 	%r1632, %lhs, %rhs;
	}
	shr.u32 	%r1633, %r1083, 3;
	xor.b32  	%r1634, %r1632, %r1633;
	xor.b32  	%r1635, %r1634, %r1631;
	add.s32 	%r1636, %r1635, %r1046;
	add.s32 	%r1637, %r1636, %r1379;
	add.s32 	%r1638, %r1637, %r1630;
	add.s32 	%r1639, %r1638, %r1504;
	add.s32 	%r1640, %r1639, %r1625;
	add.s32 	%r1641, %r1640, %r1622;
	add.s32 	%r1642, %r1641, 883997877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1617, 30;
	shr.b32 	%rhs, %r1617, 2;
	add.u32 	%r1643, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1617, 19;
	shr.b32 	%rhs, %r1617, 13;
	add.u32 	%r1644, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1617, 10;
	shr.b32 	%rhs, %r1617, 22;
	add.u32 	%r1645, %lhs, %rhs;
	}
	xor.b32  	%r1646, %r1644, %r1645;
	xor.b32  	%r1647, %r1646, %r1643;
	and.b32  	%r1648, %r1617, %r1580;
	or.b32  	%r1649, %r1617, %r1580;
	and.b32  	%r1650, %r1649, %r1543;
	or.b32  	%r1651, %r1650, %r1648;
	add.s32 	%r1652, %r1642, %r1506;
	add.s32 	%r1653, %r1642, %r1651;
	add.s32 	%r1654, %r1653, %r1647;
	.loc 2 155 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1652, 26;
	shr.b32 	%rhs, %r1652, 6;
	add.u32 	%r1655, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1652, 21;
	shr.b32 	%rhs, %r1652, 11;
	add.u32 	%r1656, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1652, 7;
	shr.b32 	%rhs, %r1652, 25;
	add.u32 	%r1657, %lhs, %rhs;
	}
	xor.b32  	%r1658, %r1656, %r1657;
	xor.b32  	%r1659, %r1658, %r1655;
	xor.b32  	%r1660, %r1615, %r1578;
	and.b32  	%r1661, %r1652, %r1660;
	xor.b32  	%r1662, %r1661, %r1578;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1601, 15;
	shr.b32 	%rhs, %r1601, 17;
	add.u32 	%r1663, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1601, 13;
	shr.b32 	%rhs, %r1601, 19;
	add.u32 	%r1664, %lhs, %rhs;
	}
	shr.u32 	%r1665, %r1601, 10;
	xor.b32  	%r1666, %r1664, %r1665;
	xor.b32  	%r1667, %r1666, %r1663;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1120, 25;
	shr.b32 	%rhs, %r1120, 7;
	add.u32 	%r1668, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1120, 14;
	shr.b32 	%rhs, %r1120, 18;
	add.u32 	%r1669, %lhs, %rhs;
	}
	shr.u32 	%r1670, %r1120, 3;
	xor.b32  	%r1671, %r1669, %r1670;
	xor.b32  	%r1672, %r1671, %r1668;
	add.s32 	%r1673, %r1672, %r1083;
	add.s32 	%r1674, %r1673, %r1416;
	add.s32 	%r1675, %r1674, %r1667;
	add.s32 	%r1676, %r1675, %r1541;
	add.s32 	%r1677, %r1676, %r1662;
	add.s32 	%r1678, %r1677, %r1659;
	add.s32 	%r1679, %r1678, 958139571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1654, 30;
	shr.b32 	%rhs, %r1654, 2;
	add.u32 	%r1680, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1654, 19;
	shr.b32 	%rhs, %r1654, 13;
	add.u32 	%r1681, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1654, 10;
	shr.b32 	%rhs, %r1654, 22;
	add.u32 	%r1682, %lhs, %rhs;
	}
	xor.b32  	%r1683, %r1681, %r1682;
	xor.b32  	%r1684, %r1683, %r1680;
	and.b32  	%r1685, %r1654, %r1617;
	or.b32  	%r1686, %r1654, %r1617;
	and.b32  	%r1687, %r1686, %r1580;
	or.b32  	%r1688, %r1687, %r1685;
	add.s32 	%r1689, %r1679, %r1543;
	add.s32 	%r1690, %r1679, %r1688;
	add.s32 	%r1691, %r1690, %r1684;
	.loc 2 156 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1689, 26;
	shr.b32 	%rhs, %r1689, 6;
	add.u32 	%r1692, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1689, 21;
	shr.b32 	%rhs, %r1689, 11;
	add.u32 	%r1693, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1689, 7;
	shr.b32 	%rhs, %r1689, 25;
	add.u32 	%r1694, %lhs, %rhs;
	}
	xor.b32  	%r1695, %r1693, %r1694;
	xor.b32  	%r1696, %r1695, %r1692;
	xor.b32  	%r1697, %r1652, %r1615;
	and.b32  	%r1698, %r1689, %r1697;
	xor.b32  	%r1699, %r1698, %r1615;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1638, 15;
	shr.b32 	%rhs, %r1638, 17;
	add.u32 	%r1700, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1638, 13;
	shr.b32 	%rhs, %r1638, 19;
	add.u32 	%r1701, %lhs, %rhs;
	}
	shr.u32 	%r1702, %r1638, 10;
	xor.b32  	%r1703, %r1701, %r1702;
	xor.b32  	%r1704, %r1703, %r1700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1157, 25;
	shr.b32 	%rhs, %r1157, 7;
	add.u32 	%r1705, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1157, 14;
	shr.b32 	%rhs, %r1157, 18;
	add.u32 	%r1706, %lhs, %rhs;
	}
	shr.u32 	%r1707, %r1157, 3;
	xor.b32  	%r1708, %r1706, %r1707;
	xor.b32  	%r1709, %r1708, %r1705;
	add.s32 	%r1710, %r1709, %r1120;
	add.s32 	%r1711, %r1710, %r1453;
	add.s32 	%r1712, %r1711, %r1704;
	add.s32 	%r1713, %r1712, %r1578;
	add.s32 	%r1714, %r1713, %r1699;
	add.s32 	%r1715, %r1714, %r1696;
	add.s32 	%r1716, %r1715, 1322822218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1691, 30;
	shr.b32 	%rhs, %r1691, 2;
	add.u32 	%r1717, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1691, 19;
	shr.b32 	%rhs, %r1691, 13;
	add.u32 	%r1718, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1691, 10;
	shr.b32 	%rhs, %r1691, 22;
	add.u32 	%r1719, %lhs, %rhs;
	}
	xor.b32  	%r1720, %r1718, %r1719;
	xor.b32  	%r1721, %r1720, %r1717;
	and.b32  	%r1722, %r1691, %r1654;
	or.b32  	%r1723, %r1691, %r1654;
	and.b32  	%r1724, %r1723, %r1617;
	or.b32  	%r1725, %r1724, %r1722;
	add.s32 	%r1726, %r1716, %r1580;
	add.s32 	%r1727, %r1716, %r1725;
	add.s32 	%r1728, %r1727, %r1721;
	.loc 2 157 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1726, 26;
	shr.b32 	%rhs, %r1726, 6;
	add.u32 	%r1729, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1726, 21;
	shr.b32 	%rhs, %r1726, 11;
	add.u32 	%r1730, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1726, 7;
	shr.b32 	%rhs, %r1726, 25;
	add.u32 	%r1731, %lhs, %rhs;
	}
	xor.b32  	%r1732, %r1730, %r1731;
	xor.b32  	%r1733, %r1732, %r1729;
	xor.b32  	%r1734, %r1689, %r1652;
	and.b32  	%r1735, %r1726, %r1734;
	xor.b32  	%r1736, %r1735, %r1652;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1675, 15;
	shr.b32 	%rhs, %r1675, 17;
	add.u32 	%r1737, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1675, 13;
	shr.b32 	%rhs, %r1675, 19;
	add.u32 	%r1738, %lhs, %rhs;
	}
	shr.u32 	%r1739, %r1675, 10;
	xor.b32  	%r1740, %r1738, %r1739;
	xor.b32  	%r1741, %r1740, %r1737;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1194, 25;
	shr.b32 	%rhs, %r1194, 7;
	add.u32 	%r1742, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1194, 14;
	shr.b32 	%rhs, %r1194, 18;
	add.u32 	%r1743, %lhs, %rhs;
	}
	shr.u32 	%r1744, %r1194, 3;
	xor.b32  	%r1745, %r1743, %r1744;
	xor.b32  	%r1746, %r1745, %r1742;
	add.s32 	%r1747, %r1746, %r1157;
	add.s32 	%r1748, %r1747, %r1490;
	add.s32 	%r1749, %r1748, %r1741;
	add.s32 	%r1750, %r1749, %r1615;
	add.s32 	%r1751, %r1750, %r1736;
	add.s32 	%r1752, %r1751, %r1733;
	add.s32 	%r1753, %r1752, 1537002063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1728, 30;
	shr.b32 	%rhs, %r1728, 2;
	add.u32 	%r1754, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1728, 19;
	shr.b32 	%rhs, %r1728, 13;
	add.u32 	%r1755, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1728, 10;
	shr.b32 	%rhs, %r1728, 22;
	add.u32 	%r1756, %lhs, %rhs;
	}
	xor.b32  	%r1757, %r1755, %r1756;
	xor.b32  	%r1758, %r1757, %r1754;
	and.b32  	%r1759, %r1728, %r1691;
	or.b32  	%r1760, %r1728, %r1691;
	and.b32  	%r1761, %r1760, %r1654;
	or.b32  	%r1762, %r1761, %r1759;
	add.s32 	%r1763, %r1753, %r1617;
	add.s32 	%r1764, %r1753, %r1762;
	add.s32 	%r1765, %r1764, %r1758;
	.loc 2 158 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1763, 26;
	shr.b32 	%rhs, %r1763, 6;
	add.u32 	%r1766, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1763, 21;
	shr.b32 	%rhs, %r1763, 11;
	add.u32 	%r1767, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1763, 7;
	shr.b32 	%rhs, %r1763, 25;
	add.u32 	%r1768, %lhs, %rhs;
	}
	xor.b32  	%r1769, %r1767, %r1768;
	xor.b32  	%r1770, %r1769, %r1766;
	xor.b32  	%r1771, %r1726, %r1689;
	and.b32  	%r1772, %r1763, %r1771;
	xor.b32  	%r1773, %r1772, %r1689;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1712, 15;
	shr.b32 	%rhs, %r1712, 17;
	add.u32 	%r1774, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1712, 13;
	shr.b32 	%rhs, %r1712, 19;
	add.u32 	%r1775, %lhs, %rhs;
	}
	shr.u32 	%r1776, %r1712, 10;
	xor.b32  	%r1777, %r1775, %r1776;
	xor.b32  	%r1778, %r1777, %r1774;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1231, 25;
	shr.b32 	%rhs, %r1231, 7;
	add.u32 	%r1779, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1231, 14;
	shr.b32 	%rhs, %r1231, 18;
	add.u32 	%r1780, %lhs, %rhs;
	}
	shr.u32 	%r1781, %r1231, 3;
	xor.b32  	%r1782, %r1780, %r1781;
	xor.b32  	%r1783, %r1782, %r1779;
	add.s32 	%r1784, %r1783, %r1194;
	add.s32 	%r1785, %r1784, %r1527;
	add.s32 	%r1786, %r1785, %r1778;
	add.s32 	%r1787, %r1786, %r1652;
	add.s32 	%r1788, %r1787, %r1773;
	add.s32 	%r1789, %r1788, %r1770;
	add.s32 	%r1790, %r1789, 1747873779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1765, 30;
	shr.b32 	%rhs, %r1765, 2;
	add.u32 	%r1791, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1765, 19;
	shr.b32 	%rhs, %r1765, 13;
	add.u32 	%r1792, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1765, 10;
	shr.b32 	%rhs, %r1765, 22;
	add.u32 	%r1793, %lhs, %rhs;
	}
	xor.b32  	%r1794, %r1792, %r1793;
	xor.b32  	%r1795, %r1794, %r1791;
	and.b32  	%r1796, %r1765, %r1728;
	or.b32  	%r1797, %r1765, %r1728;
	and.b32  	%r1798, %r1797, %r1691;
	or.b32  	%r1799, %r1798, %r1796;
	add.s32 	%r1800, %r1790, %r1654;
	add.s32 	%r1801, %r1790, %r1799;
	add.s32 	%r1802, %r1801, %r1795;
	.loc 2 159 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1800, 26;
	shr.b32 	%rhs, %r1800, 6;
	add.u32 	%r1803, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1800, 21;
	shr.b32 	%rhs, %r1800, 11;
	add.u32 	%r1804, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1800, 7;
	shr.b32 	%rhs, %r1800, 25;
	add.u32 	%r1805, %lhs, %rhs;
	}
	xor.b32  	%r1806, %r1804, %r1805;
	xor.b32  	%r1807, %r1806, %r1803;
	xor.b32  	%r1808, %r1763, %r1726;
	and.b32  	%r1809, %r1800, %r1808;
	xor.b32  	%r1810, %r1809, %r1726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1749, 15;
	shr.b32 	%rhs, %r1749, 17;
	add.u32 	%r1811, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1749, 13;
	shr.b32 	%rhs, %r1749, 19;
	add.u32 	%r1812, %lhs, %rhs;
	}
	shr.u32 	%r1813, %r1749, 10;
	xor.b32  	%r1814, %r1812, %r1813;
	xor.b32  	%r1815, %r1814, %r1811;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1268, 25;
	shr.b32 	%rhs, %r1268, 7;
	add.u32 	%r1816, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1268, 14;
	shr.b32 	%rhs, %r1268, 18;
	add.u32 	%r1817, %lhs, %rhs;
	}
	shr.u32 	%r1818, %r1268, 3;
	xor.b32  	%r1819, %r1817, %r1818;
	xor.b32  	%r1820, %r1819, %r1816;
	add.s32 	%r1821, %r1820, %r1231;
	add.s32 	%r1822, %r1821, %r1564;
	add.s32 	%r1823, %r1822, %r1815;
	add.s32 	%r1824, %r1823, %r1689;
	add.s32 	%r1825, %r1824, %r1810;
	add.s32 	%r1826, %r1825, %r1807;
	add.s32 	%r1827, %r1826, 1955562222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1802, 30;
	shr.b32 	%rhs, %r1802, 2;
	add.u32 	%r1828, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1802, 19;
	shr.b32 	%rhs, %r1802, 13;
	add.u32 	%r1829, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1802, 10;
	shr.b32 	%rhs, %r1802, 22;
	add.u32 	%r1830, %lhs, %rhs;
	}
	xor.b32  	%r1831, %r1829, %r1830;
	xor.b32  	%r1832, %r1831, %r1828;
	and.b32  	%r1833, %r1802, %r1765;
	or.b32  	%r1834, %r1802, %r1765;
	and.b32  	%r1835, %r1834, %r1728;
	or.b32  	%r1836, %r1835, %r1833;
	add.s32 	%r1837, %r1827, %r1691;
	add.s32 	%r1838, %r1827, %r1836;
	add.s32 	%r1839, %r1838, %r1832;
	.loc 2 160 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1837, 26;
	shr.b32 	%rhs, %r1837, 6;
	add.u32 	%r1840, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1837, 21;
	shr.b32 	%rhs, %r1837, 11;
	add.u32 	%r1841, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1837, 7;
	shr.b32 	%rhs, %r1837, 25;
	add.u32 	%r1842, %lhs, %rhs;
	}
	xor.b32  	%r1843, %r1841, %r1842;
	xor.b32  	%r1844, %r1843, %r1840;
	xor.b32  	%r1845, %r1800, %r1763;
	and.b32  	%r1846, %r1837, %r1845;
	xor.b32  	%r1847, %r1846, %r1763;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1786, 15;
	shr.b32 	%rhs, %r1786, 17;
	add.u32 	%r1848, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1786, 13;
	shr.b32 	%rhs, %r1786, 19;
	add.u32 	%r1849, %lhs, %rhs;
	}
	shr.u32 	%r1850, %r1786, 10;
	xor.b32  	%r1851, %r1849, %r1850;
	xor.b32  	%r1852, %r1851, %r1848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1305, 25;
	shr.b32 	%rhs, %r1305, 7;
	add.u32 	%r1853, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1305, 14;
	shr.b32 	%rhs, %r1305, 18;
	add.u32 	%r1854, %lhs, %rhs;
	}
	shr.u32 	%r1855, %r1305, 3;
	xor.b32  	%r1856, %r1854, %r1855;
	xor.b32  	%r1857, %r1856, %r1853;
	add.s32 	%r1858, %r1857, %r1268;
	add.s32 	%r1859, %r1858, %r1601;
	add.s32 	%r1860, %r1859, %r1852;
	add.s32 	%r1861, %r1860, %r1726;
	add.s32 	%r1862, %r1861, %r1847;
	add.s32 	%r1863, %r1862, %r1844;
	add.s32 	%r1864, %r1863, 2024104815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1839, 30;
	shr.b32 	%rhs, %r1839, 2;
	add.u32 	%r1865, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1839, 19;
	shr.b32 	%rhs, %r1839, 13;
	add.u32 	%r1866, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1839, 10;
	shr.b32 	%rhs, %r1839, 22;
	add.u32 	%r1867, %lhs, %rhs;
	}
	xor.b32  	%r1868, %r1866, %r1867;
	xor.b32  	%r1869, %r1868, %r1865;
	and.b32  	%r1870, %r1839, %r1802;
	or.b32  	%r1871, %r1839, %r1802;
	and.b32  	%r1872, %r1871, %r1765;
	or.b32  	%r1873, %r1872, %r1870;
	add.s32 	%r1874, %r1864, %r1728;
	add.s32 	%r1875, %r1864, %r1873;
	add.s32 	%r1876, %r1875, %r1869;
	.loc 2 161 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1874, 26;
	shr.b32 	%rhs, %r1874, 6;
	add.u32 	%r1877, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1874, 21;
	shr.b32 	%rhs, %r1874, 11;
	add.u32 	%r1878, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1874, 7;
	shr.b32 	%rhs, %r1874, 25;
	add.u32 	%r1879, %lhs, %rhs;
	}
	xor.b32  	%r1880, %r1878, %r1879;
	xor.b32  	%r1881, %r1880, %r1877;
	xor.b32  	%r1882, %r1837, %r1800;
	and.b32  	%r1883, %r1874, %r1882;
	xor.b32  	%r1884, %r1883, %r1800;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1823, 15;
	shr.b32 	%rhs, %r1823, 17;
	add.u32 	%r1885, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1823, 13;
	shr.b32 	%rhs, %r1823, 19;
	add.u32 	%r1886, %lhs, %rhs;
	}
	shr.u32 	%r1887, %r1823, 10;
	xor.b32  	%r1888, %r1886, %r1887;
	xor.b32  	%r1889, %r1888, %r1885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1342, 25;
	shr.b32 	%rhs, %r1342, 7;
	add.u32 	%r1890, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1342, 14;
	shr.b32 	%rhs, %r1342, 18;
	add.u32 	%r1891, %lhs, %rhs;
	}
	shr.u32 	%r1892, %r1342, 3;
	xor.b32  	%r1893, %r1891, %r1892;
	xor.b32  	%r1894, %r1893, %r1890;
	add.s32 	%r1895, %r1894, %r1305;
	add.s32 	%r1896, %r1895, %r1638;
	add.s32 	%r1897, %r1896, %r1889;
	add.s32 	%r1898, %r1897, %r1763;
	add.s32 	%r1899, %r1898, %r1884;
	add.s32 	%r1900, %r1899, %r1881;
	add.s32 	%r1901, %r1900, -2067236844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1876, 30;
	shr.b32 	%rhs, %r1876, 2;
	add.u32 	%r1902, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1876, 19;
	shr.b32 	%rhs, %r1876, 13;
	add.u32 	%r1903, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1876, 10;
	shr.b32 	%rhs, %r1876, 22;
	add.u32 	%r1904, %lhs, %rhs;
	}
	xor.b32  	%r1905, %r1903, %r1904;
	xor.b32  	%r1906, %r1905, %r1902;
	and.b32  	%r1907, %r1876, %r1839;
	or.b32  	%r1908, %r1876, %r1839;
	and.b32  	%r1909, %r1908, %r1802;
	or.b32  	%r1910, %r1909, %r1907;
	add.s32 	%r1911, %r1901, %r1765;
	add.s32 	%r1912, %r1901, %r1910;
	add.s32 	%r1913, %r1912, %r1906;
	.loc 2 162 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1911, 26;
	shr.b32 	%rhs, %r1911, 6;
	add.u32 	%r1914, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1911, 21;
	shr.b32 	%rhs, %r1911, 11;
	add.u32 	%r1915, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1911, 7;
	shr.b32 	%rhs, %r1911, 25;
	add.u32 	%r1916, %lhs, %rhs;
	}
	xor.b32  	%r1917, %r1915, %r1916;
	xor.b32  	%r1918, %r1917, %r1914;
	xor.b32  	%r1919, %r1874, %r1837;
	and.b32  	%r1920, %r1911, %r1919;
	xor.b32  	%r1921, %r1920, %r1837;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1860, 15;
	shr.b32 	%rhs, %r1860, 17;
	add.u32 	%r1922, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1860, 13;
	shr.b32 	%rhs, %r1860, 19;
	add.u32 	%r1923, %lhs, %rhs;
	}
	shr.u32 	%r1924, %r1860, 10;
	xor.b32  	%r1925, %r1923, %r1924;
	xor.b32  	%r1926, %r1925, %r1922;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1379, 25;
	shr.b32 	%rhs, %r1379, 7;
	add.u32 	%r1927, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1379, 14;
	shr.b32 	%rhs, %r1379, 18;
	add.u32 	%r1928, %lhs, %rhs;
	}
	shr.u32 	%r1929, %r1379, 3;
	xor.b32  	%r1930, %r1928, %r1929;
	xor.b32  	%r1931, %r1930, %r1927;
	add.s32 	%r1932, %r1931, %r1342;
	add.s32 	%r1933, %r1932, %r1675;
	add.s32 	%r1934, %r1933, %r1926;
	add.s32 	%r1935, %r1934, %r1800;
	add.s32 	%r1936, %r1935, %r1921;
	add.s32 	%r1937, %r1936, %r1918;
	add.s32 	%r1938, %r1937, -1933114872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1913, 30;
	shr.b32 	%rhs, %r1913, 2;
	add.u32 	%r1939, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1913, 19;
	shr.b32 	%rhs, %r1913, 13;
	add.u32 	%r1940, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1913, 10;
	shr.b32 	%rhs, %r1913, 22;
	add.u32 	%r1941, %lhs, %rhs;
	}
	xor.b32  	%r1942, %r1940, %r1941;
	xor.b32  	%r1943, %r1942, %r1939;
	and.b32  	%r1944, %r1913, %r1876;
	or.b32  	%r1945, %r1913, %r1876;
	and.b32  	%r1946, %r1945, %r1839;
	or.b32  	%r1947, %r1946, %r1944;
	add.s32 	%r1948, %r1938, %r1802;
	add.s32 	%r1949, %r1938, %r1947;
	add.s32 	%r1950, %r1949, %r1943;
	.loc 2 163 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1948, 26;
	shr.b32 	%rhs, %r1948, 6;
	add.u32 	%r1951, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1948, 21;
	shr.b32 	%rhs, %r1948, 11;
	add.u32 	%r1952, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1948, 7;
	shr.b32 	%rhs, %r1948, 25;
	add.u32 	%r1953, %lhs, %rhs;
	}
	xor.b32  	%r1954, %r1952, %r1953;
	xor.b32  	%r1955, %r1954, %r1951;
	xor.b32  	%r1956, %r1911, %r1874;
	and.b32  	%r1957, %r1948, %r1956;
	xor.b32  	%r1958, %r1957, %r1874;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1897, 15;
	shr.b32 	%rhs, %r1897, 17;
	add.u32 	%r1959, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1897, 13;
	shr.b32 	%rhs, %r1897, 19;
	add.u32 	%r1960, %lhs, %rhs;
	}
	shr.u32 	%r1961, %r1897, 10;
	xor.b32  	%r1962, %r1960, %r1961;
	xor.b32  	%r1963, %r1962, %r1959;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1416, 25;
	shr.b32 	%rhs, %r1416, 7;
	add.u32 	%r1964, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1416, 14;
	shr.b32 	%rhs, %r1416, 18;
	add.u32 	%r1965, %lhs, %rhs;
	}
	shr.u32 	%r1966, %r1416, 3;
	xor.b32  	%r1967, %r1965, %r1966;
	xor.b32  	%r1968, %r1967, %r1964;
	add.s32 	%r1969, %r1968, %r1379;
	add.s32 	%r1970, %r1969, %r1712;
	add.s32 	%r1971, %r1970, %r1963;
	add.s32 	%r1972, %r1971, %r1837;
	add.s32 	%r1973, %r1972, %r1958;
	add.s32 	%r1974, %r1973, %r1955;
	add.s32 	%r1975, %r1974, -1866530822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1950, 30;
	shr.b32 	%rhs, %r1950, 2;
	add.u32 	%r1976, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1950, 19;
	shr.b32 	%rhs, %r1950, 13;
	add.u32 	%r1977, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1950, 10;
	shr.b32 	%rhs, %r1950, 22;
	add.u32 	%r1978, %lhs, %rhs;
	}
	xor.b32  	%r1979, %r1977, %r1978;
	xor.b32  	%r1980, %r1979, %r1976;
	and.b32  	%r1981, %r1950, %r1913;
	or.b32  	%r1982, %r1950, %r1913;
	and.b32  	%r1983, %r1982, %r1876;
	or.b32  	%r1984, %r1983, %r1981;
	add.s32 	%r1985, %r1975, %r1839;
	add.s32 	%r1986, %r1975, %r1984;
	add.s32 	%r1987, %r1986, %r1980;
	.loc 2 164 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1985, 26;
	shr.b32 	%rhs, %r1985, 6;
	add.u32 	%r1988, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1985, 21;
	shr.b32 	%rhs, %r1985, 11;
	add.u32 	%r1989, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1985, 7;
	shr.b32 	%rhs, %r1985, 25;
	add.u32 	%r1990, %lhs, %rhs;
	}
	xor.b32  	%r1991, %r1989, %r1990;
	xor.b32  	%r1992, %r1991, %r1988;
	xor.b32  	%r1993, %r1948, %r1911;
	and.b32  	%r1994, %r1985, %r1993;
	xor.b32  	%r1995, %r1994, %r1911;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1934, 15;
	shr.b32 	%rhs, %r1934, 17;
	add.u32 	%r1996, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1934, 13;
	shr.b32 	%rhs, %r1934, 19;
	add.u32 	%r1997, %lhs, %rhs;
	}
	shr.u32 	%r1998, %r1934, 10;
	xor.b32  	%r1999, %r1997, %r1998;
	xor.b32  	%r2000, %r1999, %r1996;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1453, 25;
	shr.b32 	%rhs, %r1453, 7;
	add.u32 	%r2001, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1453, 14;
	shr.b32 	%rhs, %r1453, 18;
	add.u32 	%r2002, %lhs, %rhs;
	}
	shr.u32 	%r2003, %r1453, 3;
	xor.b32  	%r2004, %r2002, %r2003;
	xor.b32  	%r2005, %r2004, %r2001;
	add.s32 	%r2006, %r2005, %r1416;
	add.s32 	%r2007, %r2006, %r1749;
	add.s32 	%r2008, %r2007, %r2000;
	add.s32 	%r2009, %r2008, %r1874;
	add.s32 	%r2010, %r2009, %r1995;
	add.s32 	%r2011, %r2010, %r1992;
	add.s32 	%r2012, %r2011, -1538233109;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1987, 30;
	shr.b32 	%rhs, %r1987, 2;
	add.u32 	%r2013, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1987, 19;
	shr.b32 	%rhs, %r1987, 13;
	add.u32 	%r2014, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1987, 10;
	shr.b32 	%rhs, %r1987, 22;
	add.u32 	%r2015, %lhs, %rhs;
	}
	xor.b32  	%r2016, %r2014, %r2015;
	xor.b32  	%r2017, %r2016, %r2013;
	and.b32  	%r2018, %r1987, %r1950;
	or.b32  	%r2019, %r1987, %r1950;
	and.b32  	%r2020, %r2019, %r1913;
	or.b32  	%r2021, %r2020, %r2018;
	add.s32 	%r2022, %r2012, %r1876;
	add.s32 	%r2023, %r2012, %r2021;
	add.s32 	%r2024, %r2023, %r2017;
	.loc 2 165 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2022, 26;
	shr.b32 	%rhs, %r2022, 6;
	add.u32 	%r2025, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2022, 21;
	shr.b32 	%rhs, %r2022, 11;
	add.u32 	%r2026, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2022, 7;
	shr.b32 	%rhs, %r2022, 25;
	add.u32 	%r2027, %lhs, %rhs;
	}
	xor.b32  	%r2028, %r2026, %r2027;
	xor.b32  	%r2029, %r2028, %r2025;
	xor.b32  	%r2030, %r1985, %r1948;
	and.b32  	%r2031, %r2022, %r2030;
	xor.b32  	%r2032, %r2031, %r1948;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1971, 15;
	shr.b32 	%rhs, %r1971, 17;
	add.u32 	%r2033, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1971, 13;
	shr.b32 	%rhs, %r1971, 19;
	add.u32 	%r2034, %lhs, %rhs;
	}
	shr.u32 	%r2035, %r1971, 10;
	xor.b32  	%r2036, %r2034, %r2035;
	xor.b32  	%r2037, %r2036, %r2033;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1490, 25;
	shr.b32 	%rhs, %r1490, 7;
	add.u32 	%r2038, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1490, 14;
	shr.b32 	%rhs, %r1490, 18;
	add.u32 	%r2039, %lhs, %rhs;
	}
	shr.u32 	%r2040, %r1490, 3;
	xor.b32  	%r2041, %r2039, %r2040;
	xor.b32  	%r2042, %r2041, %r2038;
	add.s32 	%r2043, %r2042, %r1453;
	add.s32 	%r2044, %r2043, %r1786;
	add.s32 	%r2045, %r2044, %r2037;
	add.s32 	%r2046, %r2045, %r1911;
	add.s32 	%r2047, %r2046, %r2032;
	add.s32 	%r2048, %r2047, %r2029;
	add.s32 	%r2049, %r2048, -1090935817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2024, 30;
	shr.b32 	%rhs, %r2024, 2;
	add.u32 	%r2050, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2024, 19;
	shr.b32 	%rhs, %r2024, 13;
	add.u32 	%r2051, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2024, 10;
	shr.b32 	%rhs, %r2024, 22;
	add.u32 	%r2052, %lhs, %rhs;
	}
	xor.b32  	%r2053, %r2051, %r2052;
	xor.b32  	%r2054, %r2053, %r2050;
	and.b32  	%r2055, %r2024, %r1987;
	or.b32  	%r2056, %r2024, %r1987;
	and.b32  	%r2057, %r2056, %r1950;
	or.b32  	%r2058, %r2057, %r2055;
	add.s32 	%r2059, %r2049, %r1913;
	add.s32 	%r2060, %r2049, %r2058;
	add.s32 	%r2061, %r2060, %r2054;
	.loc 2 166 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2059, 26;
	shr.b32 	%rhs, %r2059, 6;
	add.u32 	%r2062, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2059, 21;
	shr.b32 	%rhs, %r2059, 11;
	add.u32 	%r2063, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2059, 7;
	shr.b32 	%rhs, %r2059, 25;
	add.u32 	%r2064, %lhs, %rhs;
	}
	xor.b32  	%r2065, %r2063, %r2064;
	xor.b32  	%r2066, %r2065, %r2062;
	xor.b32  	%r2067, %r2022, %r1985;
	and.b32  	%r2068, %r2059, %r2067;
	xor.b32  	%r2069, %r2068, %r1985;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2008, 15;
	shr.b32 	%rhs, %r2008, 17;
	add.u32 	%r2070, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2008, 13;
	shr.b32 	%rhs, %r2008, 19;
	add.u32 	%r2071, %lhs, %rhs;
	}
	shr.u32 	%r2072, %r2008, 10;
	xor.b32  	%r2073, %r2071, %r2072;
	xor.b32  	%r2074, %r2073, %r2070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1527, 25;
	shr.b32 	%rhs, %r1527, 7;
	add.u32 	%r2075, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1527, 14;
	shr.b32 	%rhs, %r1527, 18;
	add.u32 	%r2076, %lhs, %rhs;
	}
	shr.u32 	%r2077, %r1527, 3;
	xor.b32  	%r2078, %r2076, %r2077;
	xor.b32  	%r2079, %r2078, %r2075;
	add.s32 	%r2080, %r1490, %r2079;
	add.s32 	%r2081, %r2080, %r1823;
	add.s32 	%r2082, %r2081, %r2074;
	add.s32 	%r2083, %r2082, %r1948;
	add.s32 	%r2084, %r2083, %r2069;
	add.s32 	%r2085, %r2084, %r2066;
	add.s32 	%r2086, %r2085, -965641998;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2061, 30;
	shr.b32 	%rhs, %r2061, 2;
	add.u32 	%r2087, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2061, 19;
	shr.b32 	%rhs, %r2061, 13;
	add.u32 	%r2088, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2061, 10;
	shr.b32 	%rhs, %r2061, 22;
	add.u32 	%r2089, %lhs, %rhs;
	}
	xor.b32  	%r2090, %r2088, %r2089;
	xor.b32  	%r2091, %r2090, %r2087;
	and.b32  	%r2092, %r2061, %r2024;
	or.b32  	%r2093, %r2061, %r2024;
	and.b32  	%r2094, %r2093, %r1987;
	or.b32  	%r2095, %r2094, %r2092;
	.loc 2 170 1
	ld.shared.u32 	%r2096, [__cuda_local_var_162054_38_non_const_AH2];
	.loc 2 166 1
	add.s32 	%r2097, %r2095, %r2096;
	add.s32 	%r2098, %r2097, %r2091;
	.loc 2 170 1
	add.s32 	%r2099, %r2098, %r2086;
	.loc 2 171 1
	ld.shared.u32 	%r2100, [__cuda_local_var_162054_38_non_const_AH2+4];
	add.s32 	%r2101, %r2061, %r2100;
	.loc 2 172 1
	ld.shared.u32 	%r2102, [__cuda_local_var_162054_38_non_const_AH2+8];
	add.s32 	%r2103, %r2024, %r2102;
	.loc 2 173 1
	ld.shared.u32 	%r2104, [__cuda_local_var_162054_38_non_const_AH2+12];
	add.s32 	%r2105, %r1987, %r2104;
	.loc 2 174 1
	ld.shared.u32 	%r2106, [__cuda_local_var_162054_38_non_const_AH2+16];
	.loc 2 166 1
	add.s32 	%r2107, %r1950, %r2106;
	.loc 2 174 1
	add.s32 	%r2108, %r2107, %r2086;
	.loc 2 175 1
	ld.shared.u32 	%r2109, [__cuda_local_var_162054_38_non_const_AH2+20];
	add.s32 	%r2110, %r2059, %r2109;
	.loc 2 176 1
	ld.shared.u32 	%r2111, [__cuda_local_var_162054_38_non_const_AH2+24];
	add.s32 	%r2112, %r2022, %r2111;
	.loc 2 177 1
	ld.shared.u32 	%r2113, [__cuda_local_var_162054_38_non_const_AH2+28];
	add.s32 	%r2114, %r1985, %r2113;
	.loc 2 196 1
	add.s32 	%r2115, %r2099, -1731730782;
	add.s32 	%r2116, %r2099, -66549683;
	.loc 2 197 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2115, 26;
	shr.b32 	%rhs, %r2115, 6;
	add.u32 	%r2117, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2115, 21;
	shr.b32 	%rhs, %r2115, 11;
	add.u32 	%r2118, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2115, 7;
	shr.b32 	%rhs, %r2115, 25;
	add.u32 	%r2119, %lhs, %rhs;
	}
	xor.b32  	%r2120, %r2118, %r2119;
	xor.b32  	%r2121, %r2120, %r2117;
	and.b32  	%r2122, %r2115, -905233677;
	xor.b32  	%r2123, %r2122, -1694144372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2116, 30;
	shr.b32 	%rhs, %r2116, 2;
	add.u32 	%r2124, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2116, 19;
	shr.b32 	%rhs, %r2116, 13;
	add.u32 	%r2125, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2116, 10;
	shr.b32 	%rhs, %r2116, 22;
	add.u32 	%r2126, %lhs, %rhs;
	}
	xor.b32  	%r2127, %r2125, %r2126;
	xor.b32  	%r2128, %r2127, %r2124;
	and.b32  	%r2129, %r2116, -781301534;
	or.b32  	%r2130, %r2129, 704751109;
	add.s32 	%r2131, %r2101, %r2123;
	add.s32 	%r2132, %r2131, %r2121;
	add.s32 	%r2133, %r2132, -852880978;
	add.s32 	%r2134, %r2128, %r2130;
	add.s32 	%r2135, %r2132, %r2134;
	add.s32 	%r2136, %r2135, -1866785220;
	.loc 2 198 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2133, 26;
	shr.b32 	%rhs, %r2133, 6;
	add.u32 	%r2137, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2133, 21;
	shr.b32 	%rhs, %r2133, 11;
	add.u32 	%r2138, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2133, 7;
	shr.b32 	%rhs, %r2133, 25;
	add.u32 	%r2139, %lhs, %rhs;
	}
	xor.b32  	%r2140, %r2138, %r2139;
	xor.b32  	%r2141, %r2140, %r2137;
	xor.b32  	%r2142, %r2115, 1359893119;
	and.b32  	%r2143, %r2133, %r2142;
	xor.b32  	%r2144, %r2143, 1359893119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2136, 30;
	shr.b32 	%rhs, %r2136, 2;
	add.u32 	%r2145, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2136, 19;
	shr.b32 	%rhs, %r2136, 13;
	add.u32 	%r2146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2136, 10;
	shr.b32 	%rhs, %r2136, 22;
	add.u32 	%r2147, %lhs, %rhs;
	}
	xor.b32  	%r2148, %r2146, %r2147;
	xor.b32  	%r2149, %r2148, %r2145;
	and.b32  	%r2150, %r2136, %r2116;
	or.b32  	%r2151, %r2136, %r2116;
	and.b32  	%r2152, %r2151, 1779033703;
	or.b32  	%r2153, %r2152, %r2150;
	add.s32 	%r2154, %r2103, %r2144;
	add.s32 	%r2155, %r2154, %r2141;
	add.s32 	%r2156, %r2155, 204346080;
	add.s32 	%r2157, %r2149, %r2153;
	add.s32 	%r2158, %r2155, %r2157;
	add.s32 	%r2159, %r2158, 1355179099;
	.loc 2 199 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2156, 26;
	shr.b32 	%rhs, %r2156, 6;
	add.u32 	%r2160, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2156, 21;
	shr.b32 	%rhs, %r2156, 11;
	add.u32 	%r2161, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2156, 7;
	shr.b32 	%rhs, %r2156, 25;
	add.u32 	%r2162, %lhs, %rhs;
	}
	xor.b32  	%r2163, %r2161, %r2162;
	xor.b32  	%r2164, %r2163, %r2160;
	xor.b32  	%r2165, %r2133, %r2115;
	and.b32  	%r2166, %r2156, %r2165;
	xor.b32  	%r2167, %r2166, %r2115;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2159, 30;
	shr.b32 	%rhs, %r2159, 2;
	add.u32 	%r2168, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2159, 19;
	shr.b32 	%rhs, %r2159, 13;
	add.u32 	%r2169, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2159, 10;
	shr.b32 	%rhs, %r2159, 22;
	add.u32 	%r2170, %lhs, %rhs;
	}
	xor.b32  	%r2171, %r2169, %r2170;
	xor.b32  	%r2172, %r2171, %r2168;
	and.b32  	%r2173, %r2159, %r2136;
	or.b32  	%r2174, %r2159, %r2136;
	and.b32  	%r2175, %r2174, %r2116;
	or.b32  	%r2176, %r2175, %r2173;
	add.s32 	%r2177, %r2105, %r2167;
	add.s32 	%r2178, %r2177, %r2164;
	add.s32 	%r2179, %r2178, -1529998197;
	add.s32 	%r2180, %r2172, %r2176;
	add.s32 	%r2181, %r2178, %r2180;
	add.s32 	%r2182, %r2181, 985935396;
	.loc 2 200 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2179, 26;
	shr.b32 	%rhs, %r2179, 6;
	add.u32 	%r2183, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2179, 21;
	shr.b32 	%rhs, %r2179, 11;
	add.u32 	%r2184, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2179, 7;
	shr.b32 	%rhs, %r2179, 25;
	add.u32 	%r2185, %lhs, %rhs;
	}
	xor.b32  	%r2186, %r2184, %r2185;
	xor.b32  	%r2187, %r2186, %r2183;
	xor.b32  	%r2188, %r2156, %r2133;
	and.b32  	%r2189, %r2179, %r2188;
	xor.b32  	%r2190, %r2189, %r2133;
	add.s32 	%r2191, %r2108, %r2115;
	add.s32 	%r2192, %r2191, %r2190;
	add.s32 	%r2193, %r2192, %r2187;
	add.s32 	%r2194, %r2193, 961987163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2182, 30;
	shr.b32 	%rhs, %r2182, 2;
	add.u32 	%r2195, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2182, 19;
	shr.b32 	%rhs, %r2182, 13;
	add.u32 	%r2196, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2182, 10;
	shr.b32 	%rhs, %r2182, 22;
	add.u32 	%r2197, %lhs, %rhs;
	}
	xor.b32  	%r2198, %r2196, %r2197;
	xor.b32  	%r2199, %r2198, %r2195;
	and.b32  	%r2200, %r2182, %r2159;
	or.b32  	%r2201, %r2182, %r2159;
	and.b32  	%r2202, %r2201, %r2136;
	or.b32  	%r2203, %r2202, %r2200;
	add.s32 	%r2204, %r2194, %r2116;
	add.s32 	%r2205, %r2199, %r2203;
	add.s32 	%r2206, %r2205, %r2194;
	.loc 2 201 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2204, 26;
	shr.b32 	%rhs, %r2204, 6;
	add.u32 	%r2207, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2204, 21;
	shr.b32 	%rhs, %r2204, 11;
	add.u32 	%r2208, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2204, 7;
	shr.b32 	%rhs, %r2204, 25;
	add.u32 	%r2209, %lhs, %rhs;
	}
	xor.b32  	%r2210, %r2208, %r2209;
	xor.b32  	%r2211, %r2210, %r2207;
	xor.b32  	%r2212, %r2179, %r2156;
	and.b32  	%r2213, %r2204, %r2212;
	xor.b32  	%r2214, %r2213, %r2156;
	add.s32 	%r2215, %r2110, %r2133;
	add.s32 	%r2216, %r2215, %r2214;
	add.s32 	%r2217, %r2216, %r2211;
	add.s32 	%r2218, %r2217, 1508970993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2206, 30;
	shr.b32 	%rhs, %r2206, 2;
	add.u32 	%r2219, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2206, 19;
	shr.b32 	%rhs, %r2206, 13;
	add.u32 	%r2220, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2206, 10;
	shr.b32 	%rhs, %r2206, 22;
	add.u32 	%r2221, %lhs, %rhs;
	}
	xor.b32  	%r2222, %r2220, %r2221;
	xor.b32  	%r2223, %r2222, %r2219;
	and.b32  	%r2224, %r2206, %r2182;
	or.b32  	%r2225, %r2206, %r2182;
	and.b32  	%r2226, %r2225, %r2159;
	or.b32  	%r2227, %r2226, %r2224;
	add.s32 	%r2228, %r2218, %r2136;
	add.s32 	%r2229, %r2223, %r2227;
	add.s32 	%r2230, %r2229, %r2218;
	.loc 2 202 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2228, 26;
	shr.b32 	%rhs, %r2228, 6;
	add.u32 	%r2231, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2228, 21;
	shr.b32 	%rhs, %r2228, 11;
	add.u32 	%r2232, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2228, 7;
	shr.b32 	%rhs, %r2228, 25;
	add.u32 	%r2233, %lhs, %rhs;
	}
	xor.b32  	%r2234, %r2232, %r2233;
	xor.b32  	%r2235, %r2234, %r2231;
	xor.b32  	%r2236, %r2204, %r2179;
	and.b32  	%r2237, %r2228, %r2236;
	xor.b32  	%r2238, %r2237, %r2179;
	add.s32 	%r2239, %r2112, %r2156;
	add.s32 	%r2240, %r2239, %r2238;
	add.s32 	%r2241, %r2240, %r2235;
	add.s32 	%r2242, %r2241, -1841331548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2230, 30;
	shr.b32 	%rhs, %r2230, 2;
	add.u32 	%r2243, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2230, 19;
	shr.b32 	%rhs, %r2230, 13;
	add.u32 	%r2244, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2230, 10;
	shr.b32 	%rhs, %r2230, 22;
	add.u32 	%r2245, %lhs, %rhs;
	}
	xor.b32  	%r2246, %r2244, %r2245;
	xor.b32  	%r2247, %r2246, %r2243;
	and.b32  	%r2248, %r2230, %r2206;
	or.b32  	%r2249, %r2230, %r2206;
	and.b32  	%r2250, %r2249, %r2182;
	or.b32  	%r2251, %r2250, %r2248;
	add.s32 	%r2252, %r2242, %r2159;
	add.s32 	%r2253, %r2247, %r2251;
	add.s32 	%r2254, %r2253, %r2242;
	.loc 2 203 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2252, 26;
	shr.b32 	%rhs, %r2252, 6;
	add.u32 	%r2255, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2252, 21;
	shr.b32 	%rhs, %r2252, 11;
	add.u32 	%r2256, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2252, 7;
	shr.b32 	%rhs, %r2252, 25;
	add.u32 	%r2257, %lhs, %rhs;
	}
	xor.b32  	%r2258, %r2256, %r2257;
	xor.b32  	%r2259, %r2258, %r2255;
	xor.b32  	%r2260, %r2228, %r2204;
	and.b32  	%r2261, %r2252, %r2260;
	xor.b32  	%r2262, %r2261, %r2204;
	add.s32 	%r2263, %r2114, %r2179;
	add.s32 	%r2264, %r2263, %r2262;
	add.s32 	%r2265, %r2264, %r2259;
	add.s32 	%r2266, %r2265, -1424204075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2254, 30;
	shr.b32 	%rhs, %r2254, 2;
	add.u32 	%r2267, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2254, 19;
	shr.b32 	%rhs, %r2254, 13;
	add.u32 	%r2268, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2254, 10;
	shr.b32 	%rhs, %r2254, 22;
	add.u32 	%r2269, %lhs, %rhs;
	}
	xor.b32  	%r2270, %r2268, %r2269;
	xor.b32  	%r2271, %r2270, %r2267;
	and.b32  	%r2272, %r2254, %r2230;
	or.b32  	%r2273, %r2254, %r2230;
	and.b32  	%r2274, %r2273, %r2206;
	or.b32  	%r2275, %r2274, %r2272;
	add.s32 	%r2276, %r2266, %r2182;
	add.s32 	%r2277, %r2271, %r2275;
	add.s32 	%r2278, %r2277, %r2266;
	.loc 2 204 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2276, 26;
	shr.b32 	%rhs, %r2276, 6;
	add.u32 	%r2279, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2276, 21;
	shr.b32 	%rhs, %r2276, 11;
	add.u32 	%r2280, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2276, 7;
	shr.b32 	%rhs, %r2276, 25;
	add.u32 	%r2281, %lhs, %rhs;
	}
	xor.b32  	%r2282, %r2280, %r2281;
	xor.b32  	%r2283, %r2282, %r2279;
	xor.b32  	%r2284, %r2252, %r2228;
	and.b32  	%r2285, %r2276, %r2284;
	xor.b32  	%r2286, %r2285, %r2228;
	add.s32 	%r2287, %r2204, %r2286;
	add.s32 	%r2288, %r2287, %r2283;
	add.s32 	%r2289, %r2288, 1476897432;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2278, 30;
	shr.b32 	%rhs, %r2278, 2;
	add.u32 	%r2290, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2278, 19;
	shr.b32 	%rhs, %r2278, 13;
	add.u32 	%r2291, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2278, 10;
	shr.b32 	%rhs, %r2278, 22;
	add.u32 	%r2292, %lhs, %rhs;
	}
	xor.b32  	%r2293, %r2291, %r2292;
	xor.b32  	%r2294, %r2293, %r2290;
	and.b32  	%r2295, %r2278, %r2254;
	or.b32  	%r2296, %r2278, %r2254;
	and.b32  	%r2297, %r2296, %r2230;
	or.b32  	%r2298, %r2297, %r2295;
	add.s32 	%r2299, %r2289, %r2206;
	add.s32 	%r2300, %r2294, %r2298;
	add.s32 	%r2301, %r2300, %r2289;
	.loc 2 205 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2299, 26;
	shr.b32 	%rhs, %r2299, 6;
	add.u32 	%r2302, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2299, 21;
	shr.b32 	%rhs, %r2299, 11;
	add.u32 	%r2303, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2299, 7;
	shr.b32 	%rhs, %r2299, 25;
	add.u32 	%r2304, %lhs, %rhs;
	}
	xor.b32  	%r2305, %r2303, %r2304;
	xor.b32  	%r2306, %r2305, %r2302;
	xor.b32  	%r2307, %r2276, %r2252;
	and.b32  	%r2308, %r2299, %r2307;
	xor.b32  	%r2309, %r2308, %r2252;
	add.s32 	%r2310, %r2228, %r2309;
	add.s32 	%r2311, %r2310, %r2306;
	add.s32 	%r2312, %r2311, 310598401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2301, 30;
	shr.b32 	%rhs, %r2301, 2;
	add.u32 	%r2313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2301, 19;
	shr.b32 	%rhs, %r2301, 13;
	add.u32 	%r2314, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2301, 10;
	shr.b32 	%rhs, %r2301, 22;
	add.u32 	%r2315, %lhs, %rhs;
	}
	xor.b32  	%r2316, %r2314, %r2315;
	xor.b32  	%r2317, %r2316, %r2313;
	and.b32  	%r2318, %r2301, %r2278;
	or.b32  	%r2319, %r2301, %r2278;
	and.b32  	%r2320, %r2319, %r2254;
	or.b32  	%r2321, %r2320, %r2318;
	add.s32 	%r2322, %r2312, %r2230;
	add.s32 	%r2323, %r2317, %r2321;
	add.s32 	%r2324, %r2323, %r2312;
	.loc 2 206 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2322, 26;
	shr.b32 	%rhs, %r2322, 6;
	add.u32 	%r2325, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2322, 21;
	shr.b32 	%rhs, %r2322, 11;
	add.u32 	%r2326, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2322, 7;
	shr.b32 	%rhs, %r2322, 25;
	add.u32 	%r2327, %lhs, %rhs;
	}
	xor.b32  	%r2328, %r2326, %r2327;
	xor.b32  	%r2329, %r2328, %r2325;
	xor.b32  	%r2330, %r2299, %r2276;
	and.b32  	%r2331, %r2322, %r2330;
	xor.b32  	%r2332, %r2331, %r2276;
	add.s32 	%r2333, %r2252, %r2332;
	add.s32 	%r2334, %r2333, %r2329;
	add.s32 	%r2335, %r2334, 607225278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2324, 30;
	shr.b32 	%rhs, %r2324, 2;
	add.u32 	%r2336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2324, 19;
	shr.b32 	%rhs, %r2324, 13;
	add.u32 	%r2337, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2324, 10;
	shr.b32 	%rhs, %r2324, 22;
	add.u32 	%r2338, %lhs, %rhs;
	}
	xor.b32  	%r2339, %r2337, %r2338;
	xor.b32  	%r2340, %r2339, %r2336;
	and.b32  	%r2341, %r2324, %r2301;
	or.b32  	%r2342, %r2324, %r2301;
	and.b32  	%r2343, %r2342, %r2278;
	or.b32  	%r2344, %r2343, %r2341;
	add.s32 	%r2345, %r2335, %r2254;
	add.s32 	%r2346, %r2340, %r2344;
	add.s32 	%r2347, %r2346, %r2335;
	.loc 2 207 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2345, 26;
	shr.b32 	%rhs, %r2345, 6;
	add.u32 	%r2348, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2345, 21;
	shr.b32 	%rhs, %r2345, 11;
	add.u32 	%r2349, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2345, 7;
	shr.b32 	%rhs, %r2345, 25;
	add.u32 	%r2350, %lhs, %rhs;
	}
	xor.b32  	%r2351, %r2349, %r2350;
	xor.b32  	%r2352, %r2351, %r2348;
	xor.b32  	%r2353, %r2322, %r2299;
	and.b32  	%r2354, %r2345, %r2353;
	xor.b32  	%r2355, %r2354, %r2299;
	add.s32 	%r2356, %r2276, %r2355;
	add.s32 	%r2357, %r2356, %r2352;
	add.s32 	%r2358, %r2357, 1426881987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2347, 30;
	shr.b32 	%rhs, %r2347, 2;
	add.u32 	%r2359, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2347, 19;
	shr.b32 	%rhs, %r2347, 13;
	add.u32 	%r2360, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2347, 10;
	shr.b32 	%rhs, %r2347, 22;
	add.u32 	%r2361, %lhs, %rhs;
	}
	xor.b32  	%r2362, %r2360, %r2361;
	xor.b32  	%r2363, %r2362, %r2359;
	and.b32  	%r2364, %r2347, %r2324;
	or.b32  	%r2365, %r2347, %r2324;
	and.b32  	%r2366, %r2365, %r2301;
	or.b32  	%r2367, %r2366, %r2364;
	add.s32 	%r2368, %r2358, %r2278;
	add.s32 	%r2369, %r2363, %r2367;
	add.s32 	%r2370, %r2369, %r2358;
	.loc 2 208 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2368, 26;
	shr.b32 	%rhs, %r2368, 6;
	add.u32 	%r2371, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2368, 21;
	shr.b32 	%rhs, %r2368, 11;
	add.u32 	%r2372, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2368, 7;
	shr.b32 	%rhs, %r2368, 25;
	add.u32 	%r2373, %lhs, %rhs;
	}
	xor.b32  	%r2374, %r2372, %r2373;
	xor.b32  	%r2375, %r2374, %r2371;
	xor.b32  	%r2376, %r2345, %r2322;
	and.b32  	%r2377, %r2368, %r2376;
	xor.b32  	%r2378, %r2377, %r2322;
	add.s32 	%r2379, %r2299, %r2378;
	add.s32 	%r2380, %r2379, %r2375;
	add.s32 	%r2381, %r2380, 1925078388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2370, 30;
	shr.b32 	%rhs, %r2370, 2;
	add.u32 	%r2382, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2370, 19;
	shr.b32 	%rhs, %r2370, 13;
	add.u32 	%r2383, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2370, 10;
	shr.b32 	%rhs, %r2370, 22;
	add.u32 	%r2384, %lhs, %rhs;
	}
	xor.b32  	%r2385, %r2383, %r2384;
	xor.b32  	%r2386, %r2385, %r2382;
	and.b32  	%r2387, %r2370, %r2347;
	or.b32  	%r2388, %r2370, %r2347;
	and.b32  	%r2389, %r2388, %r2324;
	or.b32  	%r2390, %r2389, %r2387;
	add.s32 	%r2391, %r2381, %r2301;
	add.s32 	%r2392, %r2386, %r2390;
	add.s32 	%r2393, %r2392, %r2381;
	.loc 2 209 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2391, 26;
	shr.b32 	%rhs, %r2391, 6;
	add.u32 	%r2394, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2391, 21;
	shr.b32 	%rhs, %r2391, 11;
	add.u32 	%r2395, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2391, 7;
	shr.b32 	%rhs, %r2391, 25;
	add.u32 	%r2396, %lhs, %rhs;
	}
	xor.b32  	%r2397, %r2395, %r2396;
	xor.b32  	%r2398, %r2397, %r2394;
	xor.b32  	%r2399, %r2368, %r2345;
	and.b32  	%r2400, %r2391, %r2399;
	xor.b32  	%r2401, %r2400, %r2345;
	add.s32 	%r2402, %r2322, %r2401;
	add.s32 	%r2403, %r2402, %r2398;
	add.s32 	%r2404, %r2403, -2132889090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2393, 30;
	shr.b32 	%rhs, %r2393, 2;
	add.u32 	%r2405, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2393, 19;
	shr.b32 	%rhs, %r2393, 13;
	add.u32 	%r2406, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2393, 10;
	shr.b32 	%rhs, %r2393, 22;
	add.u32 	%r2407, %lhs, %rhs;
	}
	xor.b32  	%r2408, %r2406, %r2407;
	xor.b32  	%r2409, %r2408, %r2405;
	and.b32  	%r2410, %r2393, %r2370;
	or.b32  	%r2411, %r2393, %r2370;
	and.b32  	%r2412, %r2411, %r2347;
	or.b32  	%r2413, %r2412, %r2410;
	add.s32 	%r2414, %r2404, %r2324;
	add.s32 	%r2415, %r2409, %r2413;
	add.s32 	%r2416, %r2415, %r2404;
	.loc 2 210 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2414, 26;
	shr.b32 	%rhs, %r2414, 6;
	add.u32 	%r2417, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2414, 21;
	shr.b32 	%rhs, %r2414, 11;
	add.u32 	%r2418, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2414, 7;
	shr.b32 	%rhs, %r2414, 25;
	add.u32 	%r2419, %lhs, %rhs;
	}
	xor.b32  	%r2420, %r2418, %r2419;
	xor.b32  	%r2421, %r2420, %r2417;
	xor.b32  	%r2422, %r2391, %r2368;
	and.b32  	%r2423, %r2414, %r2422;
	xor.b32  	%r2424, %r2423, %r2368;
	add.s32 	%r2425, %r2345, %r2424;
	add.s32 	%r2426, %r2425, %r2421;
	add.s32 	%r2427, %r2426, -1680079193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2416, 30;
	shr.b32 	%rhs, %r2416, 2;
	add.u32 	%r2428, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2416, 19;
	shr.b32 	%rhs, %r2416, 13;
	add.u32 	%r2429, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2416, 10;
	shr.b32 	%rhs, %r2416, 22;
	add.u32 	%r2430, %lhs, %rhs;
	}
	xor.b32  	%r2431, %r2429, %r2430;
	xor.b32  	%r2432, %r2431, %r2428;
	and.b32  	%r2433, %r2416, %r2393;
	or.b32  	%r2434, %r2416, %r2393;
	and.b32  	%r2435, %r2434, %r2370;
	or.b32  	%r2436, %r2435, %r2433;
	add.s32 	%r2437, %r2427, %r2347;
	add.s32 	%r2438, %r2432, %r2436;
	add.s32 	%r2439, %r2438, %r2427;
	.loc 2 211 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2437, 26;
	shr.b32 	%rhs, %r2437, 6;
	add.u32 	%r2440, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2437, 21;
	shr.b32 	%rhs, %r2437, 11;
	add.u32 	%r2441, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2437, 7;
	shr.b32 	%rhs, %r2437, 25;
	add.u32 	%r2442, %lhs, %rhs;
	}
	xor.b32  	%r2443, %r2441, %r2442;
	xor.b32  	%r2444, %r2443, %r2440;
	xor.b32  	%r2445, %r2414, %r2391;
	and.b32  	%r2446, %r2437, %r2445;
	xor.b32  	%r2447, %r2446, %r2391;
	add.s32 	%r2448, %r2368, %r2447;
	add.s32 	%r2449, %r2448, %r2444;
	add.s32 	%r2450, %r2449, -1046744460;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2439, 30;
	shr.b32 	%rhs, %r2439, 2;
	add.u32 	%r2451, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2439, 19;
	shr.b32 	%rhs, %r2439, 13;
	add.u32 	%r2452, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2439, 10;
	shr.b32 	%rhs, %r2439, 22;
	add.u32 	%r2453, %lhs, %rhs;
	}
	xor.b32  	%r2454, %r2452, %r2453;
	xor.b32  	%r2455, %r2454, %r2451;
	and.b32  	%r2456, %r2439, %r2416;
	or.b32  	%r2457, %r2439, %r2416;
	and.b32  	%r2458, %r2457, %r2393;
	or.b32  	%r2459, %r2458, %r2456;
	add.s32 	%r2460, %r2450, %r2370;
	add.s32 	%r2461, %r2455, %r2459;
	add.s32 	%r2462, %r2461, %r2450;
	.loc 2 212 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2460, 26;
	shr.b32 	%rhs, %r2460, 6;
	add.u32 	%r2463, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2460, 21;
	shr.b32 	%rhs, %r2460, 11;
	add.u32 	%r2464, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2460, 7;
	shr.b32 	%rhs, %r2460, 25;
	add.u32 	%r2465, %lhs, %rhs;
	}
	xor.b32  	%r2466, %r2464, %r2465;
	xor.b32  	%r2467, %r2466, %r2463;
	xor.b32  	%r2468, %r2437, %r2414;
	and.b32  	%r2469, %r2460, %r2468;
	xor.b32  	%r2470, %r2469, %r2414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2101, 25;
	shr.b32 	%rhs, %r2101, 7;
	add.u32 	%r2471, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2101, 14;
	shr.b32 	%rhs, %r2101, 18;
	add.u32 	%r2472, %lhs, %rhs;
	}
	shr.u32 	%r2473, %r2101, 3;
	xor.b32  	%r2474, %r2472, %r2473;
	xor.b32  	%r2475, %r2474, %r2471;
	add.s32 	%r2476, %r2099, %r2475;
	add.s32 	%r2477, %r2476, %r2391;
	add.s32 	%r2478, %r2477, %r2470;
	add.s32 	%r2479, %r2478, %r2467;
	add.s32 	%r2480, %r2479, -459576895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2462, 30;
	shr.b32 	%rhs, %r2462, 2;
	add.u32 	%r2481, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2462, 19;
	shr.b32 	%rhs, %r2462, 13;
	add.u32 	%r2482, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2462, 10;
	shr.b32 	%rhs, %r2462, 22;
	add.u32 	%r2483, %lhs, %rhs;
	}
	xor.b32  	%r2484, %r2482, %r2483;
	xor.b32  	%r2485, %r2484, %r2481;
	and.b32  	%r2486, %r2462, %r2439;
	or.b32  	%r2487, %r2462, %r2439;
	and.b32  	%r2488, %r2487, %r2416;
	or.b32  	%r2489, %r2488, %r2486;
	add.s32 	%r2490, %r2480, %r2393;
	add.s32 	%r2491, %r2485, %r2489;
	add.s32 	%r2492, %r2491, %r2480;
	.loc 2 213 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2490, 26;
	shr.b32 	%rhs, %r2490, 6;
	add.u32 	%r2493, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2490, 21;
	shr.b32 	%rhs, %r2490, 11;
	add.u32 	%r2494, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2490, 7;
	shr.b32 	%rhs, %r2490, 25;
	add.u32 	%r2495, %lhs, %rhs;
	}
	xor.b32  	%r2496, %r2494, %r2495;
	xor.b32  	%r2497, %r2496, %r2493;
	xor.b32  	%r2498, %r2460, %r2437;
	and.b32  	%r2499, %r2490, %r2498;
	xor.b32  	%r2500, %r2499, %r2437;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2103, 25;
	shr.b32 	%rhs, %r2103, 7;
	add.u32 	%r2501, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2103, 14;
	shr.b32 	%rhs, %r2103, 18;
	add.u32 	%r2502, %lhs, %rhs;
	}
	shr.u32 	%r2503, %r2103, 3;
	xor.b32  	%r2504, %r2502, %r2503;
	xor.b32  	%r2505, %r2504, %r2501;
	add.s32 	%r2506, %r2505, %r2101;
	add.s32 	%r2507, %r2506, 10485760;
	add.s32 	%r2508, %r2506, %r2414;
	add.s32 	%r2509, %r2508, %r2500;
	add.s32 	%r2510, %r2509, %r2497;
	add.s32 	%r2511, %r2510, -262256762;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2492, 30;
	shr.b32 	%rhs, %r2492, 2;
	add.u32 	%r2512, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2492, 19;
	shr.b32 	%rhs, %r2492, 13;
	add.u32 	%r2513, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2492, 10;
	shr.b32 	%rhs, %r2492, 22;
	add.u32 	%r2514, %lhs, %rhs;
	}
	xor.b32  	%r2515, %r2513, %r2514;
	xor.b32  	%r2516, %r2515, %r2512;
	and.b32  	%r2517, %r2492, %r2462;
	or.b32  	%r2518, %r2492, %r2462;
	and.b32  	%r2519, %r2518, %r2439;
	or.b32  	%r2520, %r2519, %r2517;
	add.s32 	%r2521, %r2511, %r2416;
	add.s32 	%r2522, %r2516, %r2520;
	add.s32 	%r2523, %r2522, %r2511;
	.loc 2 214 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2521, 26;
	shr.b32 	%rhs, %r2521, 6;
	add.u32 	%r2524, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2521, 21;
	shr.b32 	%rhs, %r2521, 11;
	add.u32 	%r2525, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2521, 7;
	shr.b32 	%rhs, %r2521, 25;
	add.u32 	%r2526, %lhs, %rhs;
	}
	xor.b32  	%r2527, %r2525, %r2526;
	xor.b32  	%r2528, %r2527, %r2524;
	xor.b32  	%r2529, %r2490, %r2460;
	and.b32  	%r2530, %r2521, %r2529;
	xor.b32  	%r2531, %r2530, %r2460;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2476, 15;
	shr.b32 	%rhs, %r2476, 17;
	add.u32 	%r2532, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2476, 13;
	shr.b32 	%rhs, %r2476, 19;
	add.u32 	%r2533, %lhs, %rhs;
	}
	shr.u32 	%r2534, %r2476, 10;
	xor.b32  	%r2535, %r2533, %r2534;
	xor.b32  	%r2536, %r2535, %r2532;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2105, 25;
	shr.b32 	%rhs, %r2105, 7;
	add.u32 	%r2537, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2105, 14;
	shr.b32 	%rhs, %r2105, 18;
	add.u32 	%r2538, %lhs, %rhs;
	}
	shr.u32 	%r2539, %r2105, 3;
	xor.b32  	%r2540, %r2538, %r2539;
	xor.b32  	%r2541, %r2540, %r2537;
	add.s32 	%r2542, %r2103, %r2541;
	add.s32 	%r2543, %r2542, %r2536;
	add.s32 	%r2544, %r2543, %r2437;
	add.s32 	%r2545, %r2544, %r2531;
	add.s32 	%r2546, %r2545, %r2528;
	add.s32 	%r2547, %r2546, 264347078;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2523, 30;
	shr.b32 	%rhs, %r2523, 2;
	add.u32 	%r2548, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2523, 19;
	shr.b32 	%rhs, %r2523, 13;
	add.u32 	%r2549, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2523, 10;
	shr.b32 	%rhs, %r2523, 22;
	add.u32 	%r2550, %lhs, %rhs;
	}
	xor.b32  	%r2551, %r2549, %r2550;
	xor.b32  	%r2552, %r2551, %r2548;
	and.b32  	%r2553, %r2523, %r2492;
	or.b32  	%r2554, %r2523, %r2492;
	and.b32  	%r2555, %r2554, %r2462;
	or.b32  	%r2556, %r2555, %r2553;
	add.s32 	%r2557, %r2547, %r2439;
	add.s32 	%r2558, %r2552, %r2556;
	add.s32 	%r2559, %r2558, %r2547;
	.loc 2 215 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2557, 26;
	shr.b32 	%rhs, %r2557, 6;
	add.u32 	%r2560, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2557, 21;
	shr.b32 	%rhs, %r2557, 11;
	add.u32 	%r2561, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2557, 7;
	shr.b32 	%rhs, %r2557, 25;
	add.u32 	%r2562, %lhs, %rhs;
	}
	xor.b32  	%r2563, %r2561, %r2562;
	xor.b32  	%r2564, %r2563, %r2560;
	xor.b32  	%r2565, %r2521, %r2490;
	and.b32  	%r2566, %r2557, %r2565;
	xor.b32  	%r2567, %r2566, %r2490;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2507, 15;
	shr.b32 	%rhs, %r2507, 17;
	add.u32 	%r2568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2507, 13;
	shr.b32 	%rhs, %r2507, 19;
	add.u32 	%r2569, %lhs, %rhs;
	}
	shr.u32 	%r2570, %r2507, 10;
	xor.b32  	%r2571, %r2569, %r2570;
	xor.b32  	%r2572, %r2571, %r2568;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2108, 25;
	shr.b32 	%rhs, %r2108, 7;
	add.u32 	%r2573, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2108, 14;
	shr.b32 	%rhs, %r2108, 18;
	add.u32 	%r2574, %lhs, %rhs;
	}
	shr.u32 	%r2575, %r2108, 3;
	xor.b32  	%r2576, %r2574, %r2575;
	xor.b32  	%r2577, %r2576, %r2573;
	add.s32 	%r2578, %r2572, %r2105;
	add.s32 	%r2579, %r2578, %r2577;
	add.s32 	%r2580, %r2579, %r2460;
	add.s32 	%r2581, %r2580, %r2567;
	add.s32 	%r2582, %r2581, %r2564;
	add.s32 	%r2583, %r2582, 604807628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2559, 30;
	shr.b32 	%rhs, %r2559, 2;
	add.u32 	%r2584, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2559, 19;
	shr.b32 	%rhs, %r2559, 13;
	add.u32 	%r2585, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2559, 10;
	shr.b32 	%rhs, %r2559, 22;
	add.u32 	%r2586, %lhs, %rhs;
	}
	xor.b32  	%r2587, %r2585, %r2586;
	xor.b32  	%r2588, %r2587, %r2584;
	and.b32  	%r2589, %r2559, %r2523;
	or.b32  	%r2590, %r2559, %r2523;
	and.b32  	%r2591, %r2590, %r2492;
	or.b32  	%r2592, %r2591, %r2589;
	add.s32 	%r2593, %r2583, %r2462;
	add.s32 	%r2594, %r2588, %r2592;
	add.s32 	%r2595, %r2594, %r2583;
	.loc 2 216 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2593, 26;
	shr.b32 	%rhs, %r2593, 6;
	add.u32 	%r2596, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2593, 21;
	shr.b32 	%rhs, %r2593, 11;
	add.u32 	%r2597, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2593, 7;
	shr.b32 	%rhs, %r2593, 25;
	add.u32 	%r2598, %lhs, %rhs;
	}
	xor.b32  	%r2599, %r2597, %r2598;
	xor.b32  	%r2600, %r2599, %r2596;
	xor.b32  	%r2601, %r2557, %r2521;
	and.b32  	%r2602, %r2593, %r2601;
	xor.b32  	%r2603, %r2602, %r2521;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2543, 15;
	shr.b32 	%rhs, %r2543, 17;
	add.u32 	%r2604, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2543, 13;
	shr.b32 	%rhs, %r2543, 19;
	add.u32 	%r2605, %lhs, %rhs;
	}
	shr.u32 	%r2606, %r2543, 10;
	xor.b32  	%r2607, %r2605, %r2606;
	xor.b32  	%r2608, %r2607, %r2604;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2110, 25;
	shr.b32 	%rhs, %r2110, 7;
	add.u32 	%r2609, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2110, 14;
	shr.b32 	%rhs, %r2110, 18;
	add.u32 	%r2610, %lhs, %rhs;
	}
	shr.u32 	%r2611, %r2110, 3;
	xor.b32  	%r2612, %r2610, %r2611;
	xor.b32  	%r2613, %r2612, %r2609;
	add.s32 	%r2614, %r2108, %r2613;
	add.s32 	%r2615, %r2614, %r2608;
	add.s32 	%r2616, %r2615, %r2490;
	add.s32 	%r2617, %r2616, %r2603;
	add.s32 	%r2618, %r2617, %r2600;
	add.s32 	%r2619, %r2618, 770255983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2595, 30;
	shr.b32 	%rhs, %r2595, 2;
	add.u32 	%r2620, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2595, 19;
	shr.b32 	%rhs, %r2595, 13;
	add.u32 	%r2621, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2595, 10;
	shr.b32 	%rhs, %r2595, 22;
	add.u32 	%r2622, %lhs, %rhs;
	}
	xor.b32  	%r2623, %r2621, %r2622;
	xor.b32  	%r2624, %r2623, %r2620;
	and.b32  	%r2625, %r2595, %r2559;
	or.b32  	%r2626, %r2595, %r2559;
	and.b32  	%r2627, %r2626, %r2523;
	or.b32  	%r2628, %r2627, %r2625;
	add.s32 	%r2629, %r2619, %r2492;
	add.s32 	%r2630, %r2624, %r2628;
	add.s32 	%r2631, %r2630, %r2619;
	.loc 2 217 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2629, 26;
	shr.b32 	%rhs, %r2629, 6;
	add.u32 	%r2632, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2629, 21;
	shr.b32 	%rhs, %r2629, 11;
	add.u32 	%r2633, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2629, 7;
	shr.b32 	%rhs, %r2629, 25;
	add.u32 	%r2634, %lhs, %rhs;
	}
	xor.b32  	%r2635, %r2633, %r2634;
	xor.b32  	%r2636, %r2635, %r2632;
	xor.b32  	%r2637, %r2593, %r2557;
	and.b32  	%r2638, %r2629, %r2637;
	xor.b32  	%r2639, %r2638, %r2557;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2579, 15;
	shr.b32 	%rhs, %r2579, 17;
	add.u32 	%r2640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2579, 13;
	shr.b32 	%rhs, %r2579, 19;
	add.u32 	%r2641, %lhs, %rhs;
	}
	shr.u32 	%r2642, %r2579, 10;
	xor.b32  	%r2643, %r2641, %r2642;
	xor.b32  	%r2644, %r2643, %r2640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2112, 25;
	shr.b32 	%rhs, %r2112, 7;
	add.u32 	%r2645, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2112, 14;
	shr.b32 	%rhs, %r2112, 18;
	add.u32 	%r2646, %lhs, %rhs;
	}
	shr.u32 	%r2647, %r2112, 3;
	xor.b32  	%r2648, %r2646, %r2647;
	xor.b32  	%r2649, %r2648, %r2645;
	add.s32 	%r2650, %r2110, %r2649;
	add.s32 	%r2651, %r2650, %r2644;
	add.s32 	%r2652, %r2651, %r2521;
	add.s32 	%r2653, %r2652, %r2639;
	add.s32 	%r2654, %r2653, %r2636;
	add.s32 	%r2655, %r2654, 1249150122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2631, 30;
	shr.b32 	%rhs, %r2631, 2;
	add.u32 	%r2656, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2631, 19;
	shr.b32 	%rhs, %r2631, 13;
	add.u32 	%r2657, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2631, 10;
	shr.b32 	%rhs, %r2631, 22;
	add.u32 	%r2658, %lhs, %rhs;
	}
	xor.b32  	%r2659, %r2657, %r2658;
	xor.b32  	%r2660, %r2659, %r2656;
	and.b32  	%r2661, %r2631, %r2595;
	or.b32  	%r2662, %r2631, %r2595;
	and.b32  	%r2663, %r2662, %r2559;
	or.b32  	%r2664, %r2663, %r2661;
	add.s32 	%r2665, %r2655, %r2523;
	add.s32 	%r2666, %r2660, %r2664;
	add.s32 	%r2667, %r2666, %r2655;
	.loc 2 218 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2665, 26;
	shr.b32 	%rhs, %r2665, 6;
	add.u32 	%r2668, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2665, 21;
	shr.b32 	%rhs, %r2665, 11;
	add.u32 	%r2669, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2665, 7;
	shr.b32 	%rhs, %r2665, 25;
	add.u32 	%r2670, %lhs, %rhs;
	}
	xor.b32  	%r2671, %r2669, %r2670;
	xor.b32  	%r2672, %r2671, %r2668;
	xor.b32  	%r2673, %r2629, %r2593;
	and.b32  	%r2674, %r2665, %r2673;
	xor.b32  	%r2675, %r2674, %r2593;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2615, 15;
	shr.b32 	%rhs, %r2615, 17;
	add.u32 	%r2676, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2615, 13;
	shr.b32 	%rhs, %r2615, 19;
	add.u32 	%r2677, %lhs, %rhs;
	}
	shr.u32 	%r2678, %r2615, 10;
	xor.b32  	%r2679, %r2677, %r2678;
	xor.b32  	%r2680, %r2679, %r2676;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2114, 25;
	shr.b32 	%rhs, %r2114, 7;
	add.u32 	%r2681, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2114, 14;
	shr.b32 	%rhs, %r2114, 18;
	add.u32 	%r2682, %lhs, %rhs;
	}
	shr.u32 	%r2683, %r2114, 3;
	xor.b32  	%r2684, %r2682, %r2683;
	xor.b32  	%r2685, %r2684, %r2681;
	add.s32 	%r2686, %r2685, %r2112;
	add.s32 	%r2687, %r2686, %r2680;
	add.s32 	%r2688, %r2687, 256;
	add.s32 	%r2689, %r2688, %r2557;
	add.s32 	%r2690, %r2689, %r2675;
	add.s32 	%r2691, %r2690, %r2672;
	add.s32 	%r2692, %r2691, 1555081692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2667, 30;
	shr.b32 	%rhs, %r2667, 2;
	add.u32 	%r2693, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2667, 19;
	shr.b32 	%rhs, %r2667, 13;
	add.u32 	%r2694, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2667, 10;
	shr.b32 	%rhs, %r2667, 22;
	add.u32 	%r2695, %lhs, %rhs;
	}
	xor.b32  	%r2696, %r2694, %r2695;
	xor.b32  	%r2697, %r2696, %r2693;
	and.b32  	%r2698, %r2667, %r2631;
	or.b32  	%r2699, %r2667, %r2631;
	and.b32  	%r2700, %r2699, %r2595;
	or.b32  	%r2701, %r2700, %r2698;
	add.s32 	%r2702, %r2692, %r2559;
	add.s32 	%r2703, %r2697, %r2701;
	add.s32 	%r2704, %r2703, %r2692;
	.loc 2 219 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2702, 26;
	shr.b32 	%rhs, %r2702, 6;
	add.u32 	%r2705, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2702, 21;
	shr.b32 	%rhs, %r2702, 11;
	add.u32 	%r2706, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2702, 7;
	shr.b32 	%rhs, %r2702, 25;
	add.u32 	%r2707, %lhs, %rhs;
	}
	xor.b32  	%r2708, %r2706, %r2707;
	xor.b32  	%r2709, %r2708, %r2705;
	xor.b32  	%r2710, %r2665, %r2629;
	and.b32  	%r2711, %r2702, %r2710;
	xor.b32  	%r2712, %r2711, %r2629;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2651, 15;
	shr.b32 	%rhs, %r2651, 17;
	add.u32 	%r2713, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2651, 13;
	shr.b32 	%rhs, %r2651, 19;
	add.u32 	%r2714, %lhs, %rhs;
	}
	shr.u32 	%r2715, %r2651, 10;
	xor.b32  	%r2716, %r2714, %r2715;
	xor.b32  	%r2717, %r2716, %r2713;
	add.s32 	%r2718, %r2114, %r2476;
	add.s32 	%r2719, %r2718, %r2717;
	add.s32 	%r2720, %r2719, 285220864;
	add.s32 	%r2721, %r2720, %r2593;
	add.s32 	%r2722, %r2721, %r2712;
	add.s32 	%r2723, %r2722, %r2709;
	add.s32 	%r2724, %r2723, 1996064986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2704, 30;
	shr.b32 	%rhs, %r2704, 2;
	add.u32 	%r2725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2704, 19;
	shr.b32 	%rhs, %r2704, 13;
	add.u32 	%r2726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2704, 10;
	shr.b32 	%rhs, %r2704, 22;
	add.u32 	%r2727, %lhs, %rhs;
	}
	xor.b32  	%r2728, %r2726, %r2727;
	xor.b32  	%r2729, %r2728, %r2725;
	and.b32  	%r2730, %r2704, %r2667;
	or.b32  	%r2731, %r2704, %r2667;
	and.b32  	%r2732, %r2731, %r2631;
	or.b32  	%r2733, %r2732, %r2730;
	add.s32 	%r2734, %r2724, %r2595;
	add.s32 	%r2735, %r2729, %r2733;
	add.s32 	%r2736, %r2735, %r2724;
	.loc 2 220 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2734, 26;
	shr.b32 	%rhs, %r2734, 6;
	add.u32 	%r2737, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2734, 21;
	shr.b32 	%rhs, %r2734, 11;
	add.u32 	%r2738, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2734, 7;
	shr.b32 	%rhs, %r2734, 25;
	add.u32 	%r2739, %lhs, %rhs;
	}
	xor.b32  	%r2740, %r2738, %r2739;
	xor.b32  	%r2741, %r2740, %r2737;
	xor.b32  	%r2742, %r2702, %r2665;
	and.b32  	%r2743, %r2734, %r2742;
	xor.b32  	%r2744, %r2743, %r2665;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2688, 15;
	shr.b32 	%rhs, %r2688, 17;
	add.u32 	%r2745, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2688, 13;
	shr.b32 	%rhs, %r2688, 19;
	add.u32 	%r2746, %lhs, %rhs;
	}
	shr.u32 	%r2747, %r2688, 10;
	xor.b32  	%r2748, %r2746, %r2747;
	xor.b32  	%r2749, %r2748, %r2745;
	add.s32 	%r2750, %r2749, %r2507;
	xor.b32  	%r2751, %r2750, -2147483648;
	add.s32 	%r2752, %r2751, %r2629;
	add.s32 	%r2753, %r2752, %r2744;
	add.s32 	%r2754, %r2753, %r2741;
	add.s32 	%r2755, %r2754, -1740746414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2736, 30;
	shr.b32 	%rhs, %r2736, 2;
	add.u32 	%r2756, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2736, 19;
	shr.b32 	%rhs, %r2736, 13;
	add.u32 	%r2757, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2736, 10;
	shr.b32 	%rhs, %r2736, 22;
	add.u32 	%r2758, %lhs, %rhs;
	}
	xor.b32  	%r2759, %r2757, %r2758;
	xor.b32  	%r2760, %r2759, %r2756;
	and.b32  	%r2761, %r2736, %r2704;
	or.b32  	%r2762, %r2736, %r2704;
	and.b32  	%r2763, %r2762, %r2667;
	or.b32  	%r2764, %r2763, %r2761;
	add.s32 	%r2765, %r2755, %r2631;
	add.s32 	%r2766, %r2760, %r2764;
	add.s32 	%r2767, %r2766, %r2755;
	.loc 2 221 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2765, 26;
	shr.b32 	%rhs, %r2765, 6;
	add.u32 	%r2768, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2765, 21;
	shr.b32 	%rhs, %r2765, 11;
	add.u32 	%r2769, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2765, 7;
	shr.b32 	%rhs, %r2765, 25;
	add.u32 	%r2770, %lhs, %rhs;
	}
	xor.b32  	%r2771, %r2769, %r2770;
	xor.b32  	%r2772, %r2771, %r2768;
	xor.b32  	%r2773, %r2734, %r2702;
	and.b32  	%r2774, %r2765, %r2773;
	xor.b32  	%r2775, %r2774, %r2702;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2720, 15;
	shr.b32 	%rhs, %r2720, 17;
	add.u32 	%r2776, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2720, 13;
	shr.b32 	%rhs, %r2720, 19;
	add.u32 	%r2777, %lhs, %rhs;
	}
	shr.u32 	%r2778, %r2720, 10;
	xor.b32  	%r2779, %r2777, %r2778;
	xor.b32  	%r2780, %r2779, %r2776;
	add.s32 	%r2781, %r2780, %r2543;
	add.s32 	%r2782, %r2781, %r2665;
	add.s32 	%r2783, %r2782, %r2775;
	add.s32 	%r2784, %r2783, %r2772;
	add.s32 	%r2785, %r2784, -1473132947;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2767, 30;
	shr.b32 	%rhs, %r2767, 2;
	add.u32 	%r2786, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2767, 19;
	shr.b32 	%rhs, %r2767, 13;
	add.u32 	%r2787, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2767, 10;
	shr.b32 	%rhs, %r2767, 22;
	add.u32 	%r2788, %lhs, %rhs;
	}
	xor.b32  	%r2789, %r2787, %r2788;
	xor.b32  	%r2790, %r2789, %r2786;
	and.b32  	%r2791, %r2767, %r2736;
	or.b32  	%r2792, %r2767, %r2736;
	and.b32  	%r2793, %r2792, %r2704;
	or.b32  	%r2794, %r2793, %r2791;
	add.s32 	%r2795, %r2785, %r2667;
	add.s32 	%r2796, %r2790, %r2794;
	add.s32 	%r2797, %r2796, %r2785;
	.loc 2 222 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2795, 26;
	shr.b32 	%rhs, %r2795, 6;
	add.u32 	%r2798, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2795, 21;
	shr.b32 	%rhs, %r2795, 11;
	add.u32 	%r2799, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2795, 7;
	shr.b32 	%rhs, %r2795, 25;
	add.u32 	%r2800, %lhs, %rhs;
	}
	xor.b32  	%r2801, %r2799, %r2800;
	xor.b32  	%r2802, %r2801, %r2798;
	xor.b32  	%r2803, %r2765, %r2734;
	and.b32  	%r2804, %r2795, %r2803;
	xor.b32  	%r2805, %r2804, %r2734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2751, 15;
	shr.b32 	%rhs, %r2751, 17;
	add.u32 	%r2806, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2751, 13;
	shr.b32 	%rhs, %r2751, 19;
	add.u32 	%r2807, %lhs, %rhs;
	}
	shr.u32 	%r2808, %r2751, 10;
	xor.b32  	%r2809, %r2807, %r2808;
	xor.b32  	%r2810, %r2809, %r2806;
	add.s32 	%r2811, %r2810, %r2579;
	add.s32 	%r2812, %r2811, %r2702;
	add.s32 	%r2813, %r2812, %r2805;
	add.s32 	%r2814, %r2813, %r2802;
	add.s32 	%r2815, %r2814, -1341970488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2797, 30;
	shr.b32 	%rhs, %r2797, 2;
	add.u32 	%r2816, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2797, 19;
	shr.b32 	%rhs, %r2797, 13;
	add.u32 	%r2817, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2797, 10;
	shr.b32 	%rhs, %r2797, 22;
	add.u32 	%r2818, %lhs, %rhs;
	}
	xor.b32  	%r2819, %r2817, %r2818;
	xor.b32  	%r2820, %r2819, %r2816;
	and.b32  	%r2821, %r2797, %r2767;
	or.b32  	%r2822, %r2797, %r2767;
	and.b32  	%r2823, %r2822, %r2736;
	or.b32  	%r2824, %r2823, %r2821;
	add.s32 	%r2825, %r2815, %r2704;
	add.s32 	%r2826, %r2820, %r2824;
	add.s32 	%r2827, %r2826, %r2815;
	.loc 2 223 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2825, 26;
	shr.b32 	%rhs, %r2825, 6;
	add.u32 	%r2828, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2825, 21;
	shr.b32 	%rhs, %r2825, 11;
	add.u32 	%r2829, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2825, 7;
	shr.b32 	%rhs, %r2825, 25;
	add.u32 	%r2830, %lhs, %rhs;
	}
	xor.b32  	%r2831, %r2829, %r2830;
	xor.b32  	%r2832, %r2831, %r2828;
	xor.b32  	%r2833, %r2795, %r2765;
	and.b32  	%r2834, %r2825, %r2833;
	xor.b32  	%r2835, %r2834, %r2765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2781, 15;
	shr.b32 	%rhs, %r2781, 17;
	add.u32 	%r2836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2781, 13;
	shr.b32 	%rhs, %r2781, 19;
	add.u32 	%r2837, %lhs, %rhs;
	}
	shr.u32 	%r2838, %r2781, 10;
	xor.b32  	%r2839, %r2837, %r2838;
	xor.b32  	%r2840, %r2839, %r2836;
	add.s32 	%r2841, %r2840, %r2615;
	add.s32 	%r2842, %r2841, %r2734;
	add.s32 	%r2843, %r2842, %r2835;
	add.s32 	%r2844, %r2843, %r2832;
	add.s32 	%r2845, %r2844, -1084653625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2827, 30;
	shr.b32 	%rhs, %r2827, 2;
	add.u32 	%r2846, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2827, 19;
	shr.b32 	%rhs, %r2827, 13;
	add.u32 	%r2847, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2827, 10;
	shr.b32 	%rhs, %r2827, 22;
	add.u32 	%r2848, %lhs, %rhs;
	}
	xor.b32  	%r2849, %r2847, %r2848;
	xor.b32  	%r2850, %r2849, %r2846;
	and.b32  	%r2851, %r2827, %r2797;
	or.b32  	%r2852, %r2827, %r2797;
	and.b32  	%r2853, %r2852, %r2767;
	or.b32  	%r2854, %r2853, %r2851;
	add.s32 	%r2855, %r2845, %r2736;
	add.s32 	%r2856, %r2850, %r2854;
	add.s32 	%r2857, %r2856, %r2845;
	.loc 2 224 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2855, 26;
	shr.b32 	%rhs, %r2855, 6;
	add.u32 	%r2858, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2855, 21;
	shr.b32 	%rhs, %r2855, 11;
	add.u32 	%r2859, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2855, 7;
	shr.b32 	%rhs, %r2855, 25;
	add.u32 	%r2860, %lhs, %rhs;
	}
	xor.b32  	%r2861, %r2859, %r2860;
	xor.b32  	%r2862, %r2861, %r2858;
	xor.b32  	%r2863, %r2825, %r2795;
	and.b32  	%r2864, %r2855, %r2863;
	xor.b32  	%r2865, %r2864, %r2795;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2811, 15;
	shr.b32 	%rhs, %r2811, 17;
	add.u32 	%r2866, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2811, 13;
	shr.b32 	%rhs, %r2811, 19;
	add.u32 	%r2867, %lhs, %rhs;
	}
	shr.u32 	%r2868, %r2811, 10;
	xor.b32  	%r2869, %r2867, %r2868;
	xor.b32  	%r2870, %r2869, %r2866;
	add.s32 	%r2871, %r2870, %r2651;
	add.s32 	%r2872, %r2871, %r2765;
	add.s32 	%r2873, %r2872, %r2865;
	add.s32 	%r2874, %r2873, %r2862;
	add.s32 	%r2875, %r2874, -958395405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2857, 30;
	shr.b32 	%rhs, %r2857, 2;
	add.u32 	%r2876, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2857, 19;
	shr.b32 	%rhs, %r2857, 13;
	add.u32 	%r2877, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2857, 10;
	shr.b32 	%rhs, %r2857, 22;
	add.u32 	%r2878, %lhs, %rhs;
	}
	xor.b32  	%r2879, %r2877, %r2878;
	xor.b32  	%r2880, %r2879, %r2876;
	and.b32  	%r2881, %r2857, %r2827;
	or.b32  	%r2882, %r2857, %r2827;
	and.b32  	%r2883, %r2882, %r2797;
	or.b32  	%r2884, %r2883, %r2881;
	add.s32 	%r2885, %r2875, %r2767;
	add.s32 	%r2886, %r2880, %r2884;
	add.s32 	%r2887, %r2886, %r2875;
	.loc 2 225 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2885, 26;
	shr.b32 	%rhs, %r2885, 6;
	add.u32 	%r2888, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2885, 21;
	shr.b32 	%rhs, %r2885, 11;
	add.u32 	%r2889, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2885, 7;
	shr.b32 	%rhs, %r2885, 25;
	add.u32 	%r2890, %lhs, %rhs;
	}
	xor.b32  	%r2891, %r2889, %r2890;
	xor.b32  	%r2892, %r2891, %r2888;
	xor.b32  	%r2893, %r2855, %r2825;
	and.b32  	%r2894, %r2885, %r2893;
	xor.b32  	%r2895, %r2894, %r2825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2841, 15;
	shr.b32 	%rhs, %r2841, 17;
	add.u32 	%r2896, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2841, 13;
	shr.b32 	%rhs, %r2841, 19;
	add.u32 	%r2897, %lhs, %rhs;
	}
	shr.u32 	%r2898, %r2841, 10;
	xor.b32  	%r2899, %r2897, %r2898;
	xor.b32  	%r2900, %r2899, %r2896;
	add.s32 	%r2901, %r2900, %r2688;
	add.s32 	%r2902, %r2901, %r2795;
	add.s32 	%r2903, %r2902, %r2895;
	add.s32 	%r2904, %r2903, %r2892;
	add.s32 	%r2905, %r2904, -710438585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2887, 30;
	shr.b32 	%rhs, %r2887, 2;
	add.u32 	%r2906, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2887, 19;
	shr.b32 	%rhs, %r2887, 13;
	add.u32 	%r2907, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2887, 10;
	shr.b32 	%rhs, %r2887, 22;
	add.u32 	%r2908, %lhs, %rhs;
	}
	xor.b32  	%r2909, %r2907, %r2908;
	xor.b32  	%r2910, %r2909, %r2906;
	and.b32  	%r2911, %r2887, %r2857;
	or.b32  	%r2912, %r2887, %r2857;
	and.b32  	%r2913, %r2912, %r2827;
	or.b32  	%r2914, %r2913, %r2911;
	add.s32 	%r2915, %r2905, %r2797;
	add.s32 	%r2916, %r2910, %r2914;
	add.s32 	%r2917, %r2916, %r2905;
	.loc 2 226 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2915, 26;
	shr.b32 	%rhs, %r2915, 6;
	add.u32 	%r2918, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2915, 21;
	shr.b32 	%rhs, %r2915, 11;
	add.u32 	%r2919, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2915, 7;
	shr.b32 	%rhs, %r2915, 25;
	add.u32 	%r2920, %lhs, %rhs;
	}
	xor.b32  	%r2921, %r2919, %r2920;
	xor.b32  	%r2922, %r2921, %r2918;
	xor.b32  	%r2923, %r2885, %r2855;
	and.b32  	%r2924, %r2915, %r2923;
	xor.b32  	%r2925, %r2924, %r2855;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2871, 15;
	shr.b32 	%rhs, %r2871, 17;
	add.u32 	%r2926, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2871, 13;
	shr.b32 	%rhs, %r2871, 19;
	add.u32 	%r2927, %lhs, %rhs;
	}
	shr.u32 	%r2928, %r2871, 10;
	xor.b32  	%r2929, %r2927, %r2928;
	xor.b32  	%r2930, %r2929, %r2926;
	add.s32 	%r2931, %r2720, %r2930;
	add.s32 	%r2932, %r2931, 4194338;
	add.s32 	%r2933, %r2931, %r2825;
	add.s32 	%r2934, %r2933, %r2925;
	add.s32 	%r2935, %r2934, %r2922;
	add.s32 	%r2936, %r2935, 118121331;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2917, 30;
	shr.b32 	%rhs, %r2917, 2;
	add.u32 	%r2937, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2917, 19;
	shr.b32 	%rhs, %r2917, 13;
	add.u32 	%r2938, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2917, 10;
	shr.b32 	%rhs, %r2917, 22;
	add.u32 	%r2939, %lhs, %rhs;
	}
	xor.b32  	%r2940, %r2938, %r2939;
	xor.b32  	%r2941, %r2940, %r2937;
	and.b32  	%r2942, %r2917, %r2887;
	or.b32  	%r2943, %r2917, %r2887;
	and.b32  	%r2944, %r2943, %r2857;
	or.b32  	%r2945, %r2944, %r2942;
	add.s32 	%r2946, %r2936, %r2827;
	add.s32 	%r2947, %r2941, %r2945;
	add.s32 	%r2948, %r2947, %r2936;
	.loc 2 227 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2946, 26;
	shr.b32 	%rhs, %r2946, 6;
	add.u32 	%r2949, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2946, 21;
	shr.b32 	%rhs, %r2946, 11;
	add.u32 	%r2950, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2946, 7;
	shr.b32 	%rhs, %r2946, 25;
	add.u32 	%r2951, %lhs, %rhs;
	}
	xor.b32  	%r2952, %r2950, %r2951;
	xor.b32  	%r2953, %r2952, %r2949;
	xor.b32  	%r2954, %r2915, %r2885;
	and.b32  	%r2955, %r2946, %r2954;
	xor.b32  	%r2956, %r2955, %r2885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2901, 15;
	shr.b32 	%rhs, %r2901, 17;
	add.u32 	%r2957, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2901, 13;
	shr.b32 	%rhs, %r2901, 19;
	add.u32 	%r2958, %lhs, %rhs;
	}
	shr.u32 	%r2959, %r2901, 10;
	xor.b32  	%r2960, %r2958, %r2959;
	xor.b32  	%r2961, %r2960, %r2957;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2476, 25;
	shr.b32 	%rhs, %r2476, 7;
	add.u32 	%r2962, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2476, 14;
	shr.b32 	%rhs, %r2476, 18;
	add.u32 	%r2963, %lhs, %rhs;
	}
	shr.u32 	%r2964, %r2476, 3;
	xor.b32  	%r2965, %r2963, %r2964;
	xor.b32  	%r2966, %r2965, %r2962;
	add.s32 	%r2967, %r2966, %r2751;
	add.s32 	%r2968, %r2967, %r2961;
	add.s32 	%r2969, %r2968, 256;
	add.s32 	%r2970, %r2969, %r2855;
	add.s32 	%r2971, %r2970, %r2956;
	add.s32 	%r2972, %r2971, %r2953;
	add.s32 	%r2973, %r2972, 338241895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2948, 30;
	shr.b32 	%rhs, %r2948, 2;
	add.u32 	%r2974, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2948, 19;
	shr.b32 	%rhs, %r2948, 13;
	add.u32 	%r2975, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2948, 10;
	shr.b32 	%rhs, %r2948, 22;
	add.u32 	%r2976, %lhs, %rhs;
	}
	xor.b32  	%r2977, %r2975, %r2976;
	xor.b32  	%r2978, %r2977, %r2974;
	and.b32  	%r2979, %r2948, %r2917;
	or.b32  	%r2980, %r2948, %r2917;
	and.b32  	%r2981, %r2980, %r2887;
	or.b32  	%r2982, %r2981, %r2979;
	add.s32 	%r2983, %r2973, %r2857;
	add.s32 	%r2984, %r2978, %r2982;
	add.s32 	%r2985, %r2984, %r2973;
	.loc 2 228 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2983, 26;
	shr.b32 	%rhs, %r2983, 6;
	add.u32 	%r2986, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2983, 21;
	shr.b32 	%rhs, %r2983, 11;
	add.u32 	%r2987, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2983, 7;
	shr.b32 	%rhs, %r2983, 25;
	add.u32 	%r2988, %lhs, %rhs;
	}
	xor.b32  	%r2989, %r2987, %r2988;
	xor.b32  	%r2990, %r2989, %r2986;
	xor.b32  	%r2991, %r2946, %r2915;
	and.b32  	%r2992, %r2983, %r2991;
	xor.b32  	%r2993, %r2992, %r2915;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2932, 15;
	shr.b32 	%rhs, %r2932, 17;
	add.u32 	%r2994, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2932, 13;
	shr.b32 	%rhs, %r2932, 19;
	add.u32 	%r2995, %lhs, %rhs;
	}
	shr.u32 	%r2996, %r2932, 10;
	xor.b32  	%r2997, %r2995, %r2996;
	xor.b32  	%r2998, %r2997, %r2994;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2507, 25;
	shr.b32 	%rhs, %r2507, 7;
	add.u32 	%r2999, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2507, 14;
	shr.b32 	%rhs, %r2507, 18;
	add.u32 	%r3000, %lhs, %rhs;
	}
	shr.u32 	%r3001, %r2507, 3;
	xor.b32  	%r3002, %r3000, %r3001;
	xor.b32  	%r3003, %r3002, %r2999;
	add.s32 	%r3004, %r2476, %r3003;
	add.s32 	%r3005, %r3004, %r2781;
	add.s32 	%r3006, %r3005, %r2998;
	add.s32 	%r3007, %r3006, %r2885;
	add.s32 	%r3008, %r3007, %r2993;
	add.s32 	%r3009, %r3008, %r2990;
	add.s32 	%r3010, %r3009, 666307205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2985, 30;
	shr.b32 	%rhs, %r2985, 2;
	add.u32 	%r3011, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2985, 19;
	shr.b32 	%rhs, %r2985, 13;
	add.u32 	%r3012, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2985, 10;
	shr.b32 	%rhs, %r2985, 22;
	add.u32 	%r3013, %lhs, %rhs;
	}
	xor.b32  	%r3014, %r3012, %r3013;
	xor.b32  	%r3015, %r3014, %r3011;
	and.b32  	%r3016, %r2985, %r2948;
	or.b32  	%r3017, %r2985, %r2948;
	and.b32  	%r3018, %r3017, %r2917;
	or.b32  	%r3019, %r3018, %r3016;
	add.s32 	%r3020, %r3010, %r2887;
	add.s32 	%r3021, %r3015, %r3019;
	add.s32 	%r3022, %r3021, %r3010;
	.loc 2 229 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3020, 26;
	shr.b32 	%rhs, %r3020, 6;
	add.u32 	%r3023, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3020, 21;
	shr.b32 	%rhs, %r3020, 11;
	add.u32 	%r3024, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3020, 7;
	shr.b32 	%rhs, %r3020, 25;
	add.u32 	%r3025, %lhs, %rhs;
	}
	xor.b32  	%r3026, %r3024, %r3025;
	xor.b32  	%r3027, %r3026, %r3023;
	xor.b32  	%r3028, %r2983, %r2946;
	and.b32  	%r3029, %r3020, %r3028;
	xor.b32  	%r3030, %r3029, %r2946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2969, 15;
	shr.b32 	%rhs, %r2969, 17;
	add.u32 	%r3031, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2969, 13;
	shr.b32 	%rhs, %r2969, 19;
	add.u32 	%r3032, %lhs, %rhs;
	}
	shr.u32 	%r3033, %r2969, 10;
	xor.b32  	%r3034, %r3032, %r3033;
	xor.b32  	%r3035, %r3034, %r3031;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2543, 25;
	shr.b32 	%rhs, %r2543, 7;
	add.u32 	%r3036, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2543, 14;
	shr.b32 	%rhs, %r2543, 18;
	add.u32 	%r3037, %lhs, %rhs;
	}
	shr.u32 	%r3038, %r2543, 3;
	xor.b32  	%r3039, %r3037, %r3038;
	xor.b32  	%r3040, %r3039, %r3036;
	add.s32 	%r3041, %r3040, %r2507;
	add.s32 	%r3042, %r3041, %r2811;
	add.s32 	%r3043, %r3042, %r3035;
	add.s32 	%r3044, %r3043, %r2915;
	add.s32 	%r3045, %r3044, %r3030;
	add.s32 	%r3046, %r3045, %r3027;
	add.s32 	%r3047, %r3046, 773529912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3022, 30;
	shr.b32 	%rhs, %r3022, 2;
	add.u32 	%r3048, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3022, 19;
	shr.b32 	%rhs, %r3022, 13;
	add.u32 	%r3049, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3022, 10;
	shr.b32 	%rhs, %r3022, 22;
	add.u32 	%r3050, %lhs, %rhs;
	}
	xor.b32  	%r3051, %r3049, %r3050;
	xor.b32  	%r3052, %r3051, %r3048;
	and.b32  	%r3053, %r3022, %r2985;
	or.b32  	%r3054, %r3022, %r2985;
	and.b32  	%r3055, %r3054, %r2948;
	or.b32  	%r3056, %r3055, %r3053;
	add.s32 	%r3057, %r3047, %r2917;
	add.s32 	%r3058, %r3052, %r3056;
	add.s32 	%r3059, %r3058, %r3047;
	.loc 2 230 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3057, 26;
	shr.b32 	%rhs, %r3057, 6;
	add.u32 	%r3060, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3057, 21;
	shr.b32 	%rhs, %r3057, 11;
	add.u32 	%r3061, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3057, 7;
	shr.b32 	%rhs, %r3057, 25;
	add.u32 	%r3062, %lhs, %rhs;
	}
	xor.b32  	%r3063, %r3061, %r3062;
	xor.b32  	%r3064, %r3063, %r3060;
	xor.b32  	%r3065, %r3020, %r2983;
	and.b32  	%r3066, %r3057, %r3065;
	xor.b32  	%r3067, %r3066, %r2983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3006, 15;
	shr.b32 	%rhs, %r3006, 17;
	add.u32 	%r3068, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3006, 13;
	shr.b32 	%rhs, %r3006, 19;
	add.u32 	%r3069, %lhs, %rhs;
	}
	shr.u32 	%r3070, %r3006, 10;
	xor.b32  	%r3071, %r3069, %r3070;
	xor.b32  	%r3072, %r3071, %r3068;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2579, 25;
	shr.b32 	%rhs, %r2579, 7;
	add.u32 	%r3073, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2579, 14;
	shr.b32 	%rhs, %r2579, 18;
	add.u32 	%r3074, %lhs, %rhs;
	}
	shr.u32 	%r3075, %r2579, 3;
	xor.b32  	%r3076, %r3074, %r3075;
	xor.b32  	%r3077, %r3076, %r3073;
	add.s32 	%r3078, %r3077, %r2543;
	add.s32 	%r3079, %r3078, %r2841;
	add.s32 	%r3080, %r3079, %r3072;
	add.s32 	%r3081, %r3080, %r2946;
	add.s32 	%r3082, %r3081, %r3067;
	add.s32 	%r3083, %r3082, %r3064;
	add.s32 	%r3084, %r3083, 1294757372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3059, 30;
	shr.b32 	%rhs, %r3059, 2;
	add.u32 	%r3085, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3059, 19;
	shr.b32 	%rhs, %r3059, 13;
	add.u32 	%r3086, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3059, 10;
	shr.b32 	%rhs, %r3059, 22;
	add.u32 	%r3087, %lhs, %rhs;
	}
	xor.b32  	%r3088, %r3086, %r3087;
	xor.b32  	%r3089, %r3088, %r3085;
	and.b32  	%r3090, %r3059, %r3022;
	or.b32  	%r3091, %r3059, %r3022;
	and.b32  	%r3092, %r3091, %r2985;
	or.b32  	%r3093, %r3092, %r3090;
	add.s32 	%r3094, %r3084, %r2948;
	add.s32 	%r3095, %r3089, %r3093;
	add.s32 	%r3096, %r3095, %r3084;
	.loc 2 231 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3094, 26;
	shr.b32 	%rhs, %r3094, 6;
	add.u32 	%r3097, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3094, 21;
	shr.b32 	%rhs, %r3094, 11;
	add.u32 	%r3098, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3094, 7;
	shr.b32 	%rhs, %r3094, 25;
	add.u32 	%r3099, %lhs, %rhs;
	}
	xor.b32  	%r3100, %r3098, %r3099;
	xor.b32  	%r3101, %r3100, %r3097;
	xor.b32  	%r3102, %r3057, %r3020;
	and.b32  	%r3103, %r3094, %r3102;
	xor.b32  	%r3104, %r3103, %r3020;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3043, 15;
	shr.b32 	%rhs, %r3043, 17;
	add.u32 	%r3105, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3043, 13;
	shr.b32 	%rhs, %r3043, 19;
	add.u32 	%r3106, %lhs, %rhs;
	}
	shr.u32 	%r3107, %r3043, 10;
	xor.b32  	%r3108, %r3106, %r3107;
	xor.b32  	%r3109, %r3108, %r3105;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2615, 25;
	shr.b32 	%rhs, %r2615, 7;
	add.u32 	%r3110, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2615, 14;
	shr.b32 	%rhs, %r2615, 18;
	add.u32 	%r3111, %lhs, %rhs;
	}
	shr.u32 	%r3112, %r2615, 3;
	xor.b32  	%r3113, %r3111, %r3112;
	xor.b32  	%r3114, %r3113, %r3110;
	add.s32 	%r3115, %r3114, %r2579;
	add.s32 	%r3116, %r3115, %r2871;
	add.s32 	%r3117, %r3116, %r3109;
	add.s32 	%r3118, %r3117, %r2983;
	add.s32 	%r3119, %r3118, %r3104;
	add.s32 	%r3120, %r3119, %r3101;
	add.s32 	%r3121, %r3120, 1396182291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3096, 30;
	shr.b32 	%rhs, %r3096, 2;
	add.u32 	%r3122, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3096, 19;
	shr.b32 	%rhs, %r3096, 13;
	add.u32 	%r3123, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3096, 10;
	shr.b32 	%rhs, %r3096, 22;
	add.u32 	%r3124, %lhs, %rhs;
	}
	xor.b32  	%r3125, %r3123, %r3124;
	xor.b32  	%r3126, %r3125, %r3122;
	and.b32  	%r3127, %r3096, %r3059;
	or.b32  	%r3128, %r3096, %r3059;
	and.b32  	%r3129, %r3128, %r3022;
	or.b32  	%r3130, %r3129, %r3127;
	add.s32 	%r3131, %r3121, %r2985;
	add.s32 	%r3132, %r3126, %r3130;
	add.s32 	%r3133, %r3132, %r3121;
	.loc 2 232 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3131, 26;
	shr.b32 	%rhs, %r3131, 6;
	add.u32 	%r3134, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3131, 21;
	shr.b32 	%rhs, %r3131, 11;
	add.u32 	%r3135, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3131, 7;
	shr.b32 	%rhs, %r3131, 25;
	add.u32 	%r3136, %lhs, %rhs;
	}
	xor.b32  	%r3137, %r3135, %r3136;
	xor.b32  	%r3138, %r3137, %r3134;
	xor.b32  	%r3139, %r3094, %r3057;
	and.b32  	%r3140, %r3131, %r3139;
	xor.b32  	%r3141, %r3140, %r3057;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3080, 15;
	shr.b32 	%rhs, %r3080, 17;
	add.u32 	%r3142, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3080, 13;
	shr.b32 	%rhs, %r3080, 19;
	add.u32 	%r3143, %lhs, %rhs;
	}
	shr.u32 	%r3144, %r3080, 10;
	xor.b32  	%r3145, %r3143, %r3144;
	xor.b32  	%r3146, %r3145, %r3142;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2651, 25;
	shr.b32 	%rhs, %r2651, 7;
	add.u32 	%r3147, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2651, 14;
	shr.b32 	%rhs, %r2651, 18;
	add.u32 	%r3148, %lhs, %rhs;
	}
	shr.u32 	%r3149, %r2651, 3;
	xor.b32  	%r3150, %r3148, %r3149;
	xor.b32  	%r3151, %r3150, %r3147;
	add.s32 	%r3152, %r3151, %r2615;
	add.s32 	%r3153, %r3152, %r2901;
	add.s32 	%r3154, %r3153, %r3146;
	add.s32 	%r3155, %r3154, %r3020;
	add.s32 	%r3156, %r3155, %r3141;
	add.s32 	%r3157, %r3156, %r3138;
	add.s32 	%r3158, %r3157, 1695183700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3133, 30;
	shr.b32 	%rhs, %r3133, 2;
	add.u32 	%r3159, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3133, 19;
	shr.b32 	%rhs, %r3133, 13;
	add.u32 	%r3160, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3133, 10;
	shr.b32 	%rhs, %r3133, 22;
	add.u32 	%r3161, %lhs, %rhs;
	}
	xor.b32  	%r3162, %r3160, %r3161;
	xor.b32  	%r3163, %r3162, %r3159;
	and.b32  	%r3164, %r3133, %r3096;
	or.b32  	%r3165, %r3133, %r3096;
	and.b32  	%r3166, %r3165, %r3059;
	or.b32  	%r3167, %r3166, %r3164;
	add.s32 	%r3168, %r3158, %r3022;
	add.s32 	%r3169, %r3163, %r3167;
	add.s32 	%r3170, %r3169, %r3158;
	.loc 2 233 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3168, 26;
	shr.b32 	%rhs, %r3168, 6;
	add.u32 	%r3171, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3168, 21;
	shr.b32 	%rhs, %r3168, 11;
	add.u32 	%r3172, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3168, 7;
	shr.b32 	%rhs, %r3168, 25;
	add.u32 	%r3173, %lhs, %rhs;
	}
	xor.b32  	%r3174, %r3172, %r3173;
	xor.b32  	%r3175, %r3174, %r3171;
	xor.b32  	%r3176, %r3131, %r3094;
	and.b32  	%r3177, %r3168, %r3176;
	xor.b32  	%r3178, %r3177, %r3094;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3117, 15;
	shr.b32 	%rhs, %r3117, 17;
	add.u32 	%r3179, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3117, 13;
	shr.b32 	%rhs, %r3117, 19;
	add.u32 	%r3180, %lhs, %rhs;
	}
	shr.u32 	%r3181, %r3117, 10;
	xor.b32  	%r3182, %r3180, %r3181;
	xor.b32  	%r3183, %r3182, %r3179;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2688, 25;
	shr.b32 	%rhs, %r2688, 7;
	add.u32 	%r3184, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2688, 14;
	shr.b32 	%rhs, %r2688, 18;
	add.u32 	%r3185, %lhs, %rhs;
	}
	shr.u32 	%r3186, %r2688, 3;
	xor.b32  	%r3187, %r3185, %r3186;
	xor.b32  	%r3188, %r3187, %r3184;
	add.s32 	%r3189, %r3188, %r2651;
	add.s32 	%r3190, %r3189, %r2932;
	add.s32 	%r3191, %r3190, %r3183;
	add.s32 	%r3192, %r3191, %r3057;
	add.s32 	%r3193, %r3192, %r3178;
	add.s32 	%r3194, %r3193, %r3175;
	add.s32 	%r3195, %r3194, 1986661051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3170, 30;
	shr.b32 	%rhs, %r3170, 2;
	add.u32 	%r3196, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3170, 19;
	shr.b32 	%rhs, %r3170, 13;
	add.u32 	%r3197, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3170, 10;
	shr.b32 	%rhs, %r3170, 22;
	add.u32 	%r3198, %lhs, %rhs;
	}
	xor.b32  	%r3199, %r3197, %r3198;
	xor.b32  	%r3200, %r3199, %r3196;
	and.b32  	%r3201, %r3170, %r3133;
	or.b32  	%r3202, %r3170, %r3133;
	and.b32  	%r3203, %r3202, %r3096;
	or.b32  	%r3204, %r3203, %r3201;
	add.s32 	%r3205, %r3195, %r3059;
	add.s32 	%r3206, %r3200, %r3204;
	add.s32 	%r3207, %r3206, %r3195;
	.loc 2 234 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3205, 26;
	shr.b32 	%rhs, %r3205, 6;
	add.u32 	%r3208, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3205, 21;
	shr.b32 	%rhs, %r3205, 11;
	add.u32 	%r3209, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3205, 7;
	shr.b32 	%rhs, %r3205, 25;
	add.u32 	%r3210, %lhs, %rhs;
	}
	xor.b32  	%r3211, %r3209, %r3210;
	xor.b32  	%r3212, %r3211, %r3208;
	xor.b32  	%r3213, %r3168, %r3131;
	and.b32  	%r3214, %r3205, %r3213;
	xor.b32  	%r3215, %r3214, %r3131;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3154, 15;
	shr.b32 	%rhs, %r3154, 17;
	add.u32 	%r3216, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3154, 13;
	shr.b32 	%rhs, %r3154, 19;
	add.u32 	%r3217, %lhs, %rhs;
	}
	shr.u32 	%r3218, %r3154, 10;
	xor.b32  	%r3219, %r3217, %r3218;
	xor.b32  	%r3220, %r3219, %r3216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2720, 25;
	shr.b32 	%rhs, %r2720, 7;
	add.u32 	%r3221, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2720, 14;
	shr.b32 	%rhs, %r2720, 18;
	add.u32 	%r3222, %lhs, %rhs;
	}
	shr.u32 	%r3223, %r2720, 3;
	xor.b32  	%r3224, %r3222, %r3223;
	xor.b32  	%r3225, %r3224, %r3221;
	add.s32 	%r3226, %r3225, %r2688;
	add.s32 	%r3227, %r3226, %r2969;
	add.s32 	%r3228, %r3227, %r3220;
	add.s32 	%r3229, %r3228, %r3094;
	add.s32 	%r3230, %r3229, %r3215;
	add.s32 	%r3231, %r3230, %r3212;
	add.s32 	%r3232, %r3231, -2117940946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3207, 30;
	shr.b32 	%rhs, %r3207, 2;
	add.u32 	%r3233, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3207, 19;
	shr.b32 	%rhs, %r3207, 13;
	add.u32 	%r3234, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3207, 10;
	shr.b32 	%rhs, %r3207, 22;
	add.u32 	%r3235, %lhs, %rhs;
	}
	xor.b32  	%r3236, %r3234, %r3235;
	xor.b32  	%r3237, %r3236, %r3233;
	and.b32  	%r3238, %r3207, %r3170;
	or.b32  	%r3239, %r3207, %r3170;
	and.b32  	%r3240, %r3239, %r3133;
	or.b32  	%r3241, %r3240, %r3238;
	add.s32 	%r3242, %r3232, %r3096;
	add.s32 	%r3243, %r3237, %r3241;
	add.s32 	%r3244, %r3243, %r3232;
	.loc 2 235 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3242, 26;
	shr.b32 	%rhs, %r3242, 6;
	add.u32 	%r3245, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3242, 21;
	shr.b32 	%rhs, %r3242, 11;
	add.u32 	%r3246, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3242, 7;
	shr.b32 	%rhs, %r3242, 25;
	add.u32 	%r3247, %lhs, %rhs;
	}
	xor.b32  	%r3248, %r3246, %r3247;
	xor.b32  	%r3249, %r3248, %r3245;
	xor.b32  	%r3250, %r3205, %r3168;
	and.b32  	%r3251, %r3242, %r3250;
	xor.b32  	%r3252, %r3251, %r3168;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3191, 15;
	shr.b32 	%rhs, %r3191, 17;
	add.u32 	%r3253, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3191, 13;
	shr.b32 	%rhs, %r3191, 19;
	add.u32 	%r3254, %lhs, %rhs;
	}
	shr.u32 	%r3255, %r3191, 10;
	xor.b32  	%r3256, %r3254, %r3255;
	xor.b32  	%r3257, %r3256, %r3253;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2751, 25;
	shr.b32 	%rhs, %r2751, 7;
	add.u32 	%r3258, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2751, 14;
	shr.b32 	%rhs, %r2751, 18;
	add.u32 	%r3259, %lhs, %rhs;
	}
	shr.u32 	%r3260, %r2751, 3;
	xor.b32  	%r3261, %r3259, %r3260;
	xor.b32  	%r3262, %r3261, %r3258;
	add.s32 	%r3263, %r3262, %r2720;
	add.s32 	%r3264, %r3263, %r3006;
	add.s32 	%r3265, %r3264, %r3257;
	add.s32 	%r3266, %r3265, %r3131;
	add.s32 	%r3267, %r3266, %r3252;
	add.s32 	%r3268, %r3267, %r3249;
	add.s32 	%r3269, %r3268, -1838011259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3244, 30;
	shr.b32 	%rhs, %r3244, 2;
	add.u32 	%r3270, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3244, 19;
	shr.b32 	%rhs, %r3244, 13;
	add.u32 	%r3271, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3244, 10;
	shr.b32 	%rhs, %r3244, 22;
	add.u32 	%r3272, %lhs, %rhs;
	}
	xor.b32  	%r3273, %r3271, %r3272;
	xor.b32  	%r3274, %r3273, %r3270;
	and.b32  	%r3275, %r3244, %r3207;
	or.b32  	%r3276, %r3244, %r3207;
	and.b32  	%r3277, %r3276, %r3170;
	or.b32  	%r3278, %r3277, %r3275;
	add.s32 	%r3279, %r3269, %r3133;
	add.s32 	%r3280, %r3274, %r3278;
	add.s32 	%r3281, %r3280, %r3269;
	.loc 2 236 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3279, 26;
	shr.b32 	%rhs, %r3279, 6;
	add.u32 	%r3282, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3279, 21;
	shr.b32 	%rhs, %r3279, 11;
	add.u32 	%r3283, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3279, 7;
	shr.b32 	%rhs, %r3279, 25;
	add.u32 	%r3284, %lhs, %rhs;
	}
	xor.b32  	%r3285, %r3283, %r3284;
	xor.b32  	%r3286, %r3285, %r3282;
	xor.b32  	%r3287, %r3242, %r3205;
	and.b32  	%r3288, %r3279, %r3287;
	xor.b32  	%r3289, %r3288, %r3205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3228, 15;
	shr.b32 	%rhs, %r3228, 17;
	add.u32 	%r3290, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3228, 13;
	shr.b32 	%rhs, %r3228, 19;
	add.u32 	%r3291, %lhs, %rhs;
	}
	shr.u32 	%r3292, %r3228, 10;
	xor.b32  	%r3293, %r3291, %r3292;
	xor.b32  	%r3294, %r3293, %r3290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2781, 25;
	shr.b32 	%rhs, %r2781, 7;
	add.u32 	%r3295, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2781, 14;
	shr.b32 	%rhs, %r2781, 18;
	add.u32 	%r3296, %lhs, %rhs;
	}
	shr.u32 	%r3297, %r2781, 3;
	xor.b32  	%r3298, %r3296, %r3297;
	xor.b32  	%r3299, %r3298, %r3295;
	add.s32 	%r3300, %r3299, %r2751;
	add.s32 	%r3301, %r3300, %r3043;
	add.s32 	%r3302, %r3301, %r3294;
	add.s32 	%r3303, %r3302, %r3168;
	add.s32 	%r3304, %r3303, %r3289;
	add.s32 	%r3305, %r3304, %r3286;
	add.s32 	%r3306, %r3305, -1564481375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3281, 30;
	shr.b32 	%rhs, %r3281, 2;
	add.u32 	%r3307, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3281, 19;
	shr.b32 	%rhs, %r3281, 13;
	add.u32 	%r3308, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3281, 10;
	shr.b32 	%rhs, %r3281, 22;
	add.u32 	%r3309, %lhs, %rhs;
	}
	xor.b32  	%r3310, %r3308, %r3309;
	xor.b32  	%r3311, %r3310, %r3307;
	and.b32  	%r3312, %r3281, %r3244;
	or.b32  	%r3313, %r3281, %r3244;
	and.b32  	%r3314, %r3313, %r3207;
	or.b32  	%r3315, %r3314, %r3312;
	add.s32 	%r3316, %r3306, %r3170;
	add.s32 	%r3317, %r3311, %r3315;
	add.s32 	%r3318, %r3317, %r3306;
	.loc 2 237 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3316, 26;
	shr.b32 	%rhs, %r3316, 6;
	add.u32 	%r3319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3316, 21;
	shr.b32 	%rhs, %r3316, 11;
	add.u32 	%r3320, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3316, 7;
	shr.b32 	%rhs, %r3316, 25;
	add.u32 	%r3321, %lhs, %rhs;
	}
	xor.b32  	%r3322, %r3320, %r3321;
	xor.b32  	%r3323, %r3322, %r3319;
	xor.b32  	%r3324, %r3279, %r3242;
	and.b32  	%r3325, %r3316, %r3324;
	xor.b32  	%r3326, %r3325, %r3242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3265, 15;
	shr.b32 	%rhs, %r3265, 17;
	add.u32 	%r3327, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3265, 13;
	shr.b32 	%rhs, %r3265, 19;
	add.u32 	%r3328, %lhs, %rhs;
	}
	shr.u32 	%r3329, %r3265, 10;
	xor.b32  	%r3330, %r3328, %r3329;
	xor.b32  	%r3331, %r3330, %r3327;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2811, 25;
	shr.b32 	%rhs, %r2811, 7;
	add.u32 	%r3332, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2811, 14;
	shr.b32 	%rhs, %r2811, 18;
	add.u32 	%r3333, %lhs, %rhs;
	}
	shr.u32 	%r3334, %r2811, 3;
	xor.b32  	%r3335, %r3333, %r3334;
	xor.b32  	%r3336, %r3335, %r3332;
	add.s32 	%r3337, %r3336, %r2781;
	add.s32 	%r3338, %r3337, %r3080;
	add.s32 	%r3339, %r3338, %r3331;
	add.s32 	%r3340, %r3339, %r3205;
	add.s32 	%r3341, %r3340, %r3326;
	add.s32 	%r3342, %r3341, %r3323;
	add.s32 	%r3343, %r3342, -1474664885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3318, 30;
	shr.b32 	%rhs, %r3318, 2;
	add.u32 	%r3344, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3318, 19;
	shr.b32 	%rhs, %r3318, 13;
	add.u32 	%r3345, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3318, 10;
	shr.b32 	%rhs, %r3318, 22;
	add.u32 	%r3346, %lhs, %rhs;
	}
	xor.b32  	%r3347, %r3345, %r3346;
	xor.b32  	%r3348, %r3347, %r3344;
	and.b32  	%r3349, %r3318, %r3281;
	or.b32  	%r3350, %r3318, %r3281;
	and.b32  	%r3351, %r3350, %r3244;
	or.b32  	%r3352, %r3351, %r3349;
	add.s32 	%r3353, %r3343, %r3207;
	add.s32 	%r3354, %r3348, %r3352;
	add.s32 	%r3355, %r3354, %r3343;
	.loc 2 238 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3353, 26;
	shr.b32 	%rhs, %r3353, 6;
	add.u32 	%r3356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3353, 21;
	shr.b32 	%rhs, %r3353, 11;
	add.u32 	%r3357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3353, 7;
	shr.b32 	%rhs, %r3353, 25;
	add.u32 	%r3358, %lhs, %rhs;
	}
	xor.b32  	%r3359, %r3357, %r3358;
	xor.b32  	%r3360, %r3359, %r3356;
	xor.b32  	%r3361, %r3316, %r3279;
	and.b32  	%r3362, %r3353, %r3361;
	xor.b32  	%r3363, %r3362, %r3279;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3302, 15;
	shr.b32 	%rhs, %r3302, 17;
	add.u32 	%r3364, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3302, 13;
	shr.b32 	%rhs, %r3302, 19;
	add.u32 	%r3365, %lhs, %rhs;
	}
	shr.u32 	%r3366, %r3302, 10;
	xor.b32  	%r3367, %r3365, %r3366;
	xor.b32  	%r3368, %r3367, %r3364;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2841, 25;
	shr.b32 	%rhs, %r2841, 7;
	add.u32 	%r3369, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2841, 14;
	shr.b32 	%rhs, %r2841, 18;
	add.u32 	%r3370, %lhs, %rhs;
	}
	shr.u32 	%r3371, %r2841, 3;
	xor.b32  	%r3372, %r3370, %r3371;
	xor.b32  	%r3373, %r3372, %r3369;
	add.s32 	%r3374, %r3373, %r2811;
	add.s32 	%r3375, %r3374, %r3117;
	add.s32 	%r3376, %r3375, %r3368;
	add.s32 	%r3377, %r3376, %r3242;
	add.s32 	%r3378, %r3377, %r3363;
	add.s32 	%r3379, %r3378, %r3360;
	add.s32 	%r3380, %r3379, -1035236496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3355, 30;
	shr.b32 	%rhs, %r3355, 2;
	add.u32 	%r3381, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3355, 19;
	shr.b32 	%rhs, %r3355, 13;
	add.u32 	%r3382, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3355, 10;
	shr.b32 	%rhs, %r3355, 22;
	add.u32 	%r3383, %lhs, %rhs;
	}
	xor.b32  	%r3384, %r3382, %r3383;
	xor.b32  	%r3385, %r3384, %r3381;
	and.b32  	%r3386, %r3355, %r3318;
	or.b32  	%r3387, %r3355, %r3318;
	and.b32  	%r3388, %r3387, %r3281;
	or.b32  	%r3389, %r3388, %r3386;
	add.s32 	%r3390, %r3380, %r3244;
	add.s32 	%r3391, %r3385, %r3389;
	add.s32 	%r3392, %r3391, %r3380;
	.loc 2 239 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3390, 26;
	shr.b32 	%rhs, %r3390, 6;
	add.u32 	%r3393, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3390, 21;
	shr.b32 	%rhs, %r3390, 11;
	add.u32 	%r3394, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3390, 7;
	shr.b32 	%rhs, %r3390, 25;
	add.u32 	%r3395, %lhs, %rhs;
	}
	xor.b32  	%r3396, %r3394, %r3395;
	xor.b32  	%r3397, %r3396, %r3393;
	xor.b32  	%r3398, %r3353, %r3316;
	and.b32  	%r3399, %r3390, %r3398;
	xor.b32  	%r3400, %r3399, %r3316;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3339, 15;
	shr.b32 	%rhs, %r3339, 17;
	add.u32 	%r3401, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3339, 13;
	shr.b32 	%rhs, %r3339, 19;
	add.u32 	%r3402, %lhs, %rhs;
	}
	shr.u32 	%r3403, %r3339, 10;
	xor.b32  	%r3404, %r3402, %r3403;
	xor.b32  	%r3405, %r3404, %r3401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2871, 25;
	shr.b32 	%rhs, %r2871, 7;
	add.u32 	%r3406, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2871, 14;
	shr.b32 	%rhs, %r2871, 18;
	add.u32 	%r3407, %lhs, %rhs;
	}
	shr.u32 	%r3408, %r2871, 3;
	xor.b32  	%r3409, %r3407, %r3408;
	xor.b32  	%r3410, %r3409, %r3406;
	add.s32 	%r3411, %r3410, %r2841;
	add.s32 	%r3412, %r3411, %r3154;
	add.s32 	%r3413, %r3412, %r3405;
	add.s32 	%r3414, %r3413, %r3279;
	add.s32 	%r3415, %r3414, %r3400;
	add.s32 	%r3416, %r3415, %r3397;
	add.s32 	%r3417, %r3416, -949202525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3392, 30;
	shr.b32 	%rhs, %r3392, 2;
	add.u32 	%r3418, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3392, 19;
	shr.b32 	%rhs, %r3392, 13;
	add.u32 	%r3419, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3392, 10;
	shr.b32 	%rhs, %r3392, 22;
	add.u32 	%r3420, %lhs, %rhs;
	}
	xor.b32  	%r3421, %r3419, %r3420;
	xor.b32  	%r3422, %r3421, %r3418;
	and.b32  	%r3423, %r3392, %r3355;
	or.b32  	%r3424, %r3392, %r3355;
	and.b32  	%r3425, %r3424, %r3318;
	or.b32  	%r3426, %r3425, %r3423;
	add.s32 	%r3427, %r3417, %r3281;
	add.s32 	%r3428, %r3422, %r3426;
	add.s32 	%r3429, %r3428, %r3417;
	.loc 2 240 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3427, 26;
	shr.b32 	%rhs, %r3427, 6;
	add.u32 	%r3430, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3427, 21;
	shr.b32 	%rhs, %r3427, 11;
	add.u32 	%r3431, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3427, 7;
	shr.b32 	%rhs, %r3427, 25;
	add.u32 	%r3432, %lhs, %rhs;
	}
	xor.b32  	%r3433, %r3431, %r3432;
	xor.b32  	%r3434, %r3433, %r3430;
	xor.b32  	%r3435, %r3390, %r3353;
	and.b32  	%r3436, %r3427, %r3435;
	xor.b32  	%r3437, %r3436, %r3353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3376, 15;
	shr.b32 	%rhs, %r3376, 17;
	add.u32 	%r3438, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3376, 13;
	shr.b32 	%rhs, %r3376, 19;
	add.u32 	%r3439, %lhs, %rhs;
	}
	shr.u32 	%r3440, %r3376, 10;
	xor.b32  	%r3441, %r3439, %r3440;
	xor.b32  	%r3442, %r3441, %r3438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2901, 25;
	shr.b32 	%rhs, %r2901, 7;
	add.u32 	%r3443, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2901, 14;
	shr.b32 	%rhs, %r2901, 18;
	add.u32 	%r3444, %lhs, %rhs;
	}
	shr.u32 	%r3445, %r2901, 3;
	xor.b32  	%r3446, %r3444, %r3445;
	xor.b32  	%r3447, %r3446, %r3443;
	add.s32 	%r3448, %r3447, %r2871;
	add.s32 	%r3449, %r3448, %r3191;
	add.s32 	%r3450, %r3449, %r3442;
	add.s32 	%r3451, %r3450, %r3316;
	add.s32 	%r3452, %r3451, %r3437;
	add.s32 	%r3453, %r3452, %r3434;
	add.s32 	%r3454, %r3453, -778901479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3429, 30;
	shr.b32 	%rhs, %r3429, 2;
	add.u32 	%r3455, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3429, 19;
	shr.b32 	%rhs, %r3429, 13;
	add.u32 	%r3456, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3429, 10;
	shr.b32 	%rhs, %r3429, 22;
	add.u32 	%r3457, %lhs, %rhs;
	}
	xor.b32  	%r3458, %r3456, %r3457;
	xor.b32  	%r3459, %r3458, %r3455;
	and.b32  	%r3460, %r3429, %r3392;
	or.b32  	%r3461, %r3429, %r3392;
	and.b32  	%r3462, %r3461, %r3355;
	or.b32  	%r3463, %r3462, %r3460;
	add.s32 	%r3464, %r3454, %r3318;
	add.s32 	%r3465, %r3459, %r3463;
	add.s32 	%r3466, %r3465, %r3454;
	.loc 2 241 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3464, 26;
	shr.b32 	%rhs, %r3464, 6;
	add.u32 	%r3467, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3464, 21;
	shr.b32 	%rhs, %r3464, 11;
	add.u32 	%r3468, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3464, 7;
	shr.b32 	%rhs, %r3464, 25;
	add.u32 	%r3469, %lhs, %rhs;
	}
	xor.b32  	%r3470, %r3468, %r3469;
	xor.b32  	%r3471, %r3470, %r3467;
	xor.b32  	%r3472, %r3427, %r3390;
	and.b32  	%r3473, %r3464, %r3472;
	xor.b32  	%r3474, %r3473, %r3390;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3413, 15;
	shr.b32 	%rhs, %r3413, 17;
	add.u32 	%r3475, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3413, 13;
	shr.b32 	%rhs, %r3413, 19;
	add.u32 	%r3476, %lhs, %rhs;
	}
	shr.u32 	%r3477, %r3413, 10;
	xor.b32  	%r3478, %r3476, %r3477;
	xor.b32  	%r3479, %r3478, %r3475;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2932, 25;
	shr.b32 	%rhs, %r2932, 7;
	add.u32 	%r3480, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2932, 14;
	shr.b32 	%rhs, %r2932, 18;
	add.u32 	%r3481, %lhs, %rhs;
	}
	shr.u32 	%r3482, %r2932, 3;
	xor.b32  	%r3483, %r3481, %r3482;
	xor.b32  	%r3484, %r3483, %r3480;
	add.s32 	%r3485, %r3484, %r2901;
	add.s32 	%r3486, %r3485, %r3228;
	add.s32 	%r3487, %r3486, %r3479;
	add.s32 	%r3488, %r3487, %r3353;
	add.s32 	%r3489, %r3488, %r3474;
	add.s32 	%r3490, %r3489, %r3471;
	add.s32 	%r3491, %r3490, -694614492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3466, 30;
	shr.b32 	%rhs, %r3466, 2;
	add.u32 	%r3492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3466, 19;
	shr.b32 	%rhs, %r3466, 13;
	add.u32 	%r3493, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3466, 10;
	shr.b32 	%rhs, %r3466, 22;
	add.u32 	%r3494, %lhs, %rhs;
	}
	xor.b32  	%r3495, %r3493, %r3494;
	xor.b32  	%r3496, %r3495, %r3492;
	and.b32  	%r3497, %r3466, %r3429;
	or.b32  	%r3498, %r3466, %r3429;
	and.b32  	%r3499, %r3498, %r3392;
	or.b32  	%r3500, %r3499, %r3497;
	add.s32 	%r3501, %r3491, %r3355;
	add.s32 	%r3502, %r3496, %r3500;
	add.s32 	%r3503, %r3502, %r3491;
	.loc 2 242 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3501, 26;
	shr.b32 	%rhs, %r3501, 6;
	add.u32 	%r3504, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3501, 21;
	shr.b32 	%rhs, %r3501, 11;
	add.u32 	%r3505, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3501, 7;
	shr.b32 	%rhs, %r3501, 25;
	add.u32 	%r3506, %lhs, %rhs;
	}
	xor.b32  	%r3507, %r3505, %r3506;
	xor.b32  	%r3508, %r3507, %r3504;
	xor.b32  	%r3509, %r3464, %r3427;
	and.b32  	%r3510, %r3501, %r3509;
	xor.b32  	%r3511, %r3510, %r3427;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3450, 15;
	shr.b32 	%rhs, %r3450, 17;
	add.u32 	%r3512, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3450, 13;
	shr.b32 	%rhs, %r3450, 19;
	add.u32 	%r3513, %lhs, %rhs;
	}
	shr.u32 	%r3514, %r3450, 10;
	xor.b32  	%r3515, %r3513, %r3514;
	xor.b32  	%r3516, %r3515, %r3512;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2969, 25;
	shr.b32 	%rhs, %r2969, 7;
	add.u32 	%r3517, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2969, 14;
	shr.b32 	%rhs, %r2969, 18;
	add.u32 	%r3518, %lhs, %rhs;
	}
	shr.u32 	%r3519, %r2969, 3;
	xor.b32  	%r3520, %r3518, %r3519;
	xor.b32  	%r3521, %r3520, %r3517;
	add.s32 	%r3522, %r3521, %r2932;
	add.s32 	%r3523, %r3522, %r3265;
	add.s32 	%r3524, %r3523, %r3516;
	add.s32 	%r3525, %r3524, %r3390;
	add.s32 	%r3526, %r3525, %r3511;
	add.s32 	%r3527, %r3526, %r3508;
	add.s32 	%r3528, %r3527, -200395387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3503, 30;
	shr.b32 	%rhs, %r3503, 2;
	add.u32 	%r3529, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3503, 19;
	shr.b32 	%rhs, %r3503, 13;
	add.u32 	%r3530, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3503, 10;
	shr.b32 	%rhs, %r3503, 22;
	add.u32 	%r3531, %lhs, %rhs;
	}
	xor.b32  	%r3532, %r3530, %r3531;
	xor.b32  	%r3533, %r3532, %r3529;
	and.b32  	%r3534, %r3503, %r3466;
	or.b32  	%r3535, %r3503, %r3466;
	and.b32  	%r3536, %r3535, %r3429;
	or.b32  	%r3537, %r3536, %r3534;
	add.s32 	%r3538, %r3528, %r3392;
	add.s32 	%r3539, %r3533, %r3537;
	add.s32 	%r3540, %r3539, %r3528;
	.loc 2 243 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3538, 26;
	shr.b32 	%rhs, %r3538, 6;
	add.u32 	%r3541, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3538, 21;
	shr.b32 	%rhs, %r3538, 11;
	add.u32 	%r3542, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3538, 7;
	shr.b32 	%rhs, %r3538, 25;
	add.u32 	%r3543, %lhs, %rhs;
	}
	xor.b32  	%r3544, %r3542, %r3543;
	xor.b32  	%r3545, %r3544, %r3541;
	xor.b32  	%r3546, %r3501, %r3464;
	and.b32  	%r3547, %r3538, %r3546;
	xor.b32  	%r3548, %r3547, %r3464;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3487, 15;
	shr.b32 	%rhs, %r3487, 17;
	add.u32 	%r3549, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3487, 13;
	shr.b32 	%rhs, %r3487, 19;
	add.u32 	%r3550, %lhs, %rhs;
	}
	shr.u32 	%r3551, %r3487, 10;
	xor.b32  	%r3552, %r3550, %r3551;
	xor.b32  	%r3553, %r3552, %r3549;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3006, 25;
	shr.b32 	%rhs, %r3006, 7;
	add.u32 	%r3554, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3006, 14;
	shr.b32 	%rhs, %r3006, 18;
	add.u32 	%r3555, %lhs, %rhs;
	}
	shr.u32 	%r3556, %r3006, 3;
	xor.b32  	%r3557, %r3555, %r3556;
	xor.b32  	%r3558, %r3557, %r3554;
	add.s32 	%r3559, %r3558, %r2969;
	add.s32 	%r3560, %r3559, %r3302;
	add.s32 	%r3561, %r3560, %r3553;
	add.s32 	%r3562, %r3561, %r3427;
	add.s32 	%r3563, %r3562, %r3548;
	add.s32 	%r3564, %r3563, %r3545;
	add.s32 	%r3565, %r3564, 275423344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3540, 30;
	shr.b32 	%rhs, %r3540, 2;
	add.u32 	%r3566, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3540, 19;
	shr.b32 	%rhs, %r3540, 13;
	add.u32 	%r3567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3540, 10;
	shr.b32 	%rhs, %r3540, 22;
	add.u32 	%r3568, %lhs, %rhs;
	}
	xor.b32  	%r3569, %r3567, %r3568;
	xor.b32  	%r3570, %r3569, %r3566;
	and.b32  	%r3571, %r3540, %r3503;
	or.b32  	%r3572, %r3540, %r3503;
	and.b32  	%r3573, %r3572, %r3466;
	or.b32  	%r3574, %r3573, %r3571;
	add.s32 	%r3575, %r3565, %r3429;
	add.s32 	%r3576, %r3570, %r3574;
	add.s32 	%r3577, %r3576, %r3565;
	.loc 2 244 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3575, 26;
	shr.b32 	%rhs, %r3575, 6;
	add.u32 	%r3578, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3575, 21;
	shr.b32 	%rhs, %r3575, 11;
	add.u32 	%r3579, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3575, 7;
	shr.b32 	%rhs, %r3575, 25;
	add.u32 	%r3580, %lhs, %rhs;
	}
	xor.b32  	%r3581, %r3579, %r3580;
	xor.b32  	%r3582, %r3581, %r3578;
	xor.b32  	%r3583, %r3538, %r3501;
	and.b32  	%r3584, %r3575, %r3583;
	xor.b32  	%r3585, %r3584, %r3501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3524, 15;
	shr.b32 	%rhs, %r3524, 17;
	add.u32 	%r3586, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3524, 13;
	shr.b32 	%rhs, %r3524, 19;
	add.u32 	%r3587, %lhs, %rhs;
	}
	shr.u32 	%r3588, %r3524, 10;
	xor.b32  	%r3589, %r3587, %r3588;
	xor.b32  	%r3590, %r3589, %r3586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3043, 25;
	shr.b32 	%rhs, %r3043, 7;
	add.u32 	%r3591, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3043, 14;
	shr.b32 	%rhs, %r3043, 18;
	add.u32 	%r3592, %lhs, %rhs;
	}
	shr.u32 	%r3593, %r3043, 3;
	xor.b32  	%r3594, %r3592, %r3593;
	xor.b32  	%r3595, %r3594, %r3591;
	add.s32 	%r3596, %r3595, %r3006;
	add.s32 	%r3597, %r3596, %r3339;
	add.s32 	%r3598, %r3597, %r3590;
	add.s32 	%r3599, %r3598, %r3464;
	add.s32 	%r3600, %r3599, %r3585;
	add.s32 	%r3601, %r3600, %r3582;
	add.s32 	%r3602, %r3601, 430227734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3577, 30;
	shr.b32 	%rhs, %r3577, 2;
	add.u32 	%r3603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3577, 19;
	shr.b32 	%rhs, %r3577, 13;
	add.u32 	%r3604, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3577, 10;
	shr.b32 	%rhs, %r3577, 22;
	add.u32 	%r3605, %lhs, %rhs;
	}
	xor.b32  	%r3606, %r3604, %r3605;
	xor.b32  	%r3607, %r3606, %r3603;
	and.b32  	%r3608, %r3577, %r3540;
	or.b32  	%r3609, %r3577, %r3540;
	and.b32  	%r3610, %r3609, %r3503;
	or.b32  	%r3611, %r3610, %r3608;
	add.s32 	%r3612, %r3602, %r3466;
	add.s32 	%r3613, %r3607, %r3611;
	add.s32 	%r3614, %r3613, %r3602;
	.loc 2 245 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3612, 26;
	shr.b32 	%rhs, %r3612, 6;
	add.u32 	%r3615, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3612, 21;
	shr.b32 	%rhs, %r3612, 11;
	add.u32 	%r3616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3612, 7;
	shr.b32 	%rhs, %r3612, 25;
	add.u32 	%r3617, %lhs, %rhs;
	}
	xor.b32  	%r3618, %r3616, %r3617;
	xor.b32  	%r3619, %r3618, %r3615;
	xor.b32  	%r3620, %r3575, %r3538;
	and.b32  	%r3621, %r3612, %r3620;
	xor.b32  	%r3622, %r3621, %r3538;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3561, 15;
	shr.b32 	%rhs, %r3561, 17;
	add.u32 	%r3623, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3561, 13;
	shr.b32 	%rhs, %r3561, 19;
	add.u32 	%r3624, %lhs, %rhs;
	}
	shr.u32 	%r3625, %r3561, 10;
	xor.b32  	%r3626, %r3624, %r3625;
	xor.b32  	%r3627, %r3626, %r3623;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3080, 25;
	shr.b32 	%rhs, %r3080, 7;
	add.u32 	%r3628, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3080, 14;
	shr.b32 	%rhs, %r3080, 18;
	add.u32 	%r3629, %lhs, %rhs;
	}
	shr.u32 	%r3630, %r3080, 3;
	xor.b32  	%r3631, %r3629, %r3630;
	xor.b32  	%r3632, %r3631, %r3628;
	add.s32 	%r3633, %r3632, %r3043;
	add.s32 	%r3634, %r3633, %r3376;
	add.s32 	%r3635, %r3634, %r3627;
	add.s32 	%r3636, %r3635, %r3501;
	add.s32 	%r3637, %r3636, %r3622;
	add.s32 	%r3638, %r3637, %r3619;
	add.s32 	%r3639, %r3638, 506948616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3614, 30;
	shr.b32 	%rhs, %r3614, 2;
	add.u32 	%r3640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3614, 19;
	shr.b32 	%rhs, %r3614, 13;
	add.u32 	%r3641, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3614, 10;
	shr.b32 	%rhs, %r3614, 22;
	add.u32 	%r3642, %lhs, %rhs;
	}
	xor.b32  	%r3643, %r3641, %r3642;
	xor.b32  	%r3644, %r3643, %r3640;
	and.b32  	%r3645, %r3614, %r3577;
	or.b32  	%r3646, %r3614, %r3577;
	and.b32  	%r3647, %r3646, %r3540;
	or.b32  	%r3648, %r3647, %r3645;
	add.s32 	%r3649, %r3639, %r3503;
	add.s32 	%r3650, %r3644, %r3648;
	add.s32 	%r3651, %r3650, %r3639;
	.loc 2 246 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3649, 26;
	shr.b32 	%rhs, %r3649, 6;
	add.u32 	%r3652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3649, 21;
	shr.b32 	%rhs, %r3649, 11;
	add.u32 	%r3653, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3649, 7;
	shr.b32 	%rhs, %r3649, 25;
	add.u32 	%r3654, %lhs, %rhs;
	}
	xor.b32  	%r3655, %r3653, %r3654;
	xor.b32  	%r3656, %r3655, %r3652;
	xor.b32  	%r3657, %r3612, %r3575;
	and.b32  	%r3658, %r3649, %r3657;
	xor.b32  	%r3659, %r3658, %r3575;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3598, 15;
	shr.b32 	%rhs, %r3598, 17;
	add.u32 	%r3660, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3598, 13;
	shr.b32 	%rhs, %r3598, 19;
	add.u32 	%r3661, %lhs, %rhs;
	}
	shr.u32 	%r3662, %r3598, 10;
	xor.b32  	%r3663, %r3661, %r3662;
	xor.b32  	%r3664, %r3663, %r3660;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3117, 25;
	shr.b32 	%rhs, %r3117, 7;
	add.u32 	%r3665, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3117, 14;
	shr.b32 	%rhs, %r3117, 18;
	add.u32 	%r3666, %lhs, %rhs;
	}
	shr.u32 	%r3667, %r3117, 3;
	xor.b32  	%r3668, %r3666, %r3667;
	xor.b32  	%r3669, %r3668, %r3665;
	add.s32 	%r3670, %r3669, %r3080;
	add.s32 	%r3671, %r3670, %r3413;
	add.s32 	%r3672, %r3671, %r3664;
	add.s32 	%r3673, %r3672, %r3538;
	add.s32 	%r3674, %r3673, %r3659;
	add.s32 	%r3675, %r3674, %r3656;
	add.s32 	%r3676, %r3675, 659060556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3651, 30;
	shr.b32 	%rhs, %r3651, 2;
	add.u32 	%r3677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3651, 19;
	shr.b32 	%rhs, %r3651, 13;
	add.u32 	%r3678, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3651, 10;
	shr.b32 	%rhs, %r3651, 22;
	add.u32 	%r3679, %lhs, %rhs;
	}
	xor.b32  	%r3680, %r3678, %r3679;
	xor.b32  	%r3681, %r3680, %r3677;
	and.b32  	%r3682, %r3651, %r3614;
	or.b32  	%r3683, %r3651, %r3614;
	and.b32  	%r3684, %r3683, %r3577;
	or.b32  	%r3685, %r3684, %r3682;
	add.s32 	%r3686, %r3676, %r3540;
	add.s32 	%r3687, %r3681, %r3685;
	add.s32 	%r3688, %r3687, %r3676;
	.loc 2 247 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3686, 26;
	shr.b32 	%rhs, %r3686, 6;
	add.u32 	%r3689, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3686, 21;
	shr.b32 	%rhs, %r3686, 11;
	add.u32 	%r3690, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3686, 7;
	shr.b32 	%rhs, %r3686, 25;
	add.u32 	%r3691, %lhs, %rhs;
	}
	xor.b32  	%r3692, %r3690, %r3691;
	xor.b32  	%r3693, %r3692, %r3689;
	xor.b32  	%r3694, %r3649, %r3612;
	and.b32  	%r3695, %r3686, %r3694;
	xor.b32  	%r3696, %r3695, %r3612;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3635, 15;
	shr.b32 	%rhs, %r3635, 17;
	add.u32 	%r3697, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3635, 13;
	shr.b32 	%rhs, %r3635, 19;
	add.u32 	%r3698, %lhs, %rhs;
	}
	shr.u32 	%r3699, %r3635, 10;
	xor.b32  	%r3700, %r3698, %r3699;
	xor.b32  	%r3701, %r3700, %r3697;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3154, 25;
	shr.b32 	%rhs, %r3154, 7;
	add.u32 	%r3702, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3154, 14;
	shr.b32 	%rhs, %r3154, 18;
	add.u32 	%r3703, %lhs, %rhs;
	}
	shr.u32 	%r3704, %r3154, 3;
	xor.b32  	%r3705, %r3703, %r3704;
	xor.b32  	%r3706, %r3705, %r3702;
	add.s32 	%r3707, %r3706, %r3117;
	add.s32 	%r3708, %r3707, %r3450;
	add.s32 	%r3709, %r3708, %r3701;
	add.s32 	%r3710, %r3709, %r3575;
	add.s32 	%r3711, %r3710, %r3696;
	add.s32 	%r3712, %r3711, %r3693;
	add.s32 	%r3713, %r3712, 883997877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3688, 30;
	shr.b32 	%rhs, %r3688, 2;
	add.u32 	%r3714, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3688, 19;
	shr.b32 	%rhs, %r3688, 13;
	add.u32 	%r3715, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3688, 10;
	shr.b32 	%rhs, %r3688, 22;
	add.u32 	%r3716, %lhs, %rhs;
	}
	xor.b32  	%r3717, %r3715, %r3716;
	xor.b32  	%r3718, %r3717, %r3714;
	and.b32  	%r3719, %r3688, %r3651;
	or.b32  	%r3720, %r3688, %r3651;
	and.b32  	%r3721, %r3720, %r3614;
	or.b32  	%r3722, %r3721, %r3719;
	add.s32 	%r3723, %r3713, %r3577;
	add.s32 	%r3724, %r3718, %r3722;
	add.s32 	%r3725, %r3724, %r3713;
	.loc 2 248 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3723, 26;
	shr.b32 	%rhs, %r3723, 6;
	add.u32 	%r3726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3723, 21;
	shr.b32 	%rhs, %r3723, 11;
	add.u32 	%r3727, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3723, 7;
	shr.b32 	%rhs, %r3723, 25;
	add.u32 	%r3728, %lhs, %rhs;
	}
	xor.b32  	%r3729, %r3727, %r3728;
	xor.b32  	%r3730, %r3729, %r3726;
	xor.b32  	%r3731, %r3686, %r3649;
	and.b32  	%r3732, %r3723, %r3731;
	xor.b32  	%r3733, %r3732, %r3649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3672, 15;
	shr.b32 	%rhs, %r3672, 17;
	add.u32 	%r3734, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3672, 13;
	shr.b32 	%rhs, %r3672, 19;
	add.u32 	%r3735, %lhs, %rhs;
	}
	shr.u32 	%r3736, %r3672, 10;
	xor.b32  	%r3737, %r3735, %r3736;
	xor.b32  	%r3738, %r3737, %r3734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3191, 25;
	shr.b32 	%rhs, %r3191, 7;
	add.u32 	%r3739, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3191, 14;
	shr.b32 	%rhs, %r3191, 18;
	add.u32 	%r3740, %lhs, %rhs;
	}
	shr.u32 	%r3741, %r3191, 3;
	xor.b32  	%r3742, %r3740, %r3741;
	xor.b32  	%r3743, %r3742, %r3739;
	add.s32 	%r3744, %r3743, %r3154;
	add.s32 	%r3745, %r3744, %r3487;
	add.s32 	%r3746, %r3745, %r3738;
	add.s32 	%r3747, %r3746, %r3612;
	add.s32 	%r3748, %r3747, %r3733;
	add.s32 	%r3749, %r3748, %r3730;
	add.s32 	%r3750, %r3749, 958139571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3725, 30;
	shr.b32 	%rhs, %r3725, 2;
	add.u32 	%r3751, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3725, 19;
	shr.b32 	%rhs, %r3725, 13;
	add.u32 	%r3752, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3725, 10;
	shr.b32 	%rhs, %r3725, 22;
	add.u32 	%r3753, %lhs, %rhs;
	}
	xor.b32  	%r3754, %r3752, %r3753;
	xor.b32  	%r3755, %r3754, %r3751;
	and.b32  	%r3756, %r3725, %r3688;
	or.b32  	%r3757, %r3725, %r3688;
	and.b32  	%r3758, %r3757, %r3651;
	or.b32  	%r3759, %r3758, %r3756;
	add.s32 	%r3760, %r3750, %r3614;
	add.s32 	%r3761, %r3755, %r3759;
	add.s32 	%r3762, %r3761, %r3750;
	.loc 2 249 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3760, 26;
	shr.b32 	%rhs, %r3760, 6;
	add.u32 	%r3763, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3760, 21;
	shr.b32 	%rhs, %r3760, 11;
	add.u32 	%r3764, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3760, 7;
	shr.b32 	%rhs, %r3760, 25;
	add.u32 	%r3765, %lhs, %rhs;
	}
	xor.b32  	%r3766, %r3764, %r3765;
	xor.b32  	%r3767, %r3766, %r3763;
	xor.b32  	%r3768, %r3723, %r3686;
	and.b32  	%r3769, %r3760, %r3768;
	xor.b32  	%r3770, %r3769, %r3686;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3709, 15;
	shr.b32 	%rhs, %r3709, 17;
	add.u32 	%r3771, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3709, 13;
	shr.b32 	%rhs, %r3709, 19;
	add.u32 	%r3772, %lhs, %rhs;
	}
	shr.u32 	%r3773, %r3709, 10;
	xor.b32  	%r3774, %r3772, %r3773;
	xor.b32  	%r3775, %r3774, %r3771;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3228, 25;
	shr.b32 	%rhs, %r3228, 7;
	add.u32 	%r3776, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3228, 14;
	shr.b32 	%rhs, %r3228, 18;
	add.u32 	%r3777, %lhs, %rhs;
	}
	shr.u32 	%r3778, %r3228, 3;
	xor.b32  	%r3779, %r3777, %r3778;
	xor.b32  	%r3780, %r3779, %r3776;
	add.s32 	%r3781, %r3780, %r3191;
	add.s32 	%r3782, %r3781, %r3524;
	add.s32 	%r3783, %r3782, %r3775;
	add.s32 	%r3784, %r3783, %r3649;
	add.s32 	%r3785, %r3784, %r3770;
	add.s32 	%r3786, %r3785, %r3767;
	add.s32 	%r3787, %r3786, 1322822218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3762, 30;
	shr.b32 	%rhs, %r3762, 2;
	add.u32 	%r3788, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3762, 19;
	shr.b32 	%rhs, %r3762, 13;
	add.u32 	%r3789, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3762, 10;
	shr.b32 	%rhs, %r3762, 22;
	add.u32 	%r3790, %lhs, %rhs;
	}
	xor.b32  	%r3791, %r3789, %r3790;
	xor.b32  	%r3792, %r3791, %r3788;
	and.b32  	%r3793, %r3762, %r3725;
	or.b32  	%r3794, %r3762, %r3725;
	and.b32  	%r3795, %r3794, %r3688;
	or.b32  	%r3796, %r3795, %r3793;
	add.s32 	%r3797, %r3787, %r3651;
	add.s32 	%r3798, %r3792, %r3796;
	add.s32 	%r3799, %r3798, %r3787;
	.loc 2 250 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3797, 26;
	shr.b32 	%rhs, %r3797, 6;
	add.u32 	%r3800, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3797, 21;
	shr.b32 	%rhs, %r3797, 11;
	add.u32 	%r3801, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3797, 7;
	shr.b32 	%rhs, %r3797, 25;
	add.u32 	%r3802, %lhs, %rhs;
	}
	xor.b32  	%r3803, %r3801, %r3802;
	xor.b32  	%r3804, %r3803, %r3800;
	xor.b32  	%r3805, %r3760, %r3723;
	and.b32  	%r3806, %r3797, %r3805;
	xor.b32  	%r3807, %r3806, %r3723;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3746, 15;
	shr.b32 	%rhs, %r3746, 17;
	add.u32 	%r3808, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3746, 13;
	shr.b32 	%rhs, %r3746, 19;
	add.u32 	%r3809, %lhs, %rhs;
	}
	shr.u32 	%r3810, %r3746, 10;
	xor.b32  	%r3811, %r3809, %r3810;
	xor.b32  	%r3812, %r3811, %r3808;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3265, 25;
	shr.b32 	%rhs, %r3265, 7;
	add.u32 	%r3813, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3265, 14;
	shr.b32 	%rhs, %r3265, 18;
	add.u32 	%r3814, %lhs, %rhs;
	}
	shr.u32 	%r3815, %r3265, 3;
	xor.b32  	%r3816, %r3814, %r3815;
	xor.b32  	%r3817, %r3816, %r3813;
	add.s32 	%r3818, %r3817, %r3228;
	add.s32 	%r3819, %r3818, %r3561;
	add.s32 	%r3820, %r3819, %r3812;
	add.s32 	%r3821, %r3820, %r3686;
	add.s32 	%r3822, %r3821, %r3807;
	add.s32 	%r3823, %r3822, %r3804;
	add.s32 	%r3824, %r3823, 1537002063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3799, 30;
	shr.b32 	%rhs, %r3799, 2;
	add.u32 	%r3825, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3799, 19;
	shr.b32 	%rhs, %r3799, 13;
	add.u32 	%r3826, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3799, 10;
	shr.b32 	%rhs, %r3799, 22;
	add.u32 	%r3827, %lhs, %rhs;
	}
	xor.b32  	%r3828, %r3826, %r3827;
	xor.b32  	%r3829, %r3828, %r3825;
	and.b32  	%r3830, %r3799, %r3762;
	or.b32  	%r3831, %r3799, %r3762;
	and.b32  	%r3832, %r3831, %r3725;
	or.b32  	%r3833, %r3832, %r3830;
	add.s32 	%r3834, %r3824, %r3688;
	add.s32 	%r3835, %r3829, %r3833;
	add.s32 	%r3836, %r3835, %r3824;
	.loc 2 251 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3834, 26;
	shr.b32 	%rhs, %r3834, 6;
	add.u32 	%r3837, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3834, 21;
	shr.b32 	%rhs, %r3834, 11;
	add.u32 	%r3838, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3834, 7;
	shr.b32 	%rhs, %r3834, 25;
	add.u32 	%r3839, %lhs, %rhs;
	}
	xor.b32  	%r3840, %r3838, %r3839;
	xor.b32  	%r3841, %r3840, %r3837;
	xor.b32  	%r3842, %r3797, %r3760;
	and.b32  	%r3843, %r3834, %r3842;
	xor.b32  	%r3844, %r3843, %r3760;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3783, 15;
	shr.b32 	%rhs, %r3783, 17;
	add.u32 	%r3845, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3783, 13;
	shr.b32 	%rhs, %r3783, 19;
	add.u32 	%r3846, %lhs, %rhs;
	}
	shr.u32 	%r3847, %r3783, 10;
	xor.b32  	%r3848, %r3846, %r3847;
	xor.b32  	%r3849, %r3848, %r3845;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3302, 25;
	shr.b32 	%rhs, %r3302, 7;
	add.u32 	%r3850, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3302, 14;
	shr.b32 	%rhs, %r3302, 18;
	add.u32 	%r3851, %lhs, %rhs;
	}
	shr.u32 	%r3852, %r3302, 3;
	xor.b32  	%r3853, %r3851, %r3852;
	xor.b32  	%r3854, %r3853, %r3850;
	add.s32 	%r3855, %r3854, %r3265;
	add.s32 	%r3856, %r3855, %r3598;
	add.s32 	%r3857, %r3856, %r3849;
	add.s32 	%r3858, %r3857, %r3723;
	add.s32 	%r3859, %r3858, %r3844;
	add.s32 	%r3860, %r3859, %r3841;
	add.s32 	%r3861, %r3860, 1747873779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3836, 30;
	shr.b32 	%rhs, %r3836, 2;
	add.u32 	%r3862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3836, 19;
	shr.b32 	%rhs, %r3836, 13;
	add.u32 	%r3863, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3836, 10;
	shr.b32 	%rhs, %r3836, 22;
	add.u32 	%r3864, %lhs, %rhs;
	}
	xor.b32  	%r3865, %r3863, %r3864;
	xor.b32  	%r3866, %r3865, %r3862;
	and.b32  	%r3867, %r3836, %r3799;
	or.b32  	%r3868, %r3836, %r3799;
	and.b32  	%r3869, %r3868, %r3762;
	or.b32  	%r3870, %r3869, %r3867;
	add.s32 	%r3871, %r3861, %r3725;
	add.s32 	%r3872, %r3866, %r3870;
	add.s32 	%r3873, %r3872, %r3861;
	.loc 2 252 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3871, 26;
	shr.b32 	%rhs, %r3871, 6;
	add.u32 	%r3874, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3871, 21;
	shr.b32 	%rhs, %r3871, 11;
	add.u32 	%r3875, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3871, 7;
	shr.b32 	%rhs, %r3871, 25;
	add.u32 	%r3876, %lhs, %rhs;
	}
	xor.b32  	%r3877, %r3875, %r3876;
	xor.b32  	%r3878, %r3877, %r3874;
	xor.b32  	%r3879, %r3834, %r3797;
	and.b32  	%r3880, %r3871, %r3879;
	xor.b32  	%r3881, %r3880, %r3797;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3820, 15;
	shr.b32 	%rhs, %r3820, 17;
	add.u32 	%r3882, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3820, 13;
	shr.b32 	%rhs, %r3820, 19;
	add.u32 	%r3883, %lhs, %rhs;
	}
	shr.u32 	%r3884, %r3820, 10;
	xor.b32  	%r3885, %r3883, %r3884;
	xor.b32  	%r3886, %r3885, %r3882;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3339, 25;
	shr.b32 	%rhs, %r3339, 7;
	add.u32 	%r3887, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3339, 14;
	shr.b32 	%rhs, %r3339, 18;
	add.u32 	%r3888, %lhs, %rhs;
	}
	shr.u32 	%r3889, %r3339, 3;
	xor.b32  	%r3890, %r3888, %r3889;
	xor.b32  	%r3891, %r3890, %r3887;
	add.s32 	%r3892, %r3891, %r3302;
	add.s32 	%r3893, %r3892, %r3635;
	add.s32 	%r3894, %r3893, %r3886;
	add.s32 	%r3895, %r3894, %r3760;
	add.s32 	%r3896, %r3895, %r3881;
	add.s32 	%r3897, %r3896, %r3878;
	add.s32 	%r3898, %r3897, 1955562222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3873, 30;
	shr.b32 	%rhs, %r3873, 2;
	add.u32 	%r3899, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3873, 19;
	shr.b32 	%rhs, %r3873, 13;
	add.u32 	%r3900, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3873, 10;
	shr.b32 	%rhs, %r3873, 22;
	add.u32 	%r3901, %lhs, %rhs;
	}
	xor.b32  	%r3902, %r3900, %r3901;
	xor.b32  	%r3903, %r3902, %r3899;
	and.b32  	%r3904, %r3873, %r3836;
	or.b32  	%r3905, %r3873, %r3836;
	and.b32  	%r3906, %r3905, %r3799;
	or.b32  	%r3907, %r3906, %r3904;
	add.s32 	%r3908, %r3898, %r3762;
	.loc 2 253 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3908, 26;
	shr.b32 	%rhs, %r3908, 6;
	add.u32 	%r3909, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3908, 21;
	shr.b32 	%rhs, %r3908, 11;
	add.u32 	%r3910, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3908, 7;
	shr.b32 	%rhs, %r3908, 25;
	add.u32 	%r3911, %lhs, %rhs;
	}
	xor.b32  	%r3912, %r3910, %r3911;
	xor.b32  	%r3913, %r3912, %r3909;
	xor.b32  	%r3914, %r3871, %r3834;
	and.b32  	%r3915, %r3908, %r3914;
	xor.b32  	%r3916, %r3915, %r3834;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3857, 15;
	shr.b32 	%rhs, %r3857, 17;
	add.u32 	%r3917, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3857, 13;
	shr.b32 	%rhs, %r3857, 19;
	add.u32 	%r3918, %lhs, %rhs;
	}
	shr.u32 	%r3919, %r3857, 10;
	xor.b32  	%r3920, %r3918, %r3919;
	xor.b32  	%r3921, %r3920, %r3917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3376, 25;
	shr.b32 	%rhs, %r3376, 7;
	add.u32 	%r3922, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3376, 14;
	shr.b32 	%rhs, %r3376, 18;
	add.u32 	%r3923, %lhs, %rhs;
	}
	shr.u32 	%r3924, %r3376, 3;
	xor.b32  	%r3925, %r3923, %r3924;
	xor.b32  	%r3926, %r3925, %r3922;
	add.s32 	%r3927, %r3926, %r3339;
	add.s32 	%r3928, %r3927, %r3672;
	add.s32 	%r3929, %r3928, %r3921;
	add.s32 	%r3930, %r3929, %r3799;
	add.s32 	%r3931, %r3930, %r3797;
	add.s32 	%r3932, %r3931, %r3916;
	add.s32 	%r3933, %r3932, %r3913;
	add.s32 	%r3934, %r3933, 2024104815;
	.loc 2 254 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3934, 26;
	shr.b32 	%rhs, %r3934, 6;
	add.u32 	%r3935, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3934, 21;
	shr.b32 	%rhs, %r3934, 11;
	add.u32 	%r3936, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3934, 7;
	shr.b32 	%rhs, %r3934, 25;
	add.u32 	%r3937, %lhs, %rhs;
	}
	xor.b32  	%r3938, %r3936, %r3937;
	xor.b32  	%r3939, %r3938, %r3935;
	xor.b32  	%r3940, %r3908, %r3871;
	and.b32  	%r3941, %r3934, %r3940;
	xor.b32  	%r3942, %r3941, %r3871;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3894, 15;
	shr.b32 	%rhs, %r3894, 17;
	add.u32 	%r3943, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3894, 13;
	shr.b32 	%rhs, %r3894, 19;
	add.u32 	%r3944, %lhs, %rhs;
	}
	shr.u32 	%r3945, %r3894, 10;
	xor.b32  	%r3946, %r3944, %r3945;
	xor.b32  	%r3947, %r3946, %r3943;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3413, 25;
	shr.b32 	%rhs, %r3413, 7;
	add.u32 	%r3948, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3413, 14;
	shr.b32 	%rhs, %r3413, 18;
	add.u32 	%r3949, %lhs, %rhs;
	}
	shr.u32 	%r3950, %r3413, 3;
	xor.b32  	%r3951, %r3949, %r3950;
	xor.b32  	%r3952, %r3951, %r3948;
	add.s32 	%r3953, %r3952, %r3376;
	add.s32 	%r3954, %r3953, %r3709;
	add.s32 	%r3955, %r3954, %r3947;
	add.s32 	%r3956, %r3955, %r3836;
	add.s32 	%r3957, %r3956, %r3834;
	add.s32 	%r3958, %r3957, %r3942;
	add.s32 	%r3959, %r3958, %r3939;
	add.s32 	%r3960, %r3959, -2067236844;
	.loc 2 255 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3960, 26;
	shr.b32 	%rhs, %r3960, 6;
	add.u32 	%r3961, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3960, 21;
	shr.b32 	%rhs, %r3960, 11;
	add.u32 	%r3962, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3960, 7;
	shr.b32 	%rhs, %r3960, 25;
	add.u32 	%r3963, %lhs, %rhs;
	}
	xor.b32  	%r3964, %r3962, %r3963;
	xor.b32  	%r3965, %r3964, %r3961;
	xor.b32  	%r3966, %r3934, %r3908;
	and.b32  	%r3967, %r3960, %r3966;
	xor.b32  	%r3968, %r3967, %r3908;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3929, 15;
	shr.b32 	%rhs, %r3929, 17;
	add.u32 	%r3969, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3929, 13;
	shr.b32 	%rhs, %r3929, 19;
	add.u32 	%r3970, %lhs, %rhs;
	}
	shr.u32 	%r3971, %r3929, 10;
	xor.b32  	%r3972, %r3970, %r3971;
	xor.b32  	%r3973, %r3972, %r3969;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3450, 25;
	shr.b32 	%rhs, %r3450, 7;
	add.u32 	%r3974, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3450, 14;
	shr.b32 	%rhs, %r3450, 18;
	add.u32 	%r3975, %lhs, %rhs;
	}
	shr.u32 	%r3976, %r3450, 3;
	xor.b32  	%r3977, %r3975, %r3976;
	xor.b32  	%r3978, %r3977, %r3974;
	add.s32 	%r3979, %r3413, %r3978;
	add.s32 	%r3980, %r3979, %r3746;
	add.s32 	%r3981, %r3980, %r3973;
	add.s32 	%r3982, %r3981, %r3873;
	add.s32 	%r3983, %r3982, %r3871;
	add.s32 	%r3984, %r3983, %r3968;
	add.s32 	%r3985, %r3984, %r3965;
	add.s32 	%r3986, %r3985, -1933114872;
	.loc 2 256 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3986, 26;
	shr.b32 	%rhs, %r3986, 6;
	add.u32 	%r3987, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3986, 21;
	shr.b32 	%rhs, %r3986, 11;
	add.u32 	%r3988, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3986, 7;
	shr.b32 	%rhs, %r3986, 25;
	add.u32 	%r3989, %lhs, %rhs;
	}
	xor.b32  	%r3990, %r3988, %r3989;
	xor.b32  	%r3991, %r3990, %r3987;
	xor.b32  	%r3992, %r3960, %r3934;
	and.b32  	%r3993, %r3986, %r3992;
	xor.b32  	%r3994, %r3993, %r3934;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3955, 15;
	shr.b32 	%rhs, %r3955, 17;
	add.u32 	%r3995, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3955, 13;
	shr.b32 	%rhs, %r3955, 19;
	add.u32 	%r3996, %lhs, %rhs;
	}
	shr.u32 	%r3997, %r3955, 10;
	xor.b32  	%r3998, %r3996, %r3997;
	xor.b32  	%r3999, %r3998, %r3995;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3487, 25;
	shr.b32 	%rhs, %r3487, 7;
	add.u32 	%r4000, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3487, 14;
	shr.b32 	%rhs, %r3487, 18;
	add.u32 	%r4001, %lhs, %rhs;
	}
	shr.u32 	%r4002, %r3487, 3;
	xor.b32  	%r4003, %r4001, %r4002;
	xor.b32  	%r4004, %r4003, %r4000;
	.loc 2 252 1
	add.s32 	%r4005, %r3450, %r4004;
	add.s32 	%r4006, %r4005, %r3783;
	.loc 2 256 1
	add.s32 	%r4007, %r4006, %r3999;
	add.s32 	%r4008, %r4007, %r3907;
	add.s32 	%r4009, %r4008, %r3903;
	add.s32 	%r4010, %r4009, %r3898;
	add.s32 	%r4011, %r4010, %r3908;
	add.s32 	%r4012, %r4011, %r3994;
	add.s32 	%r4013, %r4012, %r3991;
	.loc 2 266 1
	setp.ne.s32 	%p7, %r4013, 325071597;
	@%p7 bra 	BB0_13;

	.loc 2 89 1
	add.s32 	%r4016, %r4017, %r4;
	.loc 3 1852 5
	atom.global.exch.b32 	%r4015, [%r2], %r4016;

BB0_13:
	.loc 2 77 22
	add.s32 	%r4017, %r4017, 1;
	bra.uni 	BB0_8;
}


