INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab6/vivado/lab6_files/bad_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bad_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab6/vivado/lab6_files/ALU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_test
