// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vtestharness.h for the primary calling header

#ifndef VERILATED_VTESTHARNESS___024ROOT_H_
#define VERILATED_VTESTHARNESS___024ROOT_H_  // guard

#include "verilated.h"
class Vtestharness_REG_BUS__A30_D200;
class Vtestharness_REG_BUS__A30_D40;
class Vtestharness_axi_burst_splitter_counters__pi151;
class Vtestharness_axi_burst_splitter_counters__pi153;
class Vtestharness_axi_demux__pi48;
class Vtestharness_axi_demux__pi66;
class Vtestharness_axi_demux_id_counters__pi166;
class Vtestharness_axi_demux_id_counters__pi167;
class Vtestharness_axi_err_slv__pi67;
class Vtestharness_axi_mux__pi51;
class Vtestharness_axi_mux__pi69;
class Vtestharness_axi_to_mem__pi54;
class Vtestharness_idma_reg64_frontend_reg_pkg;
class Vtestharness_rr_arb_tree__pi116;
class Vtestharness_snax_dream_cluster_pkg;
class Vtestharness_snitch_amo_shim__A9_D40_C1;
class Vtestharness_tc_sram_impl__pi55;


class Vtestharness__Syms;

class alignas(VL_CACHE_LINE_BYTES) Vtestharness___024root final : public VerilatedModule {
  public:
    // CELLS
    Vtestharness_snax_dream_cluster_pkg* __PVT__snax_dream_cluster_pkg;
    Vtestharness_idma_reg64_frontend_reg_pkg* __PVT__idma_reg64_frontend_reg_pkg;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim;
    Vtestharness_snitch_amo_shim__A9_D40_C1* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim;
    Vtestharness_axi_demux__pi48* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux;
    Vtestharness_axi_demux__pi48* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux;
    Vtestharness_axi_demux__pi48* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux;
    Vtestharness_axi_mux__pi51* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux;
    Vtestharness_axi_mux__pi51* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux;
    Vtestharness_axi_mux__pi51* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux;
    Vtestharness_axi_to_mem__pi54* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write;
    Vtestharness_axi_to_mem__pi54* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__0__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__1__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__2__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__3__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__4__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__5__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__6__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__7__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__8__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__9__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__10__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__11__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__12__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__13__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__14__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__15__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__16__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__17__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__18__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__19__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__20__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__21__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__22__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__23__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__24__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__25__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__26__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__27__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__28__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__29__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__30__KET____DOT__i_data_mem;
    Vtestharness_tc_sram_impl__pi55* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__31__KET____DOT__i_data_mem;
    Vtestharness_axi_demux__pi66* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux;
    Vtestharness_axi_err_slv__pi67* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv;
    Vtestharness_axi_demux__pi66* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux;
    Vtestharness_axi_err_slv__pi67* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv;
    Vtestharness_axi_demux__pi66* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux;
    Vtestharness_axi_err_slv__pi67* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv;
    Vtestharness_axi_mux__pi69* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux;
    Vtestharness_axi_mux__pi69* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux;
    Vtestharness_axi_mux__pi69* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux;
    Vtestharness_axi_demux_id_counters__pi166* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter;
    Vtestharness_axi_demux_id_counters__pi166* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree;
    Vtestharness_rr_arb_tree__pi116* __PVT__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree;
    Vtestharness_REG_BUS__A30_D40* __PVT__testharness__DOT__i_mem__DOT__regb;
    Vtestharness_axi_demux_id_counters__pi167* __PVT__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter;
    Vtestharness_axi_demux_id_counters__pi167* __PVT__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter;
    Vtestharness_axi_burst_splitter_counters__pi151* __PVT__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters;
    Vtestharness_axi_burst_splitter_counters__pi151* __PVT__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters;
    Vtestharness_REG_BUS__A30_D40* __PVT__testharness__DOT__i_mem__DOT__i_tb_memory_regbus__DOT__regb;
    Vtestharness_REG_BUS__A30_D200* __PVT__testharness__DOT__i_dma__DOT__regb;
    Vtestharness_axi_burst_splitter_counters__pi153* __PVT__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters;
    Vtestharness_axi_burst_splitter_counters__pi153* __PVT__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters;
    Vtestharness_REG_BUS__A30_D200* __PVT__testharness__DOT__i_dma__DOT__i_tb_memory_regbus__DOT__regb;

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        struct {
            VL_IN8(clk_i,0,0);
            VL_IN8(rst_ni,0,0);
            CData/*1:0*/ testharness__DOT__msip;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__snax_qvalid;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__snax_pready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_req_write;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_req_valid;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_rsp_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT____Vcellout__i_snax_core_0_acc_0_snax_dream__snax_rsp_valid_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT____Vcellout__i_snax_core_0_acc_0_snax_dream__snax_req_ready_o;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_req_bits_write;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_req_valid;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_req_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_rsp_valid;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_rsp_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__flat_acc;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__flat_con;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_popcount_req__popcount_o;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_popcount_con__popcount_o;
            CData/*4:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__irq;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_core__BRA__0__KET____DOT__i_snitch_cc__barrier_o;
            CData/*4:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__irq;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_core__BRA__1__KET____DOT__i_snitch_cc__barrier_o;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_error;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_error;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_error;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_error;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_data;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_load;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_load;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_data;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_load;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_load;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_data;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_load;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_load;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__zero_mem_valid_req_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__r_cnt_d;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__r_cnt_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__w_cnt_d;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__w_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__arb_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__sel_buf_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__sel_lock_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__sel_lock_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_sel_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_req_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_req_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_ax_mux__inp_ready_o;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_fork__ready_i;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork__valid_o;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_sel_buf__data_o;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_sel_buf__data_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_join_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_join__inp_valid_i;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellinp__i_fork_dynamic__ready_i;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_fork_dynamic__valid_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf_size_enable;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__collect_b_err_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__collect_b_err_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__collect_b_exokay_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__collect_b_exokay_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__next_collect_b_err;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__next_collect_b_exokay;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__oup_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__inp_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__inp_state_q;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__mem_n;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__cnt_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__req_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_inp_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_valid;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__int_oup_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__inp_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__inp_state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__busy_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__arb_outcome;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__arb_outcome_head;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_gnt;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__w_mem_gnt;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__push_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__lock_aw_valid_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__lock_aw_valid_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__load_aw_lock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__aw_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__aw_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__atop_inject;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_select;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_select_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_select_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_cnt_up;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__w_cnt_down;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__mst_b_readies;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__ar_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__lock_ar_valid_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__lock_ar_valid_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__load_ar_lock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__ar_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__ar_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__mst_r_readies;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__b_idx;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__r_idx;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT____Vlvbound_hb0107522__1;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
        };
        struct {
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__mem_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT____Vlvbound_h94a500ec__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__idx;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__req_is_amo;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__is_write;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__atomic_in_flight_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__atomic_in_flight_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__read_cnt_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__read_cnt_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_cnt_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid_read;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid_write;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_ready_write;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__delay_r_for_atomic_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__r_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__r_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__stall_read;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__dec_read_cnt;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__stall_write;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__dec_write_cnt;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_cnt_not_zero;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__stall_amo;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT____Vcellinp__i_stream_fork__ready_i;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT____Vcellout__i_stream_fork__valid_o;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__oup_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__inp_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__inp_state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_barrier__DOT__arrival_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_barrier__DOT__arrival_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__idx_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__idx_rsp;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__slv_rsp_q_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vcellinp__gen_multi_port__DOT__i_resp_fifo__pop_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____Vcellinp__gen_multi_port__DOT__i_resp_fifo__push_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT____VdfgRegularize_hac19232a_0_1;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__status_cnt_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__mem_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__req_is_amo;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__is_write;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__atomic_in_flight_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__atomic_in_flight_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__read_cnt_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__read_cnt_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_cnt_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid_read;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid_write;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_ready_write;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__delay_r_for_atomic_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__r_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__r_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__stall_read;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__dec_read_cnt;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__stall_write;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__dec_write_cnt;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_cnt_not_zero;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__stall_amo;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT____Vcellinp__i_stream_fork__ready_i;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT____Vcellout__i_stream_fork__valid_o;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__oup_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__inp_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__inp_state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_error;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_error;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_error;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_error;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_aw_decode__DOT__i_addr_decode_dync__DOT__matched_rules;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_ar_decode__DOT__i_addr_decode_dync__DOT__matched_rules;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__amo;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__resp;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__r_cnt_d;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__r_cnt_q;
        };
        struct {
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__w_cnt_d;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__w_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__arb_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__sel_buf_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__sel_lock_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__sel_lock_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_sel_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_ax_mux__inp_ready_o;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_fork__ready_i;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork__valid_o;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_sel_buf__data_o;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_sel_buf__data_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__mem_join_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_join__inp_valid_i;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_fork_dynamic__ready_i;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_fork_dynamic__valid_o;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__oup_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__inp_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__inp_state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__gen_oup_state__BRA__2__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__mem_n;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__mem_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT____Vlvbound_haaa6db43__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_join__DOT__i_stream_join_dynamic__DOT____VdfgRegularize_he4822490_0_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_inp_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_valid;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__int_oup_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__oup_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__inp_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__inp_state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__req_ready_o;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__req_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_d;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_ar_unsupported;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_dec;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_req;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_gnt;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_err;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellinp__i_axi_burst_splitter_aw_chan__ax_ready_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_valid_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_ready_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_err_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_err_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_cnt_dec;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_cnt_req;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_cnt_gnt;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellinp__i_axi_burst_splitter_ar_chan__ax_ready_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_valid_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_ready_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_last_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_last_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_aw_lock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__atop_inject;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_up;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_down;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__mst_b_readies;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_ar_lock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__mst_r_readies;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT____Vlvbound_hef31ac9f__1;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__w_fifo_empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__w_fifo_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__w_fifo_pop;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__w_fifo_data;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__b_fifo_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__b_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_fifo_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_cnt_clear;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_cnt_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_cnt_load;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_busy_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_busy_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_busy_load;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__mem_n;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__gate_clock;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__mem_n;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__cnt_alloc_req;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__cnt_alloc_gnt;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_dec;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_set;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__err_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__err_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_r_idx;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_inp_req;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_gnt;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT____Vlvbound_hfda41936__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT____Vlvbound_h8b5658c4__0;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_d;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_d;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_in_id_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__idx_matches_in_id;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_in_id;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_he41207af__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h65717e89__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h93815b7e__0;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h220b3f2b__0;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_he75496f5__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h85552a64__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h93b39367__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__cnt_alloc_req;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__cnt_alloc_gnt;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__state_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_dec;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_set;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__err_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__err_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_r_idx;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_inp_req;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_gnt;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT____Vlvbound_h8b5658c4__0;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_d;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_d;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_in_id_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__idx_matches_in_id;
        };
        struct {
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_in_id;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_he41207af__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h65717e89__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h93815b7e__0;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h220b3f2b__0;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_he75496f5__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h85552a64__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT____Vlvbound_h93b39367__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_pop;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_reflect_id;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_reflect_id;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_4;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_5;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_6;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_7;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_8;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h8aa27137_0_9;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_q;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__mem_n;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_q;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__mem_n;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_in;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_out;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_n;
        };
        struct {
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__mem_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__tcdm_events_q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__icache_events_q;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__unnamedblk2__DOT__sel_core_events;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_cycle_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_tcdm_accessed_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_tcdm_congested_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_issue_fpu_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_issue_fpu_seq_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_issue_core_to_fpu_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_retired_instr_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_retired_load_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_retired_i_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_retired_acc_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_aw_stall_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_ar_stall_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_r_stall_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_w_stall_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_buf_w_stall_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_buf_r_stall_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_aw_done_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_aw_bw_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_ar_done_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_ar_bw_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_r_done_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_r_bw_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_w_done_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_w_bw_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_b_done_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_dma_busy_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_icache_miss_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_icache_hit_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_icache_prefetch_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_icache_double_hit_0__q;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_0_icache_stall_0__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_cycle_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_tcdm_accessed_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_tcdm_congested_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_issue_fpu_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_issue_fpu_seq_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_issue_core_to_fpu_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_retired_instr_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_retired_load_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_retired_i_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_retired_acc_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_aw_stall_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_ar_stall_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_r_stall_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_w_stall_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_buf_w_stall_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_buf_r_stall_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_aw_done_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_aw_bw_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_ar_done_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_ar_bw_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_r_done_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_r_bw_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_w_done_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_w_bw_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_b_done_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_dma_busy_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_icache_miss_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_icache_hit_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_icache_prefetch_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_icache_double_hit_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_1_icache_stall_1__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_cycle_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_tcdm_accessed_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_tcdm_congested_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_issue_fpu_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_issue_fpu_seq_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_issue_core_to_fpu_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_retired_instr_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_retired_load_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_retired_i_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_retired_acc_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_aw_stall_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_ar_stall_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_r_stall_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_w_stall_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_buf_w_stall_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_buf_r_stall_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_aw_done_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_aw_bw_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_ar_done_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_ar_bw_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_r_done_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_r_bw_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_w_done_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_w_bw_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_b_done_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_dma_busy_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_icache_miss_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_icache_hit_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_icache_prefetch_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_icache_double_hit_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_2_icache_stall_2__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_cycle_3__q;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_tcdm_accessed_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_tcdm_congested_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_issue_fpu_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_issue_fpu_seq_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_issue_core_to_fpu_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_retired_instr_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_retired_load_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_retired_i_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_retired_acc_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_aw_stall_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_ar_stall_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_r_stall_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_w_stall_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_buf_w_stall_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_buf_r_stall_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_aw_done_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_aw_bw_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_ar_done_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_ar_bw_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_r_done_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_r_bw_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_w_done_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_w_bw_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_b_done_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_dma_busy_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_icache_miss_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_icache_hit_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_icache_prefetch_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_icache_double_hit_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_3_icache_stall_3__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_cycle_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_tcdm_accessed_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_tcdm_congested_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_issue_fpu_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_issue_fpu_seq_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_issue_core_to_fpu_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_retired_instr_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_retired_load_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_retired_i_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_retired_acc_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_aw_stall_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_ar_stall_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_r_stall_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_w_stall_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_buf_w_stall_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_buf_r_stall_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_aw_done_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_aw_bw_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_ar_done_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_ar_bw_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_r_done_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_r_bw_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_w_done_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_w_bw_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_b_done_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_dma_busy_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_icache_miss_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_icache_hit_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_icache_prefetch_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_icache_double_hit_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_4_icache_stall_4__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_cycle_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_tcdm_accessed_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_tcdm_congested_5__q;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_issue_fpu_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_issue_fpu_seq_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_issue_core_to_fpu_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_retired_instr_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_retired_load_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_retired_i_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_retired_acc_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_aw_stall_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_ar_stall_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_r_stall_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_w_stall_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_buf_w_stall_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_buf_r_stall_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_aw_done_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_aw_bw_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_ar_done_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_ar_bw_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_r_done_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_r_bw_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_w_done_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_w_bw_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_b_done_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_dma_busy_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_icache_miss_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_icache_hit_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_icache_prefetch_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_icache_double_hit_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_5_icache_stall_5__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_cycle_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_tcdm_accessed_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_tcdm_congested_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_issue_fpu_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_issue_fpu_seq_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_issue_core_to_fpu_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_retired_instr_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_retired_load_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_retired_i_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_retired_acc_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_aw_stall_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_ar_stall_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_r_stall_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_w_stall_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_buf_w_stall_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_buf_r_stall_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_aw_done_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_aw_bw_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_ar_done_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_ar_bw_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_r_done_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_r_bw_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_w_done_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_w_bw_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_b_done_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_dma_busy_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_icache_miss_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_icache_hit_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_icache_prefetch_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_icache_double_hit_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_6_icache_stall_6__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_cycle_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_tcdm_accessed_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_tcdm_congested_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_issue_fpu_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_issue_fpu_seq_7__q;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_issue_core_to_fpu_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_retired_instr_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_retired_load_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_retired_i_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_retired_acc_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_aw_stall_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_ar_stall_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_r_stall_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_w_stall_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_buf_w_stall_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_buf_r_stall_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_aw_done_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_aw_bw_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_ar_done_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_ar_bw_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_r_done_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_r_bw_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_w_done_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_w_bw_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_b_done_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_dma_busy_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_icache_miss_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_icache_hit_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_icache_prefetch_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_icache_double_hit_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_7_icache_stall_7__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_cycle_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_tcdm_accessed_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_tcdm_congested_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_issue_fpu_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_issue_fpu_seq_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_issue_core_to_fpu_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_retired_instr_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_retired_load_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_retired_i_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_retired_acc_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_aw_stall_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_ar_stall_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_r_stall_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_w_stall_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_buf_w_stall_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_buf_r_stall_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_aw_done_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_aw_bw_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_ar_done_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_ar_bw_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_r_done_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_r_bw_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_w_done_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_w_bw_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_b_done_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_busy_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_miss_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_hit_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_prefetch_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_double_hit_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_stall_8__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_cycle_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_tcdm_accessed_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_tcdm_congested_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_issue_fpu_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_issue_fpu_seq_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_issue_core_to_fpu_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_instr_9__q;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_load_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_i_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_acc_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_aw_stall_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_ar_stall_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_r_stall_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_w_stall_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_buf_w_stall_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_buf_r_stall_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_aw_done_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_aw_bw_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_ar_done_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_ar_bw_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_r_done_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_r_bw_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_w_done_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_w_bw_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_b_done_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_busy_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_miss_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_hit_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_prefetch_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_double_hit_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_stall_9__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_cycle_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_tcdm_accessed_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_tcdm_congested_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_issue_fpu_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_issue_fpu_seq_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_issue_core_to_fpu_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_instr_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_load_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_i_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_acc_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_aw_stall_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_ar_stall_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_r_stall_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_w_stall_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_buf_w_stall_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_buf_r_stall_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_aw_done_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_aw_bw_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_ar_done_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_ar_bw_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_r_done_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_r_bw_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_w_done_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_w_bw_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_b_done_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_busy_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_miss_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_hit_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_prefetch_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_double_hit_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_stall_10__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_cycle_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_tcdm_accessed_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_tcdm_congested_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_issue_fpu_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_issue_fpu_seq_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_issue_core_to_fpu_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_instr_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_load_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_i_11__q;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_acc_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_aw_stall_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_ar_stall_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_r_stall_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_w_stall_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_buf_w_stall_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_buf_r_stall_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_aw_done_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_aw_bw_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_ar_done_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_ar_bw_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_r_done_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_r_bw_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_w_done_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_w_bw_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_b_done_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_busy_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_miss_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_hit_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_prefetch_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_double_hit_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_stall_11__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_cycle_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_tcdm_accessed_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_tcdm_congested_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_issue_fpu_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_issue_fpu_seq_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_issue_core_to_fpu_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_instr_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_load_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_i_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_acc_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_aw_stall_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_ar_stall_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_r_stall_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_w_stall_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_buf_w_stall_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_buf_r_stall_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_aw_done_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_aw_bw_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_ar_done_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_ar_bw_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_r_done_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_r_bw_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_w_done_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_w_bw_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_b_done_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_busy_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_miss_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_hit_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_prefetch_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_double_hit_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_stall_12__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_cycle_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_tcdm_accessed_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_tcdm_congested_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_issue_fpu_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_issue_fpu_seq_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_issue_core_to_fpu_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_instr_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_load_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_i_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_acc_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_aw_stall_13__q;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_ar_stall_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_r_stall_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_w_stall_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_buf_w_stall_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_buf_r_stall_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_aw_done_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_aw_bw_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_ar_done_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_ar_bw_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_r_done_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_r_bw_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_w_done_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_w_bw_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_b_done_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_busy_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_miss_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_hit_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_prefetch_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_double_hit_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_stall_13__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_cycle_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_tcdm_accessed_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_tcdm_congested_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_issue_fpu_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_issue_fpu_seq_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_issue_core_to_fpu_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_instr_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_load_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_i_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_acc_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_aw_stall_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_ar_stall_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_r_stall_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_w_stall_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_buf_w_stall_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_buf_r_stall_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_aw_done_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_aw_bw_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_ar_done_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_ar_bw_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_r_done_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_r_bw_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_w_done_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_w_bw_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_b_done_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_busy_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_miss_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_hit_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_prefetch_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_double_hit_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_stall_14__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_cycle_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_tcdm_accessed_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_tcdm_congested_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_issue_fpu_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_issue_fpu_seq_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_issue_core_to_fpu_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_instr_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_load_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_i_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_acc_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_aw_stall_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_ar_stall_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_r_stall_15__q;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_w_stall_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_buf_w_stall_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_buf_r_stall_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_aw_done_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_aw_bw_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_ar_done_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_ar_bw_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_r_done_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_r_bw_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_w_done_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_w_bw_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_b_done_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_busy_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_miss_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_hit_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_prefetch_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_double_hit_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_stall_15__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_icache_prefetch_enable__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____VdfgRegularize_hd3bcfcf6_0_58;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_tcdm_accessed_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_tcdm_congested_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_issue_fpu_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_issue_fpu_seq_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_issue_core_to_fpu_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_retired_instr_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_retired_load_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_retired_i_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_retired_acc_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_aw_stall_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_ar_stall_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_r_stall_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_w_stall_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_buf_w_stall_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_buf_r_stall_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_aw_done_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_aw_bw_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_ar_done_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_ar_bw_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_r_done_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_r_bw_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_w_done_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_w_bw_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_b_done_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_busy_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_icache_miss_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_icache_hit_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_icache_prefetch_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_icache_double_hit_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_icache_stall_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_tcdm_accessed_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_tcdm_congested_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_issue_fpu_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_issue_fpu_seq_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_issue_core_to_fpu_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_retired_instr_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_retired_load_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_retired_i_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_retired_acc_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_aw_stall_1__DOT__qe;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_ar_stall_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_r_stall_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_w_stall_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_buf_w_stall_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_buf_r_stall_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_aw_done_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_aw_bw_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_ar_done_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_ar_bw_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_r_done_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_r_bw_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_w_done_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_w_bw_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_b_done_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_busy_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_icache_miss_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_icache_hit_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_icache_prefetch_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_icache_double_hit_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_icache_stall_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_tcdm_accessed_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_tcdm_congested_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_issue_fpu_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_issue_fpu_seq_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_issue_core_to_fpu_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_retired_instr_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_retired_load_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_retired_i_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_retired_acc_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_aw_stall_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_ar_stall_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_r_stall_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_w_stall_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_buf_w_stall_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_buf_r_stall_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_aw_done_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_aw_bw_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_ar_done_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_ar_bw_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_r_done_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_r_bw_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_w_done_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_w_bw_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_b_done_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_busy_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_icache_miss_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_icache_hit_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_icache_prefetch_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_icache_double_hit_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_icache_stall_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_tcdm_accessed_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_tcdm_congested_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_issue_fpu_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_issue_fpu_seq_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_issue_core_to_fpu_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_retired_instr_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_retired_load_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_retired_i_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_retired_acc_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_aw_stall_3__DOT__qe;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_ar_stall_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_r_stall_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_w_stall_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_buf_w_stall_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_buf_r_stall_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_aw_done_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_aw_bw_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_ar_done_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_ar_bw_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_r_done_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_r_bw_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_w_done_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_w_bw_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_b_done_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_busy_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_icache_miss_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_icache_hit_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_icache_prefetch_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_icache_double_hit_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_icache_stall_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_tcdm_accessed_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_tcdm_congested_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_issue_fpu_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_issue_fpu_seq_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_issue_core_to_fpu_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_retired_instr_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_retired_load_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_retired_i_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_retired_acc_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_aw_stall_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_ar_stall_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_r_stall_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_w_stall_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_buf_w_stall_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_buf_r_stall_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_aw_done_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_aw_bw_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_ar_done_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_ar_bw_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_r_done_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_r_bw_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_w_done_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_w_bw_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_b_done_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_busy_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_icache_miss_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_icache_hit_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_icache_prefetch_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_icache_double_hit_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_icache_stall_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_tcdm_accessed_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_tcdm_congested_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_issue_fpu_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_issue_fpu_seq_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_issue_core_to_fpu_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_retired_instr_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_retired_load_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_retired_i_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_retired_acc_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_aw_stall_5__DOT__qe;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_ar_stall_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_r_stall_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_w_stall_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_buf_w_stall_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_buf_r_stall_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_aw_done_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_aw_bw_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_ar_done_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_ar_bw_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_r_done_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_r_bw_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_w_done_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_w_bw_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_b_done_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_busy_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_icache_miss_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_icache_hit_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_icache_prefetch_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_icache_double_hit_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_icache_stall_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_tcdm_accessed_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_tcdm_congested_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_issue_fpu_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_issue_fpu_seq_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_issue_core_to_fpu_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_retired_instr_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_retired_load_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_retired_i_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_retired_acc_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_aw_stall_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_ar_stall_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_r_stall_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_w_stall_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_buf_w_stall_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_buf_r_stall_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_aw_done_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_aw_bw_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_ar_done_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_ar_bw_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_r_done_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_r_bw_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_w_done_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_w_bw_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_b_done_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_busy_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_icache_miss_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_icache_hit_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_icache_prefetch_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_icache_double_hit_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_icache_stall_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_tcdm_accessed_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_tcdm_congested_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_issue_fpu_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_issue_fpu_seq_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_issue_core_to_fpu_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_retired_instr_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_retired_load_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_retired_i_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_retired_acc_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_aw_stall_7__DOT__qe;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_ar_stall_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_r_stall_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_w_stall_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_buf_w_stall_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_buf_r_stall_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_aw_done_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_aw_bw_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_ar_done_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_ar_bw_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_r_done_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_r_bw_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_w_done_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_w_bw_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_b_done_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_busy_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_icache_miss_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_icache_hit_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_icache_prefetch_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_icache_double_hit_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_icache_stall_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_tcdm_accessed_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_tcdm_congested_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_issue_fpu_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_issue_fpu_seq_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_issue_core_to_fpu_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_retired_instr_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_retired_load_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_retired_i_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_retired_acc_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_aw_stall_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_ar_stall_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_r_stall_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_w_stall_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_buf_w_stall_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_buf_r_stall_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_aw_done_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_aw_bw_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_ar_done_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_ar_bw_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_r_done_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_r_bw_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_w_done_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_w_bw_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_b_done_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_busy_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_icache_miss_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_icache_hit_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_icache_prefetch_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_icache_double_hit_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_icache_stall_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_tcdm_accessed_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_tcdm_congested_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_issue_fpu_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_issue_fpu_seq_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_issue_core_to_fpu_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_retired_instr_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_retired_load_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_retired_i_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_retired_acc_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_aw_stall_9__DOT__qe;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_ar_stall_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_r_stall_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_w_stall_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_buf_w_stall_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_buf_r_stall_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_aw_done_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_aw_bw_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_ar_done_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_ar_bw_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_r_done_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_r_bw_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_w_done_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_w_bw_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_b_done_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_busy_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_icache_miss_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_icache_hit_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_icache_prefetch_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_icache_double_hit_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_icache_stall_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_tcdm_accessed_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_tcdm_congested_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_issue_fpu_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_issue_fpu_seq_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_issue_core_to_fpu_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_retired_instr_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_retired_load_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_retired_i_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_retired_acc_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_aw_stall_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_ar_stall_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_r_stall_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_w_stall_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_buf_w_stall_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_buf_r_stall_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_aw_done_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_aw_bw_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_ar_done_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_ar_bw_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_r_done_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_r_bw_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_w_done_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_w_bw_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_b_done_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_busy_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_icache_miss_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_icache_hit_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_icache_prefetch_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_icache_double_hit_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_icache_stall_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_tcdm_accessed_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_tcdm_congested_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_issue_fpu_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_issue_fpu_seq_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_issue_core_to_fpu_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_retired_instr_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_retired_load_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_retired_i_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_retired_acc_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_aw_stall_11__DOT__qe;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_ar_stall_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_r_stall_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_w_stall_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_buf_w_stall_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_buf_r_stall_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_aw_done_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_aw_bw_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_ar_done_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_ar_bw_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_r_done_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_r_bw_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_w_done_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_w_bw_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_b_done_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_busy_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_icache_miss_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_icache_hit_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_icache_prefetch_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_icache_double_hit_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_icache_stall_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_tcdm_accessed_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_tcdm_congested_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_issue_fpu_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_issue_fpu_seq_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_issue_core_to_fpu_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_retired_instr_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_retired_load_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_retired_i_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_retired_acc_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_aw_stall_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_ar_stall_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_r_stall_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_w_stall_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_buf_w_stall_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_buf_r_stall_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_aw_done_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_aw_bw_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_ar_done_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_ar_bw_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_r_done_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_r_bw_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_w_done_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_w_bw_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_b_done_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_busy_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_icache_miss_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_icache_hit_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_icache_prefetch_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_icache_double_hit_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_icache_stall_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_tcdm_accessed_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_tcdm_congested_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_issue_fpu_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_issue_fpu_seq_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_issue_core_to_fpu_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_retired_instr_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_retired_load_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_retired_i_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_retired_acc_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_aw_stall_13__DOT__qe;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_ar_stall_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_r_stall_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_w_stall_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_buf_w_stall_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_buf_r_stall_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_aw_done_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_aw_bw_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_ar_done_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_ar_bw_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_r_done_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_r_bw_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_w_done_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_w_bw_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_b_done_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_busy_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_icache_miss_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_icache_hit_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_icache_prefetch_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_icache_double_hit_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_icache_stall_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_tcdm_accessed_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_tcdm_congested_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_issue_fpu_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_issue_fpu_seq_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_issue_core_to_fpu_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_retired_instr_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_retired_load_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_retired_i_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_retired_acc_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_aw_stall_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_ar_stall_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_r_stall_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_w_stall_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_buf_w_stall_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_buf_r_stall_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_aw_done_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_aw_bw_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_ar_done_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_ar_bw_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_r_done_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_r_bw_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_w_done_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_w_bw_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_b_done_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_busy_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_icache_miss_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_icache_hit_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_icache_prefetch_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_icache_double_hit_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_icache_stall_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_tcdm_accessed_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_tcdm_congested_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_issue_fpu_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_issue_fpu_seq_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_issue_core_to_fpu_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_retired_instr_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_retired_load_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_retired_i_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_retired_acc_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_aw_stall_15__DOT__qe;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_ar_stall_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_r_stall_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_w_stall_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_buf_w_stall_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_buf_r_stall_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_aw_done_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_aw_bw_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_ar_done_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_ar_bw_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_r_done_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_r_bw_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_w_done_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_w_bw_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_b_done_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_busy_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_icache_miss_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_icache_hit_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_icache_prefetch_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_icache_double_hit_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_icache_stall_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_0__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_0__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_1__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_1__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_2__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_2__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_3__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_3__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_4__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_4__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_5__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_5__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_6__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_6__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_7__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_7__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_8__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_8__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_9__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_9__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_10__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_10__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_11__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_11__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_12__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_12__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_13__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_13__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_14__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_14__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_15__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_15__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_icache_prefetch_enable__DOT__qe;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_icache_prefetch_enable__DOT__wr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__req_q_valid_flat;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__rsp_q_ready_flat;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hccd643a7__0;
        };
        struct {
            VlWide<3>/*94:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__bank_select;
            VlWide<5>/*159:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__idx_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_debug__DOT__reg_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_meip__DOT__reg_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_mtip__DOT__reg_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_msip__DOT__reg_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_qvalid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_demux_snitch_ready;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__snitch_events;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__fpu_events;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__wake_up;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__inst_valid_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__inst_cacheable_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__flush_i_valid_o;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_demux_offload__oup_valid_o;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_arbiter_offload__inp_ready_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__ssr_streamctl_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__slave_select;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__illegal_inst;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__illegal_csr;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__interrupt;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ecall;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ebreak;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__zero_lsb;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__meip;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mtip;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__msip;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mcip;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__seip;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stip;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ssip;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scip;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__any_interrupt_pending;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__wfi_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__wfi_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stall;
            CData/*4:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gpr_waddr;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gpr_we;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_load;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_store;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_signed;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_misaligned;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ld_addr_misaligned;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__st_addr_misaligned;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__inst_addr_misaligned;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__itlb_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dtlb_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__trans_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__trans_active;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__itlb_trans_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dtlb_trans_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tlb_flush;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_size;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_amo;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__lsu_tlb_qvalid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__lsu_pvalid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__lsu_pready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retire_load;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retire_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retire_acc;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__valid_instr;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__exception;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opa_select;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__write_rd;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__uses_rd;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__next_pc;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_select;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_branch;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_dump;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_stall_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_stall_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_stall_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_stall_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_barr_en_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_barr_en_q;
            CData/*4:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_d;
            CData/*4:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_irq_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_irq_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__spp_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__spp_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mpp_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mpp_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pie_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pie_q;
        };
        struct {
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__eie_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__eie_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tie_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tie_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__sie_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__sie_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cie_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cie_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__seip_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__seip_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stip_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stip_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ssip_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ssip_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scip_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scip_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__debug_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__debug_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_instr_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_load_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_i_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_acc_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__acc_register_rd;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_left;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_arithmetic;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____Vcellout__gen_itlb__DOT__i_snitch_l0_tlb_inst__valid_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____Vcellout__gen_dtlb__DOT__i_snitch_l0_tlb_data__valid_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h1fc24551__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgRegularize_h1d3ec990_0_3;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__mem_out;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT____Vcellinp__i_fifo_laq__pop_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT____Vcellinp__i_fifo_mem__pop_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT____Vcellinp__i_fifo_mem__push_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT____VdfgRegularize_hec1cc82a_1_5;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__status_cnt_q;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__mem_n;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__is_4mega_exp;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__tag_valid_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__tag_valid_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__hit;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__miss_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__refill_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__refill_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__access_allowed;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__is_4mega_exp;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__tag_valid_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__tag_valid_q;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__hit;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__miss_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__refill_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__refill_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__access_allowed;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT____VdfgRegularize_h52e8e637_0_0;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT____VdfgRegularize_hd13989f2_0_0;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____VdfgRegularize_h39b87e36_0_0;
            IData/*20:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__fwd;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__req_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__push_id_fifo;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__pop_id_fifo;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__mem_n;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_addr_decode_napot__DOT__dec_valid_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_addr_decode_napot__DOT__dec_error_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_addr_decode_napot__DOT__i_addr_decode_dync__DOT__matched_rules;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__req_ready_o;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__req_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_debug__DOT__reg_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_meip__DOT__reg_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_mtip__DOT__reg_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_msip__DOT__reg_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__axi_dma_busy_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_qvalid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__dma_qready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_demux_snitch_ready;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__snitch_events;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__fpu_events;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__wake_up;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__inst_valid_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__inst_cacheable_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__flush_i_valid_o;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_demux_offload__oup_valid_o;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_arbiter_offload__inp_ready_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__ssr_streamctl_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__slave_select;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__illegal_inst;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__illegal_csr;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__interrupt;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ecall;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ebreak;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__zero_lsb;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__meip;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mtip;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__msip;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mcip;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__seip;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stip;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ssip;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scip;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__any_interrupt_pending;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__wfi_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__wfi_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stall;
            CData/*4:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gpr_waddr;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gpr_we;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_load;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_store;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_signed;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_misaligned;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ld_addr_misaligned;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__st_addr_misaligned;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__inst_addr_misaligned;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__itlb_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dtlb_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__trans_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__trans_active;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__itlb_trans_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dtlb_trans_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tlb_flush;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_size;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_amo;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__lsu_tlb_qvalid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__lsu_pvalid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__lsu_pready;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retire_load;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retire_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retire_acc;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__valid_instr;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__exception;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opa_select;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__write_rd;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__uses_rd;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__next_pc;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_select;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_branch;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_dump;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_stall_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_stall_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_stall_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_stall_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_barr_en_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_barr_en_q;
            CData/*4:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_d;
            CData/*4:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_irq_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_irq_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__spp_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__spp_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mpp_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mpp_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pie_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pie_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__eie_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__eie_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tie_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tie_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__sie_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__sie_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cie_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cie_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__seip_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__seip_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stip_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stip_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ssip_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ssip_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scip_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scip_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__debug_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__debug_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_instr_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_load_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_i_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_acc_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__acc_register_rd;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_left;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_arithmetic;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____Vcellout__gen_itlb__DOT__i_snitch_l0_tlb_inst__valid_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____Vcellout__gen_dtlb__DOT__i_snitch_l0_tlb_data__valid_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h1fc24551__6;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgRegularize_h02df225c_0_3;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__mem_out;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT____Vcellinp__i_fifo_laq__pop_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT____Vcellinp__i_fifo_mem__pop_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT____Vcellinp__i_fifo_mem__push_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT____VdfgRegularize_hec1cc82a_1_5;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__status_cnt_q;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__mem_n;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__is_4mega_exp;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__tag_valid_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__tag_valid_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__hit;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__miss_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__refill_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__refill_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__access_allowed;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__is_4mega_exp;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__tag_valid_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__tag_valid_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__hit;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__miss_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__refill_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__refill_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__access_allowed;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT____VdfgRegularize_h52e8e637_0_0;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT____VdfgRegularize_hd13989f2_0_0;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____VdfgRegularize_h39b87e36_0_0;
            IData/*20:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__fwd;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__req_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__push_id_fifo;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__pop_id_fifo;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__mem_n;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_addr_decode_napot__DOT__dec_valid_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_addr_decode_napot__DOT__dec_error_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_addr_decode_napot__DOT__i_addr_decode_dync__DOT__matched_rules;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__req_ready_o;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__req_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__oned_trans_complete;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_last;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT____Vcellinp__i_fifo_v3_last_twod_buffer__push_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pvalid_spill;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pready_spill;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__is_dma_op;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__proc_fe_inst_decode__DOT__unnamedblk1__DOT__cfg;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__proc_fe_inst_decode__DOT__unnamedblk2__DOT__status;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__burst_req_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__read_req_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__read_req_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__write_req_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__write_req_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__in_flight_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__in_flight_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__burst_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__status_cnt_n;
        };
        struct {
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__r_finish;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__r_addr_offset;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__w_finish;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__w_addr_offset;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__ar_emitter_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__ar_emitter_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__aw_emitter_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__aw_emitter_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__r_emitter_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__r_emitter_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_emitter_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_emitter_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__r_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_last;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_next;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__is_first_r;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__is_first_r_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__full;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__is_first_w;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__is_last_w;
            VlWide<16>/*511:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_out;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_num_beats_d;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_num_beats_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_cnt_valid_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_cnt_valid_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__write_happening;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__ready_to_write;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__first_possible;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__control_empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
        };
        struct {
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
        };
        struct {
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__gate_clock;
        };
        struct {
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
        };
        struct {
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__mem_q;
        };
        struct {
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
        };
        struct {
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
        };
        struct {
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__gate_clock;
        };
        struct {
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
        };
        struct {
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__mem_q;
        };
        struct {
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_q;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__mem_n;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT____Vlvbound_he8816f5a__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__gate_clock;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__read_pointer_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__read_pointer_q;
        };
        struct {
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__write_pointer_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__write_pointer_q;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__status_cnt_n;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__status_cnt_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__mem_n;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT____Vlvbound_ha752b5c1__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__req_fifo_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__req_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__gate_clock;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__read_pointer_n;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__read_pointer_q;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__write_pointer_n;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__write_pointer_q;
            CData/*4:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__status_cnt_n;
            CData/*4:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__status_cnt_q;
            SData/*15:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__mem_n;
            SData/*15:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__mem_q;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__num_bytes_written;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__inst_cacheable;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__inst_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__inst_error;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__acc_req_sfu_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__acc_req_sfu_ready_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__acc_resp_sfu_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__acc_resp_sfu_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__acc_qready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__acc_pvalid;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__ptw_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__ptw_ready_out;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__early_valid;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__early_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__early_error;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_req_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_req_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_rsp_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__handler_req_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__bypass_req_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__refill_req_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__handler_req_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__bypass_req_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__refill_req_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__refill_rsp_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__handler_rsp_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__refill_rsp_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__bypass_error;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__bypass_valid;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__bypass_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__in_bypass_valid;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__in_bypass_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__in_bypass_error;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__lookup_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__write_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__write_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__out_req_id_o;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_id_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_error_o;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_stream_demux_miss_refill__oup_valid_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__local_prefetch_req_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__local_prefetch_req_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__local_prefetch_rsp_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellinp__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__in_valid_i;
            CData/*4:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__icache_events_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__local_prefetch_req_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__local_prefetch_req_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__local_prefetch_rsp_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellinp__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__in_valid_i;
            CData/*4:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__icache_events_o;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__in_valid;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__in_ready;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__state_d;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__state_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo_mux;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo_pop;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_valid;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT____Vcellinp__rsp_fifo__data_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__status_cnt_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__mem_n;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_enable;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_write;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_write_q;
        };
        struct {
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__init_count_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__valid_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__id_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__line_hit;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk1__DOT__errors;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__unnamedblk3__DOT__unnamedblk4__DOT__masked;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__r_addr_q;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT____Vlvbound_h4fd9fd73__0;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__r_addr_q;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT____Vlvbound_h4fd9fd73__0;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__r_addr_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h4fd9fd73__0;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__r_addr_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h4fd9fd73__0;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_clr;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_set;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__push_index;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__push_init;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__push_enable;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pop_idmask;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pop_enable;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__free_entries;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__free;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_matches;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__hit_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__hit_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__evict_enable;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__write_served_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__in_rsp_served_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__rsp_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__rsp_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__arb_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__arb_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__i_lzc_free__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__i_lzc_free__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__i_lzc_pending__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__i_lzc_pending__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__i_evict_lfsr__DOT__g_toggle__DOT__q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__queue_push;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__queue_pop;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT____Vcellout__i_fifo_id_queue__data_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__write_pointer_q;
        };
        struct {
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__mem_n;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__gate_clock;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__read_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__read_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__write_pointer_n;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__write_pointer_q;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_n;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_q;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__mem_n;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__mem_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__hit;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__hit_early;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__hit_prefetch;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__hit_early_is_onehot;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__miss;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__evict_strb;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__flush_strb;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__validate_strb;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__latch_prefetch;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__last_cycle_was_prefetch_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_vld_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_vld_d;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__pending_line_refill_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__evict_req;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__last_cycle_was_miss_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__evict_because_prefetch;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__refill_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetch_ready;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__cnt_d;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__cnt_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__is_branch_taken;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__is_jal;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT____Vcellinp__i_lzc_branch__in_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT____VdfgRegularize_haa3c94fa_3_0;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__i_lzc_branch__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__i_lzc_branch__DOT__gen_lzc__DOT__index_nodes;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__gen_multihit_detection__DOT__i_onehot_hit_early__DOT__gen_onehot__DOT__sum;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__gen_multihit_detection__DOT__i_onehot_hit_early__DOT__gen_onehot__DOT__carry;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__hit;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__hit_early;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__hit_prefetch;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__hit_early_is_onehot;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__miss;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__evict_strb;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__flush_strb;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__validate_strb;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__latch_prefetch;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__last_cycle_was_prefetch_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_vld_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_vld_d;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__pending_line_refill_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__evict_req;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__last_cycle_was_miss_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__evict_because_prefetch;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__refill_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetch_ready;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__cnt_d;
        };
        struct {
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__cnt_q;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__is_branch_taken;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__is_jal;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT____Vcellinp__i_lzc_branch__in_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT____VdfgRegularize_h2dce51e1_3_0;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__i_lzc_branch__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__i_lzc_branch__DOT__gen_lzc__DOT__index_nodes;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__gen_multihit_detection__DOT__i_onehot_hit_early__DOT__gen_onehot__DOT__sum;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__gen_multihit_detection__DOT__i_onehot_hit_early__DOT__gen_onehot__DOT__carry;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__div_valid_op;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__div_ready_op;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__mul_valid_op;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__mul_ready_op;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__mul_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__div_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__div_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__illegal_instruction;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_multiplier__DOT__id_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_multiplier__DOT__valid_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_multiplier__DOT__valid_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_multiplier__DOT__select_upper_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_multiplier__DOT__sign_a;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_multiplier__DOT__sign_b;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__signed_op;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__rem;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__state_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__state_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__op_b_zero_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__op_b_zero_d;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__id_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__id_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__rem_sel_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__rem_sel_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__comp_inv_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__comp_inv_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__res_inv_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__res_inv_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__cnt_q;
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__cnt_d;
            CData/*6:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__div_shift;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__a_reg_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__b_reg_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__res_reg_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__ab_comp;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__load_en;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__div_res_zero_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__div_res_zero_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT____VdfgRegularize_h4450f92c_0_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT____VdfgRegularize_h4450f92c_0_1;
            VlWide<5>/*159:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__i_lzc_a__DOT__gen_lzc__DOT__index_nodes;
            VlWide<5>/*159:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__i_lzc_b__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
        };
        struct {
            CData/*5:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*3:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*7:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__state_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__state_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__lvl_d;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__lvl_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__is_4mega_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__is_4mega_q;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT____VdfgExtracted_heff16bf3__0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT____VdfgExtracted_he731917c__0;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT____VdfgRegularize_h52e8e637_0_0;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_shared_interconnect__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_shared_interconnect__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_shared_interconnect__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_shared_interconnect__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_shared_interconnect__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_shared_interconnect__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_shared_interconnect__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_shared_interconnect__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_shared_interconnect__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_shared_interconnect__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_shared_interconnect__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_shared_interconnect__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_shared_interconnect__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__stream2acc_0_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_rsp_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_reg_set_ready;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_csr_mux_demux__acc_csr_rsp_ready_o;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_csr_mux_demux__acc_csr_req_valid_o;
            CData/*1:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_csr_mux_demux__acc_csr_req_wen_o;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT__io_csr_config_in_req_ready_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT___write_csr_T;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT__read_csr;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT__write_csr;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT__read_csr_busy;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT__io_csr_config_in_rsp_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_shell_wrapper__DOT__stream2acc_1_valid_i;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_shell_wrapper__DOT__stream2acc_1_ready_o;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_amo;
            VlWide<3>/*79:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_user_core_id;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT___csr_manager_io_csr_config_out_valid;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamerBusy2Idle_REG;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT__io_csr_config_in_req_ready_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT___write_csr_T;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT__read_csr;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT__write_csr;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT__read_csr_busy;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT__io_csr_config_in_rsp_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___WriterFifo_0_io_out_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_1_io_ptr_o_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_1_io_zeroLoopBoundCase;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_zeroLoopBoundCase;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__datamover_states_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__datamover_states_1;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__cstate;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__unnamedblk1__DOT__config_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__unnamedblk1__DOT___GEN;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__cstate;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_1;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_2;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_3;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_4;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_5;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_6;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_7;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__data_movement_done;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_1;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_2;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_3;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_4;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_5;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_6;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_7;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_ptr_agu_i_ready_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_0_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_1_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_2_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_3_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_4_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_5_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_6_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_7_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT__config_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_8;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_9;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__cstate;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_1;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_2;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_3;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_4;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_5;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_6;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_7;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_ptr_agu_i_ready_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__data_movement_done;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_0_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_1_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_2_valid_0;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_3_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_4_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_5_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_6_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_7_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__unnamedblk1__DOT__config_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__unnamedblk1__DOT___GEN_8;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__cstate;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__loop_counters_last_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__loop_counters_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__addr_gen_finish;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__unnamedblk1__DOT__config_valid;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__cstate;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__loop_counters_last_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__loop_counters_valid_0;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__addr_gen_finish;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__unnamedblk1__DOT__config_valid;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__enq_ptr_value;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__deq_ptr_value;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__maybe_full;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__ptr_match;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__full;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__do_deq;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__do_enq;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__enq_ptr_value;
            CData/*2:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__maybe_full;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ptr_match;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__do_deq;
            CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__do_enq;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_aw__ready_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_w__ready_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_b__ready_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_ar__ready_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_r__ready_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain;
            CData/*2:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d;
            CData/*2:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_d;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_q;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_ready;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_ready;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT____Vcellout__r_resp_cmd__data_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_ar_unsupported;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_dec;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_req;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellinp__i_axi_burst_splitter_aw_chan__ax_ready_i;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_valid_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_ready_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_err_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_err_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_cnt_dec;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_cnt_req;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellinp__i_axi_burst_splitter_ar_chan__ax_ready_i;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_valid_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_ready_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_last_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_last_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_state_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_state_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_aw_lock;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_ready;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__atop_inject;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_up;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_down;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__mst_b_readies;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_push;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_ar_lock;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_ready;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__mst_r_readies;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT____Vlvbound_h3d1036a3__1;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_d;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__w_fifo_empty;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__w_fifo_push;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__w_fifo_pop;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__w_fifo_data;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__b_fifo_push;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__b_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_fifo_push;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_cnt_clear;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_cnt_en;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_cnt_load;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_busy_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_busy_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_busy_load;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__mem_n;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__mem_n;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__status_cnt_n;
        };
        struct {
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__cnt_alloc_req;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__state_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__state_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__cnt_alloc_req;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__state_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__state_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_push;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_pop;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_push;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_pop;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_reflect_id;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_reflect_id;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h4a43576e_0_8;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h4a43576e_0_9;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__gate_clock;
            CData/*6:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_n;
            CData/*6:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_q;
            CData/*6:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_n;
            CData/*6:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_q;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_n;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_q;
            VlWide<16>/*511:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__mem_n;
            VlWide<16>/*511:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__gate_clock;
            CData/*6:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_n;
            CData/*6:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_q;
            CData/*6:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_n;
            CData/*6:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_q;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_n;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_q;
            VlWide<16>/*511:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__mem_n;
            VlWide<16>/*511:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_push;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_push;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_push;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_push;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__mem_n;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__write_pointer_q;
        };
        struct {
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_b_ready_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_r_ready_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_w_valid_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_ar_valid_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_b_valid_o;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_b_user_o;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_b_id_o;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_b_resp_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_valid_o;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_user_o;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_id_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_last_o;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_resp_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_w_ready_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_ar_ready_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_aw_ready_o;
            CData/*2:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_prot;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_region;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_len;
            CData/*2:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_size;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_burst;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_lock;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_cache;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_qos;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_id;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_user;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_valid;
            CData/*2:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_prot;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_region;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_len;
            CData/*2:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_size;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_burst;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_lock;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_cache;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_qos;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_id;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_user;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_valid;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_strb;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_user;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_r_ready;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_r_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_b_ready;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_aw_ready;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_ar_ready;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_b_valid;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_d;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q;
            CData/*2:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d;
            CData/*2:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_state_d;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_state_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_state_d;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_state_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_state_d;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_state_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_d;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_q;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__id_d;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__id_q;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_d;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q;
            CData/*2:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__size_d;
            CData/*2:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__size_q;
            CData/*5:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_d;
            CData/*5:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__cache_d;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__cache_q;
            CData/*2:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__prot_d;
            CData/*2:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__prot_q;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__qos_d;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__qos_q;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__region_d;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__region_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_resp_d;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_resp_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_user_d;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_user_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_user_d;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_user_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_user_d;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_user_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_d_valid_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_d_valid_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_trans_d;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_trans_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_d;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_d;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_d;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__adapter_ready;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__transaction_collision;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_r_resp_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_r_resp_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_q;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_resp_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_ready;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_free;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_ready;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_free;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_ready;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_free;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_ready;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_free;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_ready;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_free;
            QData/*63:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_id;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_id;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_id;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_excl;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_res;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_excl;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_ready;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_req;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_gnt;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_set_req;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_set_gnt;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_req;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_gnt;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_pop;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_data_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_data;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_req;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_gnt;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_wifq_exists_req;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_wifq_exists_gnt;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists_req;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists_gnt;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_oup_gnt;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_oup_data_valid;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_ready;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_ready;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_b_ready;
            CData/*6:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_inp;
            CData/*6:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_oup;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_push;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_pop;
            CData/*5:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_inp;
            CData/*5:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_oup;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_push;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_pop;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_cmd;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_req;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_req;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_gnt;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_pop;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_valid;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_res;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_state_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_state_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_state_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_state_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw_valid;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellinp__i_ar_push_fork__ready_i;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_ar_push_fork__valid_o;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_cmd_flat;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellinp__i_mst_b_fork__ready_i;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_b_reg__data_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__exists_data_i;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__exists_mask_i;
            SData/*13:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_d;
            SData/*13:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q;
            CData/*5:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_d;
            CData/*5:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__match_in_id_valid;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_free;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__idx_matches_in_id;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_free;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__match_in_id;
            CData/*6:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_hea223ab4__0;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h9a42ee12__0;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h75ed23d2__0;
            CData/*2:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h787737b4__0;
            CData/*2:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h303d8c46__0;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_hea33b867__0;
            CData/*6:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h029d3b68__0;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h6e80dd38__0;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__oup_ready;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__inp_state_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__inp_state_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_q;
            SData/*13:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__mem_n;
            SData/*13:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__mem_q;
            CData/*6:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT____Vlvbound_h619cf135__0;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_data_i;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_mask_i;
            SData/*13:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_d;
            SData/*13:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_d;
            CData/*7:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__match_in_id_valid;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_free;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__idx_matches_in_id;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_free;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__match_in_id;
        };
        struct {
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits;
            CData/*6:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_hea223ab4__0;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_h3dc79a63__0;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_h75ed23d2__0;
            CData/*6:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_h029d3b68__0;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_h6e80dd38__0;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes;
            SData/*13:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_d;
            SData/*13:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__match_in_id_valid;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_free;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__idx_matches_in_id;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_free;
            CData/*3:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__match_in_id;
            CData/*6:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_hea223ab4__0;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_hadc8d740__0;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h75ed23d2__0;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h0c89d6d6__0;
            CData/*6:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h029d3b68__0;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h6e80dd38__0;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__oup_ready;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__inp_state_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__inp_state_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q;
            SData/*11:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_n;
            SData/*11:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_q;
            CData/*5:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT____Vlvbound_h7219c8e0__0;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__fifo_empty;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT____Vcellinp__i_fifo__pop_i;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT____Vcellinp__i_fifo__push_i;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q;
        };
    };
    struct {
        struct {
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__clr;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__set;
            CData/*0:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__unnamedblk1__DOT__match;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_aw__ready_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_w__ready_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_b__ready_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_ar__ready_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_r__ready_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_d;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_ready;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_ready;
        };
        struct {
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT____Vcellout__r_resp_cmd__data_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_ar_unsupported;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_dec;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_req;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellinp__i_axi_burst_splitter_aw_chan__ax_ready_i;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_valid_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_ready_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_err_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_err_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_cnt_dec;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_cnt_req;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellinp__i_axi_burst_splitter_ar_chan__ax_ready_i;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_valid_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_ready_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_last_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_last_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_state_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_state_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_aw_lock;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_ready;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lookup_aw_select;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_select_occupied;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__atop_inject;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_up;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_down;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__mst_b_readies;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lookup_ar_select;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_select_occupied;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_push;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_ar_lock;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_ready;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__mst_r_readies;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT____Vlvbound_hbc20abf2__1;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__cnt_full;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_en;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_down;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_delta;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_en;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_down;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_delta;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_en;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_down;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_delta;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_en;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_down;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_delta;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_en;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_down;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_delta;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_en;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_down;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_delta;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__cnt_full;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_en;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_down;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_delta;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_en;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_down;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_delta;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_en;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_down;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_delta;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_en;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_down;
        };
        struct {
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_delta;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_en;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_down;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_delta;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_en;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_down;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_delta;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__w_fifo_empty;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__w_fifo_push;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__w_fifo_pop;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__w_fifo_data;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__b_fifo_push;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__b_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_fifo_push;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_cnt_clear;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_cnt_en;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_cnt_load;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_busy_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_busy_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_busy_load;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__mem_n;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__mem_q;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT____Vlvbound_h09987f3a__0;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__write_pointer_n;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
            CData/*5:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__mem_n;
            CData/*5:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__mem_q;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT____Vlvbound_haf8f5b60__0;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__cnt_alloc_req;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__state_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__state_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__cnt_alloc_req;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__state_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__state_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_push;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_pop;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_push;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_pop;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_reflect_id;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_reflect_id;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h55367dcd_0_8;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____VdfgRegularize_h55367dcd_0_9;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__gate_clock;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_n;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_q;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_n;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_n;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_q;
            VlWide<12>/*383:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__mem_n;
            VlWide<12>/*383:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__mem_q;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT____Vlvbound_h831ce94b__0;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__gate_clock;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_n;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_q;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_n;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_n;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_q;
            VlWide<12>/*383:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__mem_n;
            VlWide<12>/*383:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__mem_q;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT____Vlvbound_h831ce94b__0;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_push;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_push;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_resp_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_push;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_push;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_pop;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q;
        };
        struct {
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__status_cnt_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__mem_n;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__mem_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_b_ready_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_r_ready_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_w_valid_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__mst_ar_valid_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_b_valid_o;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_b_user_o;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_b_id_o;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_b_resp_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_valid_o;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_user_o;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_id_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_last_o;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_resp_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_w_ready_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_ar_ready_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_aw_ready_o;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_prot;
            CData/*3:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_region;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_len;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_size;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_burst;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_lock;
            CData/*3:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_cache;
            CData/*3:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_qos;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_id;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_user;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_valid;
        };
        struct {
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_prot;
            CData/*3:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_region;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_len;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_size;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_burst;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_lock;
            CData/*3:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_cache;
            CData/*3:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_qos;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_id;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_user;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_valid;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_user;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_last;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_r_ready;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_r_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_b_ready;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_aw_ready;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_ar_ready;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_b_valid;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_d;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_d;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_state_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_state_d;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_state_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_state_d;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_state_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_state_d;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_state_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_d;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_q;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__id_d;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__id_q;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__size_d;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__size_q;
            CData/*5:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_d;
            CData/*5:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q;
            CData/*3:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__cache_d;
            CData/*3:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__cache_q;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__prot_d;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__prot_q;
            CData/*3:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__qos_d;
            CData/*3:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__qos_q;
            CData/*3:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__region_d;
            CData/*3:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__region_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_resp_d;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_resp_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_user_d;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_user_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_user_d;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_user_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_user_d;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_user_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_d_valid_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_d_valid_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_trans_d;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_trans_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_d;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_d;
        };
        struct {
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_d;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__adapter_ready;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__transaction_collision;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_r_resp_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_r_resp_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__force_wf_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_resp_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_ready;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_free;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_ready;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_free;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_ready;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_free;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_ready;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__ar_free;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_ready;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_free;
            VlWide<16>/*511:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_ext;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_id;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_id;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_id;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_excl;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_res;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_excl;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_ready;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_req;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_gnt;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_set_req;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_set_gnt;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_req;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_gnt;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_pop;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_data_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__rifq_oup_data;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_req;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_gnt;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_wifq_exists_req;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_wifq_exists_gnt;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists_req;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists_gnt;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_oup_gnt;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_oup_data_valid;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_ready;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_ready;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_b_ready;
            CData/*5:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_inp;
            CData/*5:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_oup;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_push;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__w_cmd_pop;
        };
        struct {
            CData/*4:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_inp;
            CData/*4:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_oup;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_push;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_inj_pop;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_cmd;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_inp_req;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_req;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_gnt;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_pop;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_valid;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_res;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_state_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_state_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_state_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_state_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw_valid;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellinp__i_ar_push_fork__ready_i;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_ar_push_fork__valid_o;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_status_oup_cmd_flat;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellinp__i_mst_b_fork__ready_i;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_mst_b_fork__valid_o;
            CData/*6:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_b_reg__data_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__exists_data_i;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__exists_mask_i;
            SData/*11:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_d;
            SData/*11:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_q;
            CData/*5:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_d;
            CData/*5:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__match_in_id_valid;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__head_tail_free;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__idx_matches_in_id;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__linked_data_free;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__match_in_id;
            CData/*5:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_hbc57e19e__0;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h12e0f2c0__0;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h3156ccc5__0;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h787737b4__0;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h004f40f8__0;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h59fbac41__0;
            CData/*5:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h7f52022a__0;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT____Vlvbound_h314c53a3__0;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_read_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__oup_ready;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__inp_state_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__inp_state_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__status_cnt_q;
            SData/*11:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__mem_n;
            SData/*11:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__mem_q;
            CData/*5:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT____Vlvbound_h5ca32a5b__0;
        };
        struct {
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_data_i;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__exists_mask_i;
            SData/*11:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_d;
            SData/*11:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_q;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_d;
            CData/*7:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__match_in_id_valid;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__head_tail_free;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__idx_matches_in_id;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__linked_data_free;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__match_in_id;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits;
            CData/*5:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_hbc57e19e__0;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_h048e9d6c__0;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_h3156ccc5__0;
            CData/*5:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_h7f52022a__0;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT____Vlvbound_h314c53a3__0;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_status_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes;
            SData/*11:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_d;
            SData/*11:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__match_in_id_valid;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__head_tail_free;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__idx_matches_in_id;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_free;
            CData/*2:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__match_in_id;
            CData/*5:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_hbc57e19e__0;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h7b38e245__0;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h3156ccc5__0;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_hb6f0858b__0;
            CData/*5:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h7f52022a__0;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h314c53a3__0;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__oup_ready;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__inp_state_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__inp_state_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_q;
        };
        struct {
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__status_cnt_q;
            SData/*9:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_n;
            SData/*9:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_q;
            CData/*4:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT____Vlvbound_h2a5b2053__0;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__fifo_empty;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT____Vcellinp__i_fifo__pop_i;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT____Vcellinp__i_fifo__push_i;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__gate_clock;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__write_pointer_n;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__write_pointer_q;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_n;
            CData/*1:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__status_cnt_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__clr;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__set;
            CData/*0:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__unnamedblk1__DOT__match;
            CData/*0:0*/ __VdfgRegularize_hd87f99a1_2_0;
            CData/*0:0*/ __VdfgRegularize_hd87f99a1_2_1;
            CData/*0:0*/ __VdfgRegularize_hd87f99a1_308_0;
            CData/*0:0*/ __VdfgRegularize_hd87f99a1_312_0;
            CData/*0:0*/ __VdfgRegularize_hd87f99a1_316_0;
            CData/*0:0*/ __VdfgRegularize_hd87f99a1_350_0;
            CData/*0:0*/ __VdfgRegularize_hd87f99a1_354_0;
            CData/*0:0*/ __VdfgRegularize_hd87f99a1_358_0;
            CData/*2:0*/ __Vfunc_num_bytes__1__size;
            CData/*2:0*/ __Vfunc_aligned_addr__2__size;
            CData/*2:0*/ __Vfunc_num_bytes__3__size;
            CData/*2:0*/ __Vfunc_aligned_addr__4__size;
            CData/*0:0*/ __Vfunc_is_amo__6__Vfuncout;
            CData/*0:0*/ __Vfunc_is_amo__8__Vfuncout;
            CData/*3:0*/ __Vfunc_is_amo__8__amo;
            CData/*5:0*/ __Vfunc_to_axi_amo__9__Vfuncout;
            CData/*3:0*/ __Vfunc_to_axi_amo__9__amo;
            CData/*5:0*/ __Vfunc_to_axi_amo__9__result;
            CData/*2:0*/ __Vfunc_num_bytes__10__size;
            CData/*2:0*/ __Vfunc_aligned_addr__11__size;
            CData/*2:0*/ __Vfunc_num_bytes__12__size;
            CData/*2:0*/ __Vfunc_aligned_addr__13__size;
            CData/*0:0*/ __Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__15__Vfuncout;
            CData/*5:0*/ __Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__15__atop;
            CData/*1:0*/ __Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__15__burst;
            CData/*3:0*/ __Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__15__cache;
            CData/*7:0*/ __Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__15__len;
            CData/*0:0*/ __Vfunc_modifiable__16__Vfuncout;
            CData/*3:0*/ __Vfunc_modifiable__16__cache;
            CData/*0:0*/ __Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__17__Vfuncout;
            CData/*5:0*/ __Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__17__atop;
            CData/*1:0*/ __Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__17__burst;
            CData/*3:0*/ __Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__17__cache;
            CData/*7:0*/ __Vfunc_testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__17__len;
            CData/*0:0*/ __Vfunc_modifiable__18__Vfuncout;
            CData/*3:0*/ __Vfunc_modifiable__18__cache;
            CData/*0:0*/ __Vfunc_range_check__21__Vfuncout;
            CData/*0:0*/ __Vfunc_is_inside_cacheable_regions__23__Vfuncout;
            CData/*3:0*/ __Vfunc_is_inside_cacheable_regions__23__pass;
            CData/*0:0*/ __Vfunc_range_check__24__Vfuncout;
        };
        struct {
            CData/*0:0*/ __Vfunc_testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__25__Vfuncout;
            CData/*5:0*/ __Vfunc_testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__25__atop;
            CData/*1:0*/ __Vfunc_testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__25__burst;
            CData/*3:0*/ __Vfunc_testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__25__cache;
            CData/*7:0*/ __Vfunc_testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__25__len;
            CData/*0:0*/ __Vfunc_modifiable__26__Vfuncout;
            CData/*3:0*/ __Vfunc_modifiable__26__cache;
            CData/*0:0*/ __Vfunc_testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__27__Vfuncout;
            CData/*5:0*/ __Vfunc_testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__27__atop;
            CData/*1:0*/ __Vfunc_testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__27__burst;
            CData/*3:0*/ __Vfunc_testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__27__cache;
            CData/*7:0*/ __Vfunc_testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__27__len;
            CData/*0:0*/ __Vfunc_modifiable__28__Vfuncout;
            CData/*3:0*/ __Vfunc_modifiable__28__cache;
            CData/*0:0*/ __Vfunc_testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__31__Vfuncout;
            CData/*5:0*/ __Vfunc_testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__31__atop;
            CData/*1:0*/ __Vfunc_testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__31__burst;
            CData/*3:0*/ __Vfunc_testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__31__cache;
            CData/*7:0*/ __Vfunc_testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__31__len;
            CData/*0:0*/ __Vfunc_modifiable__32__Vfuncout;
            CData/*3:0*/ __Vfunc_modifiable__32__cache;
            CData/*0:0*/ __Vfunc_testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__33__Vfuncout;
            CData/*5:0*/ __Vfunc_testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__33__atop;
            CData/*1:0*/ __Vfunc_testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__33__burst;
            CData/*3:0*/ __Vfunc_testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__33__cache;
            CData/*7:0*/ __Vfunc_testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__33__len;
            CData/*0:0*/ __Vfunc_modifiable__34__Vfuncout;
            CData/*3:0*/ __Vfunc_modifiable__34__cache;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v0;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v0;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v0;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v0;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v1;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v1;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v1;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v2;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v2;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v2;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v3;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v3;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v3;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v4;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v4;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v4;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v5;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v5;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v5;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v6;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v6;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v6;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v7;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v7;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v7;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v8;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v8;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v8;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v9;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v9;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v9;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v10;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v10;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v10;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v11;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v11;
        };
        struct {
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v11;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v12;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v12;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v12;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v13;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v13;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v13;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v14;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v14;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v14;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v15;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v15;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v15;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v16;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v16;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v16;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v17;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v17;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v17;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v18;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v18;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v18;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v19;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v19;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v19;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v20;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v20;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v20;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v21;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v21;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v21;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v22;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v22;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v22;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v23;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v23;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v23;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v24;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v24;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v24;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v25;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v25;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v25;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v26;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v26;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v26;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v27;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v27;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v27;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v28;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v28;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v28;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v29;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v29;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v29;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v30;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v30;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v30;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v31;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v31;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v31;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v0;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v0;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v0;
        };
        struct {
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v0;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v1;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v1;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v1;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v2;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v2;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v2;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v3;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v3;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v3;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v4;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v4;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v4;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v5;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v5;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v5;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v6;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v6;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v6;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v7;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v7;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v7;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v8;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v8;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v8;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v9;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v9;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v9;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v10;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v10;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v10;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v11;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v11;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v11;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v12;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v12;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v12;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v13;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v13;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v13;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v14;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v14;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v14;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v15;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v15;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v15;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v16;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v16;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v16;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v17;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v17;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v17;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v18;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v18;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v18;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v19;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v19;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v19;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v20;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v20;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v20;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v21;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v21;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v21;
        };
        struct {
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v22;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v22;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v22;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v23;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v23;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v23;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v24;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v24;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v24;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v25;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v25;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v25;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v26;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v26;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v26;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v27;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v27;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v27;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v28;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v28;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v28;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v29;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v29;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v29;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v30;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v30;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v30;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v31;
            CData/*7:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v31;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v31;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v0;
            CData/*5:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v0;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v0;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v0;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v1;
            CData/*5:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v1;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v1;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v1;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v2;
            CData/*5:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v2;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v2;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v2;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v3;
            CData/*5:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v3;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v3;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v3;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v4;
            CData/*5:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v4;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v4;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v4;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v0;
            CData/*5:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v0;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v0;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v0;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v1;
            CData/*5:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v1;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v1;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v1;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v2;
            CData/*5:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v2;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v2;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v2;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v3;
            CData/*5:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v3;
        };
        struct {
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v3;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v3;
            CData/*6:0*/ __Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v4;
            CData/*5:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v4;
            CData/*7:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v4;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v4;
            CData/*0:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v0;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v0;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v1;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v2;
            CData/*3:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v3;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v4;
            CData/*0:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v6;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v6;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v7;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v8;
            CData/*3:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v9;
            CData/*0:0*/ __Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v10;
            CData/*0:0*/ __Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__datamover_states_0;
            CData/*0:0*/ __Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__datamover_states_1;
            CData/*0:0*/ __Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__cstate;
            CData/*0:0*/ __Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_0;
            CData/*0:0*/ __Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_1;
            CData/*0:0*/ __Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_2;
            CData/*0:0*/ __Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_3;
            CData/*0:0*/ __Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_4;
            CData/*0:0*/ __Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_5;
            CData/*0:0*/ __Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_6;
            CData/*0:0*/ __Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_7;
            CData/*2:0*/ __Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__enq_ptr_value;
            CData/*2:0*/ __Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__enq_ptr_value;
            CData/*1:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_ax_mux__inp_ready_o__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__b_idx__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__r_idx__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid__0;
            CData/*1:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_ax_mux__inp_ready_o__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellinp__i_axi_burst_splitter_aw_chan__ax_ready_i__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_push__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__exception__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__flush_i_valid_o__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__flush_i_valid_o__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_arbiter_offload__inp_ready_o__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_arbiter_offload__inp_ready_o__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__exception__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__write_req_valid__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__is_first_w__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__is_last_w__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__write_ready__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pop_idmask__0;
            IData/*23:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__i_lzc_branch__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__i_lzc_branch__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__hit_prefetch__0;
            IData/*23:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__i_lzc_branch__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__i_lzc_branch__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__hit_prefetch__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__div_ready__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_push__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready__0;
        };
        struct {
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists_req__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_push__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists_req__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__0;
            CData/*6:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*23:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            IData/*23:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*6:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*23:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            IData/*23:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__i_lzc_b__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__i_lzc_a__DOT__gen_lzc__DOT__index_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__gen_multihit_detection__DOT__i_onehot_hit_early__DOT__gen_onehot__DOT__sum__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__gen_multihit_detection__DOT__i_onehot_hit_early__DOT__gen_onehot__DOT__sum__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__req_ready__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes__0;
            IData/*20:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes__0;
            IData/*20:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes__0;
        };
        struct {
            CData/*6:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*6:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*1:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write__i_axi_to_detailed_mem__DOT____Vcellout__i_ax_mux__inp_ready_o__0;
            CData/*1:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read__i_axi_to_detailed_mem__DOT____Vcellout__i_ax_mux__inp_ready_o__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
        };
        struct {
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes__0;
        };
        struct {
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__index_nodes__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__0;
        };
        struct {
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes__0;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes__0;
            VlWide<28>/*895:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_lzc__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__idq_inp_gnt__0;
            VlWide<28>/*895:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes__0;
            QData/*63:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<28>/*895:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_lzc__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__idq_inp_gnt__0;
            VlWide<28>/*895:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes__0;
            QData/*63:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<28>/*895:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_lzc__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__idq_inp_gnt__0;
            VlWide<28>/*895:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes__0;
            IData/*23:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes__0;
            VlWide<28>/*895:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_lzc__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__idq_inp_gnt__0;
            VlWide<28>/*895:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes__0;
            IData/*23:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
        };
        struct {
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__0;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__0;
            CData/*0:0*/ __VstlDidInit;
            CData/*0:0*/ __VstlFirstIteration;
            CData/*0:0*/ __Vtrigprevexpr___TOP__clk_i__0;
            CData/*0:0*/ __Vtrigprevexpr___TOP__rst_ni__0;
            CData/*1:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT____Vcellout__i_ax_mux__inp_ready_o__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__b_idx__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__r_idx__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__q_valid__1;
            CData/*1:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellout__i_ax_mux__inp_ready_o__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellinp__i_axi_burst_splitter_aw_chan__ax_ready_i__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_push__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__exception__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__flush_i_valid_o__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__flush_i_valid_o__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_arbiter_offload__inp_ready_o__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_arbiter_offload__inp_ready_o__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__exception__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__write_req_valid__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__is_first_w__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__is_last_w__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__write_ready__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pop_idmask__1;
            IData/*23:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__i_lzc_branch__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__i_lzc_branch__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__hit_prefetch__1;
            IData/*23:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__i_lzc_branch__DOT__gen_lzc__DOT__index_nodes__1;
        };
        struct {
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__i_lzc_branch__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__hit_prefetch__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__div_ready__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_push__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists_req__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_push__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists_req__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            VlWide<5>/*154:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__index_nodes__1;
            CData/*6:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*23:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            IData/*23:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*6:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*23:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            IData/*23:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__i_lzc_b__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__i_lzc_a__DOT__gen_lzc__DOT__index_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__gen_multihit_detection__DOT__i_onehot_hit_early__DOT__gen_onehot__DOT__sum__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__gen_multihit_detection__DOT__i_onehot_hit_early__DOT__gen_onehot__DOT__sum__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
        };
        struct {
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__idx_o__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__req_ready__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes__1;
            IData/*20:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes__1;
            IData/*20:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*6:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*6:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*1:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_write__i_axi_to_detailed_mem__DOT____Vcellout__i_ax_mux__inp_ready_o__1;
            CData/*1:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_axi_to_mem_read__i_axi_to_detailed_mem__DOT____Vcellout__i_ax_mux__inp_ready_o__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
        };
        struct {
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
        };
        struct {
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
        };
        struct {
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*5:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__index_nodes__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*3:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes__1;
            CData/*2:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes__1;
            VlWide<28>/*895:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_lzc__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__idq_inp_gnt__1;
            VlWide<28>/*895:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes__1;
            QData/*63:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<28>/*895:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_lzc__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__idq_inp_gnt__1;
            VlWide<28>/*895:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes__1;
            QData/*63:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<28>/*895:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_lzc__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__idq_inp_gnt__1;
            VlWide<28>/*895:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes__1;
            IData/*23:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes__1;
            VlWide<28>/*895:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_lzc__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*0:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__idq_inp_gnt__1;
            VlWide<28>/*895:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__index_nodes__1;
            IData/*23:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*7:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
        };
        struct {
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes__1;
            VlWide<5>/*159:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes__1;
            CData/*0:0*/ __VactDidInit;
            CData/*0:0*/ __VactContinue;
            SData/*8:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_data;
            QData/*35:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n;
            QData/*35:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q;
            SData/*8:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT____Vlvbound_h776e690e__0;
            SData/*8:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q;
            SData/*8:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d;
            SData/*8:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_data;
            QData/*35:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n;
            QData/*35:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q;
            SData/*8:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT____Vlvbound_h776e690e__0;
            SData/*8:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q;
            SData/*8:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d;
            SData/*8:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_data;
            QData/*35:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n;
            QData/*35:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q;
            SData/*8:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT____Vlvbound_h776e690e__0;
            SData/*8:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q;
            SData/*8:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d;
            SData/*11:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_fifo_data;
        };
        struct {
            SData/*11:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__mem_n;
            SData/*11:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__mem_q;
            SData/*11:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT____Vlvbound_hbac6e3bd__0;
            SData/*8:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q;
            SData/*8:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d;
            SData/*8:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__read_len;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_d;
            SData/*8:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__read_len;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_d;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_0__q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_1__q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_2__q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_3__q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_4__q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_5__q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_6__q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_7__q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_8__q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_9__q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_10__q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_11__q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_12__q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_13__q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_14__q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_15__q;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_d;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_q;
            SData/*15:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mseg_q;
            SData/*15:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mseg_d;
            SData/*10:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_out;
            SData/*10:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__mem_n;
            SData/*10:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__mem_q;
            SData/*10:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT____Vlvbound_h5835fee3__0;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_d;
            SData/*9:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_q;
            SData/*15:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mseg_q;
            SData/*15:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mseg_d;
            SData/*10:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__laq_out;
            SData/*10:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__mem_n;
            SData/*10:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__mem_q;
            SData/*10:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT____Vlvbound_h5835fee3__0;
            SData/*11:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__r_page_offset;
            SData/*12:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__r_num_bytes_to_pb;
            SData/*11:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__w_page_offset;
            SData/*12:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__w_num_bytes_to_pb;
            SData/*12:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__c_num_bytes_to_pb;
            SData/*12:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__r_num_bytes_possible;
            SData/*12:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__r_num_bytes;
            SData/*12:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__w_num_bytes_possible;
            SData/*12:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__w_num_bytes;
            SData/*11:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__unnamedblk1__DOT__page_table_index;
            SData/*15:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_user_is_core;
            SData/*15:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_q_valid;
            SData/*15:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready;
            SData/*15:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid;
            SData/*8:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d;
            SData/*8:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q;
            SData/*11:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT____Vcellout__i_r_fifo__data_o;
            SData/*11:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__mem_n;
            SData/*11:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__mem_q;
            SData/*11:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT____Vlvbound_hbac6e3bd__0;
            SData/*8:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q;
        };
        struct {
            SData/*8:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d;
            SData/*8:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d;
            SData/*8:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q;
            SData/*10:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_fifo_data;
            SData/*10:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__mem_n;
            SData/*10:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__mem_q;
            SData/*10:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT____Vlvbound_hc6c55e8c__0;
            SData/*8:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q;
            SData/*8:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d;
            SData/*15:0*/ __Vfunc_num_bytes__1__Vfuncout;
            SData/*15:0*/ __Vfunc_num_bytes__3__Vfuncout;
            SData/*15:0*/ __Vfunc_num_bytes__10__Vfuncout;
            SData/*15:0*/ __Vfunc_num_bytes__12__Vfuncout;
            SData/*15:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes__0;
            SData/*15:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes__0;
            SData/*15:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes__1;
            SData/*15:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ht_free_lzc__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ testharness__DOT__unnamedblk1__DOT__unnamedblk2__DOT__i;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_req_data;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_req_addr;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT____Vcellout__i_snax_core_0_acc_0_snax_dream__snax_rsp_data_o;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_req_bits_data;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_req_bits_addr;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_rsp_bits_data;
            VlWide<17>/*513:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__data_o;
            VlWide<17>/*513:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n;
            VlWide<17>/*513:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q;
            VlWide<17>/*513:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_haa0bdeac__0;
            VlWide<16>/*511:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__r_mem_rdata;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__cl_clint_d;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__cl_clint_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__unnamedblk1__DOT__i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT__unnamedblk2__DOT__i;
            VlWide<3>/*87:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT__unnamedblk2__DOT__i;
            VlWide<3>/*87:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT__unnamedblk2__DOT__i;
            VlWide<3>/*87:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT__unnamedblk2__DOT__i;
            VlWide<3>/*87:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__DOT____Vlvbound_hd2c435a3__0;
            IData/*18:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__mem_q_valid_flat;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__mem_q_ready_flat;
            VlWide<19>/*607:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__inp_ready;
            VlWide<19>/*607:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__out_valid;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_ready_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__0__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_ready_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__1__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_ready_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__2__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_ready_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__3__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_ready_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__4__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_ready_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__5__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_ready_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__6__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_ready_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__7__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_ready_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__8__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_ready_i;
        };
        struct {
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__9__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_ready_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__10__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_ready_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__11__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_ready_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__12__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_ready_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__13__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_ready_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__14__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_ready_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__15__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_ready_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__16__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_ready_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__17__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_ready_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellout__gen_inps__BRA__18__KET____DOT__i_stream_demux__oup_valid_o;
            IData/*18:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT____Vcellinp__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree__req_i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__f;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pc_d;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pc_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__consec_pc;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__simm;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opa;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gpr_rdata;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gpr_wdata;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__sb_d;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__sb_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_bypass;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scratch_d;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scratch_q;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__epc_d;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__epc_q;
            IData/*29:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tvec_d;
            IData/*29:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tvec_q;
            IData/*22:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__satp_d;
            IData/*22:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__satp_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dpc_d;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dpc_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dscratch_d;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dscratch_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__npc;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_opa;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_opa_reversed;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_left_result;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_writeback;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus_d;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk2__DOT__mstatus;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h110f8851__0;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h1105a463__0;
            VlWide<32>/*1023:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_regfile__DOT__mem;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_regfile__DOT__we_dec;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_regfile__DOT__register_write_behavioral__DOT__unnamedblk3__DOT__j;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_regfile__DOT__register_write_behavioral__DOT__unnamedblk3__DOT__unnamedblk4__DOT__i;
            IData/*20:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__tag_d;
            IData/*20:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__tag_q;
        };
        struct {
            IData/*20:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__tag_d;
            IData/*20:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__tag_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__f;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pc_d;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pc_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__consec_pc;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__simm;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opa;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gpr_rdata;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gpr_wdata;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__sb_d;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__sb_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_bypass;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scratch_d;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scratch_q;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__epc_d;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__epc_q;
            IData/*29:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tvec_d;
            IData/*29:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tvec_q;
            IData/*22:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__satp_d;
            IData/*22:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__satp_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dpc_d;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dpc_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dscratch_d;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dscratch_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__npc;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_opa;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_opa_reversed;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_left_result;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_writeback;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus_d;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk2__DOT__mstatus;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h110f8851__1;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h1105a463__1;
            VlWide<32>/*1023:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_regfile__DOT__mem;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_regfile__DOT__we_dec;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_regfile__DOT__register_write_behavioral__DOT__unnamedblk3__DOT__j;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_regfile__DOT__register_write_behavioral__DOT__unnamedblk3__DOT__unnamedblk4__DOT__i;
            IData/*20:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__tag_d;
            IData/*20:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__tag_q;
            IData/*20:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__tag_d;
            IData/*20:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__tag_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__next_id;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__completed_id;
            VlWide<3>/*95:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__dma_op_name;
            IData/*17:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_r_req;
            IData/*20:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_w_req;
            VlWide<16>/*511:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_data;
            QData/*53:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__mem_n;
            QData/*53:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__mem_q;
            IData/*17:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT____Vlvbound_hf0255459__0;
            QData/*62:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__mem_n;
            QData/*62:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__mem_q;
            IData/*20:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT____Vlvbound_h66a81901__0;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__proc_write_control__DOT__unnamedblk1__DOT__i;
            VlWide<32>/*1023:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT____VdfgRegularize_h33061fe5_1_0;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT____Vcellout__i_snitch_icache__inst_data_o;
            VlWide<16>/*511:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__early_data;
        };
        struct {
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__bypass_data;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__in_bypass_data;
            VlWide<8>/*255:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__in_rsp_data_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__in_data_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__in_data_o;
            VlWide<16>/*511:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rdata;
            VlWide<8>/*255:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata;
            VlWide<8>/*255:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__rdata_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__proc_sram_init__DOT__unnamedblk1__DOT__i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i;
            VlWide<8>/*255:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__rdata_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__proc_sram_init__DOT__unnamedblk1__DOT__i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__proc_sram_init__DOT__unnamedblk1__DOT__i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__proc_sram_init__DOT__unnamedblk1__DOT__i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i;
            VlWide<8>/*255:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__response_data;
            VlWide<64>/*2047:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__data;
            VlWide<8>/*255:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__ins_data;
            VlWide<64>/*2047:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__data;
            VlWide<8>/*255:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__ins_data;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT____Vcellout__i_multiplier__result_o;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__res_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__res_d;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__op_a_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__op_a_d;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__op_b_q;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__op_b_d;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__add_mux;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__add_tmp;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__out_mux;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__lzc_a_input;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__lzc_b_input;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__i_lzc_a__DOT__gen_lzc__DOT__sel_nodes;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__i_lzc_a__DOT__gen_lzc__DOT__in_tmp;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__i_lzc_b__DOT__gen_lzc__DOT__sel_nodes;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__i_lzc_b__DOT__gen_lzc__DOT__in_tmp;
            VlWide<16>/*511:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_data;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_addr;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_data;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_rsp_data;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_reg_ro_set;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT__csr_0;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT__csr_1;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT__csr_2;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT__read_csr_buffer;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT___GEN_1;
        };
        struct {
            VlWide<16>/*511:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_shell_wrapper__DOT__stream2acc_1_data_i;
            VlWide<9>/*271:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__performance_counter;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT__csr_0;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT__csr_1;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT__csr_2;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT__csr_3;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT__csr_4;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT__csr_5;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT__csr_6;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT__csr_7;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT__read_csr_buffer;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT___GEN_1;
            IData/*16:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT___spatial_addr_gen_unit_io_ptr_o_0;
            IData/*16:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__spatialStrides_0;
            IData/*16:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT___spatial_addr_gen_unit_io_ptr_o_0;
            IData/*16:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__spatialStrides_0;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__loopBounds_0;
            IData/*16:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__strides_0;
            IData/*16:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__ptr;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__loop_counters_0;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT___loop_counters_next_0_T;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__loopBounds_0;
            IData/*16:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__strides_0;
            IData/*16:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__ptr;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__loop_counters_0;
            IData/*31:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT___loop_counters_next_0_T;
            IData/*31:0*/ testharness__DOT__i_mem__DOT__i_tb_memory_regbus__DOT__unnamedblk1__DOT__unnamedblk2__DOT__i;
            IData/*31:0*/ testharness__DOT__i_mem__DOT__i_tb_memory_regbus__DOT__unnamedblk3__DOT__unnamedblk4__DOT__i;
            IData/*31:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_a;
            IData/*31:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_b;
            IData/*31:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_result;
            QData/*63:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a;
            QData/*63:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b;
            QData/*63:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext;
            QData/*63:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext;
            QData/*63:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__res;
            IData/*31:0*/ testharness__DOT__i_dma__DOT__i_tb_memory_regbus__DOT__unnamedblk1__DOT__unnamedblk2__DOT__i;
            IData/*31:0*/ testharness__DOT__i_dma__DOT__i_tb_memory_regbus__DOT__unnamedblk3__DOT__unnamedblk4__DOT__i;
            VlWide<16>/*511:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_data_o;
            VlWide<16>/*511:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_data;
            VlWide<16>/*511:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d;
            VlWide<16>/*511:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q;
            VlWide<16>/*511:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d;
            VlWide<16>/*511:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q;
            VlWide<16>/*511:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d;
            VlWide<16>/*511:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q;
            IData/*31:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_a;
            IData/*31:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_b;
            IData/*31:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__alu_result;
            VlWide<16>/*511:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a;
            VlWide<16>/*511:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b;
            VlWide<16>/*511:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext;
            VlWide<16>/*511:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext;
            VlWide<16>/*511:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__res;
            VlWide<4>/*127:0*/ __Vfunc_aligned_addr__2__Vfuncout;
            VlWide<4>/*127:0*/ __Vfunc_aligned_addr__2__addr;
            VlWide<4>/*127:0*/ __Vfunc_aligned_addr__4__Vfuncout;
            VlWide<4>/*127:0*/ __Vfunc_aligned_addr__4__addr;
            VlWide<4>/*127:0*/ __Vfunc_aligned_addr__11__Vfuncout;
            VlWide<4>/*127:0*/ __Vfunc_aligned_addr__11__addr;
            VlWide<4>/*127:0*/ __Vfunc_aligned_addr__13__Vfuncout;
            VlWide<4>/*127:0*/ __Vfunc_aligned_addr__13__addr;
            IData/*31:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v0;
        };
        struct {
            IData/*31:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v1;
            IData/*31:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v2;
            IData/*31:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v3;
            IData/*31:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v4;
            IData/*31:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v5;
            IData/*31:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v6;
            IData/*31:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v7;
            IData/*31:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v8;
            IData/*31:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v9;
            IData/*31:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v10;
            IData/*31:0*/ __Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v11;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__i_lzc_b__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__i_lzc_a__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*18:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat__0;
            VlWide<4>/*127:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_lzc__DOT__gen_lzc__DOT__sel_nodes__0;
            VlWide<4>/*127:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes__0;
            VlWide<4>/*127:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_lzc__DOT__gen_lzc__DOT__sel_nodes__0;
            VlWide<4>/*127:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes__0;
            VlWide<4>/*127:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_lzc__DOT__gen_lzc__DOT__sel_nodes__0;
            VlWide<4>/*127:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes__0;
            VlWide<4>/*127:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_lzc__DOT__gen_lzc__DOT__sel_nodes__0;
            VlWide<4>/*127:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
        };
        struct {
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
        };
        struct {
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__0;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__req_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__i_lzc_b__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__i_lzc_a__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*18:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat__1;
            VlWide<4>/*127:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_lzc__DOT__gen_lzc__DOT__sel_nodes__1;
            VlWide<4>/*127:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes__1;
            VlWide<4>/*127:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_lzc__DOT__gen_lzc__DOT__sel_nodes__1;
        };
        struct {
            VlWide<4>/*127:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes__1;
            VlWide<4>/*127:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_lzc__DOT__gen_lzc__DOT__sel_nodes__1;
            VlWide<4>/*127:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes__1;
            VlWide<4>/*127:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_lzc__DOT__gen_lzc__DOT__sel_nodes__1;
            VlWide<4>/*127:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters____PVT__i_idq__DOT__i_ld_free_lzc__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
        };
        struct {
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*30:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gnt_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes__1;
            IData/*31:0*/ __VactIterCount;
            VlWide<3>/*85:0*/ testharness__DOT__narrow_out_resp;
            VlWide<17>/*531:0*/ testharness__DOT__wide_out_resp;
            VlWide<16>/*489:0*/ testharness__DOT__i_snax_dream_cluster__DOT____Vcellout__i_cluster__snax_req_o;
            VlWide<89>/*2847:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ic_req;
            VlWide<7>/*193:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req;
            VlWide<17>/*531:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_zeromem__axi_resp_o;
            VlWide<17>/*531:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o;
            VlWide<7>/*193:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_tcdm_req_wide;
            VlWide<5>/*131:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_tcdm_rsp_wide;
            VlWide<26>/*823:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__hive_req;
            VlWide<5>/*129:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_req;
            VlWide<3>/*66:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ptw_to_axi_rsp;
            VlWide<3>/*66:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_ptw__slv_rsp_o;
            VlWide<8>/*247:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_ptw__axi_req_o;
            VlWide<5>/*129:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_req;
            VlWide<3>/*66:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__core_to_axi_rsp;
            VlWide<5>/*133:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o;
            VlWide<8>/*247:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_to_axi_core__axi_req_o;
            VlWide<3>/*85:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_tcdm__axi_rsp_o;
            VlWide<3>/*85:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_reg__axi_rsp_o;
            VlWide<17>/*519:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__amo_rsp;
            VlWide<23>/*711:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__out_req_o;
            VlWide<17>/*512:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_rsp_o;
            VlWide<19>/*591:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_wide_req_i;
            VlWide<17>/*519:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_rsp_o;
            VlWide<23>/*711:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__0__KET____DOT__i_tcdm_mux__in_narrow_req_i;
        };
        struct {
            VlWide<17>/*519:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__amo_rsp;
            VlWide<23>/*711:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__out_req_o;
            VlWide<17>/*512:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_rsp_o;
            VlWide<19>/*591:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_wide_req_i;
            VlWide<17>/*519:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__1__KET____DOT__i_tcdm_mux__in_narrow_rsp_o;
            VlWide<17>/*519:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__amo_rsp;
            VlWide<23>/*711:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__out_req_o;
            VlWide<17>/*512:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_rsp_o;
            VlWide<19>/*591:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_wide_req_i;
            VlWide<17>/*519:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__2__KET____DOT__i_tcdm_mux__in_narrow_rsp_o;
            VlWide<17>/*519:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__amo_rsp;
            VlWide<23>/*711:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__out_req_o;
            VlWide<17>/*512:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_rsp_o;
            VlWide<19>/*591:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_wide_req_i;
            VlWide<17>/*519:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_tcdm_super_bank__BRA__3__KET____DOT__i_tcdm_mux__in_narrow_rsp_o;
            VlWide<65>/*2079:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i;
            VlWide<40>/*1253:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o;
            VlWide<58>/*1842:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__req_i;
            VlWide<17>/*527:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__axi_dma_res;
            QData/*54:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__dma_core_events;
            VlWide<24>/*749:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__axi_dma_req;
            VlWide<24>/*749:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__axi_req_o;
            VlWide<13>/*389:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o;
            VlWide<66>/*2111:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_resps_i;
            VlWide<66>/*2111:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_resps_i;
            VlWide<66>/*2111:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_resps_i;
            VlWide<71>/*2249:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i;
            VlWide<71>/*2249:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i;
            VlWide<71>/*2249:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i;
            VlWide<17>/*527:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp;
            VlWide<17>/*527:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp;
            VlWide<17>/*527:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp;
            VlWide<17>/*513:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__mem_rdata;
            VlWide<17>/*513:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__m2s_resp;
            VlWide<5>/*142:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta;
            VlWide<5>/*142:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_d;
            VlWide<5>/*142:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__rd_meta_q;
            VlWide<5>/*142:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta;
            VlWide<5>/*142:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_d;
            VlWide<5>/*142:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__wr_meta_q;
            VlWide<5>/*142:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta;
            VlWide<5>/*142:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__meta_buf;
            VlWide<9>/*285:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n;
            VlWide<9>/*285:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q;
            VlWide<5>/*142:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT____Vlvbound_hf50640a9__0;
            VlWide<17>/*513:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n;
            VlWide<17>/*513:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q;
            VlWide<17>/*513:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h212431fe__0;
            VlWide<21>/*650:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__bank_req;
            VlWide<21>/*650:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT____Vcellout__gen_reqs__BRA__0__KET____DOT__i_ft_reg__data_o;
            VlWide<21>/*650:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n;
            VlWide<21>/*650:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q;
            VlWide<21>/*650:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT____Vlvbound_ha249014b__0;
            VlWide<34>/*1063:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellinp__i_split_read_write__mst_resps_i;
            VlWide<48>/*1507:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT____Vcellout__i_split_read_write__mst_reqs_o;
            VlWide<20>/*630:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes;
            VlWide<4>/*127:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_ptw__DOT__req_payload_q;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_data;
            VlWide<4>/*127:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__i_q_mux__DOT__gen_arbiter__DOT__data_nodes;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_data;
            VlWide<11>/*327:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_resps_i;
            VlWide<11>/*327:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_resps_i;
            VlWide<11>/*327:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_resps_i;
            VlWide<24>/*743:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_reqs_i;
        };
        struct {
            VlWide<24>/*743:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_reqs_i;
            VlWide<24>/*743:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT____Vcellinp__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_reqs_i;
            VlWide<5>/*129:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_req;
            VlWide<3>/*66:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__data;
            VlWide<3>/*67:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta;
            VlWide<3>/*67:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_d;
            VlWide<3>/*67:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__rd_meta_q;
            VlWide<3>/*67:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta;
            VlWide<3>/*67:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_d;
            VlWide<3>/*67:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__wr_meta_q;
            VlWide<3>/*67:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta;
            VlWide<3>/*67:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__meta_buf;
            VlWide<7>/*203:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n;
            VlWide<7>/*203:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q;
            VlWide<3>/*67:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT____Vlvbound_h3b3dc2ac__0;
            VlWide<3>/*64:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o;
            VlWide<5>/*129:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n;
            VlWide<5>/*129:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q;
            VlWide<3>/*64:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h1b9ada70__0;
            VlWide<8>/*251:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__filtered_req;
            VlWide<8>/*251:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_req;
            VlWide<3>/*85:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__splitted_resp;
            VlWide<3>/*85:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp;
            VlWide<3>/*88:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o;
            VlWide<3>/*82:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_o;
            VlWide<3>/*85:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut;
            VlWide<6>/*171:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i;
            VlWide<16>/*503:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellout__i_demux_simple__mst_reqs_o;
            VlWide<3>/*85:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp;
            VlWide<3>/*88:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_d;
            VlWide<3>/*88:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_q;
            VlWide<3>/*82:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_d;
            VlWide<3>/*82:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_q;
            VlWide<4>/*119:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_in;
            VlWide<4>/*119:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_out;
            VlWide<3>/*64:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out;
            QData/*48:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__arb_req;
            VlWide<8>/*239:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n;
            VlWide<8>/*239:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q;
            VlWide<4>/*119:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT____Vlvbound_h686024a9__0;
            VlWide<3>/*95:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_n;
            VlWide<3>/*95:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT____Vlvbound_h8d63de30__0;
            VlWide<5>/*129:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_n;
            VlWide<5>/*129:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q;
            VlWide<3>/*64:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT____Vlvbound_he889ff69__0;
            QData/*54:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q;
            VlWide<49>/*1538:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__reg2hw;
            VlWide<24>/*767:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d;
            VlWide<24>/*767:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__0;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__1;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__2;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__3;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__4;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__5;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__6;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__7;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__8;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__9;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__10;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__11;
        };
        struct {
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__12;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__13;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__14;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__15;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__16;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__17;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__18;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__19;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__20;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__21;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__22;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__23;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__24;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__25;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__26;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__27;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__28;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__29;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__30;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT____Vlvbound_h192e1730__31;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__reg_rdata_next;
            QData/*51:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__addr_hit;
            VlWide<19>/*590:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__in_req;
            VlWide<74>/*2363:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o;
            VlWide<53>/*1671:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__in_req;
            VlWide<88>/*2815:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT____Vcellout__gen_xbar__DOT__i_stream_xbar__data_o;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__arb;
            VlWide<3>/*92:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__arb;
            VlWide<8>/*244:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux;
            VlWide<8>/*244:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q;
            VlWide<3>/*69:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_demux_snitch;
            VlWide<3>/*69:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__snax_resp;
            VlWide<5>/*129:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__snitch_dreq_d;
            VlWide<3>/*66:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp;
        };
        struct {
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__inst_addr_o;
            VlWide<68>/*2175:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__fpu_trace;
            VlWide<14>/*447:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__fpu_sequencer_trace;
            VlWide<5>/*133:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i;
            VlWide<9>/*259:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__cycle;
            VlWide<58>/*1855:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__unnamedblk2__DOT__extras_snitch;
            VlWide<68>/*2175:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__unnamedblk2__DOT__extras_fpu;
            VlWide<14>/*447:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__unnamedblk2__DOT__extras_fpu_seq_out;
            QData/*32:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_paddr;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cycle_q;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__instret_q;
            QData/*32:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext;
            QData/*32:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opa;
            QData/*32:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opb;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__ld_result;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__data_qdata;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__shifted_data;
            QData/*41:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte_q;
            QData/*41:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte_d;
            QData/*41:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte;
            QData/*41:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__pte_q;
            QData/*41:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__pte_d;
            QData/*41:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__pte;
            VlWide<4>/*127:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o;
            VlWide<8>/*255:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_d;
            VlWide<8>/*255:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q;
            VlWide<5>/*129:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d;
            VlWide<5>/*129:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q;
            VlWide<16>/*489:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_d;
            VlWide<16>/*489:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q;
            VlWide<5>/*139:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_d;
            VlWide<5>/*139:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q;
            VlWide<14>/*419:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i;
            VlWide<16>/*489:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes;
            VlWide<3>/*64:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o;
            VlWide<9>/*259:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n;
            VlWide<9>/*259:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q;
            VlWide<3>/*64:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h28b547a6__0;
            VlWide<56>/*1791:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__axi_dma_perf_o;
            VlWide<8>/*244:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux;
            VlWide<8>/*244:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q;
            VlWide<3>/*69:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_demux_snitch;
            VlWide<3>/*69:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__snax_resp;
            VlWide<5>/*129:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__snitch_dreq_d;
            VlWide<3>/*66:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__inst_addr_o;
            VlWide<68>/*2175:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__fpu_trace;
            VlWide<14>/*447:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__fpu_sequencer_trace;
            VlWide<5>/*133:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i;
            VlWide<9>/*259:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__cycle;
            VlWide<58>/*1855:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__unnamedblk2__DOT__extras_snitch;
            VlWide<68>/*2175:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__unnamedblk2__DOT__extras_fpu;
            VlWide<14>/*447:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__unnamedblk2__DOT__extras_fpu_seq_out;
            QData/*32:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_paddr;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cycle_q;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__instret_q;
            QData/*32:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext;
            QData/*32:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opa;
            QData/*32:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opb;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__ld_result;
        };
        struct {
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__data_qdata;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__shifted_data;
            QData/*41:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte_q;
            QData/*41:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte_d;
            QData/*41:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_itlb__DOT__i_snitch_l0_tlb_inst__DOT__pte;
            QData/*41:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__pte_q;
            QData/*41:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__pte_d;
            QData/*41:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__pte;
            VlWide<4>/*127:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_q__dst_data_o;
            VlWide<8>/*255:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_d;
            VlWide<8>/*255:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q;
            VlWide<5>/*129:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d;
            VlWide<5>/*129:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q;
            VlWide<16>/*489:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_d;
            VlWide<16>/*489:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__mem_q;
            VlWide<5>/*139:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_d;
            VlWide<5>/*139:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q;
            VlWide<14>/*419:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i;
            VlWide<16>/*489:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes;
            VlWide<3>/*64:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o;
            VlWide<9>/*259:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n;
            VlWide<9>/*259:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q;
            VlWide<3>/*64:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h28b547a6__0;
            VlWide<5>/*159:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__burst_req;
            VlWide<10>/*303:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d;
            VlWide<10>/*303:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q;
            VlWide<3>/*69:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__acc_pdata_spill;
            VlWide<5>/*159:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__burst_req;
            VlWide<3>/*87:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__write_req;
            VlWide<3>/*84:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__read_req;
            VlWide<15>/*479:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n;
            VlWide<15>/*479:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q;
            VlWide<5>/*159:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT____Vlvbound_h8d24a41a__0;
            VlWide<7>/*215:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d;
            VlWide<7>/*215:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q;
            VlWide<3>/*66:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_ar_req;
            VlWide<3>/*66:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__current_aw_req;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__w_strb;
            VlWide<7>/*200:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_n;
            VlWide<7>/*200:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q;
            VlWide<3>/*66:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT____Vlvbound_he35985f4__0;
            VlWide<7>/*200:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_n;
            VlWide<7>/*200:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q;
            VlWide<3>/*66:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT____Vlvbound_he35985f4__0;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__read_aligned_in_mask;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__in_mask;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_full;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_push;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__out_mask;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_empty;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__buffer_pop;
            VlWide<10>/*303:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__twod_req_current;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__num_bursts_d;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__num_bursts_q;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__src_address_d;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__src_address_q;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__dst_address_d;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__dst_address_q;
            VlWide<29>/*911:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n;
            VlWide<29>/*911:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q;
            VlWide<10>/*303:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT____Vlvbound_h56d43ee9__0;
            VlWide<56>/*1791:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_d;
            VlWide<56>/*1791:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_perf_q;
            QData/*54:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events;
        };
        struct {
            VlWide<3>/*69:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q;
            VlWide<3>/*69:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q;
            VlWide<3>/*95:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__inst_addr;
            VlWide<9>/*261:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__acc_req_sfu;
            VlWide<5>/*129:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__ptw_req;
            VlWide<3>/*66:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__ptw_rsp;
            VlWide<3>/*95:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__early_addr;
            QData/*49:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_req;
            QData/*49:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__refill_req;
            VlWide<3>/*95:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__bypass_addr;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__i_handler__out_req_addr_o;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes;
            VlWide<3>/*77:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_rtag;
            QData/*38:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wtag;
            VlWide<9>/*258:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__data_d;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__addr_q;
            QData/*36:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__required_tag;
            QData/*38:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT____Vcellout__i_tc_sram__rdata_o;
            QData/*38:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__rdata_q;
            QData/*38:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__rdata_d;
            QData/*38:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h3bf5e23f__0;
            QData/*38:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT____Vcellout__i_tc_sram__rdata_o;
            QData/*38:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__rdata_q;
            QData/*38:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__rdata_d;
            QData/*38:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h3bf5e23f__0;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pop_addr;
            VlWide<11>/*351:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag;
            QData/*48:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_addr_q;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_addr_d;
            QData/*48:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__out_req;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__offset;
            VlWide<11>/*351:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag;
            QData/*48:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_addr_q;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_addr_d;
            QData/*48:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__out_req;
            QData/*47:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__offset;
            QData/*37:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__oup;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_multiplier__DOT__result_q;
            VlWide<7>/*223:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i;
            VlWide<6>/*167:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes;
            QData/*41:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__pte_d;
            QData/*41:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__pte_q;
            VlWide<3>/*64:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT____Vcellout__i_isochronous_spill_register_p__dst_data_o;
            VlWide<8>/*255:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_d;
            VlWide<8>/*255:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__mem_q;
            VlWide<5>/*129:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d;
            VlWide<5>/*129:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q;
            VlWide<49>/*1551:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o;
            VlWide<32>/*1023:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__data_buffer_0;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__data_buffer_1;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__data_buffer_2;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__data_buffer_3;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__data_buffer_4;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__data_buffer_5;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__data_buffer_6;
            QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__data_buffer_7;
            VlWide<8>/*251:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__slv_req;
            VlWide<8>/*251:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__mst_req;
            VlWide<3>/*85:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__slv_resp;
            VlWide<3>/*85:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__mst_resp;
            VlWide<3>/*88:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q;
        };
        struct {
            VlWide<3>/*88:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q;
            VlWide<3>/*74:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q;
            VlWide<3>/*74:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q;
            VlWide<3>/*82:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q;
            VlWide<3>/*82:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q;
            VlWide<3>/*72:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q;
            VlWide<3>/*72:0*/ testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q;
            VlWide<8>/*251:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req;
            VlWide<3>/*85:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp;
            VlWide<6>/*178:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__lite_req;
            VlWide<3>/*72:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__lite_resp;
            VlWide<8>/*251:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req;
            VlWide<8>/*251:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req;
            VlWide<3>/*85:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp;
            VlWide<3>/*85:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp;
            VlWide<3>/*88:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o;
            VlWide<3>/*82:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_o;
            VlWide<3>/*85:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut;
            VlWide<6>/*171:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i;
            VlWide<16>/*503:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellout__i_demux_simple__mst_reqs_o;
            VlWide<3>/*85:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp;
            VlWide<3>/*88:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_d;
            VlWide<3>/*88:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_q;
            VlWide<3>/*82:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_d;
            VlWide<3>/*82:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_q;
            VlWide<6>/*178:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__axi_req;
            VlWide<3>/*72:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__axi_resp;
            VlWide<4>/*121:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__reg_req;
            VlWide<4>/*119:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out;
            QData/*47:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_out;
            VlWide<3>/*64:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT____Vcellout__i_fifo_read_resp__data_o;
            VlWide<8>/*239:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n;
            VlWide<8>/*239:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q;
            VlWide<4>/*119:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT____Vlvbound_h686024a9__0;
            VlWide<3>/*95:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_n;
            VlWide<3>/*95:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q;
            QData/*47:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT____Vlvbound_h8d63de30__0;
            VlWide<5>/*129:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_n;
            VlWide<5>/*129:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q;
            VlWide<3>/*64:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT____Vlvbound_he889ff69__0;
            QData/*48:0*/ testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes;
            QData/*63:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_data_o;
            QData/*47:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_addr;
            QData/*47:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_addr;
            QData/*63:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_data;
            QData/*47:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_d;
            QData/*47:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q;
            QData/*63:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d;
            QData/*63:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q;
            QData/*63:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d;
            QData/*63:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q;
            QData/*63:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d;
            QData/*63:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q;
            QData/*32:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_sum;
            QData/*32:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_a;
            QData/*32:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_b;
            QData/*45:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr;
            QData/*45:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_addr;
            VlWide<3>/*93:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_inp;
            VlWide<3>/*93:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_wifq_exists_inp;
            VlWide<3>/*93:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__wifq_exists_inp;
            VlWide<3>/*72:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r;
            VlWide<3>/*87:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_aw;
            VlWide<3>/*87:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw;
        };
        struct {
            VlWide<3>/*72:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o;
            QData/*46:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__oup_data_o;
            VlWide<4>/*97:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_d;
            VlWide<4>/*97:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q;
            QData/*46:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits;
            QData/*46:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits;
            QData/*48:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h10205790__0;
            QData/*48:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h3ac2158c__0;
            VlWide<3>/*87:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_n;
            VlWide<3>/*87:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q;
            VlWide<3>/*87:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT____Vlvbound_h1f63c8d4__0;
            VlWide<3>/*72:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q;
            VlWide<3>/*72:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q;
            VlWide<23>/*735:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d;
            VlWide<23>/*735:0*/ testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q;
            VlWide<24>/*753:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__slv_req;
            VlWide<24>/*753:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__mst_req;
            VlWide<17>/*531:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__slv_resp;
            VlWide<17>/*531:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp;
            VlWide<3>/*87:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q;
            VlWide<3>/*87:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q;
            VlWide<19>/*578:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q;
            VlWide<19>/*578:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q;
            VlWide<3>/*81:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q;
            VlWide<3>/*81:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q;
            VlWide<17>/*519:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q;
            VlWide<17>/*519:0*/ testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q;
            VlWide<24>/*753:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req;
            VlWide<17>/*531:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp;
            VlWide<22>/*682:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__lite_req;
            VlWide<17>/*520:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__lite_resp;
            VlWide<24>/*753:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req;
            VlWide<24>/*753:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req;
            VlWide<17>/*531:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_resp;
            VlWide<17>/*531:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp;
            VlWide<3>/*87:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o;
            VlWide<3>/*81:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_o;
            VlWide<17>/*531:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut;
            VlWide<34>/*1063:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i;
            VlWide<48>/*1507:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellout__i_demux_simple__mst_reqs_o;
            VlWide<17>/*531:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp;
            VlWide<3>/*87:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_d;
            VlWide<3>/*87:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_q;
            VlWide<3>/*81:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_d;
            VlWide<3>/*81:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_q;
            VlWide<22>/*682:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__axi_req;
            VlWide<17>/*520:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__axi_resp;
            VlWide<20>/*625:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__reg_req;
            VlWide<20>/*623:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out;
            QData/*47:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_fifo_out;
            VlWide<17>/*512:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__read_resp_fifo_out;
            VlWide<39>/*1247:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n;
            VlWide<39>/*1247:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q;
            VlWide<20>/*623:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT____Vlvbound_h678ceac5__0;
            VlWide<3>/*95:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_n;
            VlWide<3>/*95:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q;
            QData/*47:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT____Vlvbound_h8d63de30__0;
            VlWide<33>/*1025:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_n;
            VlWide<33>/*1025:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__mem_q;
            VlWide<17>/*512:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT____Vlvbound_h93b142e8__0;
            QData/*48:0*/ testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes;
            QData/*47:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_aw_addr;
            QData/*47:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_ar_addr;
            QData/*63:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_strb;
        };
        struct {
            QData/*47:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_d;
            QData/*47:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__addr_q;
            QData/*63:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_d;
            QData/*63:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q;
            QData/*32:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_sum;
            QData/*32:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_a;
            QData/*32:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_b;
            QData/*45:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_push_addr;
            QData/*45:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_clr_addr;
            VlWide<3>/*93:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__ar_wifq_exists_inp;
            VlWide<3>/*93:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__aw_wifq_exists_inp;
            VlWide<17>/*519:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r;
            VlWide<3>/*86:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_aw;
            VlWide<3>/*86:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__mst_aw;
            VlWide<17>/*519:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_r_reg__data_o;
            QData/*46:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__oup_data_o;
            VlWide<4>/*97:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_d;
            VlWide<4>/*97:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__linked_data_q;
            QData/*46:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__0__KET____DOT__exists_match_bits;
            QData/*46:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT__gen_lookup__BRA__1__KET____DOT__exists_match_bits;
            QData/*48:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_h10205790__0;
            QData/*48:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_write_in_flight_queue__DOT____Vlvbound_he88550f3__0;
            VlWide<3>/*93:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_wifq_exists_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes;
            VlWide<3>/*86:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_n;
            VlWide<3>/*86:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q;
            VlWide<3>/*86:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT____Vlvbound_he016f3ff__0;
            VlWide<17>/*519:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_data_q;
            VlWide<17>/*519:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_data_q;
            VlWide<12>/*367:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d;
            VlWide<12>/*367:0*/ testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q;
            QData/*47:0*/ __Vfunc_range_check__21__base;
            QData/*47:0*/ __Vfunc_range_check__21__mask;
            QData/*47:0*/ __Vfunc_range_check__21__address;
            QData/*47:0*/ __Vfunc_range_check__24__base;
            QData/*47:0*/ __Vfunc_range_check__24__mask;
            QData/*47:0*/ __Vfunc_range_check__24__address;
            QData/*47:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v2;
            QData/*47:0*/ __Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v8;
            VlWide<17>/*531:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o__0;
            VlWide<3>/*85:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut__0;
            VlWide<16>/*489:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
            VlWide<16>/*489:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
            VlWide<6>/*167:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
            VlWide<3>/*85:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut__0;
            VlWide<17>/*531:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
        };
        struct {
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__0;
            VlWide<9>/*263:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
            VlWide<8>/*245:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
            VlWide<9>/*263:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
            VlWide<8>/*245:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
            VlWide<9>/*263:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
            VlWide<8>/*245:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
            VlWide<9>/*266:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
            VlWide<8>/*248:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
            VlWide<9>/*266:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
            VlWide<8>/*248:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
            VlWide<9>/*266:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
            VlWide<8>/*248:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes__0;
            VlWide<17>/*527:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__slv_resp_cut__0;
            VlWide<17>/*527:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__slv_resp_cut__0;
            VlWide<17>/*527:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__slv_resp_cut__0;
            VlWide<3>/*81:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__slv_resp_cut__0;
            VlWide<3>/*81:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__slv_resp_cut__0;
            VlWide<3>/*81:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__slv_resp_cut__0;
            VlWide<17>/*531:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_axi_to_mem_dma__axi_resp_o__1;
            VlWide<3>/*85:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut__1;
            VlWide<16>/*489:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
            VlWide<16>/*489:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
            VlWide<6>/*167:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
            VlWide<3>/*85:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut__1;
            VlWide<17>/*531:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__0__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__1__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__2__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__3__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__4__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__5__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__6__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__7__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__8__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__9__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__10__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__11__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__12__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__13__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__14__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__15__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__16__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__17__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__18__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__19__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__20__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__21__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__22__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__23__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__24__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__25__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
        };
        struct {
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__26__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__27__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__28__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__29__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__30__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<86>/*2727:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_xbar__DOT__i_stream_xbar__DOT__gen_outs__BRA__31__KET____DOT__i_rr_arb_tree____PVT__gen_arbiter__DOT__data_nodes__1;
            VlWide<9>/*263:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
            VlWide<8>/*245:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
            VlWide<9>/*263:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
            VlWide<8>/*245:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
            VlWide<9>/*263:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
            VlWide<8>/*245:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
            VlWide<9>/*266:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
            VlWide<8>/*248:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
            VlWide<9>/*266:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
            VlWide<8>/*248:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
            VlWide<9>/*266:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
            VlWide<8>/*248:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux____PVT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes__1;
            VlWide<17>/*527:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__slv_resp_cut__1;
            VlWide<17>/*527:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__slv_resp_cut__1;
            VlWide<17>/*527:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__slv_resp_cut__1;
            VlWide<3>/*81:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux____PVT__slv_resp_cut__1;
            VlWide<3>/*81:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux____PVT__slv_resp_cut__1;
            VlWide<3>/*81:0*/ __Vtrigprevexpr___TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_cluster_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux____PVT__slv_resp_cut__1;
            VlUnpacked<CData/*7:0*/, 2> testharness__DOT__unnamedblk1__DOT__msip_ret;
            VlUnpacked<VlWide<8>/*255:0*/, 128> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram;
            VlUnpacked<VlWide<8>/*255:0*/, 128> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram;
            VlUnpacked<QData/*38:0*/, 128> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram;
            VlUnpacked<QData/*38:0*/, 128> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram;
            VlUnpacked<QData/*52:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q;
            VlUnpacked<VlWide<16>/*511:0*/, 8> testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__ram_ext__DOT__Memory;
            VlUnpacked<VlWide<16>/*511:0*/, 8> testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ram_ext__DOT__Memory;
            VlUnpacked<CData/*7:0*/, 8> testharness__DOT__i_mem__DOT__i_tb_memory_regbus__DOT__unnamedblk1__DOT__data;
            VlUnpacked<CData/*0:0*/, 8> testharness__DOT__i_mem__DOT__i_tb_memory_regbus__DOT__unnamedblk1__DOT__strb;
            VlUnpacked<CData/*7:0*/, 8> testharness__DOT__i_mem__DOT__i_tb_memory_regbus__DOT__unnamedblk3__DOT__data;
            VlUnpacked<CData/*7:0*/, 64> testharness__DOT__i_dma__DOT__i_tb_memory_regbus__DOT__unnamedblk1__DOT__data;
            VlUnpacked<CData/*0:0*/, 64> testharness__DOT__i_dma__DOT__i_tb_memory_regbus__DOT__unnamedblk1__DOT__strb;
            VlUnpacked<CData/*7:0*/, 64> testharness__DOT__i_dma__DOT__i_tb_memory_regbus__DOT__unnamedblk3__DOT__data;
            VlUnpacked<CData/*7:0*/, 8> __Vtask_testharness__DOT__i_mem__DOT__i_tb_memory_regbus__DOT__tb_memory_read__Vdpioc2__30__data;
            VlUnpacked<CData/*7:0*/, 64> __Vtask_testharness__DOT__i_dma__DOT__i_tb_memory_regbus__DOT__tb_memory_read__Vdpioc2__36__data;
            VlUnpacked<CData/*0:0*/, 624> __Vm_traceActivity;
        };
    };
    std::string testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__fn;
    std::string testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__unnamedblk2__DOT__trace_entry;
    std::string testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__fn;
    std::string testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__unnamedblk2__DOT__trace_entry;
    VlTriggerVec<595> __VstlTriggered;
    VlTriggerVec<596> __VactTriggered;
    VlTriggerVec<596> __VnbaTriggered;

    // INTERNAL VARIABLES
    Vtestharness__Syms* const vlSymsp;

    // PARAMETERS
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__NumIntOutstandingLoads = {{
        0x00000001U, 0x00000001U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__NumIntOutstandingMem = {{
        0x00000004U, 0x00000004U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__NumFPOutstandingLoads = {{
        0x00000004U, 0x00000004U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__NumFPOutstandingMem = {{
        0x00000004U, 0x00000004U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__NumDTLBEntries = {{
        0x00000001U, 0x00000001U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__NumITLBEntries = {{
        0x00000001U, 0x00000001U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__NumSequencerInstr = {{
        0x00000010U, 0x00000010U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__NumSsrs = {{
        0x00000001U, 0x00000001U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__SsrMuxRespDepth = {{
        0x00000004U, 0x00000004U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__SnaxNarrowTcdmPorts = {{
        0x00000010U, 0x00000000U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__SnaxWideTcdmPorts = {{
        0x00000000U, 0x00000000U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 1> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ICacheLineWidth = {{
        0x00000100U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 1> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ICacheLineCount = {{
        0x00000080U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 1> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__ICacheSets = {{
        0x00000002U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__SnaxNarrowTcdmPorts = {{
        0x00000010U, 0x00000000U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__SnaxWideTcdmPorts = {{
        0x00000000U, 0x00000000U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 1> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__SnaxNarrowStartIdx = {{
        0x00000000U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 1> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__SnaxNarrowEndIdx = {{
        0x00000000U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 1> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__SnaxWideStartIdx = {{
        0x00000000U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 1> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__SnaxWideEndIdx = {{
        0x00000000U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__NumIntOutstandingLoads = {{
        0x00000001U, 0x00000001U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__NumIntOutstandingMem = {{
        0x00000004U, 0x00000004U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__NumFPOutstandingLoads = {{
        0x00000004U, 0x00000004U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__NumFPOutstandingMem = {{
        0x00000004U, 0x00000004U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__NumDTLBEntries = {{
        0x00000001U, 0x00000001U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__NumITLBEntries = {{
        0x00000001U, 0x00000001U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__NumSsrs = {{
        0x00000001U, 0x00000001U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__SsrMuxRespDepth = {{
        0x00000004U, 0x00000004U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__NumSequencerInstr = {{
        0x00000010U, 0x00000010U
    }};
    static constexpr VlUnpacked<IData/*31:0*/, 2> testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__Hive = {{
        0x00000000U, 0x00000000U
    }};

    // CONSTRUCTORS
    Vtestharness___024root(Vtestharness__Syms* symsp, const char* v__name);
    ~Vtestharness___024root();
    VL_UNCOPYABLE(Vtestharness___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
