#ifndef PCIE_ANA_PXP_2L_REG
#define PCIE_ANA_PXP_2L_REG

#define _RG_PXP_2L_CMN_EN 0x0
#define _RG_PXP_2L_JCPLL_IB_EXT_EN 0x4
#define _RG_PXP_2L_JCPLL_LPF_BR 0x8
#define _RG_PXP_2L_JCPLL_LPF_BWC 0xc
#define _RG_PXP_2L_JCPLL_KBAND_KFC 0x10
#define _RG_PXP_2L_JCPLL_MMD_PREDIV_MODE 0x14
#define _RG_PXP_2L_JCPLL_MONCK_EN 0x18
#define _RG_PXP_2L_JCPLL_RST_DLY 0x1c
#define _RG_PXP_2L_JCPLL_SDM_IFM 0x20
#define _RG_PXP_2L_JCPLL_SDM_HREN 0x24
#define _RG_PXP_2L_JCPLL_TCL_CMP_EN 0x28
#define _RG_PXP_2L_JCPLL_VCODIV 0x2c
#define _RG_PXP_2L_JCPLL_VCO_TCLVAR 0x30
#define _RG_PXP_2L_JCPLL_VCO_TCLVAR_VBIAS_EN 0x34
#define _RG_PXP_2L_JCPLL_SSC_EN 0x38
#define _RG_PXP_2L_JCPLL_SSC_DELTA1 0x3c
#define _RG_PXP_2L_JCPLL_SSC_PERIOD 0x40
#define _RG_PXP_2L_JCPLL_VTP_EN 0x44
#define _RG_PXP_2L_JCPLL_VCO_VTP_EN 0x48
#define _RG_PXP_2L_JCPLL_TCL_VTP_EN 0x4c
#define _RG_PXP_2L_JCPLL_TCL_KBAND_VREF 0x50
#define _RG_PXP_2L_750M_SYS_CK_EN 0x54
#define _RG_PXP_2L_TXPLL_CHP_IOFST 0x58
#define _RG_PXP_2L_TXPLL_LPF_BWR 0x5c
#define _RG_PXP_2L_TXPLL_KBAND_DIV 0x60
#define _RG_PXP_2L_TXPLL_POSTDIV_EN 0x64
#define _RG_PXP_2L_TXPLL_PHY_CK2_EN 0x68
#define _RG_PXP_2L_TXPLL_REFIN_DIV 0x6c
#define _RG_PXP_2L_TXPLL_SDM_DI_LS 0x70
#define _RG_PXP_2L_TXPLL_SDM_OUT 0x74
#define _RG_PXP_2L_TXPLL_TCL_AMP_VREF 0x78
#define _RG_PXP_2L_TXPLL_TCL_LPF_BW 0x7c
#define _RG_PXP_2L_TXPLL_VCO_SCAPWR 0x80
#define _RG_PXP_2L_TXPLL_SSC_EN 0x84
#define _RG_PXP_2L_TXPLL_SSC_DELTA1 0x88
#define _RG_PXP_2L_TXPLL_SSC_PERIOD 0x8c
#define _RG_PXP_2L_TXPLL_VTP_EN 0x90
#define _RG_PXP_2L_TXPLL_VCO_VTP_EN 0x94
#define _RG_PXP_2L_TXPLL_TCL_VTP_EN 0x98
#define _RG_PXP_2L_TXPLL_TCL_KBAND_VREF 0x9c
#define _RG_PXP_2L_TXPLL_POSTDIV_D256_EN 0xa0
#define _RG_PCIE_CLKTX0_FORCE_OUT1 0xa4
#define _RG_PCIE_CLKTX1_OFFSET 0xa8
#define _RG_PXP_2L_PCIE_CLKTX1_IMP_SEL 0xac
#define _RG_PXP_2L_PLL_CMN_RESERVE0 0xb0
#define _RG_PXP_2L_TDC_RXCK_SEL 0xb4
#define _RGS_PXP_2L_JCPLL_KBAND_CODE 0xb8
#define _RG_PXP_2L_TX0_SER_LOADSEL 0xbc
#define _RG_PXP_2L_TX0_CKMON_SEL 0xc0
#define _RG_PXP_2L_TX0_FIR_CHGPLR_C1 0xc4
#define _RG_PXP_2L_TX0_TXLBRX_EN 0xc8
#define _RG_PXP_2L_TX0_CKLDO_EN 0xcc
#define _RG_PXP_2L_TX0_MULTLANE_EN 0xd0
#define _RG_PXP_2L_TX0_AUTOZERO_EN 0xd4
#define _RG_PXP_2L_TX1_SER_LOADSEL 0xd8
#define _RG_PXP_2L_TX1_CKMON_SEL 0xdc
#define _RG_PXP_2L_TX1_FIR_CHGPLR_C1 0xe0
#define _RG_PXP_2L_TX1_TXLBRX_EN 0xe4
#define _RG_PXP_2L_TX1_CKLDO_EN 0xe8
#define _RG_PXP_2L_TX1_MULTLANE_EN 0xec
#define _RG_PXP_2L_TX1_AUTOZERO_EN 0xf0
#define _RG_PXP_2L_RX0_BUSBIT_SEL 0xf4
#define _RG_PXP_2L_RX0_MPXSEL 0xf8
#define _RG_PXP_2L_RX0_REV_0 0xfc
#define _RG_PXP_2L_RX0_PHYCK_DIV 0x100
#define _RG_PXP_2L_CDR0_PD_PICAL_CKD8_INV 0x104
#define _RG_PXP_2L_CDR0_LPF_BOT_LIM 0x108
#define _RG_PXP_2L_CDR0_LPF_KP_GAIN 0x10c
#define _RG_PXP_2L_CDR0_LPF_RATIO 0x110
#define _RG_PXP_2L_CDR0_LPF_SNAPSHOT 0x114
#define _RG_PXP_2L_CDR0_LPF_SETVALUE 0x118
#define _RG_PXP_2L_CDR0_PR_INJ_MODE 0x11c
#define _RG_PXP_2L_CDR0_PR_BETA_DAC 0x120
#define _RG_PXP_2L_CDR0_PR_VREG_IBAND_VAL 0x124
#define _RG_PXP_2L_CDR0_PR_CKREF_DIV 0x128
#define _RG_PXP_2L_CDR0_PR_MONCK_EN 0x12c
#define _RG_PXP_2L_CDR0_PR_COR_HBW_EN 0x130
#define _RG_PXP_2L_CDR0_PR_MONPI_EN 0x134
#define _RG_PXP_2L_CDR0_PR_BUF_IN_SR 0x138
#define _RG_PXP_2L_RX0_DAC_MON 0x13c
#define _RG_PXP_2L_RX0_SIGDET_DCTEST_EN 0x140
#define _RG_PXP_2L_RX0_SIGDET_VTH_SEL 0x144
#define _RG_PXP_2L_RX0_FE_VB_EQ2_EN 0x148
#define _RG_PXP_2L_RX0_OSCAL_CK_INV 0x14c
#define _RG_PXP_2L_RX0_OSCAL_FORCE 0x150
#define _RG_PXP_2L_RX0_OSCAL_OPTION 0x154
#define _RG_PXP_2L_RX0_OSCAL_CTLE1IOS 0x158
#define _RG_PXP_2L_RX0_OSCAL_VGA1VOS 0x15c
#define _RG_PXP_2L_AEQ0_CK_INV 0x160
#define _RG_PXP_2L_AEQ0_FR2HR_MODE 0x164
#define _RG_PXP_2L_AEQ0_FLAG_TXFIR_REQ_UPDATE 0x168
#define _RG_PXP_2L_AEQ0_OPTION 0x16c
#define _RG_PXP_2L_AEQ0_CFORCE 0x170
#define _RG_PXP_2L_AEQ0_CTLE_MAX 0x174
#define _RG_PXP_2L_RX0_FE_PEAKING_CTRL_MSB 0x178
#define _RG_PXP_2L_RX0_DAC_D0_BYPASS_AEQ 0x17c
#define _RG_PXP_2L_RX0_DAC_EYE_BYPASS_AEQ 0x180
#define _RG_PXP_2L_RX0_DAC_ERR1 0x184
#define _RG_PXP_2L_AEQ0_CP1_WNDW 0x188
#define _RG_PXP_2L_AEQ0_DFETP3_WNDW 0x18c
#define _RG_PXP_2L_AEQ0_DFETP7_WNDW 0x190
#define _RGS_PXP_RX0_OSCAL_FE_VOS 0x194
#define _RGS_PXP_2L_RX0_OSCAL_CTLE2IOS 0x198
#define _RGS_PXP_2L_RX0_OSCAL_VGA2IOS 0x19c
#define _RGS_PXP_AEQ0_CTLE 0x1a0
#define _RGS_PXP_AEQ0_D1_OS 0x1a4
#define _RGS_PXP_AEQ0_ERR0_OS 0x1a8
#define _RG_PXP_2L_RX1_BUSBIT_SEL 0x1ac
#define _RG_PXP_2L_RX1_MPXSEL 0x1b0
#define _RG_PXP_2L_RX1_REV_0 0x1b4
#define _RG_PXP_2L_RX1_PHYCK_DIV 0x1b8
#define _RG_PXP_2L_CDR1_PD_PICAL_CKD8_INV 0x1bc
#define _RG_PXP_2L_CDR1_LPF_BOT_LIM 0x1c0
#define _RG_PXP_2L_CDR1_LPF_KP_GAIN 0x1c4
#define _RG_PXP_2L_CDR1_LPF_RATIO 0x1c8
#define _RG_PXP_2L_CDR1_LPF_SNAPSHOT 0x1cc
#define _RG_PXP_2L_CDR1_LPF_SETVALUE 0x1d0
#define _RG_PXP_2L_CDR1_PR_INJ_MODE 0x1d4
#define _RG_PXP_2L_CDR1_PR_BETA_DAC 0x1d8
#define _RG_PXP_2L_CDR1_PR_VREG_IBAND_VAL 0x1dc
#define _RG_PXP_2L_CDR1_PR_CKREF_DIV 0x1e0
#define _RG_PXP_2L_CDR1_PR_MONCK_EN 0x1e4
#define _RG_PXP_2L_CDR1_PR_COR_HBW_EN 0x1e8
#define _RG_PXP_2L_CDR1_PR_MONPI_EN 0x1ec
#define _RG_PXP_2L_CDR1_PR_BUF_IN_SR 0x1f0
#define _RG_PXP_2L_RX1_DAC_RANGE_EYE 0x1f4
#define _RG_PXP_2L_RX1_SIGDET_NOVTH 0x1f8
#define _RG_PXP_2L_RX1_FE_50OHMS_SEL 0x1fc
#define _RG_PXP_2L_RX1_FE_VB_EQ1_EN 0x200
#define _RG_PXP_2L_RX1_FE_VCM_SEL 0x204
#define _RG_PXP_2L_RX1_OSCAL_WATCH_WNDW 0x208
#define _RG_PXP_2L_RX1_OSCAL_COMPOS 0x20c
#define _RG_PXP_2L_RX1_OSCAL_LVSHOS 0x210
#define _RG_PXP_2L_RX1_OSCAL_VGA1IOS 0x214
#define _RG_PXP_2L_AEQ1_CK_INV 0x218
#define _RG_PXP_2L_AEQ1_WATCH_WNDW 0x21c
#define _RG_PXP_2L_AEQ1_FLAG_TXFIR_REQ_RDY 0x220
#define _RG_PXP_2L_AEQ1_OPTION 0x224
#define _RG_PXP_2L_AEQ1_CFORCE 0x228
#define _RG_PXP_2L_AEQ1_CTLE_ERR_TYPE 0x22c
#define _RG_PXP_2L_AEQ1_CTLE_STTL 0x230
#define _RG_PXP_2L_RX1_FE_PEAKING_CTRL_LSB 0x234
#define _RG_PXP_2L_RX1_DAC_D1_BYPASS_AEQ 0x238
#define _RG_PXP_2L_RX1_DAC_ERR0_BYPASS_AEQ 0x23c
#define _RG_PXP_2L_AEQ1_CM1_WNDW 0x240
#define _RG_PXP_2L_AEQ1_VGA_WNDW 0x244
#define _RG_PXP_2L_AEQ1_DFETP4_WNDW 0x248
#define _RG_PXP_2L_AEQ1_TRN_DFENUM 0x24c
#define _RGS_PXP_RX1_OSCAL_FE_VOS 0x250
#define _RGS_PXP_2L_RX1_OSCAL_CTLE2IOS 0x254
#define _RGS_PXP_2L_RX1_OSCAL_VGA2IOS 0x258
#define _RGS_PXP_AEQ1_CTLE 0x25c
#define _RGS_PXP_AEQ1_SAOSC_EN 0x260
#define _RGS_PXP_AEQ1_E1_OS 0x264
#endif