-- generated by newgenasym Tue Apr 21 15:58:55 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity mjd31cg is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC);
end mjd31cg;
