/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [12:0] _02_;
  wire [14:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [15:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_26z;
  wire [19:0] celloutsig_0_27z;
  wire [6:0] celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [13:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [7:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire [11:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_1z ? celloutsig_1_5z[0] : celloutsig_1_0z;
  assign celloutsig_0_35z = !(celloutsig_0_24z ? celloutsig_0_6z : celloutsig_0_3z);
  assign celloutsig_0_6z = ~(in_data[46] | celloutsig_0_4z);
  assign celloutsig_1_1z = ~(in_data[155] | in_data[163]);
  assign celloutsig_0_14z = ~(celloutsig_0_4z | celloutsig_0_11z[6]);
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_0_25z = ~celloutsig_0_15z[8];
  assign celloutsig_1_11z = celloutsig_1_9z ^ celloutsig_1_8z[7];
  assign celloutsig_1_9z = ~(celloutsig_1_5z[2] ^ celloutsig_1_6z);
  reg [12:0] _13_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _13_ <= 13'h0000;
    else _13_ <= { in_data[23:20], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z };
  assign { _02_[12:5], _00_, _02_[3:0] } = _13_;
  reg [14:0] _14_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _14_ <= 15'h0000;
    else _14_ <= { celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_19z };
  assign { _01_[3:1], _03_[11:0] } = _14_;
  assign celloutsig_0_29z = celloutsig_0_26z[6:0] / { 1'h1, _03_[5:4], celloutsig_0_9z };
  assign celloutsig_0_3z = { in_data[82:77], celloutsig_0_0z } === { in_data[45:43], celloutsig_0_1z };
  assign celloutsig_0_16z = celloutsig_0_2z[3:1] === { celloutsig_0_13z[1:0], celloutsig_0_3z };
  assign celloutsig_0_18z = { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_14z } === { celloutsig_0_11z[8:4], celloutsig_0_15z };
  assign celloutsig_0_24z = celloutsig_0_12z[11:6] === { celloutsig_0_1z[1], celloutsig_0_23z };
  assign celloutsig_0_40z = { celloutsig_0_15z[6:0], celloutsig_0_6z } >= { celloutsig_0_34z[2:0], celloutsig_0_20z };
  assign celloutsig_0_76z = ! { celloutsig_0_40z, celloutsig_0_29z, celloutsig_0_43z, celloutsig_0_55z };
  assign celloutsig_1_6z = ! { celloutsig_1_5z[1], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_18z = ! celloutsig_1_8z[12:4];
  assign celloutsig_0_19z = celloutsig_0_17z[9:0] || { _02_[11:5], _00_, _02_[3], celloutsig_0_8z };
  assign celloutsig_1_10z = { celloutsig_1_8z[7:6], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z } < { celloutsig_1_8z[8:4], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_42z = { celloutsig_0_37z[11:5], celloutsig_0_24z } % { 1'h1, celloutsig_0_27z[7:1] };
  assign celloutsig_1_17z = { celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_11z } % { 1'h1, celloutsig_1_8z[9:2] };
  assign celloutsig_0_15z = { in_data[28:15], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_12z[13:1], celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_2z = { in_data[27:20], celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[32:22], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[69:61] != in_data[30:22];
  assign celloutsig_0_31z = celloutsig_0_9z != { in_data[45:44], celloutsig_0_16z, celloutsig_0_24z };
  assign celloutsig_0_11z = ~ { _02_[1:0], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_37z = { celloutsig_0_3z, celloutsig_0_35z, celloutsig_0_26z } | in_data[43:30];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } | in_data[105:103];
  assign celloutsig_1_19z = celloutsig_1_17z[7:3] | { celloutsig_1_10z, celloutsig_1_18z, celloutsig_1_5z };
  assign celloutsig_0_12z = { celloutsig_0_11z[3], _02_[12:5], _00_, _02_[3:0], celloutsig_0_7z, celloutsig_0_3z } | { _02_[12:5], _00_, _02_[3], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_13z = { in_data[33], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_10z } | { celloutsig_0_2z[6:1], celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[10:7] | in_data[10:7];
  assign celloutsig_0_17z = { in_data[74:66], celloutsig_0_4z, celloutsig_0_4z } | in_data[87:77];
  assign celloutsig_0_23z = { in_data[31:28], celloutsig_0_22z } | { celloutsig_0_9z[2:0], celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_43z = & { celloutsig_0_34z, celloutsig_0_17z[7:5], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_4z = & celloutsig_0_2z[12:7];
  assign celloutsig_0_7z = & { _00_, _02_[6:5] };
  assign celloutsig_0_8z = & { _00_, celloutsig_0_6z, _02_[7:5], celloutsig_0_2z[12:7] };
  assign celloutsig_0_30z = & celloutsig_0_26z[10:7];
  assign celloutsig_0_10z = | { celloutsig_0_9z[3], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_55z = celloutsig_0_16z & _02_[10];
  assign celloutsig_1_4z = celloutsig_1_0z & celloutsig_1_1z;
  assign celloutsig_1_15z = celloutsig_1_4z & celloutsig_1_14z[2];
  assign celloutsig_1_0z = | in_data[165:161];
  assign celloutsig_0_22z = | { celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_8z = { in_data[146:137], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z } >> { in_data[148:138], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_27z = { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_3z } >> { celloutsig_0_12z[13:0], celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_77z = { _00_, _02_[3:1], celloutsig_0_42z } >>> { celloutsig_0_15z[11:6], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_2z[9:6] >>> celloutsig_0_1z;
  assign celloutsig_1_14z = { celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_10z } - { celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_20z = { _02_[8:5], _00_ } - { in_data[73:70], celloutsig_0_14z };
  assign celloutsig_0_26z = { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_25z } - { celloutsig_0_2z[1], celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_20z };
  assign celloutsig_0_34z = { celloutsig_0_26z[4], celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_18z } - { celloutsig_0_11z[1:0], celloutsig_0_30z, celloutsig_0_31z };
  assign celloutsig_1_12z = ~((celloutsig_1_10z & celloutsig_1_1z) | celloutsig_1_0z);
  assign _01_[0] = celloutsig_0_24z;
  assign _02_[4] = _00_;
  assign _03_[14:12] = _01_[3:1];
  assign { out_data[128], out_data[100:96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
