## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Sun Apr 20 23:56:07 India Standard Time 2025
##
vlib work
vlog  Isp.v
vlog  is_tb.v
vlog  "E:/Xilinx/verilog/src/glbl.v"
vsim -t 1ps  -L xilinxcorelib_ver -L unisims_ver  -lib work is_tb_v glbl
do {is_tb_v.udo}
view wave
add wave *
view structure
view signals
run 1000ns
