

================================================================
== Vitis HLS Report for 'cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1'
================================================================
* Date:           Tue May 20 14:34:55 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.622 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       27|       27|  0.270 us|  0.270 us|   26|   26|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_529_1  |       25|       25|         1|          1|          1|    25|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       7|     62|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln529_fu_64_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln529_fu_58_p2  |      icmp|   0|  0|  13|           5|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|          10|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done_int             |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_275  |   9|          2|    5|         10|
    |i_fu_34                 |   9|          2|    5|         10|
    |s_we0_local             |   9|          2|    8|         16|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  36|          8|   19|         38|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_34      |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1|  return value|
|s_address0  |  out|    5|   ap_memory|                                                  s|         array|
|s_ce0       |  out|    1|   ap_memory|                                                  s|         array|
|s_we0       |  out|    8|   ap_memory|                                                  s|         array|
|s_d0        |  out|   64|   ap_memory|                                                  s|         array|
+------------+-----+-----+------------+---------------------------------------------------+--------------+

