# do RISCDCCCLXVII_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/aricneto/intelFPGA/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/aricneto/Documents/risc-dccclxvii {/home/aricneto/Documents/risc-dccclxvii/regfile_64.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:43 on Sep 29,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/aricneto/Documents/risc-dccclxvii" /home/aricneto/Documents/risc-dccclxvii/regfile_64.sv 
# -- Compiling module regfile_64
# 
# Top level modules:
# 	regfile_64
# End time: 21:10:43 on Sep 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.regfile_64
# vsim work.regfile_64 
# Start time: 21:10:48 on Sep 29,2018
# Loading sv_std.std
# Loading work.regfile_64
ls
# RISCDCCCLXVII_run_msim_rtl_verilog.do
# RISCDCCCLXVII_run_msim_rtl_verilog.do.bak
# Waveform.vwf.do
# Waveform.vwf.vt
# modelsim.ini
# msim_transcript
# rtl_work
# vsim.wlf
Waveform.vwf.do
# invalid command name "Waveform.vwf.do"
do Waveform.vwf.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:10 on Sep 29,2018
# vlog -reportprogress 300 -work work Waveform.vwf.vt 
# -- Compiling module regfile_64_vlg_vec_tst
# 
# Top level modules:
# 	regfile_64_vlg_vec_tst
# End time: 21:11:10 on Sep 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:11:10 on Sep 29,2018, Elapsed time: 0:00:22
# Errors: 1, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.regfile_64_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 21:11:10 on Sep 29,2018
# Loading work.regfile_64_vlg_vec_tst
# Loading sv_std.std
# Loading work.regfile_64
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# ** Note: $stop    : Waveform.vwf.vt(58)
#    Time: 1 us  Iteration: 0  Instance: /regfile_64_vlg_vec_tst
# Break in Module regfile_64_vlg_vec_tst at Waveform.vwf.vt line 58
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/aricneto/Documents/riscdcc/simulation/modelsim/wave.do
# End time: 21:13:00 on Sep 29,2018, Elapsed time: 0:01:50
# Errors: 0, Warnings: 11
