{
  "module_name": "tlv320adcx140.h",
  "hash_id": "b903e5497abff98e3d4e838e9ae5c069aac2867b963d7169a3b1f8bea77017f7",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/tlv320adcx140.h",
  "human_readable_source": "\n\n\n\n#ifndef _TLV320ADCX140_H\n#define _TLV320ADCX140_H\n\n#define ADCX140_RATES\t(SNDRV_PCM_RATE_44100 | \\\n\t\t\t SNDRV_PCM_RATE_48000 | \\\n\t\t\t SNDRV_PCM_RATE_96000 | \\\n\t\t\t SNDRV_PCM_RATE_192000)\n\n#define ADCX140_FORMATS\t(SNDRV_PCM_FMTBIT_S16_LE | \\\n\t\t\t SNDRV_PCM_FMTBIT_S20_3LE | \\\n\t\t\t SNDRV_PCM_FMTBIT_S24_3LE | \\\n\t\t\t SNDRV_PCM_FMTBIT_S24_LE | \\\n\t\t\t SNDRV_PCM_FMTBIT_S32_LE)\n\n#define ADCX140_PAGE_SELECT\t0x00\n#define ADCX140_SW_RESET\t0x01\n#define ADCX140_SLEEP_CFG \t0x02\n#define ADCX140_SHDN_CFG\t0x05\n#define ADCX140_ASI_CFG0\t0x07\n#define ADCX140_ASI_CFG1\t0x08\n#define ADCX140_ASI_CFG2\t0x09\n#define ADCX140_ASI_CH1\t\t0x0b\n#define ADCX140_ASI_CH2\t\t0x0c\n#define ADCX140_ASI_CH3\t\t0x0d\n#define ADCX140_ASI_CH4\t\t0x0e\n#define ADCX140_ASI_CH5\t\t0x0f\n#define ADCX140_ASI_CH6\t\t0x10\n#define ADCX140_ASI_CH7\t\t0x11\n#define ADCX140_ASI_CH8\t\t0x12\n#define ADCX140_MST_CFG0\t0x13\n#define ADCX140_MST_CFG1\t0x14\n#define ADCX140_ASI_STS\t\t0x15\n#define ADCX140_CLK_SRC\t\t0x16\n#define ADCX140_PDMCLK_CFG\t0x1f\n#define ADCX140_PDM_CFG\t\t0x20\n#define ADCX140_GPIO_CFG0\t0x21\n#define ADCX140_GPO_CFG0\t0x22\n#define ADCX140_GPO_CFG1\t0x23\n#define ADCX140_GPO_CFG2\t0x24\n#define ADCX140_GPO_CFG3\t0x25\n#define ADCX140_GPO_VAL\t\t0x29\n#define ADCX140_GPIO_MON\t0x2a\n#define ADCX140_GPI_CFG0\t0x2b\n#define ADCX140_GPI_CFG1\t0x2c\n#define ADCX140_GPI_MON\t\t0x2f\n#define ADCX140_INT_CFG\t\t0x32\n#define ADCX140_INT_MASK0\t0x33\n#define ADCX140_INT_LTCH0\t0x36\n#define ADCX140_BIAS_CFG\t0x3b\n#define ADCX140_CH1_CFG0\t0x3c\n#define ADCX140_CH1_CFG1\t0x3d\n#define ADCX140_CH1_CFG2\t0x3e\n#define ADCX140_CH1_CFG3\t0x3f\n#define ADCX140_CH1_CFG4\t0x40\n#define ADCX140_CH2_CFG0\t0x41\n#define ADCX140_CH2_CFG1\t0x42\n#define ADCX140_CH2_CFG2\t0x43\n#define ADCX140_CH2_CFG3\t0x44\n#define ADCX140_CH2_CFG4\t0x45\n#define ADCX140_CH3_CFG0\t0x46\n#define ADCX140_CH3_CFG1\t0x47\n#define ADCX140_CH3_CFG2\t0x48\n#define ADCX140_CH3_CFG3\t0x49\n#define ADCX140_CH3_CFG4 \t0x4a\n#define ADCX140_CH4_CFG0\t0x4b\n#define ADCX140_CH4_CFG1\t0x4c\n#define ADCX140_CH4_CFG2\t0x4d\n#define ADCX140_CH4_CFG3\t0x4e\n#define ADCX140_CH4_CFG4\t0x4f\n#define ADCX140_CH5_CFG2\t0x52\n#define ADCX140_CH5_CFG3\t0x53\n#define ADCX140_CH5_CFG4\t0x54\n#define ADCX140_CH6_CFG2\t0x57\n#define ADCX140_CH6_CFG3\t0x58\n#define ADCX140_CH6_CFG4\t0x59\n#define ADCX140_CH7_CFG2\t0x5c\n#define ADCX140_CH7_CFG3\t0x5d\n#define ADCX140_CH7_CFG4\t0x5e\n#define ADCX140_CH8_CFG2\t0x61\n#define ADCX140_CH8_CFG3\t0x62\n#define ADCX140_CH8_CFG4\t0x63\n#define ADCX140_DSP_CFG0\t0x6b\n#define ADCX140_DSP_CFG1\t0x6c\n#define ADCX140_DRE_CFG0\t0x6d\n#define ADCX140_AGC_CFG0\t0x70\n#define ADCX140_IN_CH_EN\t0x73\n#define ADCX140_ASI_OUT_CH_EN\t0x74\n#define ADCX140_PWR_CFG\t\t0x75\n#define ADCX140_DEV_STS0\t0x76\n#define ADCX140_DEV_STS1\t0x77\n#define ADCX140_PHASE_CALIB\t\t0X7b\n\n#define ADCX140_RESET\tBIT(0)\n\n#define ADCX140_WAKE_DEV\tBIT(0)\n#define ADCX140_AREG_INTERNAL\tBIT(7)\n\n#define ADCX140_BCLKINV_BIT\tBIT(2)\n#define ADCX140_FSYNCINV_BIT\tBIT(3)\n#define ADCX140_INV_MSK\t\t(ADCX140_BCLKINV_BIT | ADCX140_FSYNCINV_BIT)\n#define ADCX140_BCLK_FSYNC_MASTER\tBIT(7)\n#define ADCX140_I2S_MODE_BIT\tBIT(6)\n#define ADCX140_LEFT_JUST_BIT\tBIT(7)\n#define ADCX140_ASI_FORMAT_MSK\t(ADCX140_I2S_MODE_BIT | ADCX140_LEFT_JUST_BIT)\n\n#define ADCX140_16_BIT_WORD\t0x0\n#define ADCX140_20_BIT_WORD\tBIT(4)\n#define ADCX140_24_BIT_WORD\tBIT(5)\n#define ADCX140_32_BIT_WORD\t(BIT(4) | BIT(5))\n#define ADCX140_WORD_LEN_MSK\t0x30\n\n#define ADCX140_MAX_CHANNELS\t8\n\n#define ADCX140_MIC_BIAS_VAL_VREF\t0\n#define ADCX140_MIC_BIAS_VAL_VREF_1096\t1\n#define ADCX140_MIC_BIAS_VAL_AVDD\t6\n#define ADCX140_MIC_BIAS_VAL_MSK GENMASK(6, 4)\n#define ADCX140_MIC_BIAS_SHIFT\t\t4\n\n#define ADCX140_MIC_BIAS_VREF_275V\t0\n#define ADCX140_MIC_BIAS_VREF_25V\t1\n#define ADCX140_MIC_BIAS_VREF_1375V\t2\n#define ADCX140_MIC_BIAS_VREF_MSK GENMASK(1, 0)\n\n#define ADCX140_PWR_CTRL_MSK    GENMASK(7, 5)\n#define ADCX140_PWR_CFG_BIAS_PDZ\tBIT(7)\n#define ADCX140_PWR_CFG_ADC_PDZ\t\tBIT(6)\n#define ADCX140_PWR_CFG_PLL_PDZ\t\tBIT(5)\n\n#define ADCX140_TX_OFFSET_MASK\t\tGENMASK(4, 0)\n\n#define ADCX140_NUM_PDM_EDGES\t\t4\n#define ADCX140_PDM_EDGE_SHIFT\t\t7\n\n#define ADCX140_NUM_GPI_PINS\t\t4\n#define ADCX140_GPI_SHIFT\t\t4\n#define ADCX140_GPI1_INDEX\t\t0\n#define ADCX140_GPI2_INDEX\t\t1\n#define ADCX140_GPI3_INDEX\t\t2\n#define ADCX140_GPI4_INDEX\t\t3\n\n#define ADCX140_NUM_GPOS\t\t4\n#define ADCX140_NUM_GPO_CFGS\t\t2\n#define ADCX140_GPO_SHIFT\t\t4\n#define ADCX140_GPO_CFG_MAX\t\t4\n#define ADCX140_GPO_DRV_MAX\t\t5\n\n#define ADCX140_TX_FILL    BIT(0)\n\n#define ADCX140_NUM_GPIO_CFGS\t\t2\n#define ADCX140_GPIO_SHIFT\t\t4\n#define ADCX140_GPIO_CFG_MAX\t\t15\n#define ADCX140_GPIO_DRV_MAX\t\t5\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}