
*** Running vivado
    with args -log design_1_ControlModuleWrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ControlModuleWrapper_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_ControlModuleWrapper_0_0.tcl -notrace
Command: synth_design -top design_1_ControlModuleWrapper_0_0 -part xc7vx485tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -124 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14970 
WARNING: [Synth 8-2611] redeclaration of ansi port clock is not allowed [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModuleWrapper.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port reset is not allowed [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModuleWrapper.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port RX is not allowed [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModuleWrapper.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port done is not allowed [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModuleWrapper.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port UART_DATA is not allowed [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModuleWrapper.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1387.336 ; gain = 86.246 ; free physical = 20499 ; free virtual = 33773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_ControlModuleWrapper_0_0' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_ControlModuleWrapper_0_0/synth/design_1_ControlModuleWrapper_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ControlModuleWrapper' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModuleWrapper.v:23]
WARNING: [Synth 8-387] label required on module instance [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModuleWrapper.v:30]
INFO: [Synth 8-638] synthesizing module 'ControlModule' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModule.sv:23]
INFO: [Synth 8-638] synthesizing module 'counters' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModule.sv:159]
INFO: [Synth 8-256] done synthesizing module 'counters' (1#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModule.sv:159]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModule.sv:68]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModule.sv:78]
INFO: [Synth 8-256] done synthesizing module 'ControlModule' (2#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModule.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ControlModuleWrapper' (3#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModuleWrapper.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_ControlModuleWrapper_0_0' (4#1) [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_ControlModuleWrapper_0_0/synth/design_1_ControlModuleWrapper_0_0.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1412.594 ; gain = 111.504 ; free physical = 20518 ; free virtual = 33797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1412.594 ; gain = 111.504 ; free physical = 20543 ; free virtual = 33822
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1891.918 ; gain = 0.000 ; free physical = 20337 ; free virtual = 33612
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1891.918 ; gain = 590.828 ; free physical = 20560 ; free virtual = 33831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1891.918 ; gain = 590.828 ; free physical = 20560 ; free virtual = 33830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1891.918 ; gain = 590.828 ; free physical = 20562 ; free virtual = 33832
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModule.sv:167]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ControlModule'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModule.sv:49]
WARNING: [Synth 8-6014] Unused sequential element nextState_reg was removed.  [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModule.sv:78]
INFO: [Synth 8-5546] ROM "bit_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_clear" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clear_sreg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModule.sv:49]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModule.sv:78]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModule.sv:49]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModule.sv:78]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 START_B |                              001 |                              001
                    DATA |                              010 |                              010
                   END_B |                              011 |                              011
                 CLEANUP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ControlModule'
WARNING: [Synth 8-6014] Unused sequential element nextState_reg was removed.  [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModule.sv:78]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModule.sv:49]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModule.sv:78]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1891.918 ; gain = 590.828 ; free physical = 20545 ; free virtual = 33816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counters 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ControlModule 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/nolabel_line30/nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/nolabel_line30/bit_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/nolabel_line30/SAMPLE_CLK_COUNTER/count_reg was removed.  [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModule.sv:167]
WARNING: [Synth 8-6014] Unused sequential element inst/nolabel_line30/BIT_COUNTER/count_reg was removed.  [/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.srcs/sources_1/new/ControlModule.sv:167]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1891.918 ; gain = 590.828 ; free physical = 20512 ; free virtual = 33794
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1891.918 ; gain = 590.828 ; free physical = 20252 ; free virtual = 33543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1891.918 ; gain = 590.828 ; free physical = 20248 ; free virtual = 33540
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1891.918 ; gain = 590.828 ; free physical = 20245 ; free virtual = 33537
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1891.918 ; gain = 590.828 ; free physical = 20206 ; free virtual = 33497
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1891.918 ; gain = 590.828 ; free physical = 20206 ; free virtual = 33497
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1891.918 ; gain = 590.828 ; free physical = 20206 ; free virtual = 33497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1891.918 ; gain = 590.828 ; free physical = 20206 ; free virtual = 33497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1891.918 ; gain = 590.828 ; free physical = 20206 ; free virtual = 33497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1891.918 ; gain = 590.828 ; free physical = 20206 ; free virtual = 33497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
|3     |LUT2   |    14|
|4     |LUT3   |     5|
|5     |LUT4   |    25|
|6     |LUT5   |     5|
|7     |LUT6   |    20|
|8     |FDCE   |    39|
|9     |LD     |     3|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+---------------------+------+
|      |Instance                 |Module               |Cells |
+------+-------------------------+---------------------+------+
|1     |top                      |                     |   120|
|2     |  inst                   |ControlModuleWrapper |   120|
|3     |    nolabel_line30       |ControlModule        |   120|
|4     |      BIT_COUNTER        |counters             |    38|
|5     |      SAMPLE_CLK_COUNTER |counters_0           |    57|
+------+-------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1891.918 ; gain = 590.828 ; free physical = 20206 ; free virtual = 33497
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1891.918 ; gain = 111.504 ; free physical = 20258 ; free virtual = 33550
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1891.918 ; gain = 590.828 ; free physical = 20261 ; free virtual = 33552
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

32 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1892.914 ; gain = 669.672 ; free physical = 20211 ; free virtual = 33490
INFO: [Common 17-1381] The checkpoint '/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.runs/design_1_ControlModuleWrapper_0_0_synth_1/design_1_ControlModuleWrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/afs/ece.cmu.edu/usr/dworpell/project_12/project_12.runs/design_1_ControlModuleWrapper_0_0_synth_1/design_1_ControlModuleWrapper_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1916.930 ; gain = 0.000 ; free physical = 20224 ; free virtual = 33503
INFO: [Common 17-206] Exiting Vivado at Sun Dec  2 21:53:15 2018...
